###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux x86_64(Host ID vlsipool-e03.eecs.umich.edu)
#  Generated on:      Fri Mar  8 16:29:03 2013
#  Command:           timeDesign -prePlace
###############################################################
Path 1: MET Setup Check with Pin \mode_reg[1] /CK 
Endpoint:   \mode_reg[1] /D          (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_neg_reg[1] /Q (v) triggered by trailing edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.874
- Arrival Time                1253.102
= Slack Time                  1245.772
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |              |          |       |       |   Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+----------+----------| 
     |                       | CLKIN v      |          | 1.000 |       | 1249.999 | 2495.771 | 
     | \bus_state_neg_reg[1] | CKN v -> Q v | DFFNRX1  | 0.083 | 0.680 | 1250.679 | 2496.451 | 
     | U927                  | A v -> Y ^   | NOR2X1   | 0.188 | 0.127 | 1250.806 | 2496.578 | 
     | U930                  | AN ^ -> Y ^  | NAND3BX1 | 0.152 | 0.140 | 1250.946 | 2496.718 | 
     | U947                  | B1 ^ -> Y v  | OAI22X1  | 0.081 | 0.074 | 1251.020 | 2496.792 | 
     | U948                  | B1 v -> Y ^  | AOI22X1  | 0.205 | 0.174 | 1251.195 | 2496.966 | 
     | U859                  | B0 ^ -> Y v  | OAI21XL  | 0.115 | 0.092 | 1251.286 | 2497.058 | 
     | U858                  | A v -> Y v   | CLKBUFX8 | 1.685 | 1.105 | 1252.391 | 2498.163 | 
     | U962                  | A1 v -> Y ^  | AOI22X1  | 0.280 | 0.445 | 1252.836 | 2498.607 | 
     | U964                  | A1 ^ -> Y v  | OAI21XL  | 0.097 | 0.073 | 1252.909 | 2498.681 | 
     | U965                  | C v -> Y ^   | NOR3X1   | 0.147 | 0.135 | 1253.044 | 2498.816 | 
     | U968                  | A1 ^ -> Y v  | OAI21XL  | 0.069 | 0.058 | 1253.102 | 2498.874 | 
     | \mode_reg[1]          | D v          | DFFSX1   | 0.069 | 0.000 | 1253.102 | 2498.874 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -1245.772 | 
     | \mode_reg[1] | CK ^    | DFFSX1 | 1.000 | 0.000 |   0.000 | -1245.772 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   DOUT                     (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_neg_reg[1] /Q (v) triggered by trailing edge of 'CLKIN'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.900
- Arrival Time                1252.484
= Slack Time                  1246.416
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |              |          |       |       |   Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+----------+----------| 
     |                       | CLKIN v      |          | 1.000 |       | 1250.000 | 2496.417 | 
     | \bus_state_neg_reg[1] | CKN v -> Q v | DFFNRX1  | 0.083 | 0.680 | 1250.680 | 2497.096 | 
     | U927                  | A v -> Y ^   | NOR2X1   | 0.188 | 0.127 | 1250.807 | 2497.223 | 
     | U936                  | A0 ^ -> Y v  | AOI21X1  | 0.098 | 0.077 | 1250.884 | 2497.300 | 
     | U943                  | A1 v -> Y ^  | OAI21XL  | 0.177 | 0.156 | 1251.040 | 2497.456 | 
     | U944                  | C0 ^ -> Y v  | AOI211X1 | 0.083 | 0.060 | 1251.099 | 2497.516 | 
     | U859                  | A0 v -> Y ^  | OAI21XL  | 0.235 | 0.185 | 1251.284 | 2497.700 | 
     | U858                  | A ^ -> Y ^   | CLKBUFX8 | 2.010 | 1.199 | 1252.484 | 2498.900 | 
     |                       | DOUT ^       |          | 2.010 | 0.000 | 1252.484 | 2498.900 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin out_reg_neg_reg/CKN 
Endpoint:   out_reg_neg_reg/D     (v) checked with trailing edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.077
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.077
- Arrival Time                  1.368
= Slack Time                  1247.710
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 1247.710 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 1248.095 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 1248.309 | 
     | U837              | B v -> Y ^   | NOR2X2   | 0.179 | 0.147 |   0.747 | 1248.456 | 
     | U903              | B ^ -> Y v   | NAND2X1  | 0.151 | 0.111 |   0.857 | 1248.567 | 
     | U902              | A v -> Y ^   | INVX1    | 0.180 | 0.139 |   0.996 | 1248.706 | 
     | U984              | B ^ -> Y v   | NAND2X1  | 0.113 | 0.083 |   1.079 | 1248.789 | 
     | U901              | A v -> Y ^   | INVX1    | 0.152 | 0.113 |   1.192 | 1248.902 | 
     | U1027             | B0 ^ -> Y v  | AOI211X1 | 0.110 | 0.059 |   1.251 | 1248.961 | 
     | U1028             | A v -> Y ^   | NAND2X1  | 0.074 | 0.063 |   1.314 | 1249.024 | 
     | U1029             | B0 ^ -> Y v  | OAI21XL  | 0.083 | 0.054 |   1.368 | 1249.077 | 
     | out_reg_neg_reg   | D v          | DFFNSXL  | 0.083 | 0.000 |   1.368 | 1249.077 | 
     +----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                 |         |         |       |       |   Time   |   Time   | 
     |-----------------+---------+---------+-------+-------+----------+----------| 
     |                 | CLKIN v |         | 1.000 |       | 1250.000 |    2.290 | 
     | out_reg_neg_reg | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    2.290 | 
     +---------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Setup Check with Pin U692/B0 
Endpoint:   U692/A1               (^) checked with trailing edge of 'CLKIN'
Beginpoint: \bus_state_reg[0] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {clkgate}
Other End Arrival Time        1250.000
- Clock Gating Setup            0.000
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.000
- Arrival Time                  0.857
= Slack Time                  1248.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |         |       |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |         | 1.000 |       |   0.000 | 1248.143 | 
     | \bus_state_reg[0] | CK ^ -> QN v | DFFSXL  | 0.066 | 0.374 |   0.374 | 1248.517 | 
     | U746              | A v -> Y v   | BUFX3   | 0.086 | 0.135 |   0.509 | 1248.651 | 
     | U924              | C v -> Y ^   | NAND3X1 | 0.168 | 0.124 |   0.632 | 1248.775 | 
     | U926              | A ^ -> Y v   | NOR2X1  | 0.071 | 0.051 |   0.683 | 1248.826 | 
     | U904              | A v -> Y ^   | INVX1   | 0.275 | 0.174 |   0.857 | 1249.000 | 
     | U692              | A1 ^         | OAI21X4 | 0.275 | 0.000 |   0.857 | 1249.000 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     | Instance |    Arc     |  Cell   |  Slew | Delay |  Arrival | Required | 
     |          |            |         |       |       |   Time   |   Time   | 
     |----------+------------+---------+-------+-------+----------+----------| 
     |          | CLKIN v    |         | 1.000 |       | 1250.000 |    1.857 | 
     | U259     | A v -> Y ^ | INVX1   | 1.000 | 0.000 | 1250.000 |    1.857 | 
     | U692     | B0 ^       | OAI21X4 | 1.000 | 0.000 | 1250.000 |    1.857 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \bus_state_neg_reg[3] /CKN 
Endpoint:   \bus_state_neg_reg[3] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: req_interrupt_reg/QN     (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.009
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.009
- Arrival Time                  0.567
= Slack Time                  1248.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |         |       |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |         | 1.000 |       |   0.000 | 1248.442 | 
     | req_interrupt_reg     | CK ^ -> QN ^ | DFFSX1  | 0.225 | 0.381 |   0.381 | 1248.823 | 
     | U896                  | A ^ -> Y v   | NAND2X1 | 0.100 | 0.067 |   0.448 | 1248.890 | 
     | U895                  | A v -> Y ^   | INVX1   | 0.101 | 0.079 |   0.528 | 1248.970 | 
     | U1078                 | B ^ -> Y v   | NOR2X1  | 0.044 | 0.039 |   0.567 | 1249.009 | 
     | \bus_state_neg_reg[3] | D v          | DFFNSX1 | 0.044 | 0.000 |   0.567 | 1249.009 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.558 | 
     | \bus_state_neg_reg[3] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.558 | 
     +---------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \bus_state_neg_reg[1] /CKN 
Endpoint:   \bus_state_neg_reg[1] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: req_interrupt_reg/QN     (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.012
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.012
- Arrival Time                  0.559
= Slack Time                  1248.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |         |       |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |         | 1.000 |       |   0.000 | 1248.453 | 
     | req_interrupt_reg     | CK ^ -> QN ^ | DFFSX1  | 0.225 | 0.381 |   0.381 | 1248.834 | 
     | U896                  | A ^ -> Y v   | NAND2X1 | 0.100 | 0.067 |   0.448 | 1248.901 | 
     | U895                  | A v -> Y ^   | INVX1   | 0.101 | 0.079 |   0.528 | 1248.981 | 
     | U949                  | A ^ -> Y v   | NOR2X1  | 0.049 | 0.031 |   0.559 | 1249.012 | 
     | \bus_state_neg_reg[1] | D v          | DFFNRX1 | 0.049 | 0.000 |   0.559 | 1249.012 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.547 | 
     | \bus_state_neg_reg[1] | CKN v   | DFFNRX1 | 1.000 | 0.000 | 1250.000 |    1.547 | 
     +---------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \bus_state_neg_reg[2] /CKN 
Endpoint:   \bus_state_neg_reg[2] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: req_interrupt_reg/QN     (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.008
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.008
- Arrival Time                  0.527
= Slack Time                  1248.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |         |       |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |         | 1.000 |       |   0.000 | 1248.481 | 
     | req_interrupt_reg     | CK ^ -> QN v | DFFSX1  | 0.128 | 0.392 |   0.392 | 1248.873 | 
     | U896                  | A v -> Y ^   | NAND2X1 | 0.141 | 0.105 |   0.497 | 1248.978 | 
     | U1063                 | B ^ -> Y v   | NAND2X1 | 0.049 | 0.030 |   0.527 | 1249.008 | 
     | \bus_state_neg_reg[2] | D v          | DFFNSX1 | 0.049 | 0.000 |   0.527 | 1249.008 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.519 | 
     | \bus_state_neg_reg[2] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.519 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \bus_state_neg_reg[0] /CKN 
Endpoint:   \bus_state_neg_reg[0] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: req_interrupt_reg/QN     (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.009
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.009
- Arrival Time                  0.527
= Slack Time                  1248.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |         |       |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |         | 1.000 |       |   0.000 | 1248.481 | 
     | req_interrupt_reg     | CK ^ -> QN v | DFFSX1  | 0.128 | 0.392 |   0.392 | 1248.873 | 
     | U896                  | A v -> Y ^   | NAND2X1 | 0.141 | 0.105 |   0.497 | 1248.978 | 
     | U1050                 | B ^ -> Y v   | NAND2X1 | 0.047 | 0.030 |   0.527 | 1249.009 | 
     | \bus_state_neg_reg[0] | D v          | DFFNSX1 | 0.047 | 0.000 |   0.527 | 1249.009 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.519 | 
     | \bus_state_neg_reg[0] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.519 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \bus_state_neg_reg[1] /CKN 
Endpoint:   \bus_state_neg_reg[1] /RN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.142
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.142
- Arrival Time                  0.594
= Slack Time                  1248.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RESETn ^   |          | 0.265 |       |   0.235 | 1248.784 | 
     | U866                  | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1248.956 | 
     | U864                  | A v -> Y ^ | CLKINVX3 | 0.241 | 0.187 |   0.594 | 1249.142 | 
     | \bus_state_neg_reg[1] | RN ^       | DFFNRX1  | 0.241 | 0.000 |   0.594 | 1249.142 | 
     +------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.451 | 
     | \bus_state_neg_reg[1] | CKN v   | DFFNRX1 | 1.000 | 0.000 | 1250.000 |    1.451 | 
     +---------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \mode_neg_reg[1] /CKN 
Endpoint:   \mode_neg_reg[1] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \mode_reg[1] /Q     (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.004
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.004
- Arrival Time                  0.359
= Slack Time                  1248.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |         |       |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+-------+---------+----------| 
     |                  | CLKIN ^     |         | 1.000 |       |   0.000 | 1248.645 | 
     | \mode_reg[1]     | CK ^ -> Q v | DFFSX1  | 0.075 | 0.359 |   0.359 | 1249.004 | 
     | \mode_neg_reg[1] | D v         | DFFNSX1 | 0.075 | 0.000 |   0.359 | 1249.004 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.355 | 
     | \mode_neg_reg[1] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.355 | 
     +----------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \bus_state_neg_reg[2] /CKN 
Endpoint:   \bus_state_neg_reg[2] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.254
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.254
- Arrival Time                  0.600
= Slack Time                  1248.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RESETn ^   |          | 0.265 |       |   0.235 | 1248.890 | 
     | U866                  | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.062 | 
     | U862                  | A v -> Y ^ | CLKINVX3 | 0.250 | 0.192 |   0.600 | 1249.254 | 
     | \bus_state_neg_reg[2] | SN ^       | DFFNSX1  | 0.250 | 0.000 |   0.600 | 1249.254 | 
     +------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.345 | 
     | \bus_state_neg_reg[2] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.345 | 
     +---------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \bus_state_neg_reg[0] /CKN 
Endpoint:   \bus_state_neg_reg[0] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.254
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.254
- Arrival Time                  0.599
= Slack Time                  1248.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RESETn ^   |          | 0.265 |       |   0.235 | 1248.891 | 
     | U866                  | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.063 | 
     | U863                  | A v -> Y ^ | CLKINVX3 | 0.250 | 0.192 |   0.599 | 1249.254 | 
     | \bus_state_neg_reg[0] | SN ^       | DFFNSX1  | 0.250 | 0.000 |   0.599 | 1249.254 | 
     +------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.345 | 
     | \bus_state_neg_reg[0] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.345 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \mode_neg_reg[1] /CKN 
Endpoint:   \mode_neg_reg[1] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn               (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.254
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.254
- Arrival Time                  0.594
= Slack Time                  1248.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | RESETn ^   |          | 0.265 |       |   0.235 | 1248.896 | 
     | U866             | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.068 | 
     | U916             | A v -> Y ^ | INVX8    | 0.236 | 0.186 |   0.594 | 1249.254 | 
     | \mode_neg_reg[1] | SN ^       | DFFNSX1  | 0.236 | 0.000 |   0.594 | 1249.254 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.339 | 
     | \mode_neg_reg[1] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.339 | 
     +----------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \bus_state_neg_reg[3] /CKN 
Endpoint:   \bus_state_neg_reg[3] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.254
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.254
- Arrival Time                  0.594
= Slack Time                  1248.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RESETn ^   |          | 0.265 |       |   0.235 | 1248.896 | 
     | U866                  | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.068 | 
     | U916                  | A v -> Y ^ | INVX8    | 0.236 | 0.186 |   0.594 | 1249.254 | 
     | \bus_state_neg_reg[3] | SN ^       | DFFNSX1  | 0.236 | 0.000 |   0.594 | 1249.254 | 
     +------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.339 | 
     | \bus_state_neg_reg[3] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.339 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin out_reg_neg_reg/CKN 
Endpoint:   out_reg_neg_reg/SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.328
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.328
- Arrival Time                  0.594
= Slack Time                  1248.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | RESETn ^   |          | 0.265 |       |   0.235 | 1248.970 | 
     | U866            | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.142 | 
     | U864            | A v -> Y ^ | CLKINVX3 | 0.241 | 0.187 |   0.594 | 1249.328 | 
     | out_reg_neg_reg | SN ^       | DFFNSXL  | 0.241 | 0.000 |   0.594 | 1249.328 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                 |         |         |       |       |   Time   |   Time   | 
     |-----------------+---------+---------+-------+-------+----------+----------| 
     |                 | CLKIN v |         | 1.000 |       | 1250.000 |    1.266 | 
     | out_reg_neg_reg | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    1.266 | 
     +---------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \mode_neg_reg[0] /CKN 
Endpoint:   \mode_neg_reg[0] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn               (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.328
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.328
- Arrival Time                  0.594
= Slack Time                  1248.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | RESETn ^   |          | 0.265 |       |   0.235 | 1248.970 | 
     | U866             | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.142 | 
     | U865             | A v -> Y ^ | CLKINVX3 | 0.240 | 0.186 |   0.594 | 1249.328 | 
     | \mode_neg_reg[0] | SN ^       | DFFNSXL  | 0.240 | 0.000 |   0.594 | 1249.328 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.265 | 
     | \mode_neg_reg[0] | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    1.265 | 
     +----------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \mode_neg_reg[0] /CKN 
Endpoint:   \mode_neg_reg[0] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \mode_reg[0] /Q     (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.000
- Setup                        -0.083
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.083
- Arrival Time                  0.330
= Slack Time                  1248.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |         |       |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+-------+---------+----------| 
     |                  | CLKIN ^     |         | 1.000 |       |   0.000 | 1248.753 | 
     | \mode_reg[0]     | CK ^ -> Q v | DFFSX1  | 0.040 | 0.330 |   0.330 | 1249.083 | 
     | \mode_neg_reg[0] | D v         | DFFNSXL | 0.040 | 0.000 |   0.330 | 1249.083 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.247 | 
     | \mode_neg_reg[0] | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    1.247 | 
     +----------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \DATA_reg[4] /CK 
Endpoint:   \DATA_reg[4] /D       (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U755              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U709              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[4]      | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[4] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +-----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \DATA_reg[6] /CK 
Endpoint:   \DATA_reg[6] /D       (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U759              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U710              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[6]      | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[6] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +-----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \DATA_reg[7] /CK 
Endpoint:   \DATA_reg[7] /D       (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U752              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U711              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[7]      | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[7] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +-----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \DATA_reg[8] /CK 
Endpoint:   \DATA_reg[8] /D       (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U749              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U713              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[8]      | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[8] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +-----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \DATA_reg[10] /CK 
Endpoint:   \DATA_reg[10] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U777              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U719              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[10]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[10] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \DATA_reg[16] /CK 
Endpoint:   \DATA_reg[16] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U774              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U721              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[16]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[16] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \DATA_reg[18] /CK 
Endpoint:   \DATA_reg[18] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U765              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U722              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[18]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[18] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \DATA_reg[19] /CK 
Endpoint:   \DATA_reg[19] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U779              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U727              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[19]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[19] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \DATA_reg[24] /CK 
Endpoint:   \DATA_reg[24] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U751              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U729              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[24]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[24] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \DATA_reg[26] /CK 
Endpoint:   \DATA_reg[26] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U763              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U730              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[26]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[26] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \DATA_reg[27] /CK 
Endpoint:   \DATA_reg[27] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U766              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U708              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[27]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[27] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \DATA_reg[5] /CK 
Endpoint:   \DATA_reg[5] /D       (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U750              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U728              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[5]      | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[5] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +-----------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \DATA_reg[25] /CK 
Endpoint:   \DATA_reg[25] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U761              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U695              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[25]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[25] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \DATA_reg[0] /CK 
Endpoint:   \DATA_reg[0] /D       (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U758              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U704              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[0]      | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[0] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +-----------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \DATA_reg[1] /CK 
Endpoint:   \DATA_reg[1] /D       (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U770              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U705              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[1]      | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[1] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +-----------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \DATA_reg[2] /CK 
Endpoint:   \DATA_reg[2] /D       (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U760              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U706              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[2]      | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[2] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +-----------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \DATA_reg[3] /CK 
Endpoint:   \DATA_reg[3] /D       (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U753              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U715              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[3]      | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[3] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +-----------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \DATA_reg[12] /CK 
Endpoint:   \DATA_reg[12] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U768              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U717              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[12]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[12] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \DATA_reg[14] /CK 
Endpoint:   \DATA_reg[14] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U775              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U718              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[14]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[14] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \DATA_reg[15] /CK 
Endpoint:   \DATA_reg[15] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U776              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U723              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[15]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[15] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \DATA_reg[20] /CK 
Endpoint:   \DATA_reg[20] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U778              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U725              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[20]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[20] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \DATA_reg[22] /CK 
Endpoint:   \DATA_reg[22] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U757              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U726              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[22]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[22] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \DATA_reg[23] /CK 
Endpoint:   \DATA_reg[23] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U748              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U731              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[23]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[23] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \DATA_reg[28] /CK 
Endpoint:   \DATA_reg[28] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U773              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U732              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[28]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[28] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \DATA_reg[29] /CK 
Endpoint:   \DATA_reg[29] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U756              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U733              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[29]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[29] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \DATA_reg[30] /CK 
Endpoint:   \DATA_reg[30] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U772              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U734              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[30]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[30] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \DATA_reg[31] /CK 
Endpoint:   \DATA_reg[31] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U769              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U716              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[31]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[31] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \DATA_reg[13] /CK 
Endpoint:   \DATA_reg[13] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U754              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U724              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[13]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[13] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \DATA_reg[21] /CK 
Endpoint:   \DATA_reg[21] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U764              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U714              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[21]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[21] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \DATA_reg[11] /CK 
Endpoint:   \DATA_reg[11] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U767              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U712              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[11]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[11] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \DATA_reg[9] /CK 
Endpoint:   \DATA_reg[9] /D       (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U771              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U720              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[9]      | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[9] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \DATA_reg[17] /CK 
Endpoint:   \DATA_reg[17] /D      (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.398
= Slack Time                  2496.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.527 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2496.912 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.127 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.305 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.391 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.525 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.557 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.741 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.801 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2497.916 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2497.953 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.053 | 
     | U885              | B0 ^ -> Y v  | OAI21XL  | 0.104 | 0.084 |   1.610 | 2498.137 | 
     | U781              | A v -> Y v   | CLKBUFX8 | 0.114 | 0.158 |   1.768 | 2498.295 | 
     | U762              | A1 v -> Y ^  | AOI22XL  | 0.153 | 0.115 |   1.884 | 2498.411 | 
     | U702              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.515 |   2.398 | 2498.925 | 
     | \DATA_reg[17]     | D ^          | DFFSXL   | 0.075 | 0.000 |   2.398 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.527 | 
     | \DATA_reg[17] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.527 | 
     +------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin tx_pend_reg/CK 
Endpoint:   tx_pend_reg/D         (^) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  2.239
= Slack Time                  2496.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | CLKIN ^      |          | 1.000 |       |   0.000 | 2496.687 | 
     | \bus_state_reg[1] | CK ^ -> QN v | DFFSXL   | 0.078 | 0.385 |   0.385 | 2497.071 | 
     | U798              | A v -> Y v   | CLKBUFX2 | 0.213 | 0.215 |   0.600 | 2497.286 | 
     | U854              | A v -> Y ^   | NAND4X2  | 0.260 | 0.178 |   0.778 | 2497.464 | 
     | U969              | A ^ -> Y v   | INVX1    | 0.119 | 0.087 |   0.864 | 2497.551 | 
     | U970              | B0 v -> Y ^  | AOI21X1  | 0.181 | 0.133 |   0.998 | 2497.684 | 
     | U980              | A ^ -> Y v   | INVX1    | 0.054 | 0.032 |   1.030 | 2497.716 | 
     | U981              | C0 v -> Y ^  | AOI211X1 | 0.258 | 0.184 |   1.214 | 2497.900 | 
     | U1040             | A ^ -> Y v   | NAND4X1  | 0.098 | 0.059 |   1.273 | 2497.960 | 
     | U1041             | B v -> Y ^   | NOR2X1   | 0.146 | 0.115 |   1.389 | 2498.075 | 
     | U1042             | A ^ -> Y v   | NAND2X1  | 0.062 | 0.037 |   1.426 | 2498.112 | 
     | U1043             | B v -> Y ^   | NOR2X1   | 0.133 | 0.100 |   1.526 | 2498.212 | 
     | U1044             | B0 ^ -> Y v  | OAI21XL  | 0.074 | 0.062 |   1.588 | 2498.274 | 
     | U780              | B1 v -> Y ^  | OAI22XL  | 0.193 | 0.135 |   1.723 | 2498.410 | 
     | U735              | A ^ -> Y ^   | DLY3X1   | 0.075 | 0.516 |   2.239 | 2498.925 | 
     | tx_pend_reg       | D ^          | DFFSXL   | 0.075 | 0.000 |   2.239 | 2498.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |  Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |             |         |        |       |       |  Time   |   Time    | 
     |-------------+---------+--------+-------+-------+---------+-----------| 
     |             | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.686 | 
     | tx_pend_reg | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.686 | 
     +----------------------------------------------------------------------+ 

