<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r300_cmdbuf.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r300_cmdbuf.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* r300_cmdbuf.c -- Command buffer emission for R300 -*- linux-c -*-</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) The Weather Channel, Inc.  2002.</span>
<span class="cm"> * Copyright (C) 2004 Nicolai Haehnle.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * The Weather Channel (TM) funded Tungsten Graphics to develop the</span>
<span class="cm"> * initial release of the Radeon 8500 driver under the XFree86 license.</span>
<span class="cm"> * This notice must be preserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *    Nicolai Haehnle &lt;prefect_@gmx.net&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;drm_buffer.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;radeon_drv.h&quot;</span>
<span class="cp">#include &quot;r300_reg.h&quot;</span>

<span class="cp">#include &lt;asm/unaligned.h&gt;</span>

<span class="cp">#define R300_SIMULTANEOUS_CLIPRECTS		4</span>

<span class="cm">/* Values for R300_RE_CLIPRECT_CNTL depending on the number of cliprects</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">r300_cliprect_cntl</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0xAAAA</span><span class="p">,</span>
	<span class="mh">0xEEEE</span><span class="p">,</span>
	<span class="mh">0xFEFE</span><span class="p">,</span>
	<span class="mh">0xFFFE</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * Emit up to R300_SIMULTANEOUS_CLIPRECTS cliprects from the given command</span>
<span class="cm"> * buffer, starting with index n.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">r300_emit_cliprects</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
			       <span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_clip_rect</span> <span class="n">box</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="n">nr</span> <span class="o">=</span> <span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">nbox</span> <span class="o">-</span> <span class="n">n</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nr</span> <span class="o">&gt;</span> <span class="n">R300_SIMULTANEOUS_CLIPRECTS</span><span class="p">)</span>
		<span class="n">nr</span> <span class="o">=</span> <span class="n">R300_SIMULTANEOUS_CLIPRECTS</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;%i cliprects</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">nr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">6</span> <span class="o">+</span> <span class="n">nr</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_RE_CLIPRECT_TL_0</span><span class="p">,</span> <span class="n">nr</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">nr</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">DRM_COPY_FROM_USER_UNCHECKED</span>
			    <span class="p">(</span><span class="o">&amp;</span><span class="n">box</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">boxes</span><span class="p">[</span><span class="n">n</span> <span class="o">+</span> <span class="n">i</span><span class="p">],</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">box</span><span class="p">)))</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;copy cliprect faulted</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">box</span><span class="p">.</span><span class="n">x2</span><span class="o">--</span><span class="p">;</span> <span class="cm">/* Hardware expects inclusive bottom-right corner */</span>
			<span class="n">box</span><span class="p">.</span><span class="n">y2</span><span class="o">--</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV515</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">box</span><span class="p">.</span><span class="n">x1</span> <span class="o">=</span> <span class="p">(</span><span class="n">box</span><span class="p">.</span><span class="n">x1</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="n">R300_CLIPRECT_MASK</span><span class="p">;</span>
				<span class="n">box</span><span class="p">.</span><span class="n">y1</span> <span class="o">=</span> <span class="p">(</span><span class="n">box</span><span class="p">.</span><span class="n">y1</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="n">R300_CLIPRECT_MASK</span><span class="p">;</span>
				<span class="n">box</span><span class="p">.</span><span class="n">x2</span> <span class="o">=</span> <span class="p">(</span><span class="n">box</span><span class="p">.</span><span class="n">x2</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="n">R300_CLIPRECT_MASK</span><span class="p">;</span>
				<span class="n">box</span><span class="p">.</span><span class="n">y2</span> <span class="o">=</span> <span class="p">(</span><span class="n">box</span><span class="p">.</span><span class="n">y2</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="n">R300_CLIPRECT_MASK</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">box</span><span class="p">.</span><span class="n">x1</span> <span class="o">=</span> <span class="p">(</span><span class="n">box</span><span class="p">.</span><span class="n">x1</span> <span class="o">+</span> <span class="n">R300_CLIPRECT_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="n">R300_CLIPRECT_MASK</span><span class="p">;</span>
				<span class="n">box</span><span class="p">.</span><span class="n">y1</span> <span class="o">=</span> <span class="p">(</span><span class="n">box</span><span class="p">.</span><span class="n">y1</span> <span class="o">+</span> <span class="n">R300_CLIPRECT_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="n">R300_CLIPRECT_MASK</span><span class="p">;</span>
				<span class="n">box</span><span class="p">.</span><span class="n">x2</span> <span class="o">=</span> <span class="p">(</span><span class="n">box</span><span class="p">.</span><span class="n">x2</span> <span class="o">+</span> <span class="n">R300_CLIPRECT_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="n">R300_CLIPRECT_MASK</span><span class="p">;</span>
				<span class="n">box</span><span class="p">.</span><span class="n">y2</span> <span class="o">=</span> <span class="p">(</span><span class="n">box</span><span class="p">.</span><span class="n">y2</span> <span class="o">+</span> <span class="n">R300_CLIPRECT_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="n">R300_CLIPRECT_MASK</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">OUT_RING</span><span class="p">((</span><span class="n">box</span><span class="p">.</span><span class="n">x1</span> <span class="o">&lt;&lt;</span> <span class="n">R300_CLIPRECT_X_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				 <span class="p">(</span><span class="n">box</span><span class="p">.</span><span class="n">y1</span> <span class="o">&lt;&lt;</span> <span class="n">R300_CLIPRECT_Y_SHIFT</span><span class="p">));</span>
			<span class="n">OUT_RING</span><span class="p">((</span><span class="n">box</span><span class="p">.</span><span class="n">x2</span> <span class="o">&lt;&lt;</span> <span class="n">R300_CLIPRECT_X_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				 <span class="p">(</span><span class="n">box</span><span class="p">.</span><span class="n">y2</span> <span class="o">&lt;&lt;</span> <span class="n">R300_CLIPRECT_Y_SHIFT</span><span class="p">));</span>

		<span class="p">}</span>

		<span class="n">OUT_RING_REG</span><span class="p">(</span><span class="n">R300_RE_CLIPRECT_CNTL</span><span class="p">,</span> <span class="n">r300_cliprect_cntl</span><span class="p">[</span><span class="n">nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>

		<span class="cm">/* TODO/SECURITY: Force scissors to a safe value, otherwise the</span>
<span class="cm">		 * client might be able to trample over memory.</span>
<span class="cm">		 * The impact should be very limited, but I&#39;d rather be safe than</span>
<span class="cm">		 * sorry.</span>
<span class="cm">		 */</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_RE_SCISSORS_TL</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R300_SCISSORS_X_MASK</span> <span class="o">|</span> <span class="n">R300_SCISSORS_Y_MASK</span><span class="p">);</span>
		<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Why we allow zero cliprect rendering:</span>
<span class="cm">		 * There are some commands in a command buffer that must be submitted</span>
<span class="cm">		 * even when there are no cliprects, e.g. DMA buffer discard</span>
<span class="cm">		 * or state setting (though state setting could be avoided by</span>
<span class="cm">		 * simulating a loss of context).</span>
<span class="cm">		 *</span>
<span class="cm">		 * Now since the cmdbuf interface is so chaotic right now (and is</span>
<span class="cm">		 * bound to remain that way for a bit until things settle down),</span>
<span class="cm">		 * it is basically impossible to filter out the commands that are</span>
<span class="cm">		 * necessary and those that aren&#39;t.</span>
<span class="cm">		 *</span>
<span class="cm">		 * So I choose the safe way and don&#39;t do any filtering at all;</span>
<span class="cm">		 * instead, I simply set up the engine so that all rendering</span>
<span class="cm">		 * can&#39;t produce any fragments.</span>
<span class="cm">		 */</span>
		<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="n">OUT_RING_REG</span><span class="p">(</span><span class="n">R300_RE_CLIPRECT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="cm">/* flus cache and wait idle clean after cliprect change */</span>
	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R300_RB3D_DC_FLUSH</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="cm">/* set flush flag */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">track_flush</span> <span class="o">|=</span> <span class="n">RADEON_FLUSH_EMITED</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">r300_reg_flags</span><span class="p">[</span><span class="mh">0x10000</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">];</span>

<span class="kt">void</span> <span class="nf">r300_init_reg_flags</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">r300_reg_flags</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10000</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
<span class="cp">#define ADD_RANGE_MARK(reg, count,mark) \</span>
<span class="cp">		for(i=((reg)&gt;&gt;2);i&lt;((reg)&gt;&gt;2)+(count);i++)\</span>
<span class="cp">			r300_reg_flags[i]|=(mark);</span>

<span class="cp">#define MARK_SAFE		1</span>
<span class="cp">#define MARK_CHECK_OFFSET	2</span>

<span class="cp">#define ADD_RANGE(reg, count)	ADD_RANGE_MARK(reg, count, MARK_SAFE)</span>

	<span class="cm">/* these match cmducs() command in r300_driver/r300/r300_cmdbuf.c */</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_SE_VPORT_XSCALE</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_CNTL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_SE_VTE_CNTL</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x2134</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_CNTL_STATUS</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_INPUT_CNTL_0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x21DC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_UNKNOWN_221C</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_CLIP_X_0</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_PVS_STATE_FLUSH_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_UNKNOWN_2288</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_OUTPUT_VTX_FMT_0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_PVS_CNTL_1</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_GB_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_GB_MSPOS0</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_TX_INVALTAGS</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_TX_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x4200</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x4214</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RE_POINTSIZE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x4230</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RE_LINE_CNT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RE_UNK4238</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x4260</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RE_SHADE</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RE_POLYGON_MODE</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RE_ZBIAS_CNTL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RE_ZBIAS_T_FACTOR</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RE_OCCLUSION_CNTL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RE_CULL_CNTL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x42C0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RS_CNTL_0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_SU_REG_DEST</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV530</span><span class="p">)</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">RV530_FG_ZBREG_DEST</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_SC_HYPERZ</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x43E8</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x46A4</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>

	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RE_FOG_STATE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_FOG_COLOR_R</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_PP_ALPHA_TEST</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x4BD8</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_PFS_PARAM_0_X</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x4E00</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RB3D_CBLEND</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RB3D_COLORMASK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RB3D_BLEND_COLOR</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">ADD_RANGE_MARK</span><span class="p">(</span><span class="n">R300_RB3D_COLOROFFSET0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">MARK_CHECK_OFFSET</span><span class="p">);</span>	<span class="cm">/* check offset */</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RB3D_COLORPITCH0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x4E50</span><span class="p">,</span> <span class="mi">9</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x4E88</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="mh">0x4EA0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_ZB_CNTL</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_ZB_FORMAT</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ADD_RANGE_MARK</span><span class="p">(</span><span class="n">R300_ZB_DEPTHOFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">MARK_CHECK_OFFSET</span><span class="p">);</span>	<span class="cm">/* check offset */</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_ZB_DEPTHPITCH</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_ZB_DEPTHCLEARVALUE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_ZB_ZMASK_OFFSET</span><span class="p">,</span> <span class="mi">13</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_ZB_ZPASS_DATA</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span> <span class="cm">/* ZB_ZPASS_DATA, ZB_ZPASS_ADDR */</span>

	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_TX_FILTER_0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_TX_FILTER1_0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_TX_SIZE_0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_TX_FORMAT_0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_TX_PITCH_0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="cm">/* Texture offset is dangerous and needs more checking */</span>
	<span class="n">ADD_RANGE_MARK</span><span class="p">(</span><span class="n">R300_TX_OFFSET_0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">MARK_CHECK_OFFSET</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_TX_CHROMA_KEY_0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_TX_BORDER_COLOR_0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>

	<span class="cm">/* Sporadic registers used as primitives are emitted */</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_ZB_ZCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_INPUT_ROUTE_0_0</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_VAP_INPUT_ROUTE_1_0</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV515</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R500_VAP_INDEX_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R500_US_CONFIG</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R500_US_CODE_ADDR</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R500_US_FC_CTRL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R500_RS_IP_0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R500_RS_INST_0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R500_RB3D_COLOR_CLEAR_VALUE_AR</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R500_RB3D_CONSTANT_COLOR_AR</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R500_ZB_FIFO_SIZE</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_PFS_CNTL_0</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_PFS_NODE_0</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_PFS_TEXI_0</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_PFS_INSTR0_0</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_PFS_INSTR1_0</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_PFS_INSTR2_0</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_PFS_INSTR3_0</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RS_INTERP_0</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">ADD_RANGE</span><span class="p">(</span><span class="n">R300_RS_ROUTE_0</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>

	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">r300_check_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xffff</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="n">count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r300_reg_flags</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="n">MARK_SAFE</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">r300_emit_carefully_checked_packet0</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span>
							  <span class="n">dev_priv</span><span class="p">,</span>
							  <span class="n">drm_radeon_kcmd_buffer_t</span>
							  <span class="o">*</span> <span class="n">cmdbuf</span><span class="p">,</span>
							  <span class="n">drm_r300_cmd_header_t</span>
							  <span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="n">sz</span> <span class="o">=</span> <span class="n">header</span><span class="p">.</span><span class="n">packet0</span><span class="p">.</span><span class="n">count</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">header</span><span class="p">.</span><span class="n">packet0</span><span class="p">.</span><span class="n">reghi</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">header</span><span class="p">.</span><span class="n">packet0</span><span class="p">.</span><span class="n">reglo</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">sz</span> <span class="o">&gt;</span> <span class="mi">64</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">sz</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Cannot emit more than 64 values at a time (reg=%04x sz=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">reg</span><span class="p">,</span> <span class="n">sz</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">sz</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">r300_reg_flags</span><span class="p">[(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="n">i</span><span class="p">])</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">MARK_SAFE</span>:
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">MARK_CHECK_OFFSET</span>:
			<span class="n">value</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_check_offset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">*</span><span class="n">value</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Offset failed range check (reg=%04x sz=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">reg</span><span class="p">,</span> <span class="n">sz</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Register %04x failed check as flag=%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">reg</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">r300_reg_flags</span><span class="p">[(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="n">i</span><span class="p">]);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">sz</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">sz</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING_DRM_BUFFER</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">sz</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Emits a packet0 setting arbitrary registers.</span>
<span class="cm"> * Called by r300_do_cp_cmdbuf.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that checks are performed on contents and addresses of the registers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">r300_emit_packet0</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
					<span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">,</span>
					<span class="n">drm_r300_cmd_header_t</span> <span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sz</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="n">sz</span> <span class="o">=</span> <span class="n">header</span><span class="p">.</span><span class="n">packet0</span><span class="p">.</span><span class="n">count</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">header</span><span class="p">.</span><span class="n">packet0</span><span class="p">.</span><span class="n">reghi</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">header</span><span class="p">.</span><span class="n">packet0</span><span class="p">.</span><span class="n">reglo</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sz</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sz</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">&gt;</span> <span class="n">drm_buffer_unprocessed</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">+</span> <span class="n">sz</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">&gt;=</span> <span class="mh">0x10000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No such registers in hardware reg=%04x sz=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span>
			  <span class="n">sz</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r300_check_range</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">sz</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* go and check everything */</span>
		<span class="k">return</span> <span class="n">r300_emit_carefully_checked_packet0</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">,</span>
							   <span class="n">header</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* the rest of the data is safe to emit, whatever the values the user passed */</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">sz</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">sz</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING_DRM_BUFFER</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">sz</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Uploads user-supplied vertex program instructions or parameters onto</span>
<span class="cm"> * the graphics card.</span>
<span class="cm"> * Called by r300_do_cp_cmdbuf.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">r300_emit_vpu</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
				    <span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">,</span>
				    <span class="n">drm_r300_cmd_header_t</span> <span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="n">sz</span> <span class="o">=</span> <span class="n">header</span><span class="p">.</span><span class="n">vpu</span><span class="p">.</span><span class="n">count</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">header</span><span class="p">.</span><span class="n">vpu</span><span class="p">.</span><span class="n">adrhi</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">header</span><span class="p">.</span><span class="n">vpu</span><span class="p">.</span><span class="n">adrlo</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sz</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sz</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">&gt;</span> <span class="n">drm_buffer_unprocessed</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* VAP is very sensitive so we purge cache before we program it</span>
<span class="cm">	 * and we also flush its state before &amp; after */</span>
	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">6</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R300_RB3D_DC_FLUSH</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_VAP_PVS_STATE_FLUSH_REG</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="cm">/* set flush flag */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">track_flush</span> <span class="o">|=</span> <span class="n">RADEON_FLUSH_EMITED</span><span class="p">;</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">3</span> <span class="o">+</span> <span class="n">sz</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">OUT_RING_REG</span><span class="p">(</span><span class="n">R300_VAP_PVS_UPLOAD_ADDRESS</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0_TABLE</span><span class="p">(</span><span class="n">R300_VAP_PVS_UPLOAD_DATA</span><span class="p">,</span> <span class="n">sz</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING_DRM_BUFFER</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">sz</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_VAP_PVS_STATE_FLUSH_REG</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Emit a clear packet from userspace.</span>
<span class="cm"> * Called by r300_emit_packet3.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">r300_emit_clear</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
				      <span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">&gt;</span> <span class="n">drm_buffer_unprocessed</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R200_3D_DRAW_IMMD_2</span><span class="p">,</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R300_PRIM_TYPE_POINT</span> <span class="o">|</span> <span class="n">R300_PRIM_WALK_RING</span> <span class="o">|</span>
		 <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">R300_PRIM_NUM_VERTICES_SHIFT</span><span class="p">));</span>
	<span class="n">OUT_RING_DRM_BUFFER</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R300_RB3D_DC_FLUSH</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="cm">/* set flush flag */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">track_flush</span> <span class="o">|=</span> <span class="n">RADEON_FLUSH_EMITED</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">r300_emit_3d_load_vbpntr</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
					       <span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">,</span>
					       <span class="n">u32</span> <span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">k</span><span class="p">;</span>
<span class="cp">#define MAX_ARRAY_PACKET  64</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">narrays</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="p">(</span><span class="n">header</span> <span class="o">&amp;</span> <span class="n">RADEON_CP_PACKET_COUNT_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">count</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">MAX_ARRAY_PACKET</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Too large payload in 3D_LOAD_VBPNTR (count=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">count</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* carefully check packet contents */</span>

	<span class="cm">/* We have already read the header so advance the buffer. */</span>
	<span class="n">drm_buffer_advance</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">narrays</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">narrays</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">count</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>		<span class="cm">/* skip attribute field */</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_check_offset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">*</span><span class="n">data</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span>
			    <span class="p">(</span><span class="s">&quot;Offset failed range check (k=%d i=%d) while processing 3D_LOAD_VBPNTR packet.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			     <span class="n">k</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">k</span><span class="o">++</span><span class="p">;</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">k</span> <span class="o">==</span> <span class="n">narrays</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* have one more to process, they come in pairs */</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_check_offset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">*</span><span class="n">data</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span>
			    <span class="p">(</span><span class="s">&quot;Offset failed range check (k=%d i=%d) while processing 3D_LOAD_VBPNTR packet.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			     <span class="n">k</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">k</span><span class="o">++</span><span class="p">;</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* do the counts match what we expect ? */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">k</span> <span class="o">!=</span> <span class="n">narrays</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="p">(</span><span class="n">count</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span>
		    <span class="p">(</span><span class="s">&quot;Malformed 3D_LOAD_VBPNTR packet (k=%d i=%d narrays=%d count+1=%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">k</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">narrays</span><span class="p">,</span> <span class="n">count</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* all clear, output packet */</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">header</span><span class="p">);</span>
	<span class="n">OUT_RING_DRM_BUFFER</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">count</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">r300_emit_bitblt_multi</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
					     <span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">cmd</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>


	<span class="n">count</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">cmd</span> <span class="o">&amp;</span> <span class="n">RADEON_CP_PACKET_COUNT_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">cmd</span> <span class="o">&amp;</span> <span class="mh">0x8000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">offset</span><span class="p">;</span>
		<span class="n">u32</span> <span class="o">*</span><span class="n">cmd1</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">cmd1</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RADEON_GMC_SRC_PITCH_OFFSET_CNTL</span>
			      <span class="o">|</span> <span class="n">RADEON_GMC_DST_PITCH_OFFSET_CNTL</span><span class="p">))</span> <span class="p">{</span>

			<span class="n">u32</span> <span class="o">*</span><span class="n">cmd2</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
			<span class="n">offset</span> <span class="o">=</span> <span class="o">*</span><span class="n">cmd2</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">;</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">!</span><span class="n">radeon_check_offset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid bitblt first offset is %08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">cmd1</span> <span class="o">&amp;</span> <span class="n">RADEON_GMC_SRC_PITCH_OFFSET_CNTL</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="o">*</span><span class="n">cmd1</span> <span class="o">&amp;</span> <span class="n">RADEON_GMC_DST_PITCH_OFFSET_CNTL</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="o">*</span><span class="n">cmd3</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
			<span class="n">offset</span> <span class="o">=</span> <span class="o">*</span><span class="n">cmd3</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">;</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">!</span><span class="n">radeon_check_offset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid bitblt second offset is %08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>

		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="n">count</span><span class="o">+</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING_DRM_BUFFER</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">r300_emit_draw_indx_2</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
					    <span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">cmd</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">cmd1</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">expected_count</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">cmd</span> <span class="o">&amp;</span> <span class="n">RADEON_CP_PACKET_COUNT_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>

	<span class="n">expected_count</span> <span class="o">=</span> <span class="o">*</span><span class="n">cmd1</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="o">*</span><span class="n">cmd1</span> <span class="o">&amp;</span> <span class="n">R300_VAP_VF_CNTL__INDEX_SIZE_32bit</span><span class="p">))</span>
		<span class="n">expected_count</span> <span class="o">=</span> <span class="p">(</span><span class="n">expected_count</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&amp;&amp;</span> <span class="n">count</span> <span class="o">!=</span> <span class="n">expected_count</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;3D_DRAW_INDX_2: packet size %i, expected %i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">count</span><span class="p">,</span> <span class="n">expected_count</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="n">count</span><span class="o">+</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING_DRM_BUFFER</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">count</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drm_r300_cmd_header_t</span> <span class="n">stack_header</span><span class="p">,</span> <span class="o">*</span><span class="n">header</span><span class="p">;</span>
		<span class="n">u32</span> <span class="o">*</span><span class="n">cmd1</span><span class="p">,</span> <span class="o">*</span><span class="n">cmd2</span><span class="p">,</span> <span class="o">*</span><span class="n">cmd3</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">drm_buffer_unprocessed</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">)</span>
				<span class="o">&lt;</span> <span class="mi">4</span><span class="o">*</span><span class="mi">4</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">stack_header</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;3D_DRAW_INDX_2: expect subsequent INDX_BUFFER, but stream is too short.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">header</span> <span class="o">=</span> <span class="n">drm_buffer_read_object</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span>
				<span class="k">sizeof</span><span class="p">(</span><span class="n">stack_header</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">stack_header</span><span class="p">);</span>

		<span class="n">cmd</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cmd1</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">cmd2</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">cmd3</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">header</span><span class="o">-&gt;</span><span class="n">header</span><span class="p">.</span><span class="n">cmd_type</span> <span class="o">!=</span> <span class="n">R300_CMD_PACKET3</span> <span class="o">||</span>
		    <span class="n">header</span><span class="o">-&gt;</span><span class="n">packet3</span><span class="p">.</span><span class="n">packet</span> <span class="o">!=</span> <span class="n">R300_CMD_PACKET3_RAW</span> <span class="o">||</span>
		    <span class="o">*</span><span class="n">cmd</span> <span class="o">!=</span> <span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">RADEON_CP_INDX_BUFFER</span><span class="p">,</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;3D_DRAW_INDX_2: expect subsequent INDX_BUFFER.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">cmd1</span> <span class="o">&amp;</span> <span class="mh">0x8000ffff</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x80000810</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid indx_buffer reg address %08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="o">*</span><span class="n">cmd1</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_check_offset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">*</span><span class="n">cmd2</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid indx_buffer offset is %08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="o">*</span><span class="n">cmd2</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">cmd3</span> <span class="o">!=</span> <span class="n">expected_count</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;INDX_BUFFER: buffer size %i, expected %i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="o">*</span><span class="n">cmd3</span><span class="p">,</span> <span class="n">expected_count</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
		<span class="n">OUT_RING_DRM_BUFFER</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">r300_emit_raw_packet3</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
					    <span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">header</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&gt;</span> <span class="n">drm_buffer_unprocessed</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Fixme !! This simply emits a packet without much checking.</span>
<span class="cm">	   We need to be smarter. */</span>

	<span class="cm">/* obtain first word - actual packet3 header */</span>
	<span class="n">header</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Is it packet 3 ? */</span>
	<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">header</span> <span class="o">&gt;&gt;</span> <span class="mi">30</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Not a packet3 header (0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">count</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">header</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3fff</span><span class="p">;</span>

	<span class="cm">/* Check again now that we know how much data to expect */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">&gt;</span> <span class="n">drm_buffer_unprocessed</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span>
		    <span class="p">(</span><span class="s">&quot;Expected packet3 of length %d but have only %d bytes left</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="p">(</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">drm_buffer_unprocessed</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Is it a packet type we know about ? */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="o">*</span><span class="n">header</span> <span class="o">&amp;</span> <span class="mh">0xff00</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RADEON_3D_LOAD_VBPNTR</span>:	<span class="cm">/* load vertex array pointers */</span>
		<span class="k">return</span> <span class="n">r300_emit_3d_load_vbpntr</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">,</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>

	<span class="k">case</span> <span class="n">RADEON_CNTL_BITBLT_MULTI</span>:
		<span class="k">return</span> <span class="n">r300_emit_bitblt_multi</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">);</span>

	<span class="k">case</span> <span class="n">RADEON_CP_INDX_BUFFER</span>:
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;packet3 INDX_BUFFER without preceding 3D_DRAW_INDX_2 is illegal.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_CP_3D_DRAW_IMMD_2</span>:
		<span class="cm">/* triggers drawing using in-packet vertex data */</span>
	<span class="k">case</span> <span class="n">RADEON_CP_3D_DRAW_VBUF_2</span>:
		<span class="cm">/* triggers drawing of vertex buffers setup elsewhere */</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">track_flush</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_FLUSH_EMITED</span> <span class="o">|</span>
					   <span class="n">RADEON_PURGE_EMITED</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_CP_3D_DRAW_INDX_2</span>:
		<span class="cm">/* triggers drawing using indices to vertex buffer */</span>
		<span class="cm">/* whenever we send vertex we clear flush &amp; purge */</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">track_flush</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_FLUSH_EMITED</span> <span class="o">|</span>
					   <span class="n">RADEON_PURGE_EMITED</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r300_emit_draw_indx_2</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">RADEON_WAIT_FOR_IDLE</span>:
	<span class="k">case</span> <span class="n">RADEON_CP_NOP</span>:
		<span class="cm">/* these packets are safe */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unknown packet3 header (0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING_DRM_BUFFER</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Emit a rendering packet3 from userspace.</span>
<span class="cm"> * Called by r300_do_cp_cmdbuf.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">r300_emit_packet3</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
					<span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">,</span>
					<span class="n">drm_r300_cmd_header_t</span> <span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">orig_iter</span> <span class="o">=</span> <span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="o">-&gt;</span><span class="n">iterator</span><span class="p">;</span>

	<span class="cm">/* This is a do-while-loop so that we run the interior at least once,</span>
<span class="cm">	 * even if cmdbuf-&gt;nbox is 0. Compare r300_emit_cliprects for rationale.</span>
<span class="cm">	 */</span>
	<span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">nbox</span> <span class="o">&gt;</span> <span class="n">R300_SIMULTANEOUS_CLIPRECTS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">r300_emit_cliprects</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

			<span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="o">-&gt;</span><span class="n">iterator</span> <span class="o">=</span> <span class="n">orig_iter</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">header</span><span class="p">.</span><span class="n">packet3</span><span class="p">.</span><span class="n">packet</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">R300_CMD_PACKET3_CLEAR</span>:
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;R300_CMD_PACKET3_CLEAR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">r300_emit_clear</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;r300_emit_clear failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">R300_CMD_PACKET3_RAW</span>:
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;R300_CMD_PACKET3_RAW</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">r300_emit_raw_packet3</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;r300_emit_raw_packet3 failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;bad packet3 type %i at byte %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">header</span><span class="p">.</span><span class="n">packet3</span><span class="p">.</span><span class="n">packet</span><span class="p">,</span>
				  <span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="o">-&gt;</span><span class="n">iterator</span> <span class="o">-</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="k">sizeof</span><span class="p">(</span><span class="n">header</span><span class="p">));</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">n</span> <span class="o">+=</span> <span class="n">R300_SIMULTANEOUS_CLIPRECTS</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;</span> <span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">nbox</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Some of the R300 chips seem to be extremely touchy about the two registers</span>
<span class="cm"> * that are configured in r300_pacify.</span>
<span class="cm"> * Among the worst offenders seems to be the R300 ND (0x4E44): When userspace</span>
<span class="cm"> * sends a command buffer that contains only state setting commands and a</span>
<span class="cm"> * vertex program/parameter upload sequence, this will eventually lead to a</span>
<span class="cm"> * lockup, unless the sequence is bracketed by calls to r300_pacify.</span>
<span class="cm"> * So we should take great care to *always* call r300_pacify before</span>
<span class="cm"> * *anything* 3D related, and again afterwards. This is what the</span>
<span class="cm"> * call bracket in r300_do_cp_cmdbuf is for.</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * Emit the sequence to pacify R300.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r300_pacify</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">cache_z</span><span class="p">,</span> <span class="n">cache_3d</span><span class="p">,</span> <span class="n">cache_2d</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="n">cache_z</span> <span class="o">=</span> <span class="n">R300_ZC_FLUSH</span><span class="p">;</span>
	<span class="n">cache_2d</span> <span class="o">=</span> <span class="n">R300_RB2D_DC_FLUSH</span><span class="p">;</span>
	<span class="n">cache_3d</span> <span class="o">=</span> <span class="n">R300_RB3D_DC_FLUSH</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">track_flush</span> <span class="o">&amp;</span> <span class="n">RADEON_PURGE_EMITED</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* we can purge, primitive where draw since last purge */</span>
		<span class="n">cache_z</span> <span class="o">|=</span> <span class="n">R300_ZC_FREE</span><span class="p">;</span>
		<span class="n">cache_2d</span> <span class="o">|=</span> <span class="n">R300_RB2D_DC_FREE</span><span class="p">;</span>
		<span class="n">cache_3d</span> <span class="o">|=</span> <span class="n">R300_RB3D_DC_FREE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* flush &amp; purge zbuffer */</span>
	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_ZB_ZCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">cache_z</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="cm">/* flush &amp; purge 3d */</span>
	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">cache_3d</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="cm">/* flush &amp; purge texture */</span>
	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_TX_INVALTAGS</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="cm">/* FIXME: is this one really needed ? */</span>
	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_RB3D_AARESOLVE_CTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="cm">/* flush &amp; purge 2d through E2 as RB2D will trigger lockup */</span>
	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">R300_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">cache_2d</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">RADEON_WAIT_2D_IDLECLEAN</span> <span class="o">|</span>
		 <span class="n">RADEON_WAIT_HOST_IDLECLEAN</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="cm">/* set flush &amp; purge flags */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">track_flush</span> <span class="o">|=</span> <span class="n">RADEON_FLUSH_EMITED</span> <span class="o">|</span> <span class="n">RADEON_PURGE_EMITED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Called by r300_do_cp_cmdbuf to update the internal buffer age and state.</span>
<span class="cm"> * The actual age emit is done by r300_do_cp_cmdbuf, which is why you must</span>
<span class="cm"> * be careful about how this function is called.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r300_discard_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_master</span> <span class="o">*</span><span class="n">master</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_buf_priv_t</span> <span class="o">*</span><span class="n">buf_priv</span> <span class="o">=</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_radeon_master_private</span> <span class="o">*</span><span class="n">master_priv</span> <span class="o">=</span> <span class="n">master</span><span class="o">-&gt;</span><span class="n">driver_priv</span><span class="p">;</span>

	<span class="n">buf_priv</span><span class="o">-&gt;</span><span class="n">age</span> <span class="o">=</span> <span class="o">++</span><span class="n">master_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_dispatch</span><span class="p">;</span>
	<span class="n">buf</span><span class="o">-&gt;</span><span class="n">pending</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">buf</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r300_cmd_wait</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span> <span class="n">dev_priv</span><span class="p">,</span>
			  <span class="n">drm_r300_cmd_header_t</span> <span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">wait_until</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">header</span><span class="p">.</span><span class="n">wait</span><span class="p">.</span><span class="n">flags</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">wait_until</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">header</span><span class="p">.</span><span class="n">wait</span><span class="p">.</span><span class="n">flags</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">R300_WAIT_2D</span>:
		<span class="n">wait_until</span> <span class="o">=</span> <span class="n">RADEON_WAIT_2D_IDLE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_WAIT_3D</span>:
		<span class="n">wait_until</span> <span class="o">=</span> <span class="n">RADEON_WAIT_3D_IDLE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_NEW_WAIT_2D_3D</span>:
		<span class="n">wait_until</span> <span class="o">=</span> <span class="n">RADEON_WAIT_2D_IDLE</span><span class="o">|</span><span class="n">RADEON_WAIT_3D_IDLE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_NEW_WAIT_2D_2D_CLEAN</span>:
		<span class="n">wait_until</span> <span class="o">=</span> <span class="n">RADEON_WAIT_2D_IDLE</span><span class="o">|</span><span class="n">RADEON_WAIT_2D_IDLECLEAN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_NEW_WAIT_3D_3D_CLEAN</span>:
		<span class="n">wait_until</span> <span class="o">=</span> <span class="n">RADEON_WAIT_3D_IDLE</span><span class="o">|</span><span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R300_NEW_WAIT_2D_2D_CLEAN_3D_3D_CLEAN</span>:
		<span class="n">wait_until</span> <span class="o">=</span> <span class="n">RADEON_WAIT_2D_IDLE</span><span class="o">|</span><span class="n">RADEON_WAIT_2D_IDLECLEAN</span><span class="p">;</span>
		<span class="n">wait_until</span> <span class="o">|=</span> <span class="n">RADEON_WAIT_3D_IDLE</span><span class="o">|</span><span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">wait_until</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r300_scratch</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
			<span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">,</span>
			<span class="n">drm_r300_cmd_header_t</span> <span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">ref_age_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">,</span> <span class="o">*</span><span class="n">buf_idx</span><span class="p">,</span> <span class="n">h_pending</span><span class="p">;</span>
	<span class="n">u64</span> <span class="o">*</span><span class="n">ptr_addr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">stack_ptr_addr</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drm_buffer_unprocessed</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">)</span> <span class="o">&lt;</span>
	    <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="o">+</span> <span class="n">header</span><span class="p">.</span><span class="n">scratch</span><span class="p">.</span><span class="n">n_bufs</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">buf_idx</span><span class="p">)))</span> <span class="p">{</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">header</span><span class="p">.</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg</span> <span class="o">&gt;=</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">scratch_ages</span><span class="p">[</span><span class="n">header</span><span class="p">.</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>

	<span class="n">ptr_addr</span> <span class="o">=</span> <span class="n">drm_buffer_read_object</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span>
			<span class="k">sizeof</span><span class="p">(</span><span class="n">stack_ptr_addr</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">stack_ptr_addr</span><span class="p">);</span>
	<span class="n">ref_age_base</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">get_unaligned</span><span class="p">(</span><span class="n">ptr_addr</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">header</span><span class="p">.</span><span class="n">scratch</span><span class="p">.</span><span class="n">n_bufs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">buf_idx</span> <span class="o">=</span> <span class="n">drm_buffer_pointer_to_dword</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="o">*</span><span class="n">buf_idx</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span> <span class="cm">/* 8 bytes per buf */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">DRM_COPY_TO_USER</span><span class="p">(</span><span class="n">ref_age_base</span> <span class="o">+</span> <span class="o">*</span><span class="n">buf_idx</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">scratch_ages</span><span class="p">[</span><span class="n">header</span><span class="p">.</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg</span><span class="p">],</span>
				<span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">DRM_COPY_FROM_USER</span><span class="p">(</span><span class="o">&amp;</span><span class="n">h_pending</span><span class="p">,</span>
				<span class="n">ref_age_base</span> <span class="o">+</span> <span class="o">*</span><span class="n">buf_idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
				<span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">h_pending</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="n">h_pending</span><span class="o">--</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">DRM_COPY_TO_USER</span><span class="p">(</span><span class="n">ref_age_base</span> <span class="o">+</span> <span class="o">*</span><span class="n">buf_idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">h_pending</span><span class="p">,</span>
					<span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="n">drm_buffer_advance</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">buf_idx</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span> <span class="n">CP_PACKET0</span><span class="p">(</span> <span class="n">RADEON_SCRATCH_REG0</span> <span class="o">+</span> <span class="n">header</span><span class="p">.</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span> <span class="p">)</span> <span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">scratch_ages</span><span class="p">[</span><span class="n">header</span><span class="p">.</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg</span><span class="p">]</span> <span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Uploads user-supplied vertex program instructions or parameters onto</span>
<span class="cm"> * the graphics card.</span>
<span class="cm"> * Called by r300_do_cp_cmdbuf.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">r300_emit_r500fp</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
				       <span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">,</span>
				       <span class="n">drm_r300_cmd_header_t</span> <span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">isclamp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">stride</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="n">sz</span> <span class="o">=</span> <span class="n">header</span><span class="p">.</span><span class="n">r500fp</span><span class="p">.</span><span class="n">count</span><span class="p">;</span>
	<span class="cm">/* address is 9 bits 0 - 8, bit 1 of flags is part of address */</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="p">((</span><span class="n">header</span><span class="p">.</span><span class="n">r500fp</span><span class="p">.</span><span class="n">adrhi_flags</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">header</span><span class="p">.</span><span class="n">r500fp</span><span class="p">.</span><span class="n">adrlo</span><span class="p">;</span>

	<span class="n">type</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">header</span><span class="p">.</span><span class="n">r500fp</span><span class="p">.</span><span class="n">adrhi_flags</span> <span class="o">&amp;</span> <span class="n">R500FP_CONSTANT_TYPE</span><span class="p">);</span>
	<span class="n">isclamp</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">header</span><span class="p">.</span><span class="n">r500fp</span><span class="p">.</span><span class="n">adrhi_flags</span> <span class="o">&amp;</span> <span class="n">R500FP_CONSTANT_CLAMP</span><span class="p">);</span>

	<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">type</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">isclamp</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">);</span>

	<span class="n">stride</span> <span class="o">=</span> <span class="n">type</span> <span class="o">?</span> <span class="mi">4</span> <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r500fp %d %d type: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sz</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">type</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sz</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sz</span> <span class="o">*</span> <span class="n">stride</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">&gt;</span> <span class="n">drm_buffer_unprocessed</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">3</span> <span class="o">+</span> <span class="n">sz</span> <span class="o">*</span> <span class="n">stride</span><span class="p">);</span>
	<span class="n">OUT_RING_REG</span><span class="p">(</span><span class="n">R500_GA_US_VECTOR_INDEX</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET0_TABLE</span><span class="p">(</span><span class="n">R500_GA_US_VECTOR_DATA</span><span class="p">,</span> <span class="n">sz</span> <span class="o">*</span> <span class="n">stride</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING_DRM_BUFFER</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span> <span class="n">sz</span> <span class="o">*</span> <span class="n">stride</span><span class="p">);</span>

	<span class="n">ADVANCE_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Parses and validates a user-supplied command buffer and emits appropriate</span>
<span class="cm"> * commands on the DMA ring buffer.</span>
<span class="cm"> * Called by the ioctl handler function radeon_cp_cmdbuf.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">r300_do_cp_cmdbuf</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		      <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">,</span>
		      <span class="n">drm_radeon_kcmd_buffer_t</span> <span class="o">*</span><span class="n">cmdbuf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_radeon_master_private</span> <span class="o">*</span><span class="n">master_priv</span> <span class="o">=</span> <span class="n">file_priv</span><span class="o">-&gt;</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">driver_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device_dma</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">emit_dispatch_age</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* pacify */</span>
	<span class="n">r300_pacify</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">nbox</span> <span class="o">&lt;=</span> <span class="n">R300_SIMULTANEOUS_CLIPRECTS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">r300_emit_cliprects</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drm_buffer_unprocessed</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">)</span>
			<span class="o">&gt;=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">drm_r300_cmd_header_t</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>
		<span class="n">drm_r300_cmd_header_t</span> <span class="o">*</span><span class="n">header</span><span class="p">,</span> <span class="n">stack_header</span><span class="p">;</span>

		<span class="n">header</span> <span class="o">=</span> <span class="n">drm_buffer_read_object</span><span class="p">(</span><span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">,</span>
				<span class="k">sizeof</span><span class="p">(</span><span class="n">stack_header</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">stack_header</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">header</span><span class="o">-&gt;</span><span class="n">header</span><span class="p">.</span><span class="n">cmd_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">R300_CMD_PACKET0</span>:
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;R300_CMD_PACKET0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">r300_emit_packet0</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">,</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;r300_emit_packet0 failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">R300_CMD_VPU</span>:
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;R300_CMD_VPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">r300_emit_vpu</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">,</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;r300_emit_vpu failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">R300_CMD_PACKET3</span>:
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;R300_CMD_PACKET3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">r300_emit_packet3</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">,</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;r300_emit_packet3 failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">R300_CMD_END3D</span>:
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;R300_CMD_END3D</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="cm">/* TODO:</span>
<span class="cm">			   Ideally userspace driver should not need to issue this call,</span>
<span class="cm">			   i.e. the drm driver should issue it automatically and prevent</span>
<span class="cm">			   lockups.</span>

<span class="cm">			   In practice, we do not understand why this call is needed and what</span>
<span class="cm">			   it does (except for some vague guesses that it has to do with cache</span>
<span class="cm">			   coherence) and so the user space driver does it.</span>

<span class="cm">			   Once we are sure which uses prevent lockups the code could be moved</span>
<span class="cm">			   into the kernel and the userspace driver will not</span>
<span class="cm">			   need to use this command.</span>

<span class="cm">			   Note that issuing this command does not hurt anything</span>
<span class="cm">			   except, possibly, performance */</span>
			<span class="n">r300_pacify</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">R300_CMD_CP_DELAY</span>:
			<span class="cm">/* simple enough, we can do it here */</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;R300_CMD_CP_DELAY</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">{</span>
				<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
				<span class="n">RING_LOCALS</span><span class="p">;</span>

				<span class="n">BEGIN_RING</span><span class="p">(</span><span class="n">header</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">.</span><span class="n">count</span><span class="p">);</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">header</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">.</span><span class="n">count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
					<span class="n">OUT_RING</span><span class="p">(</span><span class="n">RADEON_CP_PACKET2</span><span class="p">);</span>
				<span class="n">ADVANCE_RING</span><span class="p">();</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">R300_CMD_DMA_DISCARD</span>:
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;RADEON_CMD_DMA_DISCARD</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">idx</span> <span class="o">=</span> <span class="n">header</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">buf_idx</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">idx</span> <span class="o">&gt;=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buf_count</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;buffer index %d (of %d max)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					  <span class="n">idx</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buf_count</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
				<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">buf</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buflist</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">buf</span><span class="o">-&gt;</span><span class="n">file_priv</span> <span class="o">!=</span> <span class="n">file_priv</span> <span class="o">||</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">pending</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;bad buffer %p %p %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					  <span class="n">buf</span><span class="o">-&gt;</span><span class="n">file_priv</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">,</span>
					  <span class="n">buf</span><span class="o">-&gt;</span><span class="n">pending</span><span class="p">);</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
				<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">emit_dispatch_age</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">r300_discard_buffer</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">R300_CMD_WAIT</span>:
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;R300_CMD_WAIT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">r300_cmd_wait</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">R300_CMD_SCRATCH</span>:
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;R300_CMD_SCRATCH</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">r300_scratch</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">,</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;r300_scratch failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">R300_CMD_R500FP</span>:
			<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">CHIP_RV515</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Calling r500 command on r300 card</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
				<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;R300_CMD_R500FP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">r300_emit_r500fp</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cmdbuf</span><span class="p">,</span> <span class="o">*</span><span class="n">header</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;r300_emit_r500fp failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;bad cmd_type %i at byte %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">header</span><span class="o">-&gt;</span><span class="n">header</span><span class="p">.</span><span class="n">cmd_type</span><span class="p">,</span>
				  <span class="n">cmdbuf</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="o">-&gt;</span><span class="n">iterator</span> <span class="o">-</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">header</span><span class="p">));</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">cleanup</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;END</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

      <span class="nl">cleanup:</span>
	<span class="n">r300_pacify</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="cm">/* We emit the vertex buffer age here, outside the pacifier &quot;brackets&quot;</span>
<span class="cm">	 * for two reasons:</span>
<span class="cm">	 *  (1) This may coalesce multiple age emissions into a single one and</span>
<span class="cm">	 *  (2) more importantly, some chips lock up hard when scratch registers</span>
<span class="cm">	 *      are written inside the pacifier bracket.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">emit_dispatch_age</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RING_LOCALS</span><span class="p">;</span>

		<span class="cm">/* Emit the vertex buffer age */</span>
		<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="n">RADEON_DISPATCH_AGE</span><span class="p">(</span><span class="n">master_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_dispatch</span><span class="p">);</span>
		<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">COMMIT_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
