{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579333697232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579333697236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 16:48:17 2020 " "Processing started: Sat Jan 18 16:48:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579333697236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333697236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333697237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579333697848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579333697848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWITCH-RTL " "Found design unit 1: SWITCH-RTL" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706709 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWITCH " "Found entity 1: SWITCH" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PASS4-RTL " "Found design unit 1: PASS4-RTL" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706711 ""} { "Info" "ISGN_ENTITY_NAME" "1 PASS4 " "Found entity 1: PASS4" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDDEC-RTL " "Found design unit 1: LEDDEC-RTL" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706714 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDDEC " "Found entity 1: LEDDEC" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDOWN-RTL " "Found design unit 1: CLKDOWN-RTL" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706716 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDOWN " "Found entity 1: CLKDOWN" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-RTL " "Found design unit 1: CONTROL-RTL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706718 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISP_CTL-RTL " "Found design unit 1: DISP_CTL-RTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706720 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISP_CTL " "Found entity 1: DISP_CTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHANGER-RTL " "Found design unit 1: CHANGER-RTL" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706722 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHANGER " "Found entity 1: CHANGER" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-RTL " "Found design unit 1: DATAPATH-RTL" {  } { { "datapath.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706725 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "datapath.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file validation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VALIDATION-RTL " "Found design unit 1: VALIDATION-RTL" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706727 ""} { "Info" "ISGN_ENTITY_NAME" "1 VALIDATION " "Found entity 1: VALIDATION" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579333706727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pass4 " "Elaborating entity \"pass4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579333706765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDOWN CLKDOWN:U1 " "Elaborating entity \"CLKDOWN\" for hierarchy \"CLKDOWN:U1\"" {  } { { "pass4.vhd" "U1" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579333706766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH SWITCH:U2 " "Elaborating entity \"SWITCH\" for hierarchy \"SWITCH:U2\"" {  } { { "pass4.vhd" "U2" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579333706767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:U3 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:U3\"" {  } { { "pass4.vhd" "U3" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579333706769 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE control.vhd(40) " "VHDL Process Statement warning at control.vhd(40): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579333706769 "|pass4|CONTROL:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TDEC control.vhd(84) " "VHDL Process Statement warning at control.vhd(84): inferring latch(es) for signal or variable \"TDEC\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579333706769 "|pass4|CONTROL:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TINC control.vhd(84) " "VHDL Process Statement warning at control.vhd(84): inferring latch(es) for signal or variable \"TINC\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579333706769 "|pass4|CONTROL:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TLEFT control.vhd(84) " "VHDL Process Statement warning at control.vhd(84): inferring latch(es) for signal or variable \"TLEFT\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579333706769 "|pass4|CONTROL:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TRIGHT control.vhd(84) " "VHDL Process Statement warning at control.vhd(84): inferring latch(es) for signal or variable \"TRIGHT\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579333706769 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TRIGHT control.vhd(84) " "Inferred latch for \"TRIGHT\" at control.vhd(84)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706769 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLEFT control.vhd(84) " "Inferred latch for \"TLEFT\" at control.vhd(84)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TINC control.vhd(84) " "Inferred latch for \"TINC\" at control.vhd(84)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TDEC control.vhd(84) " "Inferred latch for \"TDEC\" at control.vhd(84)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.UNLOCK_ST control.vhd(40) " "Inferred latch for \"NEXT_STATE.UNLOCK_ST\" at control.vhd(40)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.RIGHT_ST control.vhd(40) " "Inferred latch for \"NEXT_STATE.RIGHT_ST\" at control.vhd(40)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.LEFT_ST control.vhd(40) " "Inferred latch for \"NEXT_STATE.LEFT_ST\" at control.vhd(40)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.INC_ST control.vhd(40) " "Inferred latch for \"NEXT_STATE.INC_ST\" at control.vhd(40)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.DEC_ST control.vhd(40) " "Inferred latch for \"NEXT_STATE.DEC_ST\" at control.vhd(40)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.DIGIT_ST control.vhd(40) " "Inferred latch for \"NEXT_STATE.DIGIT_ST\" at control.vhd(40)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.VALUE_ST control.vhd(40) " "Inferred latch for \"NEXT_STATE.VALUE_ST\" at control.vhd(40)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "CURRENT_STATE " "Can't recognize finite state machine \"CURRENT_STATE\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:U4 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:U4\"" {  } { { "pass4.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579333706770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHANGER DATAPATH:U4\|CHANGER:U1 " "Elaborating entity \"CHANGER\" for hierarchy \"DATAPATH:U4\|CHANGER:U1\"" {  } { { "datapath.vhd" "U1" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579333706786 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 changer.vhd(111) " "VHDL Process Statement warning at changer.vhd(111): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579333706787 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 changer.vhd(112) " "VHDL Process Statement warning at changer.vhd(112): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579333706787 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 changer.vhd(113) " "VHDL Process Statement warning at changer.vhd(113): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579333706787 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 changer.vhd(114) " "VHDL Process Statement warning at changer.vhd(114): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579333706787 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TDIGIT changer.vhd(115) " "VHDL Process Statement warning at changer.vhd(115): signal \"TDIGIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579333706787 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VALIDATION DATAPATH:U4\|VALIDATION:U2 " "Elaborating entity \"VALIDATION\" for hierarchy \"DATAPATH:U4\|VALIDATION:U2\"" {  } { { "datapath.vhd" "U2" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579333706788 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUM_N validation.vhd(46) " "VHDL Process Statement warning at validation.vhd(46): signal \"NUM_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579333706789 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PASS validation.vhd(46) " "VHDL Process Statement warning at validation.vhd(46): signal \"PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579333706789 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUM_N validation.vhd(58) " "VHDL Process Statement warning at validation.vhd(58): signal \"NUM_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579333706789 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PREVIOUS_STATE validation.vhd(62) " "VHDL Process Statement warning at validation.vhd(62): signal \"PREVIOUS_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579333706789 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PASS validation.vhd(36) " "VHDL Process Statement warning at validation.vhd(36): inferring latch(es) for signal or variable \"PASS\", which holds its previous value in one or more paths through the process" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579333706789 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE validation.vhd(36) " "VHDL Process Statement warning at validation.vhd(36): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579333706789 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PREVIOUS_STATE validation.vhd(36) " "VHDL Process Statement warning at validation.vhd(36): inferring latch(es) for signal or variable \"PREVIOUS_STATE\", which holds its previous value in one or more paths through the process" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579333706790 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.NUM_RESET_ST validation.vhd(36) " "Inferred latch for \"PREVIOUS_STATE.NUM_RESET_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.MEMORY_ST validation.vhd(36) " "Inferred latch for \"PREVIOUS_STATE.MEMORY_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.SUCCESS_ST validation.vhd(36) " "Inferred latch for \"PREVIOUS_STATE.SUCCESS_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.JUDGES_ST validation.vhd(36) " "Inferred latch for \"PREVIOUS_STATE.JUDGES_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.IDLE_ST validation.vhd(36) " "Inferred latch for \"PREVIOUS_STATE.IDLE_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.ALL_RESET_ST validation.vhd(36) " "Inferred latch for \"PREVIOUS_STATE.ALL_RESET_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.NUM_RESET_ST validation.vhd(36) " "Inferred latch for \"NEXT_STATE.NUM_RESET_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.MEMORY_ST validation.vhd(36) " "Inferred latch for \"NEXT_STATE.MEMORY_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.SUCCESS_ST validation.vhd(36) " "Inferred latch for \"NEXT_STATE.SUCCESS_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.JUDGES_ST validation.vhd(36) " "Inferred latch for \"NEXT_STATE.JUDGES_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.IDLE_ST validation.vhd(36) " "Inferred latch for \"NEXT_STATE.IDLE_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.ALL_RESET_ST validation.vhd(36) " "Inferred latch for \"NEXT_STATE.ALL_RESET_ST\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706791 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[0\] validation.vhd(36) " "Inferred latch for \"PASS\[0\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[1\] validation.vhd(36) " "Inferred latch for \"PASS\[1\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[2\] validation.vhd(36) " "Inferred latch for \"PASS\[2\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[3\] validation.vhd(36) " "Inferred latch for \"PASS\[3\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[4\] validation.vhd(36) " "Inferred latch for \"PASS\[4\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[5\] validation.vhd(36) " "Inferred latch for \"PASS\[5\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[6\] validation.vhd(36) " "Inferred latch for \"PASS\[6\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[7\] validation.vhd(36) " "Inferred latch for \"PASS\[7\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[8\] validation.vhd(36) " "Inferred latch for \"PASS\[8\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[9\] validation.vhd(36) " "Inferred latch for \"PASS\[9\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[10\] validation.vhd(36) " "Inferred latch for \"PASS\[10\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[11\] validation.vhd(36) " "Inferred latch for \"PASS\[11\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[12\] validation.vhd(36) " "Inferred latch for \"PASS\[12\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[13\] validation.vhd(36) " "Inferred latch for \"PASS\[13\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[14\] validation.vhd(36) " "Inferred latch for \"PASS\[14\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706792 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[15\] validation.vhd(36) " "Inferred latch for \"PASS\[15\]\" at validation.vhd(36)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706793 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_CTL DATAPATH:U4\|DISP_CTL:U3 " "Elaborating entity \"DISP_CTL\" for hierarchy \"DATAPATH:U4\|DISP_CTL:U3\"" {  } { { "datapath.vhd" "U3" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579333706809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDEC DATAPATH:U4\|LEDDEC:U4 " "Elaborating entity \"LEDDEC\" for hierarchy \"DATAPATH:U4\|LEDDEC:U4\"" {  } { { "datapath.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579333706822 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "MLED U4 " "Port \"MLED\" does not exist in macrofunction \"U4\"" {  } { { "pass4.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 104 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579333706849 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1579333706863 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579333706989 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 18 16:48:26 2020 " "Processing ended: Sat Jan 18 16:48:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579333706989 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579333706989 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579333706989 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333706989 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579333707588 ""}
