Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 15 14:45:30 2024
| Host         : Huahua running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file task_2_top_timing_summary_routed.rpt -pb task_2_top_timing_summary_routed.pb -rpx task_2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : task_2_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 268 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: div12/counter_reg[12]/Q (HIGH)

 There are 268 register/latch pins with no clock driven by root clock pin: div24/counter_reg[24]/Q (HIGH)

 There are 268 register/latch pins with no clock driven by root clock pin: div27/counter_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_alu_addr/data_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_alu_addr/data_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_alu_addr/data_out_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 839 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.481        0.000                      0                   66        0.252        0.000                      0                   66       49.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        97.481        0.000                      0                   66        0.252        0.000                      0                   66       49.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       97.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 div27/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.641     5.244    div27/clk
    SLICE_X13Y64         FDRE                                         r  div27/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  div27/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.180    div27/counter_reg_n_1_[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.854 r  div27/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    div27/counter_reg[0]_i_1_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  div27/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    div27/counter_reg[4]_i_1_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  div27/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    div27/counter_reg[8]_i_1_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  div27/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.196    div27/counter_reg[12]_i_1_n_1
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  div27/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    div27/counter_reg[16]_i_1_n_1
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  div27/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    div27/counter_reg[20]_i_1_n_1
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.758 r  div27/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.758    div27/counter_reg[24]_i_1_n_7
    SLICE_X13Y70         FDRE                                         r  div27/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513   104.936    div27/clk
    SLICE_X13Y70         FDRE                                         r  div27/counter_reg[25]/C
                         clock pessimism              0.277   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.062   105.239    div27/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.502ns  (required time - arrival time)
  Source:                 div27/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.641     5.244    div27/clk
    SLICE_X13Y64         FDRE                                         r  div27/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  div27/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.180    div27/counter_reg_n_1_[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.854 r  div27/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    div27/counter_reg[0]_i_1_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  div27/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    div27/counter_reg[4]_i_1_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  div27/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    div27/counter_reg[8]_i_1_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  div27/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.196    div27/counter_reg[12]_i_1_n_1
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  div27/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    div27/counter_reg[16]_i_1_n_1
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  div27/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    div27/counter_reg[20]_i_1_n_1
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.737 r  div27/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.737    div27/counter_reg[24]_i_1_n_5
    SLICE_X13Y70         FDRE                                         r  div27/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513   104.936    div27/clk
    SLICE_X13Y70         FDRE                                         r  div27/counter_reg[27]/C
                         clock pessimism              0.277   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.062   105.239    div27/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 97.502    

Slack (MET) :             97.523ns  (required time - arrival time)
  Source:                 div24/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div24/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.642     5.245    div24/clk
    SLICE_X12Y62         FDRE                                         r  div24/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  div24/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.303    div24/counter_reg_n_1_[1]
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.960 r  div24/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.960    div24/counter_reg[0]_i_1__0_n_1
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  div24/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    div24/counter_reg[4]_i_1__0_n_1
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  div24/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.194    div24/counter_reg[8]_i_1__0_n_1
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  div24/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.311    div24/counter_reg[12]_i_1__0_n_1
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  div24/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    div24/counter_reg[16]_i_1__0_n_1
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  div24/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    div24/counter_reg[20]_i_1__0_n_1
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.764 r  div24/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.764    div24/counter_reg[24]_i_1__0_n_8
    SLICE_X12Y68         FDRE                                         r  div24/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.514   104.937    div24/clk
    SLICE_X12Y68         FDRE                                         r  div24/counter_reg[24]/C
                         clock pessimism              0.277   105.214    
                         clock uncertainty           -0.035   105.178    
    SLICE_X12Y68         FDRE (Setup_fdre_C_D)        0.109   105.287    div24/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        105.287    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 97.523    

Slack (MET) :             97.538ns  (required time - arrival time)
  Source:                 div24/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div24/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.642     5.245    div24/clk
    SLICE_X12Y62         FDRE                                         r  div24/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  div24/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.303    div24/counter_reg_n_1_[1]
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.960 r  div24/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.960    div24/counter_reg[0]_i_1__0_n_1
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  div24/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    div24/counter_reg[4]_i_1__0_n_1
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  div24/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.194    div24/counter_reg[8]_i_1__0_n_1
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  div24/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.311    div24/counter_reg[12]_i_1__0_n_1
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  div24/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    div24/counter_reg[16]_i_1__0_n_1
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.751 r  div24/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.751    div24/counter_reg[20]_i_1__0_n_7
    SLICE_X12Y67         FDRE                                         r  div24/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.516   104.939    div24/clk
    SLICE_X12Y67         FDRE                                         r  div24/counter_reg[21]/C
                         clock pessimism              0.277   105.216    
                         clock uncertainty           -0.035   105.180    
    SLICE_X12Y67         FDRE (Setup_fdre_C_D)        0.109   105.289    div24/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        105.289    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 97.538    

Slack (MET) :             97.546ns  (required time - arrival time)
  Source:                 div24/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div24/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.642     5.245    div24/clk
    SLICE_X12Y62         FDRE                                         r  div24/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  div24/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.303    div24/counter_reg_n_1_[1]
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.960 r  div24/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.960    div24/counter_reg[0]_i_1__0_n_1
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  div24/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    div24/counter_reg[4]_i_1__0_n_1
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  div24/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.194    div24/counter_reg[8]_i_1__0_n_1
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  div24/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.311    div24/counter_reg[12]_i_1__0_n_1
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  div24/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    div24/counter_reg[16]_i_1__0_n_1
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.743 r  div24/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.743    div24/counter_reg[20]_i_1__0_n_5
    SLICE_X12Y67         FDRE                                         r  div24/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.516   104.939    div24/clk
    SLICE_X12Y67         FDRE                                         r  div24/counter_reg[23]/C
                         clock pessimism              0.277   105.216    
                         clock uncertainty           -0.035   105.180    
    SLICE_X12Y67         FDRE (Setup_fdre_C_D)        0.109   105.289    div24/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        105.289    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                 97.546    

Slack (MET) :             97.576ns  (required time - arrival time)
  Source:                 div27/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.641     5.244    div27/clk
    SLICE_X13Y64         FDRE                                         r  div27/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  div27/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.180    div27/counter_reg_n_1_[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.854 r  div27/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    div27/counter_reg[0]_i_1_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  div27/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    div27/counter_reg[4]_i_1_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  div27/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    div27/counter_reg[8]_i_1_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  div27/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.196    div27/counter_reg[12]_i_1_n_1
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  div27/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    div27/counter_reg[16]_i_1_n_1
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  div27/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    div27/counter_reg[20]_i_1_n_1
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.663 r  div27/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.663    div27/counter_reg[24]_i_1_n_6
    SLICE_X13Y70         FDRE                                         r  div27/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513   104.936    div27/clk
    SLICE_X13Y70         FDRE                                         r  div27/counter_reg[26]/C
                         clock pessimism              0.277   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.062   105.239    div27/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 97.576    

Slack (MET) :             97.592ns  (required time - arrival time)
  Source:                 div27/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.641     5.244    div27/clk
    SLICE_X13Y64         FDRE                                         r  div27/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  div27/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.180    div27/counter_reg_n_1_[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.854 r  div27/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    div27/counter_reg[0]_i_1_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  div27/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    div27/counter_reg[4]_i_1_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  div27/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    div27/counter_reg[8]_i_1_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  div27/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.196    div27/counter_reg[12]_i_1_n_1
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  div27/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    div27/counter_reg[16]_i_1_n_1
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  div27/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    div27/counter_reg[20]_i_1_n_1
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.647 r  div27/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.647    div27/counter_reg[24]_i_1_n_8
    SLICE_X13Y70         FDRE                                         r  div27/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513   104.936    div27/clk
    SLICE_X13Y70         FDRE                                         r  div27/counter_reg[24]/C
                         clock pessimism              0.277   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.062   105.239    div27/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 97.592    

Slack (MET) :             97.595ns  (required time - arrival time)
  Source:                 div27/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.641     5.244    div27/clk
    SLICE_X13Y64         FDRE                                         r  div27/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  div27/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.180    div27/counter_reg_n_1_[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.854 r  div27/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    div27/counter_reg[0]_i_1_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  div27/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    div27/counter_reg[4]_i_1_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  div27/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    div27/counter_reg[8]_i_1_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  div27/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.196    div27/counter_reg[12]_i_1_n_1
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  div27/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    div27/counter_reg[16]_i_1_n_1
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.644 r  div27/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.644    div27/counter_reg[20]_i_1_n_7
    SLICE_X13Y69         FDRE                                         r  div27/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513   104.936    div27/clk
    SLICE_X13Y69         FDRE                                         r  div27/counter_reg[21]/C
                         clock pessimism              0.277   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)        0.062   105.239    div27/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                 97.595    

Slack (MET) :             97.616ns  (required time - arrival time)
  Source:                 div27/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.641     5.244    div27/clk
    SLICE_X13Y64         FDRE                                         r  div27/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  div27/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.180    div27/counter_reg_n_1_[1]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.854 r  div27/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    div27/counter_reg[0]_i_1_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  div27/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    div27/counter_reg[4]_i_1_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  div27/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    div27/counter_reg[8]_i_1_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  div27/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.196    div27/counter_reg[12]_i_1_n_1
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  div27/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    div27/counter_reg[16]_i_1_n_1
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.623 r  div27/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.623    div27/counter_reg[20]_i_1_n_5
    SLICE_X13Y69         FDRE                                         r  div27/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513   104.936    div27/clk
    SLICE_X13Y69         FDRE                                         r  div27/counter_reg[23]/C
                         clock pessimism              0.277   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)        0.062   105.239    div27/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                 97.616    

Slack (MET) :             97.622ns  (required time - arrival time)
  Source:                 div24/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div24/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.642     5.245    div24/clk
    SLICE_X12Y62         FDRE                                         r  div24/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  div24/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.303    div24/counter_reg_n_1_[1]
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.960 r  div24/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.960    div24/counter_reg[0]_i_1__0_n_1
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  div24/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    div24/counter_reg[4]_i_1__0_n_1
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  div24/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.194    div24/counter_reg[8]_i_1__0_n_1
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  div24/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.311    div24/counter_reg[12]_i_1__0_n_1
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  div24/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    div24/counter_reg[16]_i_1__0_n_1
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.667 r  div24/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.667    div24/counter_reg[20]_i_1__0_n_6
    SLICE_X12Y67         FDRE                                         r  div24/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.516   104.939    div24/clk
    SLICE_X12Y67         FDRE                                         r  div24/counter_reg[22]/C
                         clock pessimism              0.277   105.216    
                         clock uncertainty           -0.035   105.180    
    SLICE_X12Y67         FDRE (Setup_fdre_C_D)        0.109   105.289    div24/counter_reg[22]
  -------------------------------------------------------------------
                         required time                        105.289    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                 97.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div27/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.568     1.487    div27/clk
    SLICE_X13Y68         FDRE                                         r  div27/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  div27/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.737    div27/counter_reg_n_1_[19]
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  div27/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    div27/counter_reg[16]_i_1_n_5
    SLICE_X13Y68         FDRE                                         r  div27/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    div27/clk
    SLICE_X13Y68         FDRE                                         r  div27/counter_reg[19]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.105     1.592    div27/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div27/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.571     1.490    div27/clk
    SLICE_X13Y65         FDRE                                         r  div27/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  div27/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.740    div27/counter_reg_n_1_[7]
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  div27/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    div27/counter_reg[4]_i_1_n_5
    SLICE_X13Y65         FDRE                                         r  div27/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.840     2.005    div27/clk
    SLICE_X13Y65         FDRE                                         r  div27/counter_reg[7]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.105     1.595    div27/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div27/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.571     1.490    div27/clk
    SLICE_X13Y64         FDRE                                         r  div27/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  div27/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    div27/counter_reg_n_1_[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  div27/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    div27/counter_reg[0]_i_1_n_5
    SLICE_X13Y64         FDRE                                         r  div27/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.841     2.006    div27/clk
    SLICE_X13Y64         FDRE                                         r  div27/counter_reg[3]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X13Y64         FDRE (Hold_fdre_C_D)         0.105     1.595    div27/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div27/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.570     1.489    div27/clk
    SLICE_X13Y66         FDRE                                         r  div27/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  div27/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.739    div27/counter_reg_n_1_[11]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  div27/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    div27/counter_reg[8]_i_1_n_5
    SLICE_X13Y66         FDRE                                         r  div27/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    div27/clk
    SLICE_X13Y66         FDRE                                         r  div27/counter_reg[11]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X13Y66         FDRE (Hold_fdre_C_D)         0.105     1.594    div27/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div27/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.569     1.488    div27/clk
    SLICE_X13Y67         FDRE                                         r  div27/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  div27/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.738    div27/counter_reg_n_1_[15]
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  div27/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    div27/counter_reg[12]_i_1_n_5
    SLICE_X13Y67         FDRE                                         r  div27/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.838     2.003    div27/clk
    SLICE_X13Y67         FDRE                                         r  div27/counter_reg[15]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.105     1.593    div27/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div27/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div27/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.486    div27/clk
    SLICE_X13Y69         FDRE                                         r  div27/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  div27/counter_reg[23]/Q
                         net (fo=1, routed)           0.108     1.736    div27/counter_reg_n_1_[23]
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  div27/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    div27/counter_reg[20]_i_1_n_5
    SLICE_X13Y69         FDRE                                         r  div27/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    div27/clk
    SLICE_X13Y69         FDRE                                         r  div27/counter_reg[23]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.105     1.591    div27/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div24/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div24/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.571     1.490    div24/clk
    SLICE_X12Y65         FDRE                                         r  div24/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  div24/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.769    div24/counter_reg_n_1_[14]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  div24/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.879    div24/counter_reg[12]_i_1__0_n_6
    SLICE_X12Y65         FDRE                                         r  div24/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.840     2.005    div24/clk
    SLICE_X12Y65         FDRE                                         r  div24/counter_reg[14]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.134     1.624    div24/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div24/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div24/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.570     1.489    div24/clk
    SLICE_X12Y66         FDRE                                         r  div24/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  div24/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.768    div24/counter_reg_n_1_[18]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  div24/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.878    div24/counter_reg[16]_i_1__0_n_6
    SLICE_X12Y66         FDRE                                         r  div24/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    div24/clk
    SLICE_X12Y66         FDRE                                         r  div24/counter_reg[18]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.134     1.623    div24/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div24/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div24/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.569     1.488    div24/clk
    SLICE_X12Y67         FDRE                                         r  div24/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  div24/counter_reg[22]/Q
                         net (fo=1, routed)           0.114     1.767    div24/counter_reg_n_1_[22]
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  div24/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.877    div24/counter_reg[20]_i_1__0_n_6
    SLICE_X12Y67         FDRE                                         r  div24/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.838     2.003    div24/clk
    SLICE_X12Y67         FDRE                                         r  div24/counter_reg[22]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.134     1.622    div24/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div24/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div24/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.571     1.490    div24/clk
    SLICE_X12Y64         FDRE                                         r  div24/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  div24/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.769    div24/counter_reg_n_1_[10]
    SLICE_X12Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  div24/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.879    div24/counter_reg[8]_i_1__0_n_6
    SLICE_X12Y64         FDRE                                         r  div24/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.841     2.006    div24/clk
    SLICE_X12Y64         FDRE                                         r  div24/counter_reg[10]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X12Y64         FDRE (Hold_fdre_C_D)         0.134     1.624    div24/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y76     div12/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y76     div12/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y76     div12/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y77     div12/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y77     div12/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y77     div12/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y77     div12/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y78     div12/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y78     div12/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y77     div12/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y77     div12/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y77     div12/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y77     div12/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y77     div12/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y77     div12/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y77     div12/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y77     div12/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y63    div24/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y63    div24/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y76     div12/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y76     div12/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y76     div12/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y62    div24/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y62    div24/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X13Y70    div27/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X13Y70    div27/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X12Y62    div24/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X13Y70    div27/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X13Y70    div27/counter_reg[27]/C



