// Seed: 382188052
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wire  id_3
);
  assign id_2 = id_0 ==? -1'b0;
  assign id_2 = -1;
  module_0 modCall_1 ();
  wire id_5, id_6, id_7, id_8, id_9;
  wire id_10;
  reg id_11, id_12, id_13;
  always id_2 <= id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_14(
      id_3, id_10 && id_12
  );
  wire id_15;
  assign module_3.type_1 = 0;
endmodule
module module_3 (
    output tri0 id_0,
    input  tri0 id_1
);
  wire id_3;
  wand id_5;
  wire id_6;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_3,
      id_6,
      id_5,
      id_6,
      id_3,
      id_6,
      id_5
  );
  final assume (1) @(posedge 1 or negedge 1) id_5 = -1;
  tri1 id_7 = -1;
  assign id_4 = id_3;
endmodule
