# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SM_alg_server.srcs/sources_1/ip/SM_req_fifo/sim/SM_req_fifo.v" \
"../../../../SM_alg_server.srcs/sources_1/ip/SM_status_fifo/sim/SM_status_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
