#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 11 17:37:10 2021
# Process ID: 28029
# Current directory: /home/trevor/dev/mylab/sandbox/project_4.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vitis/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28100
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.383 ; gain = 66.543 ; free physical = 5213 ; free virtual = 27416
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (1#1) [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:100]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:100]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (2#1) [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_1' [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_1' (3#1) [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_1' [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_1' (4#1) [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'design_1_microblaze_0_1' is unconnected for instance 'microblaze_0' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:140]
WARNING: [Synth 8-7071] port 'M_AXI_DP_AWPROT' of module 'design_1_microblaze_0_1' is unconnected for instance 'microblaze_0' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:140]
WARNING: [Synth 8-7071] port 'M_AXI_DP_ARPROT' of module 'design_1_microblaze_0_1' is unconnected for instance 'microblaze_0' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:140]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_1' has 52 connections declared, but only 49 given [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:140]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:264]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:698]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (5#1) [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:698]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (6#1) [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:264]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:464]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (7#1) [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_1' [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_1' (8#1) [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:610]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' has 25 connections declared, but only 24 given [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:610]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (9#1) [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_1' [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_1' (10#1) [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:656]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' has 25 connections declared, but only 24 given [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:656]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_1' [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_1' (11#1) [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_lmb_bram_1' is unconnected for instance 'lmb_bram' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:681]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_lmb_bram_1' is unconnected for instance 'lmb_bram' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:681]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_1' has 16 connections declared, but only 14 given [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:681]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (12#1) [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:464]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (13#1) [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/.Xil/Vivado-28029-luigilinux/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:253]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:253]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:253]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (14#1) [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (15#1) [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.289 ; gain = 109.449 ; free physical = 5307 ; free virtual = 27511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2235.133 ; gain = 124.293 ; free physical = 5305 ; free virtual = 27508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2235.133 ; gain = 124.293 ; free physical = 5305 ; free virtual = 27508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2235.133 ; gain = 0.000 ; free physical = 5298 ; free virtual = 27502
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc:2]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc:2]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc:4]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.852 ; gain = 0.000 ; free physical = 5199 ; free virtual = 27403
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2363.852 ; gain = 0.000 ; free physical = 5199 ; free virtual = 27403
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5277 ; free virtual = 27481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5277 ; free virtual = 27481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5277 ; free virtual = 27480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5275 ; free virtual = 27479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5264 ; free virtual = 27471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5144 ; free virtual = 27351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5144 ; free virtual = 27351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5142 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5142 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5142 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5142 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5142 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5142 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5142 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_axi_uartlite_0_0     |         1|
|2     |design_1_clk_wiz_0_0          |         1|
|3     |design_1_mdm_1_1              |         1|
|4     |design_1_microblaze_0_1       |         1|
|5     |design_1_rst_clk_wiz_0_100M_0 |         1|
|6     |design_1_dlmb_bram_if_cntlr_1 |         1|
|7     |design_1_dlmb_v10_1           |         1|
|8     |design_1_ilmb_bram_if_cntlr_1 |         1|
|9     |design_1_ilmb_v10_1           |         1|
|10    |design_1_lmb_bram_1           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_axi_uartlite_0     |     1|
|2     |design_1_clk_wiz_0          |     1|
|3     |design_1_dlmb_bram_if_cntlr |     1|
|4     |design_1_dlmb_v10           |     1|
|5     |design_1_ilmb_bram_if_cntlr |     1|
|6     |design_1_ilmb_v10           |     1|
|7     |design_1_lmb_bram           |     1|
|8     |design_1_mdm_1              |     1|
|9     |design_1_microblaze_0       |     1|
|10    |design_1_rst_clk_wiz_0_100M |     1|
|11    |IBUF                        |     2|
|12    |OBUF                        |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5142 ; free virtual = 27350
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2363.852 ; gain = 124.293 ; free physical = 5196 ; free virtual = 27404
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2363.852 ; gain = 253.012 ; free physical = 5196 ; free virtual = 27404
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.852 ; gain = 0.000 ; free physical = 5273 ; free virtual = 27480
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.852 ; gain = 0.000 ; free physical = 5219 ; free virtual = 27426
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2363.852 ; gain = 253.188 ; free physical = 5268 ; free virtual = 27476
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/mylab/sandbox/project_4.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 11 17:37:43 2021...
