<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414')">rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.29</td>
<td class="s9 cl rt"><a href="mod1401.html#Line" > 93.65</a></td>
<td class="s9 cl rt"><a href="mod1401.html#Cond" > 97.50</a></td>
<td class="s9 cl rt"><a href="mod1401.html#Toggle" > 92.78</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1401.html#Branch" > 93.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1401.html#inst_tag_77532"  onclick="showContent('inst_tag_77532')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_main.SpecificToGeneric.S2g0</a></td>
<td class="s9 cl rt"> 94.29</td>
<td class="s9 cl rt"><a href="mod1401.html#Line" > 93.65</a></td>
<td class="s9 cl rt"><a href="mod1401.html#Cond" > 97.50</a></td>
<td class="s9 cl rt"><a href="mod1401.html#Toggle" > 92.78</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1401.html#Branch" > 93.23</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<hr>
<a name="inst_tag_77532"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_77532" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_main.SpecificToGeneric.S2g0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.29</td>
<td class="s9 cl rt"><a href="mod1401.html#Line" > 93.65</a></td>
<td class="s9 cl rt"><a href="mod1401.html#Cond" > 97.50</a></td>
<td class="s9 cl rt"><a href="mod1401.html#Toggle" > 92.78</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1401.html#Branch" > 93.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.93</td>
<td class="s9 cl rt"> 96.61</td>
<td class="s9 cl rt"> 90.28</td>
<td class="s9 cl rt"> 90.60</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 92.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod516.html#inst_tag_29935" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod131.html#inst_tag_10617" id="tag_urg_inst_10617">Ncw</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s9 cl rt"> 94.24</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod346.html#inst_tag_14874" id="tag_urg_inst_14874">Pc</a></td>
<td class="s9 cl rt"> 94.57</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s8 cl rt"> 88.60</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.37</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2967.html#inst_tag_214433" id="tag_urg_inst_214433">ud</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3386.html#inst_tag_255859" id="tag_urg_inst_255859">ud584</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod276.html#inst_tag_12402" id="tag_urg_inst_12402">ud624</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod694.html#inst_tag_32246" id="tag_urg_inst_32246">ud626</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3394.html#inst_tag_255914" id="tag_urg_inst_255914">ud756</a></td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1745.html#inst_tag_93549" id="tag_urg_inst_93549">ummd170ab</a></td>
<td class="s9 cl rt"> 91.23</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.68</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1322.html#inst_tag_75760" id="tag_urg_inst_75760">ummd2d533</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2324.html#inst_tag_173899" id="tag_urg_inst_173899">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2324.html#inst_tag_173898" id="tag_urg_inst_173898">ur625</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2319.html#inst_tag_173769" id="tag_urg_inst_173769">ur627</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3407_0.html#inst_tag_256256" id="tag_urg_inst_256256">ursrrrg619</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3407_0.html#inst_tag_256261" id="tag_urg_inst_256261">ursrrrg698</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3407_0.html#inst_tag_256262" id="tag_urg_inst_256262">ursrrrg712</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3407_0.html#inst_tag_256257" id="tag_urg_inst_256257">ursrrrg863</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3407_0.html#inst_tag_256259" id="tag_urg_inst_256259">ursrrrg891</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3407_0.html#inst_tag_256260" id="tag_urg_inst_256260">ursrrrg896</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3407_0.html#inst_tag_256258" id="tag_urg_inst_256258">ursrrrg909</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod353.html#inst_tag_16234" id="tag_urg_inst_16234">ursrsrg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod353.html#inst_tag_16235" id="tag_urg_inst_16235">ursrsrg710</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod353.html#inst_tag_16233" id="tag_urg_inst_16233">ursrsrg900</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2151.html#inst_tag_149651" id="tag_urg_inst_149651">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2151.html#inst_tag_149652" id="tag_urg_inst_149652">us6abbdefa_310</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1212.html#inst_tag_73588" id="tag_urg_inst_73588">uuc9ab072ca3</a></td>
<td class="s8 cl rt"> 89.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3078.html#inst_tag_231739" id="tag_urg_inst_231739">uuca90a336</a></td>
<td class="s9 cl rt"> 90.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1401.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>126</td><td>118</td><td>93.65</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136857</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136863</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136876</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136881</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>136887</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136907</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>136916</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136924</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>136932</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136944</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136948</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136953</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136970</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136974</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137026</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137054</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137058</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>137062</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137087</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137107</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137112</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137117</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137140</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137146</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137152</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137157</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137162</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137222</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>137351</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>137365</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>137379</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>137394</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>137409</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
136856                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
136857     1/1          		if ( ! Sys_Clk_RstN )
136858     1/1          			u_c6b5 &lt;= #1.0 ( 32'b0 );
136859     1/1          		else if ( APCe )
136860     1/1          			u_c6b5 &lt;= #1.0 ( Ctl_Addr );
                        MISSING_ELSE
136861                  	assign uFromIdle_caseSel = { HNew &amp; ~ Wr , HNew &amp; Wr &amp; Buf , HNew &amp; Wr &amp; ~ Buf } ;
136862                  	always @( uFromIdle_caseSel ) begin
136863     1/1          		case ( uFromIdle_caseSel )
136864     1/1          			3'b001  : FromIdle = 3'b001 ;
136865     1/1          			3'b010  : FromIdle = 3'b100 ;
136866     1/1          			3'b100  : FromIdle = 3'b110 ;
136867     1/1          			3'b0    : FromIdle = 3'b000 ;
136868     1/1          			default : FromIdle = 3'b000 ;
136869                  		endcase
136870                  	end
136871                  	rsnoc_z_T_C_S_C_L_R_Mm_D2d533_O3 ummd2d533(
136872                  		.Dflt( 3'b0 ) , .I_010011( 3'b010 ) , .I_100101( 3'b011 ) , .I_110111( 3'b100 ) , .O( LnBeat ) , .Sel( AhbDn_HBurst )
136873                  	);
136874                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t6 ud( .I( LnByte ) , .O( u_4c36 ) );
136875                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
136876     1/1          		if ( ! Sys_Clk_RstN )
136877     1/1          			SplitCnt &lt;= #1.0 ( 2'b0 );
136878     1/1          		else if ( HRdy &amp; ( NonSeq | Seq ) )
136879     1/1          			SplitCnt &lt;= #1.0 ( ( ~ { 2 { NonSeq }  } &amp; SplitCnt ) + 2'b01 );
                        MISSING_ELSE
136880                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
136881     1/1          		if ( ! Sys_Clk_RstN )
136882     1/1          			WDCnt &lt;= #1.0 ( 4'b0 );
136883     1/1          		else if ( APCeWr | BeClr )
136884     1/1          			WDCnt &lt;= #1.0 ( APCeWr ? Len2Wr [5:2] : WDCnt - 4'b0001 );
                        MISSING_ELSE
136885                  	assign uu_d6f3_caseSel = { WDCnt0 &amp; LockRdy } ;
136886                  	always @( uu_d6f3_caseSel ) begin
136887     1/1          		case ( uu_d6f3_caseSel )
136888     1/1          			1'b1    : u_d6f3 = 3'b000 ;
136889     1/1          			1'b0    : u_d6f3 = 3'b101 ;
136890     <font color = "red">0/1     ==>  			default : u_d6f3 = 3'b000 ;</font>
136891                  		endcase
136892                  	end
136893                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg619(
136894                  		.Clk( Sys_Clk )
136895                  	,	.Clk_ClkS( Sys_Clk_ClkS )
136896                  	,	.Clk_En( Sys_Clk_En )
136897                  	,	.Clk_EnS( Sys_Clk_EnS )
136898                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
136899                  	,	.Clk_RstN( Sys_Clk_RstN )
136900                  	,	.Clk_Tm( Sys_Clk_Tm )
136901                  	,	.O( WDCnt0Reg )
136902                  	,	.Reset( APCeWr )
136903                  	,	.Set( ( Sm_WNB | Sm_WB ) &amp; WDCnt0 &amp; LockVldWr &amp; LockRdy )
136904                  	);
136905                  	assign uu_444e_caseSel = { HEnd &amp; ~ WDDone &amp; ( WDCnt0 ? ~ LockVldWr : LockRdy ) , HEnd &amp; WDDone } ;
136906                  	always @( FromIdle or uu_444e_caseSel ) begin
136907     1/1          		case ( uu_444e_caseSel )
136908     1/1          			2'b01   : u_444e = FromIdle ;
136909     1/1          			2'b10   : u_444e = 3'b101 ;
136910     1/1          			2'b0    : u_444e = 3'b100 ;
136911     1/1          			default : u_444e = 3'b000 ;
136912                  		endcase
136913                  	end
136914                  	assign uu_50f9_caseSel = { WDCnt0 &amp; LockRdy } ;
136915                  	always @( uu_50f9_caseSel ) begin
136916     1/1          		case ( uu_50f9_caseSel )
136917     1/1          			1'b1    : u_50f9 = 3'b011 ;
136918     1/1          			1'b0    : u_50f9 = 3'b010 ;
136919     <font color = "red">0/1     ==>  			default : u_50f9 = 3'b000 ;</font>
136920                  		endcase
136921                  	end
136922                  	assign uu_cc5c_caseSel = { HEnd &amp; ~ WDDone &amp; ( WDCnt0 ? ~ LockVldWr : LockRdy ) , HEnd &amp; WDDone } ;
136923                  	always @( uu_cc5c_caseSel ) begin
136924     1/1          		case ( uu_cc5c_caseSel )
136925     1/1          			2'b01   : u_cc5c = 3'b011 ;
136926     1/1          			2'b10   : u_cc5c = 3'b010 ;
136927     1/1          			2'b0    : u_cc5c = 3'b001 ;
136928     1/1          			default : u_cc5c = 3'b000 ;
136929                  		endcase
136930                  	end
136931                  	always @( CurState  or FromIdle  or u_444e  or u_50f9  or u_5bb6  or u_703a  or u_cc5c  or u_d6f3 ) begin
136932     1/1          		case ( CurState )
136933     1/1          			3'b110  : NextState = u_703a ;
136934     <font color = "red">0/1     ==>  			3'b101  : NextState = u_d6f3 ;</font>
136935     1/1          			3'b100  : NextState = u_444e ;
136936     1/1          			3'b011  : NextState = u_5bb6 ;
136937     <font color = "red">0/1     ==>  			3'b010  : NextState = u_50f9 ;</font>
136938     1/1          			3'b001  : NextState = u_cc5c ;
136939     1/1          			3'b0    : NextState = FromIdle ;
136940     <font color = "red">0/1     ==>  			default : NextState = 3'b000 ;</font>
136941                  		endcase
136942                  	end
136943                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
136944     1/1          		if ( ! Sys_Clk_RstN )
136945     1/1          			CurState &lt;= #1.0 ( 3'b000 );
136946     1/1          		else	CurState &lt;= #1.0 ( NextState );
136947                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
136948     1/1          		if ( ! Sys_Clk_RstN )
136949     1/1          			RdWait &lt;= #1.0 ( 1'b0 );
136950     1/1          		else if ( HRdy )
136951     1/1          			RdWait &lt;= #1.0 ( ~ Wr &amp; ( Seq | NonSeq ) );
                        MISSING_ELSE
136952                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
136953     1/1          		if ( ! Sys_Clk_RstN )
136954     1/1          			WrCnt &lt;= #1.0 ( 7'b0 );
136955     1/1          		else if ( WrInc | WrRsp )
136956     1/1          			WrCnt &lt;= #1.0 ( ( WrCnt + { 6'b0 , WrInc } ) - { 6'b0 , WrRsp } );
                        MISSING_ELSE
136957                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg863(
136958                  		.Clk( Sys_Clk )
136959                  	,	.Clk_ClkS( Sys_Clk_ClkS )
136960                  	,	.Clk_En( Sys_Clk_En )
136961                  	,	.Clk_EnS( Sys_Clk_EnS )
136962                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
136963                  	,	.Clk_RstN( Sys_Clk_RstN )
136964                  	,	.Clk_Tm( Sys_Clk_Tm )
136965                  	,	.O( WrErrAcc )
136966                  	,	.Reset( WrLast )
136967                  	,	.Set( WrRsp &amp; RspErr )
136968                  	);
136969                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
136970     1/1          		if ( ! Sys_Clk_RstN )
136971     1/1          			WrErr1 &lt;= #1.0 ( 1'b0 );
136972     1/1          		else	WrErr1 &lt;= #1.0 ( WrErr0 );
136973                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
136974     1/1          		if ( ! Sys_Clk_RstN )
136975     1/1          			WrVld &lt;= #1.0 ( 1'b0 );
136976     1/1          		else	WrVld &lt;= #1.0 ( WrErr1 | WrLast &amp; ~ WrErr0 );
136977                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg909(
136978                  		.Clk( Sys_Clk )
136979                  	,	.Clk_ClkS( Sys_Clk_ClkS )
136980                  	,	.Clk_En( Sys_Clk_En )
136981                  	,	.Clk_EnS( Sys_Clk_EnS )
136982                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
136983                  	,	.Clk_RstN( Sys_Clk_RstN )
136984                  	,	.Clk_Tm( Sys_Clk_Tm )
136985                  	,	.O( RdErrPiped )
136986                  	,	.Reset( RdRdy )
136987                  	,	.Set( RdRsp &amp; RspErr )
136988                  	);
136989                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg891(
136990                  		.Clk( Sys_Clk )
136991                  	,	.Clk_ClkS( Sys_Clk_ClkS )
136992                  	,	.Clk_En( Sys_Clk_En )
136993                  	,	.Clk_EnS( Sys_Clk_EnS )
136994                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
136995                  	,	.Clk_RstN( Sys_Clk_RstN )
136996                  	,	.Clk_Tm( Sys_Clk_Tm )
136997                  	,	.O( u_cd22 )
136998                  	,	.Reset( ClrPurge )
136999                  	,	.Set( u_8355 )
137000                  	);
137001                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg896(
137002                  		.Clk( Sys_Clk )
137003                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137004                  	,	.Clk_En( Sys_Clk_En )
137005                  	,	.Clk_EnS( Sys_Clk_EnS )
137006                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137007                  	,	.Clk_RstN( Sys_Clk_RstN )
137008                  	,	.Clk_Tm( Sys_Clk_Tm )
137009                  	,	.O( Purge1 )
137010                  	,	.Reset( ClrPurge )
137011                  	,	.Set( RdPend &amp; HEnd &amp; HRdy | RdDelete )
137012                  	);
137013                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg900(
137014                  		.Clk( Sys_Clk )
137015                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137016                  	,	.Clk_En( Sys_Clk_En )
137017                  	,	.Clk_EnS( Sys_Clk_EnS )
137018                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137019                  	,	.Clk_RstN( Sys_Clk_RstN )
137020                  	,	.Clk_Tm( Sys_Clk_Tm )
137021                  	,	.O( Purge2 )
137022                  	,	.Reset( ~ Purge1 &amp; ClrPurge )
137023                  	,	.Set( RdDelete )
137024                  	);
137025                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137026     1/1          		if ( ! Sys_Clk_RstN )
137027     1/1          			PurgeErr0 &lt;= #1.0 ( 1'b0 );
137028     1/1          		else	PurgeErr0 &lt;= #1.0 ( Purge2 &amp; ~ Purge1 &amp; ClrPurge );
137029                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg698(
137030                  		.Clk( Sys_Clk )
137031                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137032                  	,	.Clk_En( Sys_Clk_En )
137033                  	,	.Clk_EnS( Sys_Clk_EnS )
137034                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137035                  	,	.Clk_RstN( Sys_Clk_RstN )
137036                  	,	.Clk_Tm( Sys_Clk_Tm )
137037                  	,	.O( RdSent )
137038                  	,	.Reset( HRdy | RdMask )
137039                  	,	.Set( RdCand &amp; LockRdy )
137040                  	);
137041                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg712(
137042                  		.Clk( Sys_Clk )
137043                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137044                  	,	.Clk_En( Sys_Clk_En )
137045                  	,	.Clk_EnS( Sys_Clk_EnS )
137046                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137047                  	,	.Clk_RstN( Sys_Clk_RstN )
137048                  	,	.Clk_Tm( Sys_Clk_Tm )
137049                  	,	.O( AdvRd )
137050                  	,	.Reset( HRdy )
137051                  	,	.Set( RdCand )
137052                  	);
137053                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137054     1/1          		if ( ! Sys_Clk_RstN )
137055     1/1          			RdErr1 &lt;= #1.0 ( 1'b0 );
137056     1/1          		else	RdErr1 &lt;= #1.0 ( RdErr0 );
137057                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137058     1/1          		if ( ! Sys_Clk_RstN )
137059     1/1          			PurgeErr1 &lt;= #1.0 ( 1'b0 );
137060     1/1          		else	PurgeErr1 &lt;= #1.0 ( PurgeErr0 );
137061                  	always @( CurState  or HReadyRd  or WrVld  or u_164  or u_cfa6 ) begin
137062     1/1          		case ( CurState )
137063     1/1          			3'b110  : AhbDn_HReady = HReadyRd ;
137064     <font color = "red">0/1     ==>  			3'b101  : AhbDn_HReady = 1'b0 ;</font>
137065     1/1          			3'b100  : AhbDn_HReady = u_cfa6 ;
137066     1/1          			3'b011  : AhbDn_HReady = WrVld ;
137067     <font color = "red">0/1     ==>  			3'b010  : AhbDn_HReady = 1'b0 ;</font>
137068     1/1          			3'b001  : AhbDn_HReady = u_164 ;
137069     1/1          			3'b0    : AhbDn_HReady = 1'b1 ;
137070     <font color = "red">0/1     ==>  			default : AhbDn_HReady = 1'b0 ;</font>
137071                  		endcase
137072                  	end
137073                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t2 ud584( .I( AhbDn_HSize ) , .O( u_569a ) );
137074                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
137075                  		.Clk( Sys_Clk )
137076                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137077                  	,	.Clk_En( Sys_Clk_En )
137078                  	,	.Clk_EnS( Sys_Clk_EnS )
137079                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137080                  	,	.Clk_RstN( Sys_Clk_RstN )
137081                  	,	.Clk_Tm( Sys_Clk_Tm )
137082                  	,	.O( WDVld )
137083                  	,	.Reset( LockRdy )
137084                  	,	.Set( FullWr &amp; ~ FalseWrap &amp; HAddrEnd )
137085                  	);
137086                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137087     1/1          		if ( ! Sys_Clk_RstN )
137088     1/1          			WACe &lt;= #1.0 ( 1'b0 );
137089     1/1          		else	WACe &lt;= #1.0 ( FullWr &amp; ~ ( AhbDn_HSize == 3'b010 ) );
137090                  	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud624( .I( AhbDn_HAddr [1:0] ) , .O( u_3d15 ) );
137091                  	rsnoc_z_T_C_S_C_L_R_R_4 ur625( .I( u_3d15 ) , .O( u_d0b ) );
137092                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud626( .I( AhbDn_HAddr [1] ) , .O( u_33db ) );
137093                  	rsnoc_z_T_C_S_C_L_R_R_2 ur627( .I( u_33db ) , .O( u_1645 ) );
137094                  	rsnoc_z_T_C_S_C_L_R_Mm_D170ab_O4s3 ummd170ab(
137095                  		.Dflt( 4'b1111 )
137096                  	,	.I_0( { { 1 { u_d0b [3] } } , { 1 { u_d0b [2] } } , { 1 { u_d0b [1] } } , { 1 { u_d0b [0] } } } )
137097                  	,	.I_01( { { 2 { u_1645 [1] } } , { 2 { u_1645 [0] } } } )
137098                  	,	.O( u_794 )
137099                  	,	.Sel( AhbDn_HSize )
137100                  	);
137101                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137102     1/1          		if ( ! Sys_Clk_RstN )
137103     1/1          			WASel &lt;= #1.0 ( 4'b0 );
137104     1/1          		else if ( FullWr )
137105     1/1          			WASel &lt;= #1.0 ( u_794 );
                        MISSING_ELSE
137106                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137107     1/1          		if ( ! Sys_Clk_RstN )
137108     1/1          			BeReg &lt;= #1.0 ( 4'b0 );
137109     1/1          		else if ( BeClr | WACe )
137110     1/1          			BeReg &lt;= #1.0 ( Be &amp; ~ { 4 { BeClr }  } );
                        MISSING_ELSE
137111                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137112     1/1          		if ( ! Sys_Clk_RstN )
137113     1/1          			PwrHead &lt;= #1.0 ( 1'b1 );
137114     1/1          		else if ( Req1_Vld &amp; Req1_Rdy )
137115     1/1          			PwrHead &lt;= #1.0 ( Req1_Last );
                        MISSING_ELSE
137116                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137117     1/1          		if ( ! Sys_Clk_RstN )
137118     1/1          			u_8b06 &lt;= #1.0 ( 1'b0 );
137119     1/1          		else if ( APCe )
137120     1/1          			u_8b06 &lt;= #1.0 ( Ctl_Wr );
                        MISSING_ELSE
137121                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137122     1/1          		if ( ! Sys_Clk_RstN )
137123     1/1          			PwrCnt &lt;= #1.0 ( 1'b0 );
137124     1/1          		else if ( PwrInc | PwrDec )
137125     1/1          			PwrCnt &lt;= #1.0 ( ( PwrCnt + PwrInc ) - PwrDec );
                        MISSING_ELSE
137126                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg710(
137127                  		.Clk( Sys_Clk )
137128                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137129                  	,	.Clk_En( Sys_Clk_En )
137130                  	,	.Clk_EnS( Sys_Clk_EnS )
137131                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137132                  	,	.Clk_RstN( Sys_Clk_RstN )
137133                  	,	.Clk_Tm( Sys_Clk_Tm )
137134                  	,	.O( APSelRd )
137135                  	,	.Reset( LockRdy )
137136                  	,	.Set( APCeRd )
137137                  	);
137138                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AhbDn_HWBe ) , .O( WABe ) );
137139                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137140     1/1          		if ( ! Sys_Clk_RstN )
137141     1/1          			u_7c15 &lt;= #1.0 ( 1'b0 );
137142     1/1          		else if ( APCe )
137143     1/1          			u_7c15 &lt;= #1.0 ( Ctl_BurstType );
                        MISSING_ELSE
137144                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AhbDn_HWData ) , .O( WAData ) );
137145                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137146     1/1          		if ( ! Sys_Clk_RstN )
137147     1/1          			u_7586 &lt;= #1.0 ( 1'b0 );
137148     1/1          		else if ( APCe )
137149     1/1          			u_7586 &lt;= #1.0 ( Ctl_Echo );
                        MISSING_ELSE
137150                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t6 ud756( .I( AhbDn_HSize ) , .O( u_ad77 ) );
137151                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137152     1/1          		if ( ! Sys_Clk_RstN )
137153     1/1          			u_6c4c &lt;= #1.0 ( 6'b0 );
137154     1/1          		else if ( APCe )
137155     1/1          			u_6c4c &lt;= #1.0 ( Ctl_Len1 );
                        MISSING_ELSE
137156                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137157     1/1          		if ( ! Sys_Clk_RstN )
137158     1/1          			u_7ec0 &lt;= #1.0 ( 1'b0 );
137159     1/1          		else if ( APCe )
137160     1/1          			u_7ec0 &lt;= #1.0 ( Ctl_Lock );
                        MISSING_ELSE
137161                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137162     1/1          		if ( ! Sys_Clk_RstN )
137163     1/1          			u_d929 &lt;= #1.0 ( 8'b0 );
137164     1/1          		else if ( APCe )
137165     1/1          			u_d929 &lt;= #1.0 ( Ctl_User );
                        MISSING_ELSE
137166                  	rsnoc_z_H_R_G_U_P_U_ca90a336 uuca90a336(
137167                  		.GenLcl_Req_Addr( GenLcl1_Req_Addr )
137168                  	,	.GenLcl_Req_Be( GenLcl1_Req_Be )
137169                  	,	.GenLcl_Req_BurstType( GenLcl1_Req_BurstType )
137170                  	,	.GenLcl_Req_Data( GenLcl1_Req_Data )
137171                  	,	.GenLcl_Req_Echo( GenLcl1_Req_Echo )
137172                  	,	.GenLcl_Req_Last( GenLcl1_Req_Last )
137173                  	,	.GenLcl_Req_Len1( GenLcl1_Req_Len1 )
137174                  	,	.GenLcl_Req_Lock( GenLcl1_Req_Lock )
137175                  	,	.GenLcl_Req_Opc( GenLcl1_Req_Opc )
137176                  	,	.GenLcl_Req_Rdy( GenLcl1_Req_Rdy )
137177                  	,	.GenLcl_Req_SeqUnOrdered( 1'b0 )
137178                  	,	.GenLcl_Req_SeqUnique( 1'b0 )
137179                  	,	.GenLcl_Req_User( GenLcl1_Req_User )
137180                  	,	.GenLcl_Req_Vld( GenLcl1_Req_Vld )
137181                  	,	.GenLcl_Rsp_Data( GenLcl1_Rsp_Data )
137182                  	,	.GenLcl_Rsp_Echo( GenLcl1_Rsp_Echo )
137183                  	,	.GenLcl_Rsp_Last( GenLcl1_Rsp_Last )
137184                  	,	.GenLcl_Rsp_Opc( GenLcl1_Rsp_Opc )
137185                  	,	.GenLcl_Rsp_Rdy( GenLcl1_Rsp_Rdy )
137186                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl1_Rsp_SeqUnOrdered )
137187                  	,	.GenLcl_Rsp_Status( GenLcl1_Rsp_Status )
137188                  	,	.GenLcl_Rsp_Vld( GenLcl1_Rsp_Vld )
137189                  	,	.GenPrt_Req_Addr( u_Req_Addr )
137190                  	,	.GenPrt_Req_Be( u_Req_Be )
137191                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
137192                  	,	.GenPrt_Req_Data( u_Req_Data )
137193                  	,	.GenPrt_Req_Echo( u_Req_Echo )
137194                  	,	.GenPrt_Req_Last( u_Req_Last )
137195                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
137196                  	,	.GenPrt_Req_Lock( u_Req_Lock )
137197                  	,	.GenPrt_Req_Opc( u_Req_Opc )
137198                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
137199                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
137200                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
137201                  	,	.GenPrt_Req_User( u_Req_User )
137202                  	,	.GenPrt_Req_Vld( u_Req_Vld )
137203                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
137204                  	,	.GenPrt_Rsp_Echo( u_Rsp_Echo )
137205                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
137206                  	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
137207                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
137208                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
137209                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
137210                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
137211                  	);
137212                  	assign GenLcl_Rsp_Data = GenLcl1_Rsp_Data;
137213                  	assign AhbPC_HRData = AhbDn_HRData;
137214                  	assign AhbPC_HReady = AhbDn_HReady;
137215                  	assign RdErr = RdErr0 | RdErr1 | PurgeErr0 | PurgeErr1;
137216                  	assign u_d964 = WrErr | RdErr;
137217                  	assign AhbDn_HResp = u_d964 ? 1'b1 : 1'b0;
137218                  	assign AhbPC_HResp = AhbDn_HResp;
137219                  	assign StateIsRd = Sm_RD;
137220                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_310( .I( GenLcl_Rsp_Data ) , .O( AhbDn_HRData ) );
137221                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137222     1/1          		if ( ! Sys_Clk_RstN )
137223     1/1          			WrErr &lt;= #1.0 ( 1'b0 );
137224     1/1          		else	WrErr &lt;= #1.0 ( WrErr0 | WrErr1 );
137225                  	rsnoc_z_H_R_N_A_S2_U_Pc_67a81efb Pc(
137226                  		.AhbDn_haddr( AhbPC_HAddr )
137227                  	,	.AhbDn_hburst( AhbPC_HBurst )
137228                  	,	.AhbDn_hmastlock( AhbPC_HMastLock )
137229                  	,	.AhbDn_hprot( AhbPC_HProt )
137230                  	,	.AhbDn_hrdata( AhbPC_HRData )
137231                  	,	.AhbDn_hready( AhbPC_HReady )
137232                  	,	.AhbDn_hresp( AhbPC_HResp )
137233                  	,	.AhbDn_hsel( AhbPC_HSel )
137234                  	,	.AhbDn_hsize( AhbPC_HSize )
137235                  	,	.AhbDn_htrans( AhbPC_HTrans )
137236                  	,	.AhbDn_hwbe( AhbPC_HWBe )
137237                  	,	.AhbDn_hwdata( AhbPC_HWData )
137238                  	,	.AhbDn_hwrite( AhbPC_HWrite )
137239                  	,	.AhbUp_haddr( AhbNC_HAddr )
137240                  	,	.AhbUp_hburst( AhbNC_HBurst )
137241                  	,	.AhbUp_hmastlock( AhbNC_HMastLock )
137242                  	,	.AhbUp_hprot( AhbNC_HProt )
137243                  	,	.AhbUp_hrdata( AhbNC_HRData )
137244                  	,	.AhbUp_hready( AhbNC_HReady )
137245                  	,	.AhbUp_hresp( AhbNC_HResp )
137246                  	,	.AhbUp_hsel( AhbNC_HSel )
137247                  	,	.AhbUp_hsize( AhbNC_HSize )
137248                  	,	.AhbUp_htrans( AhbNC_HTrans )
137249                  	,	.AhbUp_hwbe( AhbNC_HWBe )
137250                  	,	.AhbUp_hwdata( AhbNC_HWData )
137251                  	,	.AhbUp_hwrite( AhbNC_HWrite )
137252                  	,	.HReadyRd( HReadyRd )
137253                  	,	.PwrOn( 1'b1 )
137254                  	,	.StateIsRd( StateIsRd )
137255                  	,	.Sys_Clk( Sys_Clk )
137256                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
137257                  	,	.Sys_Clk_En( Sys_Clk_En )
137258                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
137259                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
137260                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
137261                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
137262                  	,	.Sys_Pwr_Idle( PcPwr_Idle )
137263                  	,	.Sys_Pwr_WakeUp( PcPwr_WakeUp )
137264                  	);
137265                  	assign AhbA_HAddr = Ahb_haddr;
137266                  	assign AhbBe_HAddr = AhbA_HAddr;
137267                  	assign AhbExcl_HAddr = AhbBe_HAddr;
137268                  	assign AhbA_HBurst = Ahb_hburst;
137269                  	assign AhbBe_HBurst = AhbA_HBurst;
137270                  	assign AhbExcl_HBurst = AhbBe_HBurst;
137271                  	assign AhbA_HMastLock = Ahb_hmastlock;
137272                  	assign AhbBe_HMastLock = AhbA_HMastLock;
137273                  	assign AhbExcl_HMastLock = AhbBe_HMastLock;
137274                  	assign AhbA_HProt = Ahb_hprot;
137275                  	assign AhbBe_HProt = AhbA_HProt;
137276                  	assign AhbExcl_HProt = AhbBe_HProt;
137277                  	assign AhbA_HSel = Ahb_hsel;
137278                  	assign AhbBe_HSel = AhbA_HSel;
137279                  	assign AhbExcl_HSel = AhbBe_HSel;
137280                  	assign AhbA_HSize = Ahb_hsize;
137281                  	assign AhbBe_HSize = AhbA_HSize;
137282                  	assign AhbExcl_HSize = AhbBe_HSize;
137283                  	assign AhbA_HTrans = Ahb_htrans;
137284                  	assign AhbBe_HTrans = AhbA_HTrans;
137285                  	assign AhbExcl_HTrans = AhbBe_HTrans;
137286                  	assign AhbA_HWBe = Ahb_hwbe;
137287                  	assign AhbBe_HWBe = AhbA_HWBe;
137288                  	assign AhbExcl_HWBe = AhbBe_HWBe;
137289                  	assign AhbA_HWData = Ahb_hwdata;
137290                  	assign AhbBe_HWData = AhbA_HWData;
137291                  	assign AhbExcl_HWData = AhbBe_HWData;
137292                  	assign AhbA_HWrite = Ahb_hwrite;
137293                  	assign AhbBe_HWrite = AhbA_HWrite;
137294                  	assign AhbExcl_HWrite = AhbBe_HWrite;
137295                  	rsnoc_z_H_R_N_A_S2_U_Ncw_c33e818c Ncw(
137296                  		.AhbDn_haddr( AhbNC_HAddr )
137297                  	,	.AhbDn_hburst( AhbNC_HBurst )
137298                  	,	.AhbDn_hmastlock( AhbNC_HMastLock )
137299                  	,	.AhbDn_hprot( AhbNC_HProt )
137300                  	,	.AhbDn_hrdata( AhbNC_HRData )
137301                  	,	.AhbDn_hready( AhbNC_HReady )
137302                  	,	.AhbDn_hresp( AhbNC_HResp )
137303                  	,	.AhbDn_hsel( AhbNC_HSel )
137304                  	,	.AhbDn_hsize( AhbNC_HSize )
137305                  	,	.AhbDn_htrans( AhbNC_HTrans )
137306                  	,	.AhbDn_hwbe( AhbNC_HWBe )
137307                  	,	.AhbDn_hwdata( AhbNC_HWData )
137308                  	,	.AhbDn_hwrite( AhbNC_HWrite )
137309                  	,	.AhbUp_haddr( AhbExcl_HAddr )
137310                  	,	.AhbUp_hburst( AhbExcl_HBurst )
137311                  	,	.AhbUp_hmastlock( AhbExcl_HMastLock )
137312                  	,	.AhbUp_hprot( AhbExcl_HProt )
137313                  	,	.AhbUp_hrdata( AhbExcl_HRData )
137314                  	,	.AhbUp_hready( AhbExcl_HReady )
137315                  	,	.AhbUp_hresp( AhbExcl_HResp )
137316                  	,	.AhbUp_hsel( AhbExcl_HSel )
137317                  	,	.AhbUp_hsize( AhbExcl_HSize )
137318                  	,	.AhbUp_htrans( AhbExcl_HTrans )
137319                  	,	.AhbUp_hwbe( AhbExcl_HWBe )
137320                  	,	.AhbUp_hwdata( AhbExcl_HWData )
137321                  	,	.AhbUp_hwrite( AhbExcl_HWrite )
137322                  	,	.Sys_Clk( Sys_Clk )
137323                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
137324                  	,	.Sys_Clk_En( Sys_Clk_En )
137325                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
137326                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
137327                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
137328                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
137329                  	,	.Sys_Pwr_Idle( )
137330                  	,	.Sys_Pwr_WakeUp( )
137331                  	);
137332                  	assign AhbBe_HRData = AhbExcl_HRData;
137333                  	assign AhbA_HRData = AhbBe_HRData;
137334                  	assign Ahb_hrdata = AhbA_HRData;
137335                  	assign AhbBe_HReady = AhbExcl_HReady;
137336                  	assign AhbA_HReady = AhbBe_HReady;
137337                  	assign Ahb_hready = AhbA_HReady;
137338                  	assign AhbBe_HResp = AhbExcl_HResp;
137339                  	assign AhbA_HResp = AhbBe_HResp;
137340                  	assign Ahb_hresp = AhbA_HResp;
137341                  	assign PwrEmpty = PwrCnt == 1'b0;
137342                  	assign StateIdle = Sm_IDLE &amp; PcPwr_Idle &amp; PwrEmpty;
137343                  	assign PwrKeep = ~ StateIdle;
137344                  	assign Sys_Pwr_Idle = StateIdle;
137345                  	assign WakeUp_Ahb = Ahb_hsel &amp; ~ ( Ahb_htrans == 2'b00 );
137346                  	assign Sys_Pwr_WakeUp = WakeUp_Ahb;
137347                  	assign MaskedRdWhenErr = AhbRd &amp; Cache &amp; ~ RdSent &amp; RdMask;
137348                  	// synopsys translate_off
137349                  	// synthesis translate_off
137350                  	always @( posedge Sys_Clk )
137351     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
137352     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Lock_Lock ) !== 1'b0 ) begin
137353     <font color = "grey">unreachable  </font>				dontStop = 0;
137354     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
137355     <font color = "grey">unreachable  </font>				if (!dontStop) begin
137356     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;AHB Lock not supported when usePreLock parameter of Generic socket is False&quot; );
137357     <font color = "grey">unreachable  </font>					$stop;
137358                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
137359                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
137360                  	// synthesis translate_on
137361                  	// synopsys translate_on
137362                  	// synopsys translate_off
137363                  	// synthesis translate_off
137364                  	always @( posedge Sys_Clk )
137365     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
137366     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrCnt == 7'b1111111 &amp; WrInc &amp; ~ WrRsp ) !== 1'b0 ) begin
137367     <font color = "grey">unreachable  </font>				dontStop = 0;
137368     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
137369     <font color = "grey">unreachable  </font>				if (!dontStop) begin
137370     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrCnt overflow.&quot; );
137371     <font color = "grey">unreachable  </font>					$stop;
137372                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
137373                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
137374                  	// synthesis translate_on
137375                  	// synopsys translate_on
137376                  	// synopsys translate_off
137377                  	// synthesis translate_off
137378                  	always @( posedge Sys_Clk )
137379     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
137380     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrCnt == 7'b0 &amp; ~ WrInc &amp; WrRsp ) !== 1'b0 ) begin
137381     <font color = "grey">unreachable  </font>				dontStop = 0;
137382     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
137383     <font color = "grey">unreachable  </font>				if (!dontStop) begin
137384     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrCnt underflow.&quot; );
137385     <font color = "grey">unreachable  </font>					$stop;
137386                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
137387                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
137388                  	// synthesis translate_on
137389                  	// synopsys translate_on
137390                  	assign IllRsp = ( WrVld | WrErr ) &amp; ( WrRdy | RdRsp &amp; ~ Purge );
137391                  	// synopsys translate_off
137392                  	// synthesis translate_off
137393                  	always @( posedge Sys_Clk )
137394     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
137395     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
137396     <font color = "grey">unreachable  </font>				dontStop = 0;
137397     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
137398     <font color = "grey">unreachable  </font>				if (!dontStop) begin
137399     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Unexpected response while Non-Bufferable write not completed.&quot; );
137400     <font color = "grey">unreachable  </font>					$stop;
137401                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
137402                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
137403                  	// synthesis translate_on
137404                  	// synopsys translate_on
137405                  	assign IllSize = ~ ( AhbDn_HSize &gt;= 3'b010 ) &amp; AhbDn_HBurst != 3'b000 &amp; HNew;
137406                  	// synopsys translate_off
137407                  	// synthesis translate_off
137408                  	always @( posedge Sys_Clk )
137409     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
137410     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
137411     <font color = "grey">unreachable  </font>				dontStop = 0;
137412     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
137413     <font color = "grey">unreachable  </font>				if (!dontStop) begin
137414     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;AHB HSize smaller than minNarrowBurstSize during a burst.&quot; );
137415     <font color = "grey">unreachable  </font>					$stop;
137416                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
137417                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1401.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>40</td><td>39</td><td>97.50</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>40</td><td>39</td><td>97.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136649
 EXPRESSION (AhbDn_HSel ? AhbDn_HTrans : 2'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136652
 EXPRESSION (u_c99a ? FromIdle : 3'b110)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136656
 EXPRESSION (Narrow ? ({3'b0, (~AhbDn_HAddr[2:0])}) : (u_af03 ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136656
 SUB-EXPRESSION (u_af03 ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136658
 EXPRESSION (Incr ? Len1WrIncr : FullLen1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136678
 EXPRESSION (HRdy ? FromIdle : 3'b011)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136734
 EXPRESSION (APSel ? u_8b06 : Ctl_Wr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136735
 EXPRESSION (LockWr ? 3'b100 : 3'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136745
 EXPRESSION (APSel ? u_c6b5 : Ctl_Addr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136756
 EXPRESSION (u_db9a ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136757
 EXPRESSION (APSel ? u_7c15 : Ctl_BurstType)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136767
 EXPRESSION (APSel ? u_7586 : Ctl_Echo)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136774
 EXPRESSION (Narrow ? ({3'b0, (~AhbDn_HAddr[2:0])}) : (u_cd5f ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136774
 SUB-EXPRESSION (u_cd5f ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136779
 EXPRESSION (Wr ? Len1Wr : Len1Rd)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136780
 EXPRESSION (APSel ? u_6c4c : Ctl_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136786
 EXPRESSION (APSel ? u_7ec0 : Ctl_Lock)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136794
 EXPRESSION (APSel ? u_d929 : Ctl_User)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136884
 EXPRESSION (APCeWr ? Len2Wr[5:2] : ((WDCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137217
 EXPRESSION (u_d964 ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1401.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">35</td>
<td class="rt">76.09 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">526</td>
<td class="rt">488</td>
<td class="rt">92.78 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">263</td>
<td class="rt">244</td>
<td class="rt">92.78 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">263</td>
<td class="rt">244</td>
<td class="rt">92.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">35</td>
<td class="rt">76.09 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">526</td>
<td class="rt">488</td>
<td class="rt">92.78 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">263</td>
<td class="rt">244</td>
<td class="rt">92.78 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">263</td>
<td class="rt">244</td>
<td class="rt">92.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_haddr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hburst[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hresp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PwrKeep</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Ahb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1401.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">133</td>
<td class="rt">124</td>
<td class="rt">93.23 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136649</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136652</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136656</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">136658</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136678</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136734</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136735</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136745</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136756</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136757</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136767</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136774</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136779</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136780</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136786</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136794</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137217</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136857</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">136863</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136876</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136881</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">136887</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">136907</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">136916</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">136924</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">136932</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136944</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136948</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136953</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136970</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">136974</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137026</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137054</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">137062</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137087</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137107</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137112</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137117</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137122</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137140</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137146</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137152</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137157</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137162</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137222</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136649     	assign HTrans1 = AhbDn_HSel ? AhbDn_HTrans : 2'b00;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136652     	assign u_703a = u_c99a ? FromIdle : 3'b110;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136656     	assign Len1WrIncr =
           	                   
136657     		Narrow ? { 3'b0 , ~ AhbDn_HAddr [2:0] } : ( u_af03 ? { 2'b0 , ~ AhbDn_HAddr [3:0] } : 6'b001111 );
           		       <font color = "green">-1-</font>                                         <font color = "green">-2-</font>   
           		       <font color = "green">==></font>                                         <font color = "green">==></font>   
           		                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136658     	assign Len1Wr = Incr ? Len1WrIncr : FullLen1;
           	                     <font color = "red">-1-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136678     	assign u_5bb6 = HRdy ? FromIdle : 3'b011;
           	                     <font color = "green">-1-</font>  
           	                     <font color = "green">==></font>  
           	                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136734     	assign LockWr = APSel ? u_8b06 : Ctl_Wr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136735     	assign Lock_Opc = LockWr ? 3'b100 : 3'b000;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136745     	assign Lock_Addr = APSel ? u_c6b5 : Ctl_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136756     	assign Ctl_BurstType = u_db9a ? 1'b1 : 1'b0;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136757     	assign Lock_BurstType = APSel ? u_7c15 : Ctl_BurstType;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136767     	assign Lock_Echo = APSel ? u_7586 : Ctl_Echo;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136774     	assign Len1RdIncr =
           	                   
136775     		Narrow ? { 3'b0 , ~ AhbDn_HAddr [2:0] } : ( u_cd5f ? { 2'b0 , ~ AhbDn_HAddr [3:0] } : 6'b001111 );
           		       <font color = "green">-1-</font>                                         <font color = "green">-2-</font>   
           		       <font color = "green">==></font>                                         <font color = "green">==></font>   
           		                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136779     	assign Ctl_Len1 = Wr ? Len1Wr : Len1Rd;
           	                     <font color = "green">-1-</font>  
           	                     <font color = "green">==></font>  
           	                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136780     	assign Lock_Len1 = APSel ? u_6c4c : Ctl_Len1;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136786     	assign Lock_Lock = APSel ? u_7ec0 : Ctl_Lock;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136794     	assign Lock_User = APSel ? u_d929 : Ctl_User;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137217     	assign AhbDn_HResp = u_d964 ? 1'b1 : 1'b0;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136857     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
136858     			u_c6b5 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
136859     		else if ( APCe )
           		     <font color = "green">-2-</font>  
136860     			u_c6b5 <= #1.0 ( Ctl_Addr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136863     		case ( uFromIdle_caseSel )
           		<font color = "green">-1-</font>                 
136864     			3'b001  : FromIdle = 3'b001 ;
           <font color = "green">			==></font>
136865     			3'b010  : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
136866     			3'b100  : FromIdle = 3'b110 ;
           <font color = "green">			==></font>
136867     			3'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
136868     			default : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136876     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
136877     			SplitCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
136878     		else if ( HRdy & ( NonSeq | Seq ) )
           		     <font color = "green">-2-</font>  
136879     			SplitCnt <= #1.0 ( ( ~ { 2 { NonSeq }  } & SplitCnt ) + 2'b01 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136881     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
136882     			WDCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
136883     		else if ( APCeWr | BeClr )
           		     <font color = "green">-2-</font>  
136884     			WDCnt <= #1.0 ( APCeWr ? Len2Wr [5:2] : WDCnt - 4'b0001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136887     		case ( uu_d6f3_caseSel )
           		<font color = "red">-1-</font>               
136888     			1'b1    : u_d6f3 = 3'b000 ;
           <font color = "green">			==></font>
136889     			1'b0    : u_d6f3 = 3'b101 ;
           <font color = "green">			==></font>
136890     			default : u_d6f3 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136907     		case ( uu_444e_caseSel )
           		<font color = "green">-1-</font>               
136908     			2'b01   : u_444e = FromIdle ;
           <font color = "green">			==></font>
136909     			2'b10   : u_444e = 3'b101 ;
           <font color = "green">			==></font>
136910     			2'b0    : u_444e = 3'b100 ;
           <font color = "green">			==></font>
136911     			default : u_444e = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136916     		case ( uu_50f9_caseSel )
           		<font color = "red">-1-</font>               
136917     			1'b1    : u_50f9 = 3'b011 ;
           <font color = "green">			==></font>
136918     			1'b0    : u_50f9 = 3'b010 ;
           <font color = "green">			==></font>
136919     			default : u_50f9 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136924     		case ( uu_cc5c_caseSel )
           		<font color = "green">-1-</font>               
136925     			2'b01   : u_cc5c = 3'b011 ;
           <font color = "green">			==></font>
136926     			2'b10   : u_cc5c = 3'b010 ;
           <font color = "green">			==></font>
136927     			2'b0    : u_cc5c = 3'b001 ;
           <font color = "green">			==></font>
136928     			default : u_cc5c = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136932     		case ( CurState )
           		<font color = "red">-1-</font>  
136933     			3'b110  : NextState = u_703a ;
           <font color = "green">			==></font>
136934     			3'b101  : NextState = u_d6f3 ;
           <font color = "red">			==></font>
136935     			3'b100  : NextState = u_444e ;
           <font color = "green">			==></font>
136936     			3'b011  : NextState = u_5bb6 ;
           <font color = "green">			==></font>
136937     			3'b010  : NextState = u_50f9 ;
           <font color = "red">			==></font>
136938     			3'b001  : NextState = u_cc5c ;
           <font color = "green">			==></font>
136939     			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
136940     			default : NextState = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136944     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
136945     			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
136946     		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136948     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
136949     			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
136950     		else if ( HRdy )
           		     <font color = "green">-2-</font>  
136951     			RdWait <= #1.0 ( ~ Wr & ( Seq | NonSeq ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136953     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
136954     			WrCnt <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
136955     		else if ( WrInc | WrRsp )
           		     <font color = "green">-2-</font>  
136956     			WrCnt <= #1.0 ( ( WrCnt + { 6'b0 , WrInc } ) - { 6'b0 , WrRsp } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136970     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
136971     			WrErr1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
136972     		else	WrErr1 <= #1.0 ( WrErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136974     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
136975     			WrVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
136976     		else	WrVld <= #1.0 ( WrErr1 | WrLast & ~ WrErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137026     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137027     			PurgeErr0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137028     		else	PurgeErr0 <= #1.0 ( Purge2 & ~ Purge1 & ClrPurge );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137054     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137055     			RdErr1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137056     		else	RdErr1 <= #1.0 ( RdErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137058     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137059     			PurgeErr1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137060     		else	PurgeErr1 <= #1.0 ( PurgeErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137062     		case ( CurState )
           		<font color = "red">-1-</font>  
137063     			3'b110  : AhbDn_HReady = HReadyRd ;
           <font color = "green">			==></font>
137064     			3'b101  : AhbDn_HReady = 1'b0 ;
           <font color = "red">			==></font>
137065     			3'b100  : AhbDn_HReady = u_cfa6 ;
           <font color = "green">			==></font>
137066     			3'b011  : AhbDn_HReady = WrVld ;
           <font color = "green">			==></font>
137067     			3'b010  : AhbDn_HReady = 1'b0 ;
           <font color = "red">			==></font>
137068     			3'b001  : AhbDn_HReady = u_164 ;
           <font color = "green">			==></font>
137069     			3'b0    : AhbDn_HReady = 1'b1 ;
           <font color = "green">			==></font>
137070     			default : AhbDn_HReady = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137087     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137088     			WACe <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137089     		else	WACe <= #1.0 ( FullWr & ~ ( AhbDn_HSize == 3'b010 ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137102     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137103     			WASel <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
137104     		else if ( FullWr )
           		     <font color = "green">-2-</font>  
137105     			WASel <= #1.0 ( u_794 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137107     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137108     			BeReg <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
137109     		else if ( BeClr | WACe )
           		     <font color = "green">-2-</font>  
137110     			BeReg <= #1.0 ( Be & ~ { 4 { BeClr }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137112     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137113     			PwrHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
137114     		else if ( Req1_Vld & Req1_Rdy )
           		     <font color = "green">-2-</font>  
137115     			PwrHead <= #1.0 ( Req1_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137117     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137118     			u_8b06 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137119     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137120     			u_8b06 <= #1.0 ( Ctl_Wr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137122     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137123     			PwrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137124     		else if ( PwrInc | PwrDec )
           		     <font color = "green">-2-</font>  
137125     			PwrCnt <= #1.0 ( ( PwrCnt + PwrInc ) - PwrDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137140     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137141     			u_7c15 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137142     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137143     			u_7c15 <= #1.0 ( Ctl_BurstType );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137146     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137147     			u_7586 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137148     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137149     			u_7586 <= #1.0 ( Ctl_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137152     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137153     			u_6c4c <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
137154     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137155     			u_6c4c <= #1.0 ( Ctl_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137157     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137158     			u_7ec0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137159     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137160     			u_7ec0 <= #1.0 ( Ctl_Lock );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137162     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137163     			u_d929 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
137164     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137165     			u_d929 <= #1.0 ( Ctl_User );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137222     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137223     			WrErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137224     		else	WrErr <= #1.0 ( WrErr0 | WrErr1 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_77532">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
