// Seed: 1592766049
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_6 = id_6++ || 1 ? id_4 : 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  tri   id_3
    , id_5
);
  assign id_2 = 1;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  reg id_6;
  always id_0 = #1 id_6;
  wire id_7;
endmodule
