# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab02.srcs/sources_1/ip/RAM0_1/sim/RAM0.v" \
"../../../../Lab02.srcs/sim_1/new/RAM0_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
