#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61354d16bc70 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
P_0x61354d16b7d0 .param/l "ADDRESS_WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x61354d16b810 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
v0x61354d18da30_0 .var "clk", 0 0;
v0x61354d18dad0_0 .net "pcw", 31 0, L_0x61354d1a26d0;  1 drivers
v0x61354d18db70_0 .net "result", 31 0, L_0x61354d1a2530;  1 drivers
v0x61354d18dc10_0 .var "rst", 0 0;
S_0x61354d0fb9e0 .scope module, "dut" "cpu" 2 12, 3 1 0, S_0x61354d16bc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 32 "pcw";
P_0x61354d16c1b0 .param/l "ADDRESS_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x61354d16c1f0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x61354d1a0bd0 .functor OR 1, L_0x61354d18e130, v0x61354d18dc10_0, C4<0>, C4<0>;
L_0x61354d1a2530 .functor BUFZ 32, v0x61354d1885a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7c9e75860450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x61354d189250_0 .net/2u *"_ivl_18", 31 0, L_0x7c9e75860450;  1 drivers
v0x61354d189350_0 .net "adder_src_d_i", 0 0, L_0x61354d19f430;  1 drivers
v0x61354d189410_0 .net "adder_src_d_o", 0 0, v0x61354d0a8a80_0;  1 drivers
v0x61354d1894b0_0 .net "alu_control_d_i", 3 0, L_0x61354d19f670;  1 drivers
v0x61354d189550_0 .net "alu_control_d_o", 3 0, v0x61354d1690c0_0;  1 drivers
v0x61354d1895f0_0 .net "alu_result_e_i", 31 0, v0x61354d17b8c0_0;  1 drivers
v0x61354d189740_0 .net "alu_result_m_i", 31 0, L_0x61354d1a1f30;  1 drivers
v0x61354d189800_0 .net "alu_result_m_o", 31 0, v0x61354d186c00_0;  1 drivers
v0x61354d1898c0_0 .net "alu_result_w_i", 31 0, v0x61354d1885a0_0;  1 drivers
v0x61354d189a10_0 .net "alu_src_a_d_i", 0 0, L_0x61354d19f190;  1 drivers
v0x61354d189ab0_0 .net "alu_src_a_d_o", 0 0, v0x61354d141e00_0;  1 drivers
v0x61354d189b50_0 .net "alu_src_b_d_i", 0 0, L_0x61354d19f300;  1 drivers
v0x61354d189bf0_0 .net "alu_src_b_d_o", 0 0, v0x61354d172640_0;  1 drivers
v0x61354d189c90_0 .net "branch_d_i", 0 0, L_0x61354d19f060;  1 drivers
v0x61354d189d30_0 .net "branch_d_o", 0 0, v0x61354d172850_0;  1 drivers
v0x61354d189dd0_0 .net "clk", 0 0, v0x61354d18da30_0;  1 drivers
v0x61354d189e70_0 .net "flush_d", 0 0, L_0x61354d18e070;  1 drivers
v0x61354d18a020_0 .net "flush_e", 0 0, L_0x61354d18e130;  1 drivers
v0x61354d18a0c0_0 .net "funct3_d_i", 2 0, L_0x61354d1a07c0;  1 drivers
v0x61354d18a160_0 .net "funct3_d_o", 2 0, v0x61354d172c30_0;  1 drivers
v0x61354d18a250_0 .net "funct3_e_i", 2 0, L_0x61354d1a17f0;  1 drivers
v0x61354d18a310_0 .net "imm_val_d_i", 31 0, v0x61354d175b60_0;  1 drivers
v0x61354d18a3d0_0 .net "imm_val_d_o", 31 0, v0x61354d172df0_0;  1 drivers
v0x61354d18a490_0 .net "instr_f_i", 31 0, L_0x61354d18e620;  1 drivers
v0x61354d18a550_0 .net "instr_f_o", 31 0, v0x61354d17f610_0;  1 drivers
v0x61354d18a610_0 .net "jump_d_i", 0 0, L_0x61354d19eea0;  1 drivers
v0x61354d18a6b0_0 .net "jump_d_o", 0 0, v0x61354d172f90_0;  1 drivers
v0x61354d18a7a0_0 .net "mem_write_d_i", 0 0, L_0x61354d19ed70;  1 drivers
v0x61354d18a840_0 .net "mem_write_d_o", 0 0, v0x61354d173110_0;  1 drivers
v0x61354d18a930_0 .net "mem_write_e_i", 0 0, L_0x61354d1a1640;  1 drivers
v0x61354d18a9d0_0 .net "pc_d_i", 31 0, L_0x61354d1a0860;  1 drivers
v0x61354d18aae0_0 .net "pc_d_o", 31 0, v0x61354d1732b0_0;  1 drivers
v0x61354d18ac30_0 .net "pc_f_i", 31 0, L_0x61354d19eaa0;  1 drivers
v0x61354d18af00_0 .net "pc_f_o", 31 0, v0x61354d17f7e0_0;  1 drivers
v0x61354d18b010_0 .net "pc_plus4_d_i", 31 0, L_0x61354d1a08d0;  1 drivers
v0x61354d18b120_0 .net "pc_plus4_d_o", 31 0, v0x61354d173470_0;  1 drivers
v0x61354d18b230_0 .net "pc_plus4_e_i", 31 0, L_0x61354d1a1780;  1 drivers
v0x61354d18b340_0 .net "pc_plus4_f_i", 31 0, L_0x61354d19ea30;  1 drivers
v0x61354d18b450_0 .net "pc_plus4_f_o", 31 0, v0x61354d17f990_0;  1 drivers
v0x61354d18b560_0 .net "pc_plus4_m_i", 31 0, L_0x61354d1a20d0;  1 drivers
v0x61354d18b670_0 .net "pc_plus4_m_o", 31 0, v0x61354d1870c0_0;  1 drivers
v0x61354d18b730_0 .net "pc_src_e_i", 0 0, L_0x61354d1a1220;  1 drivers
v0x61354d18b860_0 .net "pc_target_e_i", 31 0, L_0x61354d1a0f40;  1 drivers
v0x61354d18b9b0_0 .net "pcw", 31 0, L_0x61354d1a26d0;  alias, 1 drivers
v0x61354d18ba90_0 .net "rd1_d_i", 31 0, L_0x61354d19fbd0;  1 drivers
v0x61354d18bb50_0 .net "rd1_d_o", 31 0, v0x61354d173630_0;  1 drivers
v0x61354d18bca0_0 .net "rd2_d_i", 31 0, L_0x61354d1a02d0;  1 drivers
v0x61354d18bd60_0 .net "rd2_d_o", 31 0, v0x61354d1737f0_0;  1 drivers
v0x61354d18be20_0 .net "rd_d_i", 4 0, L_0x61354d1a0ad0;  1 drivers
v0x61354d18bee0_0 .net "rd_d_o", 4 0, v0x61354d1739b0_0;  1 drivers
v0x61354d18bfa0_0 .net "rd_e_i", 4 0, L_0x61354d1a1980;  1 drivers
o0x7c9e758ac6a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x61354d18c060_0 .net "rd_e_o", 4 0, o0x7c9e758ac6a8;  0 drivers
v0x61354d18c120_0 .net "rd_m_i", 4 0, L_0x61354d1a1fa0;  1 drivers
v0x61354d18c1c0_0 .net "rd_m_o", 4 0, v0x61354d187270_0;  1 drivers
v0x61354d18c280_0 .net "rd_w_i", 4 0, L_0x61354d1a21d0;  1 drivers
v0x61354d18c340_0 .net "read_data_m_i", 31 0, v0x61354d1852b0_0;  1 drivers
v0x61354d18c400_0 .net "read_data_m_o", 31 0, v0x61354d1873e0_0;  1 drivers
v0x61354d18c4c0_0 .net "reg_write_d_i", 0 0, L_0x61354d19eb10;  1 drivers
v0x61354d18c560_0 .net "reg_write_d_o", 0 0, v0x61354d173b50_0;  1 drivers
v0x61354d18c650_0 .net "reg_write_e_i", 0 0, L_0x61354d1a14a0;  1 drivers
o0x7c9e758ac708 .functor BUFZ 1, C4<z>; HiZ drive
v0x61354d18c740_0 .net "reg_write_e_o", 0 0, o0x7c9e758ac708;  0 drivers
v0x61354d18c7e0_0 .net "reg_write_m_i", 0 0, L_0x61354d1a1d30;  1 drivers
v0x61354d18c8d0_0 .net "reg_write_m_o", 0 0, v0x61354d187560_0;  1 drivers
v0x61354d18c970_0 .net "reg_write_w_i", 0 0, L_0x61354d1a2380;  1 drivers
v0x61354d18ca10_0 .net "res_src_d_i", 1 0, L_0x61354d19ec40;  1 drivers
v0x61354d18cec0_0 .net "res_src_d_o", 1 0, v0x61354d173f00_0;  1 drivers
v0x61354d18cfb0_0 .net "res_src_e_i", 1 0, L_0x61354d1a1540;  1 drivers
v0x61354d18d0a0_0 .net "result", 31 0, L_0x61354d1a2530;  alias, 1 drivers
v0x61354d18d140_0 .net "result_src_m_i", 1 0, L_0x61354d1a1e30;  1 drivers
v0x61354d18d230_0 .net "result_src_m_o", 1 0, v0x61354d187700_0;  1 drivers
v0x61354d18d2d0_0 .net "rs1_d_i", 4 0, L_0x61354d1a0940;  1 drivers
v0x61354d18d3c0_0 .net "rs1_d_o", 4 0, v0x61354d1740c0_0;  1 drivers
v0x61354d18d4b0_0 .net "rs2_d_i", 4 0, L_0x61354d1a0a30;  1 drivers
v0x61354d18d5a0_0 .net "rs2_d_o", 4 0, v0x61354d174280_0;  1 drivers
v0x61354d18d690_0 .net "rst", 0 0, v0x61354d18dc10_0;  1 drivers
v0x61354d18d7c0_0 .net "stall_d", 0 0, L_0x61354d18dfb0;  1 drivers
v0x61354d18d860_0 .net "stall_f", 0 0, L_0x61354d18def0;  1 drivers
v0x61354d18d990_0 .net "write_data_e_i", 31 0, L_0x61354d1a13a0;  1 drivers
L_0x61354d18e2c0 .part v0x61354d17f610_0, 15, 5;
L_0x61354d18e360 .part v0x61354d17f610_0, 20, 5;
L_0x61354d18e4e0 .part v0x61354d173f00_0, 0, 1;
L_0x61354d1a26d0 .arith/sub 32, v0x61354d1870c0_0, L_0x7c9e75860450;
S_0x61354d167ad0 .scope module, "de" "pl_reg_de" 3 157, 4 1 0, S_0x61354d0fb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_d_i";
    .port_info 4 /INPUT 2 "res_src_d_i";
    .port_info 5 /INPUT 1 "mem_write_d_i";
    .port_info 6 /INPUT 1 "jump_d_i";
    .port_info 7 /INPUT 1 "branch_d_i";
    .port_info 8 /INPUT 4 "alu_control_d_i";
    .port_info 9 /INPUT 3 "funct3_d_i";
    .port_info 10 /INPUT 1 "alu_src_b_d_i";
    .port_info 11 /INPUT 1 "alu_src_a_d_i";
    .port_info 12 /INPUT 1 "adder_src_d_i";
    .port_info 13 /INPUT 32 "rd1_d_i";
    .port_info 14 /INPUT 32 "rd2_d_i";
    .port_info 15 /INPUT 32 "pc_d_i";
    .port_info 16 /INPUT 5 "rs1_d_i";
    .port_info 17 /INPUT 5 "rs2_d_i";
    .port_info 18 /INPUT 5 "rd_d_i";
    .port_info 19 /INPUT 32 "imm_val_d_i";
    .port_info 20 /INPUT 32 "pc_plus4_d_i";
    .port_info 21 /OUTPUT 1 "reg_write_d_o";
    .port_info 22 /OUTPUT 2 "res_src_d_o";
    .port_info 23 /OUTPUT 1 "mem_write_d_o";
    .port_info 24 /OUTPUT 1 "jump_d_o";
    .port_info 25 /OUTPUT 1 "branch_d_o";
    .port_info 26 /OUTPUT 4 "alu_control_d_o";
    .port_info 27 /OUTPUT 3 "funct3_d_o";
    .port_info 28 /OUTPUT 1 "alu_src_b_d_o";
    .port_info 29 /OUTPUT 1 "alu_src_a_d_o";
    .port_info 30 /OUTPUT 1 "adder_src_d_o";
    .port_info 31 /OUTPUT 32 "rd1_d_o";
    .port_info 32 /OUTPUT 32 "rd2_d_o";
    .port_info 33 /OUTPUT 32 "pc_d_o";
    .port_info 34 /OUTPUT 5 "rs1_d_o";
    .port_info 35 /OUTPUT 5 "rs2_d_o";
    .port_info 36 /OUTPUT 5 "rd_d_o";
    .port_info 37 /OUTPUT 32 "imm_val_d_o";
    .port_info 38 /OUTPUT 32 "pc_plus4_d_o";
P_0x61354d0b3e40 .param/l "ADDRESS_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x61354d0b3e80 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
v0x61354d0c4dc0_0 .net "adder_src_d_i", 0 0, L_0x61354d19f430;  alias, 1 drivers
v0x61354d0a8a80_0 .var "adder_src_d_o", 0 0;
v0x61354d115150_0 .net "alu_control_d_i", 3 0, L_0x61354d19f670;  alias, 1 drivers
v0x61354d1690c0_0 .var "alu_control_d_o", 3 0;
v0x61354d166bc0_0 .net "alu_src_a_d_i", 0 0, L_0x61354d19f190;  alias, 1 drivers
v0x61354d141e00_0 .var "alu_src_a_d_o", 0 0;
v0x61354d14cdc0_0 .net "alu_src_b_d_i", 0 0, L_0x61354d19f300;  alias, 1 drivers
v0x61354d172640_0 .var "alu_src_b_d_o", 0 0;
v0x61354d172700_0 .net "branch_d_i", 0 0, L_0x61354d19f060;  alias, 1 drivers
v0x61354d172850_0 .var "branch_d_o", 0 0;
v0x61354d172910_0 .net "clk", 0 0, v0x61354d18da30_0;  alias, 1 drivers
v0x61354d1729d0_0 .net "clr", 0 0, L_0x61354d1a0bd0;  1 drivers
L_0x7c9e758602a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61354d172a90_0 .net "en", 0 0, L_0x7c9e758602a0;  1 drivers
v0x61354d172b50_0 .net "funct3_d_i", 14 12, L_0x61354d1a07c0;  alias, 1 drivers
v0x61354d172c30_0 .var "funct3_d_o", 14 12;
v0x61354d172d10_0 .net "imm_val_d_i", 31 0, v0x61354d175b60_0;  alias, 1 drivers
v0x61354d172df0_0 .var "imm_val_d_o", 31 0;
v0x61354d172ed0_0 .net "jump_d_i", 0 0, L_0x61354d19eea0;  alias, 1 drivers
v0x61354d172f90_0 .var "jump_d_o", 0 0;
v0x61354d173050_0 .net "mem_write_d_i", 0 0, L_0x61354d19ed70;  alias, 1 drivers
v0x61354d173110_0 .var "mem_write_d_o", 0 0;
v0x61354d1731d0_0 .net "pc_d_i", 31 0, L_0x61354d1a0860;  alias, 1 drivers
v0x61354d1732b0_0 .var "pc_d_o", 31 0;
v0x61354d173390_0 .net "pc_plus4_d_i", 31 0, L_0x61354d1a08d0;  alias, 1 drivers
v0x61354d173470_0 .var "pc_plus4_d_o", 31 0;
v0x61354d173550_0 .net "rd1_d_i", 31 0, L_0x61354d19fbd0;  alias, 1 drivers
v0x61354d173630_0 .var "rd1_d_o", 31 0;
v0x61354d173710_0 .net "rd2_d_i", 31 0, L_0x61354d1a02d0;  alias, 1 drivers
v0x61354d1737f0_0 .var "rd2_d_o", 31 0;
v0x61354d1738d0_0 .net "rd_d_i", 4 0, L_0x61354d1a0ad0;  alias, 1 drivers
v0x61354d1739b0_0 .var "rd_d_o", 4 0;
v0x61354d173a90_0 .net "reg_write_d_i", 0 0, L_0x61354d19eb10;  alias, 1 drivers
v0x61354d173b50_0 .var "reg_write_d_o", 0 0;
v0x61354d173e20_0 .net "res_src_d_i", 1 0, L_0x61354d19ec40;  alias, 1 drivers
v0x61354d173f00_0 .var "res_src_d_o", 1 0;
v0x61354d173fe0_0 .net "rs1_d_i", 4 0, L_0x61354d1a0940;  alias, 1 drivers
v0x61354d1740c0_0 .var "rs1_d_o", 4 0;
v0x61354d1741a0_0 .net "rs2_d_i", 4 0, L_0x61354d1a0a30;  alias, 1 drivers
v0x61354d174280_0 .var "rs2_d_o", 4 0;
E_0x61354d0b08e0 .event posedge, v0x61354d172910_0;
S_0x61354d0f6ee0 .scope module, "decode_stage" "decode" 3 126, 5 23 0, S_0x61354d0fb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_w";
    .port_info 2 /INPUT 32 "result_w";
    .port_info 3 /INPUT 5 "rd_w";
    .port_info 4 /INPUT 32 "pc_f";
    .port_info 5 /INPUT 32 "pc_plus4_f";
    .port_info 6 /INPUT 32 "instr_f";
    .port_info 7 /OUTPUT 1 "reg_write_d";
    .port_info 8 /OUTPUT 2 "res_src_d";
    .port_info 9 /OUTPUT 1 "mem_write_d";
    .port_info 10 /OUTPUT 1 "jump_d";
    .port_info 11 /OUTPUT 1 "branch_d";
    .port_info 12 /OUTPUT 4 "alu_control_d";
    .port_info 13 /OUTPUT 3 "funct3_d";
    .port_info 14 /OUTPUT 1 "alu_src_b_d";
    .port_info 15 /OUTPUT 1 "alu_src_a_d";
    .port_info 16 /OUTPUT 1 "adder_src_d";
    .port_info 17 /OUTPUT 32 "rd1_d";
    .port_info 18 /OUTPUT 32 "rd2_d";
    .port_info 19 /OUTPUT 32 "pc_d";
    .port_info 20 /OUTPUT 5 "rs1_d";
    .port_info 21 /OUTPUT 5 "rs2_d";
    .port_info 22 /OUTPUT 5 "rd_d";
    .port_info 23 /OUTPUT 32 "imm_val_d";
    .port_info 24 /OUTPUT 32 "pc_plus4_d";
P_0x61354d1727a0 .param/l "ADDRESS_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
P_0x61354d1727e0 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000100000>;
L_0x61354d1a0860 .functor BUFZ 32, v0x61354d17f7e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61354d1a08d0 .functor BUFZ 32, v0x61354d17f990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61354d1776b0_0 .net "adder_src_d", 0 0, L_0x61354d19f430;  alias, 1 drivers
v0x61354d177770_0 .net "alu_control_d", 3 0, L_0x61354d19f670;  alias, 1 drivers
v0x61354d177880_0 .net "alu_src_a_d", 0 0, L_0x61354d19f190;  alias, 1 drivers
v0x61354d177970_0 .net "alu_src_b_d", 0 0, L_0x61354d19f300;  alias, 1 drivers
v0x61354d177a60_0 .net "branch_d", 0 0, L_0x61354d19f060;  alias, 1 drivers
v0x61354d177ba0_0 .net "clk", 0 0, v0x61354d18da30_0;  alias, 1 drivers
v0x61354d177c90_0 .net "funct3_d", 2 0, L_0x61354d1a07c0;  alias, 1 drivers
v0x61354d177d30_0 .net "imm_src_d", 2 0, L_0x61354d19f560;  1 drivers
v0x61354d177e20_0 .net "imm_val_d", 31 0, v0x61354d175b60_0;  alias, 1 drivers
v0x61354d177ee0_0 .net "instr_f", 31 0, v0x61354d17f610_0;  alias, 1 drivers
v0x61354d177fc0_0 .net "jump_d", 0 0, L_0x61354d19eea0;  alias, 1 drivers
v0x61354d1780b0_0 .net "mem_write_d", 0 0, L_0x61354d19ed70;  alias, 1 drivers
v0x61354d1781a0_0 .net "pc_d", 31 0, L_0x61354d1a0860;  alias, 1 drivers
v0x61354d178260_0 .net "pc_f", 31 0, v0x61354d17f7e0_0;  alias, 1 drivers
v0x61354d178320_0 .net "pc_plus4_d", 31 0, L_0x61354d1a08d0;  alias, 1 drivers
v0x61354d1783e0_0 .net "pc_plus4_f", 31 0, v0x61354d17f990_0;  alias, 1 drivers
v0x61354d1784a0_0 .net "rd1_d", 31 0, L_0x61354d19fbd0;  alias, 1 drivers
v0x61354d1785b0_0 .net "rd2_d", 31 0, L_0x61354d1a02d0;  alias, 1 drivers
v0x61354d1786c0_0 .net "rd_d", 4 0, L_0x61354d1a0ad0;  alias, 1 drivers
v0x61354d178780_0 .net "rd_w", 4 0, L_0x61354d1a21d0;  alias, 1 drivers
v0x61354d178820_0 .net "reg_write_d", 0 0, L_0x61354d19eb10;  alias, 1 drivers
v0x61354d178910_0 .net "reg_write_w", 0 0, L_0x61354d1a2380;  alias, 1 drivers
v0x61354d1789b0_0 .net "res_src_d", 1 0, L_0x61354d19ec40;  alias, 1 drivers
v0x61354d178aa0_0 .net "result_w", 31 0, v0x61354d1885a0_0;  alias, 1 drivers
v0x61354d178b40_0 .net "rs1_d", 4 0, L_0x61354d1a0940;  alias, 1 drivers
v0x61354d178be0_0 .net "rs2_d", 4 0, L_0x61354d1a0a30;  alias, 1 drivers
L_0x61354d19f6e0 .part v0x61354d17f610_0, 0, 7;
L_0x61354d19f780 .part v0x61354d17f610_0, 12, 3;
L_0x61354d19f820 .part v0x61354d17f610_0, 30, 1;
L_0x61354d1a0460 .part v0x61354d17f610_0, 15, 5;
L_0x61354d1a0640 .part v0x61354d17f610_0, 20, 5;
L_0x61354d1a06e0 .part v0x61354d17f610_0, 7, 25;
L_0x61354d1a07c0 .part v0x61354d17f610_0, 12, 3;
L_0x61354d1a0940 .part v0x61354d17f610_0, 15, 5;
L_0x61354d1a0a30 .part v0x61354d17f610_0, 20, 5;
L_0x61354d1a0ad0 .part v0x61354d17f610_0, 7, 5;
S_0x61354d0f7760 .scope module, "cu" "control_unit" 5 59, 6 1 0, S_0x61354d0f6ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "reg_write_d";
    .port_info 4 /OUTPUT 2 "res_src_d";
    .port_info 5 /OUTPUT 1 "mem_write_d";
    .port_info 6 /OUTPUT 1 "jump_d";
    .port_info 7 /OUTPUT 1 "branch_d";
    .port_info 8 /OUTPUT 4 "alu_control_d";
    .port_info 9 /OUTPUT 1 "alu_src_b_d";
    .port_info 10 /OUTPUT 1 "alu_src_a_d";
    .port_info 11 /OUTPUT 1 "adder_src_d";
    .port_info 12 /OUTPUT 3 "imm_src_d";
L_0x61354d19f670 .functor BUFZ 4, v0x61354d174eb0_0, C4<0000>, C4<0000>, C4<0000>;
v0x61354d174c50_0 .net *"_ivl_11", 11 0, v0x61354d175160_0;  1 drivers
v0x61354d174d50_0 .net "adder_src_d", 0 0, L_0x61354d19f430;  alias, 1 drivers
v0x61354d174e10_0 .net "alu_control_d", 3 0, L_0x61354d19f670;  alias, 1 drivers
v0x61354d174eb0_0 .var "alu_controls", 3 0;
v0x61354d174f50_0 .net "alu_src_a_d", 0 0, L_0x61354d19f190;  alias, 1 drivers
v0x61354d174ff0_0 .net "alu_src_b_d", 0 0, L_0x61354d19f300;  alias, 1 drivers
v0x61354d175090_0 .net "branch_d", 0 0, L_0x61354d19f060;  alias, 1 drivers
v0x61354d175160_0 .var "controls", 11 0;
v0x61354d175200_0 .net "funct3", 14 12, L_0x61354d19f780;  1 drivers
v0x61354d1752a0_0 .net "funct7b5", 0 0, L_0x61354d19f820;  1 drivers
v0x61354d175360_0 .net "imm_src_d", 2 0, L_0x61354d19f560;  alias, 1 drivers
v0x61354d175440_0 .net "jump_d", 0 0, L_0x61354d19eea0;  alias, 1 drivers
v0x61354d175510_0 .net "mem_write_d", 0 0, L_0x61354d19ed70;  alias, 1 drivers
v0x61354d1755e0_0 .net "op", 6 0, L_0x61354d19f6e0;  1 drivers
v0x61354d175680_0 .net "reg_write_d", 0 0, L_0x61354d19eb10;  alias, 1 drivers
v0x61354d175750_0 .net "res_src_d", 1 0, L_0x61354d19ec40;  alias, 1 drivers
E_0x61354d0b0de0 .event edge, v0x61354d1755e0_0, v0x61354d175200_0, v0x61354d1752a0_0;
E_0x61354d06ee30 .event edge, v0x61354d1755e0_0;
L_0x61354d19eb10 .part v0x61354d175160_0, 11, 1;
L_0x61354d19ec40 .part v0x61354d175160_0, 9, 2;
L_0x61354d19ed70 .part v0x61354d175160_0, 8, 1;
L_0x61354d19eea0 .part v0x61354d175160_0, 7, 1;
L_0x61354d19f060 .part v0x61354d175160_0, 6, 1;
L_0x61354d19f190 .part v0x61354d175160_0, 5, 1;
L_0x61354d19f300 .part v0x61354d175160_0, 4, 1;
L_0x61354d19f430 .part v0x61354d175160_0, 3, 1;
L_0x61354d19f560 .part v0x61354d175160_0, 0, 3;
S_0x61354d0f8060 .scope module, "imex" "imm_ext" 5 86, 7 23 0, S_0x61354d0f6ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "imm_type";
    .port_info 2 /OUTPUT 32 "imm_val";
v0x61354d175a50_0 .net "imm_type", 2 0, L_0x61354d19f560;  alias, 1 drivers
v0x61354d175b60_0 .var "imm_val", 31 0;
v0x61354d175c30_0 .net "instr", 31 7, L_0x61354d1a06e0;  1 drivers
E_0x61354d16bff0 .event edge, v0x61354d175360_0, v0x61354d175c30_0;
S_0x61354d0f8ca0 .scope module, "rf" "reg_file" 5 75, 8 23 0, S_0x61354d0f6ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
P_0x61354d175e00 .param/l "DATA_WIDTH" 0 8 24, +C4<00000000000000000000000000100000>;
v0x61354d175fb0_0 .net *"_ivl_0", 31 0, L_0x61354d19f8c0;  1 drivers
v0x61354d176070_0 .net *"_ivl_10", 31 0, L_0x61354d19fa30;  1 drivers
v0x61354d176150_0 .net *"_ivl_12", 6 0, L_0x61354d19fb00;  1 drivers
L_0x7c9e75860138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61354d176240_0 .net *"_ivl_15", 1 0, L_0x7c9e75860138;  1 drivers
v0x61354d176320_0 .net *"_ivl_18", 31 0, L_0x61354d19fd50;  1 drivers
L_0x7c9e75860180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61354d176450_0 .net *"_ivl_21", 26 0, L_0x7c9e75860180;  1 drivers
L_0x7c9e758601c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61354d176530_0 .net/2u *"_ivl_22", 31 0, L_0x7c9e758601c8;  1 drivers
v0x61354d176610_0 .net *"_ivl_24", 0 0, L_0x61354d19fe80;  1 drivers
L_0x7c9e75860210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61354d1766d0_0 .net/2u *"_ivl_26", 31 0, L_0x7c9e75860210;  1 drivers
v0x61354d1767b0_0 .net *"_ivl_28", 31 0, L_0x61354d19ffc0;  1 drivers
L_0x7c9e75860060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61354d176890_0 .net *"_ivl_3", 26 0, L_0x7c9e75860060;  1 drivers
v0x61354d176970_0 .net *"_ivl_30", 6 0, L_0x61354d1a00b0;  1 drivers
L_0x7c9e75860258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61354d176a50_0 .net *"_ivl_33", 1 0, L_0x7c9e75860258;  1 drivers
L_0x7c9e758600a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61354d176b30_0 .net/2u *"_ivl_4", 31 0, L_0x7c9e758600a8;  1 drivers
v0x61354d176c10_0 .net *"_ivl_6", 0 0, L_0x61354d19f960;  1 drivers
L_0x7c9e758600f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61354d176cd0_0 .net/2u *"_ivl_8", 31 0, L_0x7c9e758600f0;  1 drivers
v0x61354d176db0_0 .net "a1", 4 0, L_0x61354d1a0460;  1 drivers
v0x61354d176e90_0 .net "a2", 4 0, L_0x61354d1a0640;  1 drivers
v0x61354d176f70_0 .net "a3", 4 0, L_0x61354d1a21d0;  alias, 1 drivers
v0x61354d177050_0 .net "clk", 0 0, v0x61354d18da30_0;  alias, 1 drivers
v0x61354d1770f0_0 .var/i "i", 31 0;
v0x61354d1771b0_0 .net "rd1", 31 0, L_0x61354d19fbd0;  alias, 1 drivers
v0x61354d1772a0_0 .net "rd2", 31 0, L_0x61354d1a02d0;  alias, 1 drivers
v0x61354d177370 .array "reg_array", 31 0, 31 0;
v0x61354d177410_0 .net "wd3", 31 0, v0x61354d1885a0_0;  alias, 1 drivers
v0x61354d1774f0_0 .net "write_enable", 0 0, L_0x61354d1a2380;  alias, 1 drivers
L_0x61354d19f8c0 .concat [ 5 27 0 0], L_0x61354d1a0460, L_0x7c9e75860060;
L_0x61354d19f960 .cmp/eq 32, L_0x61354d19f8c0, L_0x7c9e758600a8;
L_0x61354d19fa30 .array/port v0x61354d177370, L_0x61354d19fb00;
L_0x61354d19fb00 .concat [ 5 2 0 0], L_0x61354d1a0460, L_0x7c9e75860138;
L_0x61354d19fbd0 .functor MUXZ 32, L_0x61354d19fa30, L_0x7c9e758600f0, L_0x61354d19f960, C4<>;
L_0x61354d19fd50 .concat [ 5 27 0 0], L_0x61354d1a0640, L_0x7c9e75860180;
L_0x61354d19fe80 .cmp/eq 32, L_0x61354d19fd50, L_0x7c9e758601c8;
L_0x61354d19ffc0 .array/port v0x61354d177370, L_0x61354d1a00b0;
L_0x61354d1a00b0 .concat [ 5 2 0 0], L_0x61354d1a0640, L_0x7c9e75860258;
L_0x61354d1a02d0 .functor MUXZ 32, L_0x61354d19ffc0, L_0x7c9e75860210, L_0x61354d19fe80, C4<>;
S_0x61354d0fa520 .scope module, "execute_stage" "execute" 3 201, 9 23 0, S_0x61354d0fb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write_d";
    .port_info 1 /INPUT 2 "res_src_d";
    .port_info 2 /INPUT 1 "mem_write_d";
    .port_info 3 /INPUT 1 "jump_d";
    .port_info 4 /INPUT 1 "branch_d";
    .port_info 5 /INPUT 4 "alu_control_d";
    .port_info 6 /INPUT 3 "funct3_d";
    .port_info 7 /INPUT 1 "alu_src_b_d";
    .port_info 8 /INPUT 1 "alu_src_a_d";
    .port_info 9 /INPUT 1 "adder_src_d";
    .port_info 10 /INPUT 32 "rd1_d";
    .port_info 11 /INPUT 32 "rd2_d";
    .port_info 12 /INPUT 32 "pc_d";
    .port_info 13 /INPUT 5 "rs1_d";
    .port_info 14 /INPUT 5 "rs2_d";
    .port_info 15 /INPUT 5 "rd_d";
    .port_info 16 /INPUT 32 "imm_val_d";
    .port_info 17 /INPUT 32 "pc_plus4_d";
    .port_info 18 /INPUT 32 "alu_result_m";
    .port_info 19 /INPUT 32 "alu_result_w";
    .port_info 20 /INPUT 2 "forward_a_e";
    .port_info 21 /INPUT 2 "forward_b_e";
    .port_info 22 /OUTPUT 1 "reg_write_e";
    .port_info 23 /OUTPUT 2 "res_src_e";
    .port_info 24 /OUTPUT 1 "mem_write_e";
    .port_info 25 /OUTPUT 3 "funct3_e";
    .port_info 26 /OUTPUT 32 "alu_result_e";
    .port_info 27 /OUTPUT 32 "write_data_e";
    .port_info 28 /OUTPUT 5 "rd_e";
    .port_info 29 /OUTPUT 32 "pc_plus4_e";
    .port_info 30 /OUTPUT 32 "pc_target_e";
    .port_info 31 /OUTPUT 1 "pc_src_e";
P_0x61354d175ea0 .param/l "ADDRESS_WIDTH" 0 9 25, +C4<00000000000000000000000000100000>;
P_0x61354d175ee0 .param/l "DATA_WIDTH" 0 9 24, +C4<00000000000000000000000000100000>;
L_0x61354d1a0fe0 .functor AND 1, v0x61354d172850_0, L_0x61354d1a1180, C4<1>, C4<1>;
L_0x61354d1a1220 .functor OR 1, v0x61354d172f90_0, L_0x61354d1a0fe0, C4<0>, C4<0>;
L_0x61354d1a13a0 .functor BUFZ 32, v0x61354d17a810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61354d1a14a0 .functor BUFZ 1, v0x61354d173b50_0, C4<0>, C4<0>, C4<0>;
L_0x61354d1a1540 .functor BUFZ 2, v0x61354d173f00_0, C4<00>, C4<00>, C4<00>;
L_0x61354d1a1640 .functor BUFZ 1, v0x61354d173110_0, C4<0>, C4<0>, C4<0>;
L_0x61354d1a1780 .functor BUFZ 32, v0x61354d173470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61354d1a17f0 .functor BUFZ 3, v0x61354d172c30_0, C4<000>, C4<000>, C4<000>;
L_0x61354d1a1980 .functor BUFZ 5, v0x61354d1739b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x61354d17c790_0 .net *"_ivl_3", 0 0, L_0x61354d1a1180;  1 drivers
v0x61354d17c890_0 .net *"_ivl_4", 0 0, L_0x61354d1a0fe0;  1 drivers
v0x61354d17c970_0 .net "a_alu", 31 0, L_0x61354d1a0c40;  1 drivers
v0x61354d17ca60_0 .net "a_forward", 31 0, v0x61354d179910_0;  1 drivers
v0x61354d17cb70_0 .net "adder_src_d", 0 0, v0x61354d0a8a80_0;  alias, 1 drivers
v0x61354d17ccb0_0 .net "alu_control_d", 3 0, v0x61354d1690c0_0;  alias, 1 drivers
v0x61354d17cdc0_0 .net "alu_result_e", 31 0, v0x61354d17b8c0_0;  alias, 1 drivers
v0x61354d17ce80_0 .net "alu_result_m", 31 0, L_0x61354d1a1f30;  alias, 1 drivers
v0x61354d17cf70_0 .net "alu_result_w", 31 0, v0x61354d1885a0_0;  alias, 1 drivers
v0x61354d17d0c0_0 .net "alu_src_a_d", 0 0, v0x61354d141e00_0;  alias, 1 drivers
v0x61354d17d160_0 .net "alu_src_b_d", 0 0, v0x61354d172640_0;  alias, 1 drivers
v0x61354d17d200_0 .net "b_alu", 31 0, L_0x61354d1a0ce0;  1 drivers
v0x61354d17d310_0 .net "b_forward", 31 0, v0x61354d17a810_0;  1 drivers
v0x61354d17d420_0 .net "branch_d", 0 0, v0x61354d172850_0;  alias, 1 drivers
L_0x7c9e758602e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61354d17d4c0_0 .net "forward_a_e", 1 0, L_0x7c9e758602e8;  1 drivers
L_0x7c9e75860330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61354d17d560_0 .net "forward_b_e", 1 0, L_0x7c9e75860330;  1 drivers
v0x61354d17d600_0 .net "funct3_d", 14 12, v0x61354d172c30_0;  alias, 1 drivers
v0x61354d17d7b0_0 .net "funct3_e", 14 12, L_0x61354d1a17f0;  alias, 1 drivers
v0x61354d17d870_0 .net "imm_val_d", 31 0, v0x61354d172df0_0;  alias, 1 drivers
v0x61354d17d930_0 .net "jump_d", 0 0, v0x61354d172f90_0;  alias, 1 drivers
v0x61354d17d9d0_0 .net "mem_write_d", 0 0, v0x61354d173110_0;  alias, 1 drivers
v0x61354d17da70_0 .net "mem_write_e", 0 0, L_0x61354d1a1640;  alias, 1 drivers
v0x61354d17db10_0 .net "pc_adder_a", 31 0, L_0x61354d1a0e10;  1 drivers
v0x61354d17dc00_0 .net "pc_d", 31 0, v0x61354d1732b0_0;  alias, 1 drivers
v0x61354d17dcc0_0 .net "pc_plus4_d", 31 0, v0x61354d173470_0;  alias, 1 drivers
v0x61354d17dd80_0 .net "pc_plus4_e", 31 0, L_0x61354d1a1780;  alias, 1 drivers
v0x61354d17de40_0 .net "pc_src_e", 0 0, L_0x61354d1a1220;  alias, 1 drivers
v0x61354d17df00_0 .net "pc_target_e", 31 0, L_0x61354d1a0f40;  alias, 1 drivers
v0x61354d17dfc0_0 .net "rd1_d", 31 0, v0x61354d173630_0;  alias, 1 drivers
v0x61354d17e060_0 .net "rd2_d", 31 0, v0x61354d1737f0_0;  alias, 1 drivers
v0x61354d17e170_0 .net "rd_d", 4 0, v0x61354d1739b0_0;  alias, 1 drivers
v0x61354d17e230_0 .net "rd_e", 4 0, L_0x61354d1a1980;  alias, 1 drivers
v0x61354d17e2f0_0 .net "reg_write_d", 0 0, v0x61354d173b50_0;  alias, 1 drivers
v0x61354d17e5a0_0 .net "reg_write_e", 0 0, L_0x61354d1a14a0;  alias, 1 drivers
v0x61354d17e640_0 .net "res_src_d", 1 0, v0x61354d173f00_0;  alias, 1 drivers
v0x61354d17e700_0 .net "res_src_e", 1 0, L_0x61354d1a1540;  alias, 1 drivers
v0x61354d17e7c0_0 .net "rs1_d", 4 0, v0x61354d1740c0_0;  alias, 1 drivers
v0x61354d17e8b0_0 .net "rs2_d", 4 0, v0x61354d174280_0;  alias, 1 drivers
v0x61354d17e980_0 .net "write_data_e", 31 0, L_0x61354d1a13a0;  alias, 1 drivers
L_0x61354d1a10e0 .part v0x61354d172c30_0, 0, 1;
L_0x61354d1a1180 .part v0x61354d17b8c0_0, 0, 1;
S_0x61354d0fb1e0 .scope module, "a_forward_mux" "mux3" 9 61, 10 23 0, S_0x61354d0fa520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x61354d179530 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
v0x61354d179620_0 .net "in1", 31 0, v0x61354d173630_0;  alias, 1 drivers
v0x61354d179730_0 .net "in2", 31 0, L_0x61354d1a1f30;  alias, 1 drivers
v0x61354d1797f0_0 .net "in3", 31 0, v0x61354d1885a0_0;  alias, 1 drivers
v0x61354d179910_0 .var "out", 31 0;
v0x61354d1799f0_0 .net "sel", 1 0, L_0x7c9e758602e8;  alias, 1 drivers
E_0x61354d16c240 .event edge, v0x61354d1799f0_0, v0x61354d173630_0, v0x61354d179730_0, v0x61354d177410_0;
S_0x61354d179bc0 .scope module, "a_src_mux" "mux2" 9 76, 11 23 0, S_0x61354d0fa520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61354d179dc0 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x61354d179e60_0 .net "in1", 31 0, v0x61354d179910_0;  alias, 1 drivers
v0x61354d179f50_0 .net "in2", 31 0, v0x61354d1732b0_0;  alias, 1 drivers
v0x61354d17a020_0 .net "out", 31 0, L_0x61354d1a0c40;  alias, 1 drivers
v0x61354d17a0f0_0 .net "sel", 0 0, v0x61354d141e00_0;  alias, 1 drivers
L_0x61354d1a0c40 .functor MUXZ 32, v0x61354d179910_0, v0x61354d1732b0_0, v0x61354d141e00_0, C4<>;
S_0x61354d17a250 .scope module, "b_forward_mux" "mux3" 9 68, 10 23 0, S_0x61354d0fa520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x61354d17a430 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
v0x61354d17a560_0 .net "in1", 31 0, v0x61354d1737f0_0;  alias, 1 drivers
v0x61354d17a670_0 .net "in2", 31 0, L_0x61354d1a1f30;  alias, 1 drivers
v0x61354d17a740_0 .net "in3", 31 0, v0x61354d1885a0_0;  alias, 1 drivers
v0x61354d17a810_0 .var "out", 31 0;
v0x61354d17a8d0_0 .net "sel", 1 0, L_0x7c9e75860330;  alias, 1 drivers
E_0x61354d16c280 .event edge, v0x61354d17a8d0_0, v0x61354d1737f0_0, v0x61354d179730_0, v0x61354d177410_0;
S_0x61354d17aaa0 .scope module, "b_src_mux" "mux2" 9 83, 11 23 0, S_0x61354d0fa520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61354d17ac80 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x61354d17ad50_0 .net "in1", 31 0, v0x61354d17a810_0;  alias, 1 drivers
v0x61354d17ae60_0 .net "in2", 31 0, v0x61354d172df0_0;  alias, 1 drivers
v0x61354d17af30_0 .net "out", 31 0, L_0x61354d1a0ce0;  alias, 1 drivers
v0x61354d17b000_0 .net "sel", 0 0, v0x61354d172640_0;  alias, 1 drivers
L_0x61354d1a0ce0 .functor MUXZ 32, v0x61354d17a810_0, v0x61354d172df0_0, v0x61354d172640_0, C4<>;
S_0x61354d17b160 .scope module, "main_alu" "alu" 9 102, 12 1 0, S_0x61354d0fa520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_controls";
    .port_info 3 /INPUT 1 "funct3b0";
    .port_info 4 /OUTPUT 32 "res";
P_0x61354d17b390 .param/l "DATA_WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
v0x61354d17b540_0 .net "a", 31 0, L_0x61354d1a0c40;  alias, 1 drivers
v0x61354d17b650_0 .net "alu_controls", 3 0, v0x61354d1690c0_0;  alias, 1 drivers
v0x61354d17b720_0 .net "b", 31 0, L_0x61354d1a0ce0;  alias, 1 drivers
v0x61354d17b820_0 .net "funct3b0", 0 0, L_0x61354d1a10e0;  1 drivers
v0x61354d17b8c0_0 .var "res", 31 0;
E_0x61354d17b4b0 .event edge, v0x61354d1690c0_0, v0x61354d17a020_0, v0x61354d17af30_0, v0x61354d17b820_0;
S_0x61354d17ba70 .scope module, "pc_target_adder" "adder" 9 96, 13 23 0, S_0x61354d0fa520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x61354d17bc50 .param/l "OPERAND_WIDTH" 0 13 24, +C4<00000000000000000000000000100000>;
v0x61354d17bd60_0 .net "a", 31 0, L_0x61354d1a0e10;  alias, 1 drivers
v0x61354d17be60_0 .net "b", 31 0, v0x61354d172df0_0;  alias, 1 drivers
v0x61354d17bf70_0 .net "res", 31 0, L_0x61354d1a0f40;  alias, 1 drivers
L_0x61354d1a0f40 .arith/sum 32, L_0x61354d1a0e10, v0x61354d172df0_0;
S_0x61354d17c0b0 .scope module, "pc_target_mux" "mux2" 9 89, 11 23 0, S_0x61354d0fa520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61354d17c290 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x61354d17c390_0 .net "in1", 31 0, v0x61354d1732b0_0;  alias, 1 drivers
v0x61354d17c4a0_0 .net "in2", 31 0, v0x61354d173630_0;  alias, 1 drivers
v0x61354d17c5b0_0 .net "out", 31 0, L_0x61354d1a0e10;  alias, 1 drivers
v0x61354d17c650_0 .net "sel", 0 0, v0x61354d0a8a80_0;  alias, 1 drivers
L_0x61354d1a0e10 .functor MUXZ 32, v0x61354d1732b0_0, v0x61354d173630_0, v0x61354d0a8a80_0, C4<>;
S_0x61354d17ee40 .scope module, "fd" "pl_reg_fd" 3 113, 14 1 0, S_0x61354d0fb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "pc_f_i";
    .port_info 4 /INPUT 32 "pc_plus4_f_i";
    .port_info 5 /INPUT 32 "instr_f_i";
    .port_info 6 /OUTPUT 32 "pc_f_o";
    .port_info 7 /OUTPUT 32 "pc_plus4_f_o";
    .port_info 8 /OUTPUT 32 "instr_f_o";
P_0x61354d1790f0 .param/l "ADDRESS_WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
P_0x61354d179130 .param/l "DATA_WIDTH" 0 14 3, +C4<00000000000000000000000000100000>;
v0x61354d17f2e0_0 .net "clk", 0 0, v0x61354d18da30_0;  alias, 1 drivers
v0x61354d17f3a0_0 .net "clr", 0 0, v0x61354d18dc10_0;  alias, 1 drivers
v0x61354d17f460_0 .net "en", 0 0, L_0x61354d18def0;  alias, 1 drivers
v0x61354d17f530_0 .net "instr_f_i", 31 0, L_0x61354d18e620;  alias, 1 drivers
v0x61354d17f610_0 .var "instr_f_o", 31 0;
v0x61354d17f720_0 .net "pc_f_i", 31 0, L_0x61354d19eaa0;  alias, 1 drivers
v0x61354d17f7e0_0 .var "pc_f_o", 31 0;
v0x61354d17f8d0_0 .net "pc_plus4_f_i", 31 0, L_0x61354d19ea30;  alias, 1 drivers
v0x61354d17f990_0 .var "pc_plus4_f_o", 31 0;
S_0x61354d17fb80 .scope module, "fetch_stage" "fetch" 3 100, 15 22 0, S_0x61354d0fb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pc_src_e";
    .port_info 4 /INPUT 32 "pc_target_e";
    .port_info 5 /OUTPUT 32 "pc_f";
    .port_info 6 /OUTPUT 32 "pc_plus4_f";
    .port_info 7 /OUTPUT 32 "instr_f";
P_0x61354d17fd60 .param/l "ADDRESS_WIDTH" 0 15 24, +C4<00000000000000000000000000100000>;
P_0x61354d17fda0 .param/l "DATA_WIDTH" 0 15 23, +C4<00000000000000000000000000100000>;
L_0x61354d19ea30 .functor BUFZ 32, L_0x61354d18e580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61354d19eaa0 .functor BUFZ 32, v0x61354d180e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61354d181ec0_0 .net "clk", 0 0, v0x61354d18da30_0;  alias, 1 drivers
v0x61354d181f60_0 .net "en", 0 0, L_0x61354d18def0;  alias, 1 drivers
v0x61354d182070_0 .net "instr_f", 31 0, L_0x61354d18e620;  alias, 1 drivers
v0x61354d182160_0 .net "pc", 31 0, v0x61354d180e40_0;  1 drivers
v0x61354d182200_0 .net "pc_f", 31 0, L_0x61354d19eaa0;  alias, 1 drivers
v0x61354d182310_0 .net "pc_mux_res", 31 0, L_0x61354d19e730;  1 drivers
v0x61354d182400_0 .net "pc_plus4", 31 0, L_0x61354d18e580;  1 drivers
v0x61354d182510_0 .net "pc_plus4_f", 31 0, L_0x61354d19ea30;  alias, 1 drivers
v0x61354d1825d0_0 .net "pc_src_e", 0 0, L_0x61354d1a1220;  alias, 1 drivers
v0x61354d182670_0 .net "pc_target_e", 31 0, L_0x61354d1a0f40;  alias, 1 drivers
v0x61354d182710_0 .net "rst", 0 0, v0x61354d18dc10_0;  alias, 1 drivers
S_0x61354d17ffa0 .scope module, "i_mem" "instr_mem" 15 58, 16 23 0, S_0x61354d17fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x61354d155310 .param/l "ADDRESS_WIDTH" 0 16 24, +C4<00000000000000000000000000100000>;
P_0x61354d155350 .param/l "DATA_WIDTH" 0 16 25, +C4<00000000000000000000000000100000>;
P_0x61354d155390 .param/l "INSTR_COUNT" 0 16 27, +C4<00000000000000000000001000000000>;
P_0x61354d1553d0 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000001000000000>;
L_0x61354d18e620 .functor BUFZ 32, L_0x61354d19e860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61354d180400_0 .net *"_ivl_0", 31 0, L_0x61354d19e860;  1 drivers
v0x61354d180500_0 .net *"_ivl_3", 29 0, L_0x61354d19e900;  1 drivers
v0x61354d1805e0_0 .net "instr", 31 0, L_0x61354d18e620;  alias, 1 drivers
v0x61354d1806e0_0 .net "instr_addr", 31 0, v0x61354d180e40_0;  alias, 1 drivers
v0x61354d1807a0 .array "instr_mem", 511 0, 31 0;
L_0x61354d19e860 .array/port v0x61354d1807a0, L_0x61354d19e900;
L_0x61354d19e900 .part v0x61354d180e40_0, 2, 30;
S_0x61354d180910 .scope module, "pc_ff" "reset_ff" 15 37, 17 23 0, S_0x61354d17fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x61354d180af0 .param/l "DATA_WIDTH" 0 17 24, +C4<00000000000000000000000000100000>;
v0x61354d180ca0_0 .net "clk", 0 0, v0x61354d18da30_0;  alias, 1 drivers
v0x61354d180d60_0 .net "din", 31 0, L_0x61354d19e730;  alias, 1 drivers
v0x61354d180e40_0 .var "dout", 31 0;
v0x61354d180f40_0 .net "en", 0 0, L_0x61354d18def0;  alias, 1 drivers
v0x61354d181010_0 .net "rst", 0 0, v0x61354d18dc10_0;  alias, 1 drivers
E_0x61354d180c40 .event posedge, v0x61354d17f3a0_0, v0x61354d172910_0;
S_0x61354d181120 .scope module, "pc_mux" "mux2" 15 51, 11 23 0, S_0x61354d17fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61354d181300 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x61354d181490_0 .net "in1", 31 0, L_0x61354d18e580;  alias, 1 drivers
v0x61354d181570_0 .net "in2", 31 0, L_0x61354d1a0f40;  alias, 1 drivers
v0x61354d181680_0 .net "out", 31 0, L_0x61354d19e730;  alias, 1 drivers
v0x61354d181750_0 .net "sel", 0 0, L_0x61354d1a1220;  alias, 1 drivers
L_0x61354d19e730 .functor MUXZ 32, L_0x61354d18e580, L_0x61354d1a0f40, L_0x61354d1a1220, C4<>;
S_0x61354d181890 .scope module, "pc_plus4_adder" "adder" 15 45, 13 23 0, S_0x61354d17fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x61354d181a70 .param/l "OPERAND_WIDTH" 0 13 24, +C4<00000000000000000000000000100000>;
v0x61354d181b80_0 .net "a", 31 0, v0x61354d180e40_0;  alias, 1 drivers
L_0x7c9e75860018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x61354d181cb0_0 .net "b", 31 0, L_0x7c9e75860018;  1 drivers
v0x61354d181d90_0 .net "res", 31 0, L_0x61354d18e580;  alias, 1 drivers
L_0x61354d18e580 .arith/sum 32, v0x61354d180e40_0, L_0x7c9e75860018;
S_0x61354d182950 .scope module, "hazard_unit" "hazard" 3 82, 18 1 0, S_0x61354d0fb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs1_d";
    .port_info 1 /INPUT 5 "rs2_d";
    .port_info 2 /INPUT 5 "rd_e";
    .port_info 3 /INPUT 1 "pc_src_e";
    .port_info 4 /INPUT 1 "res_src_e_b0";
    .port_info 5 /INPUT 5 "rd_m";
    .port_info 6 /INPUT 1 "reg_write_m";
    .port_info 7 /INPUT 5 "rd_w";
    .port_info 8 /INPUT 1 "reg_write_w";
    .port_info 9 /OUTPUT 1 "stall_f";
    .port_info 10 /OUTPUT 1 "stall_d";
    .port_info 11 /OUTPUT 1 "flush_d";
    .port_info 12 /OUTPUT 1 "flush_e";
P_0x61354d182ae0 .param/l "ADDRESS_WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
P_0x61354d182b20 .param/l "DATA_WIDTH" 0 18 3, +C4<00000000000000000000000000100000>;
L_0x61354d182ca0 .functor OR 1, L_0x61354d18dcb0, L_0x61354d18dde0, C4<0>, C4<0>;
L_0x61354d18de80 .functor AND 1, L_0x61354d18e4e0, L_0x61354d182ca0, C4<1>, C4<1>;
L_0x61354d18def0 .functor BUFZ 1, L_0x61354d18de80, C4<0>, C4<0>, C4<0>;
L_0x61354d18dfb0 .functor BUFZ 1, L_0x61354d18de80, C4<0>, C4<0>, C4<0>;
L_0x61354d18e070 .functor BUFZ 1, L_0x61354d1a1220, C4<0>, C4<0>, C4<0>;
L_0x61354d18e130 .functor OR 1, L_0x61354d18de80, L_0x61354d1a1220, C4<0>, C4<0>;
v0x61354d182e50_0 .net *"_ivl_0", 0 0, L_0x61354d18dcb0;  1 drivers
v0x61354d182f30_0 .net *"_ivl_2", 0 0, L_0x61354d18dde0;  1 drivers
v0x61354d182ff0_0 .net *"_ivl_4", 0 0, L_0x61354d182ca0;  1 drivers
v0x61354d1830b0_0 .net "flush_d", 0 0, L_0x61354d18e070;  alias, 1 drivers
v0x61354d183170_0 .net "flush_e", 0 0, L_0x61354d18e130;  alias, 1 drivers
v0x61354d183280_0 .net "lw_stall", 0 0, L_0x61354d18de80;  1 drivers
v0x61354d183340_0 .net "pc_src_e", 0 0, L_0x61354d1a1220;  alias, 1 drivers
v0x61354d1833e0_0 .net "rd_e", 4 0, v0x61354d1739b0_0;  alias, 1 drivers
v0x61354d1834f0_0 .net "rd_m", 4 0, o0x7c9e758ac6a8;  alias, 0 drivers
v0x61354d1835d0_0 .net "rd_w", 4 0, v0x61354d187270_0;  alias, 1 drivers
v0x61354d1836b0_0 .net "reg_write_m", 0 0, o0x7c9e758ac708;  alias, 0 drivers
v0x61354d183770_0 .net "reg_write_w", 0 0, v0x61354d187560_0;  alias, 1 drivers
v0x61354d183830_0 .net "res_src_e_b0", 0 0, L_0x61354d18e4e0;  1 drivers
v0x61354d1838f0_0 .net "rs1_d", 4 0, L_0x61354d18e2c0;  1 drivers
v0x61354d1839d0_0 .net "rs2_d", 4 0, L_0x61354d18e360;  1 drivers
v0x61354d183ab0_0 .net "stall_d", 0 0, L_0x61354d18dfb0;  alias, 1 drivers
v0x61354d183b70_0 .net "stall_f", 0 0, L_0x61354d18def0;  alias, 1 drivers
L_0x61354d18dcb0 .cmp/eq 5, L_0x61354d18e2c0, v0x61354d1739b0_0;
L_0x61354d18dde0 .cmp/eq 5, L_0x61354d18e360, v0x61354d1739b0_0;
S_0x61354d183f30 .scope module, "memory_stage" "memory" 3 239, 19 1 0, S_0x61354d0fb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_e";
    .port_info 2 /INPUT 2 "result_src_e";
    .port_info 3 /INPUT 1 "mem_write_e";
    .port_info 4 /INPUT 3 "funct3_e";
    .port_info 5 /INPUT 32 "alu_result_e";
    .port_info 6 /INPUT 32 "write_data_e";
    .port_info 7 /INPUT 5 "rd_e";
    .port_info 8 /INPUT 32 "pc_plus4_e";
    .port_info 9 /OUTPUT 1 "reg_write_m";
    .port_info 10 /OUTPUT 2 "result_src_m";
    .port_info 11 /OUTPUT 32 "alu_result_m";
    .port_info 12 /OUTPUT 32 "read_data_m";
    .port_info 13 /OUTPUT 5 "rd_m";
    .port_info 14 /OUTPUT 32 "pc_plus4_m";
P_0x61354d182bc0 .param/l "ADDRESS_WIDTH" 0 19 2, +C4<00000000000000000000000000100000>;
P_0x61354d182c00 .param/l "DATA_WIDTH" 0 19 3, +C4<00000000000000000000000000100000>;
L_0x61354d1a1d30 .functor BUFZ 1, L_0x61354d1a14a0, C4<0>, C4<0>, C4<0>;
L_0x61354d1a1e30 .functor BUFZ 2, L_0x61354d1a1540, C4<00>, C4<00>, C4<00>;
L_0x61354d1a1f30 .functor BUFZ 32, v0x61354d17b8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61354d1a1fa0 .functor BUFZ 5, L_0x61354d1a1980, C4<00000>, C4<00000>, C4<00000>;
L_0x61354d1a20d0 .functor BUFZ 32, L_0x61354d1a1780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61354d185720_0 .net "alu_result_e", 31 0, v0x61354d17b8c0_0;  alias, 1 drivers
v0x61354d185800_0 .net "alu_result_m", 31 0, L_0x61354d1a1f30;  alias, 1 drivers
v0x61354d1858c0_0 .net "clk", 0 0, v0x61354d18da30_0;  alias, 1 drivers
v0x61354d185990_0 .net "funct3_e", 14 12, L_0x61354d1a17f0;  alias, 1 drivers
v0x61354d185a30_0 .net "mem_write_e", 0 0, L_0x61354d1a1640;  alias, 1 drivers
v0x61354d185b70_0 .net "pc_plus4_e", 31 0, L_0x61354d1a1780;  alias, 1 drivers
v0x61354d185c30_0 .net "pc_plus4_m", 31 0, L_0x61354d1a20d0;  alias, 1 drivers
v0x61354d185cf0_0 .net "rd_e", 4 0, L_0x61354d1a1980;  alias, 1 drivers
v0x61354d185db0_0 .net "rd_m", 4 0, L_0x61354d1a1fa0;  alias, 1 drivers
v0x61354d185f00_0 .net "read_data_m", 31 0, v0x61354d1852b0_0;  alias, 1 drivers
v0x61354d185fc0_0 .net "reg_write_e", 0 0, L_0x61354d1a14a0;  alias, 1 drivers
v0x61354d186090_0 .net "reg_write_m", 0 0, L_0x61354d1a1d30;  alias, 1 drivers
v0x61354d186130_0 .net "result_src_e", 1 0, L_0x61354d1a1540;  alias, 1 drivers
v0x61354d186200_0 .net "result_src_m", 1 0, L_0x61354d1a1e30;  alias, 1 drivers
v0x61354d1862c0_0 .net "write_data_e", 31 0, L_0x61354d1a13a0;  alias, 1 drivers
S_0x61354d1843e0 .scope module, "dm" "data_memory" 19 22, 20 1 0, S_0x61354d183f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write_e";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data_mem_addr";
    .port_info 4 /INPUT 32 "write_data_e";
    .port_info 5 /OUTPUT 32 "read_data_m";
P_0x61354d1845e0 .param/l "ADDRESS_WIDTH" 0 20 2, +C4<00000000000000000000000000100000>;
P_0x61354d184620 .param/l "DATA_WIDTH" 0 20 3, +C4<00000000000000000000000000100000>;
P_0x61354d184660 .param/l "MEM_SIZE" 0 20 4, +C4<00000000000000000000000001000000>;
L_0x61354d1a1cc0 .functor BUFZ 32, L_0x61354d1a1bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61354d184960_0 .net *"_ivl_1", 29 0, L_0x61354d1a19f0;  1 drivers
v0x61354d184a60_0 .net *"_ivl_10", 31 0, L_0x61354d1a1bf0;  1 drivers
v0x61354d184b40_0 .net *"_ivl_2", 31 0, L_0x61354d1a1a90;  1 drivers
L_0x7c9e75860378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61354d184c30_0 .net *"_ivl_5", 1 0, L_0x7c9e75860378;  1 drivers
L_0x7c9e758603c0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x61354d184d10_0 .net/2u *"_ivl_6", 31 0, L_0x7c9e758603c0;  1 drivers
v0x61354d184e40_0 .net "clk", 0 0, v0x61354d18da30_0;  alias, 1 drivers
v0x61354d184ee0_0 .net "data_mem_addr", 31 0, v0x61354d17b8c0_0;  alias, 1 drivers
v0x61354d184ff0_0 .net "funct3", 14 12, L_0x61354d1a17f0;  alias, 1 drivers
v0x61354d1850b0_0 .var/i "i", 31 0;
v0x61354d185170_0 .net "mem_write_e", 0 0, L_0x61354d1a1640;  alias, 1 drivers
v0x61354d185210 .array "ram", 63 0, 31 0;
v0x61354d1852b0_0 .var "read_data_m", 31 0;
v0x61354d185390_0 .net "word", 31 0, L_0x61354d1a1cc0;  1 drivers
v0x61354d185470_0 .net "word_addr", 31 0, L_0x61354d1a1b50;  1 drivers
v0x61354d185550_0 .net "write_data_e", 31 0, L_0x61354d1a13a0;  alias, 1 drivers
E_0x61354d1848e0 .event edge, v0x61354d17d7b0_0, v0x61354d17b8c0_0, v0x61354d185390_0;
L_0x61354d1a19f0 .part v0x61354d17b8c0_0, 2, 30;
L_0x61354d1a1a90 .concat [ 30 2 0 0], L_0x61354d1a19f0, L_0x7c9e75860378;
L_0x61354d1a1b50 .arith/mod 32, L_0x61354d1a1a90, L_0x7c9e758603c0;
L_0x61354d1a1bf0 .array/port v0x61354d185210, L_0x61354d1a1b50;
S_0x61354d1865e0 .scope module, "mw" "pl_reg_mw" 3 259, 21 1 0, S_0x61354d0fb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_m_i";
    .port_info 4 /INPUT 2 "result_src_m_i";
    .port_info 5 /INPUT 32 "alu_result_m_i";
    .port_info 6 /INPUT 32 "read_data_m_i";
    .port_info 7 /INPUT 5 "rd_m_i";
    .port_info 8 /INPUT 32 "pc_plus4_m_i";
    .port_info 9 /OUTPUT 1 "reg_write_m_o";
    .port_info 10 /OUTPUT 2 "result_src_m_o";
    .port_info 11 /OUTPUT 32 "alu_result_m_o";
    .port_info 12 /OUTPUT 32 "read_data_m_o";
    .port_info 13 /OUTPUT 5 "rd_m_o";
    .port_info 14 /OUTPUT 32 "pc_plus4_m_o";
P_0x61354d1867c0 .param/l "ADDRESS_WIDTH" 0 21 2, +C4<00000000000000000000000000100000>;
P_0x61354d186800 .param/l "DATA_WIDTH" 0 21 3, +C4<00000000000000000000000000100000>;
v0x61354d186b20_0 .net "alu_result_m_i", 31 0, L_0x61354d1a1f30;  alias, 1 drivers
v0x61354d186c00_0 .var "alu_result_m_o", 31 0;
v0x61354d186ce0_0 .net "clk", 0 0, v0x61354d18da30_0;  alias, 1 drivers
v0x61354d186ec0_0 .net "clr", 0 0, v0x61354d18dc10_0;  alias, 1 drivers
L_0x7c9e75860408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61354d186f60_0 .net "en", 0 0, L_0x7c9e75860408;  1 drivers
v0x61354d187000_0 .net "pc_plus4_m_i", 31 0, L_0x61354d1a20d0;  alias, 1 drivers
v0x61354d1870c0_0 .var "pc_plus4_m_o", 31 0;
v0x61354d187180_0 .net "rd_m_i", 4 0, L_0x61354d1a1fa0;  alias, 1 drivers
v0x61354d187270_0 .var "rd_m_o", 4 0;
v0x61354d187340_0 .net "read_data_m_i", 31 0, v0x61354d1852b0_0;  alias, 1 drivers
v0x61354d1873e0_0 .var "read_data_m_o", 31 0;
v0x61354d1874c0_0 .net "reg_write_m_i", 0 0, L_0x61354d1a1d30;  alias, 1 drivers
v0x61354d187560_0 .var "reg_write_m_o", 0 0;
v0x61354d187630_0 .net "result_src_m_i", 1 0, L_0x61354d1a1e30;  alias, 1 drivers
v0x61354d187700_0 .var "result_src_m_o", 1 0;
S_0x61354d187a00 .scope module, "writeback_stage" "writeback" 3 280, 22 23 0, S_0x61354d0fb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write_m";
    .port_info 1 /INPUT 2 "result_src_m";
    .port_info 2 /INPUT 32 "alu_result_m";
    .port_info 3 /INPUT 32 "read_data_m";
    .port_info 4 /INPUT 5 "rd_m";
    .port_info 5 /INPUT 32 "pc_plus4_m";
    .port_info 6 /OUTPUT 32 "result_w";
    .port_info 7 /OUTPUT 1 "reg_write_w";
    .port_info 8 /OUTPUT 5 "rd_w";
P_0x61354d187c70 .param/l "ADDRESS_WIDTH" 0 22 24, +C4<00000000000000000000000000100000>;
P_0x61354d187cb0 .param/l "DATA_WIDTH" 0 22 25, +C4<00000000000000000000000000100000>;
L_0x61354d1a21d0 .functor BUFZ 5, v0x61354d187270_0, C4<00000>, C4<00000>, C4<00000>;
L_0x61354d1a2380 .functor BUFZ 1, v0x61354d187560_0, C4<0>, C4<0>, C4<0>;
v0x61354d1887e0_0 .net "alu_result_m", 31 0, v0x61354d186c00_0;  alias, 1 drivers
v0x61354d188910_0 .net "pc_plus4_m", 31 0, v0x61354d1870c0_0;  alias, 1 drivers
v0x61354d188a20_0 .net "rd_m", 4 0, v0x61354d187270_0;  alias, 1 drivers
v0x61354d188b10_0 .net "rd_w", 4 0, L_0x61354d1a21d0;  alias, 1 drivers
v0x61354d188c20_0 .net "read_data_m", 31 0, v0x61354d1873e0_0;  alias, 1 drivers
v0x61354d188d80_0 .net "reg_write_m", 0 0, v0x61354d187560_0;  alias, 1 drivers
v0x61354d188e70_0 .net "reg_write_w", 0 0, L_0x61354d1a2380;  alias, 1 drivers
v0x61354d188f60_0 .net "result_src_m", 1 0, v0x61354d187700_0;  alias, 1 drivers
v0x61354d189070_0 .net "result_w", 31 0, v0x61354d1885a0_0;  alias, 1 drivers
S_0x61354d187f70 .scope module, "result_mux" "mux3" 22 39, 10 23 0, S_0x61354d187a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x61354d188170 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
v0x61354d1882c0_0 .net "in1", 31 0, v0x61354d186c00_0;  alias, 1 drivers
v0x61354d1883d0_0 .net "in2", 31 0, v0x61354d1873e0_0;  alias, 1 drivers
v0x61354d1884a0_0 .net "in3", 31 0, v0x61354d1870c0_0;  alias, 1 drivers
v0x61354d1885a0_0 .var "out", 31 0;
v0x61354d188640_0 .net "sel", 1 0, v0x61354d187700_0;  alias, 1 drivers
E_0x61354d184800 .event edge, v0x61354d187700_0, v0x61354d186c00_0, v0x61354d1873e0_0, v0x61354d1870c0_0;
    .scope S_0x61354d180910;
T_0 ;
    %wait E_0x61354d180c40;
    %load/vec4 v0x61354d181010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d180e40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61354d180f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x61354d180d60_0;
    %assign/vec4 v0x61354d180e40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61354d17ffa0;
T_1 ;
    %vpi_call 16 36 "$readmemh", "./src/pl_stages/fetch/code.hex", v0x61354d1807a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x61354d17ee40;
T_2 ;
    %wait E_0x61354d0b08e0;
    %load/vec4 v0x61354d17f3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d17f7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d17f990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d17f610_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x61354d17f460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x61354d17f720_0;
    %assign/vec4 v0x61354d17f7e0_0, 0;
    %load/vec4 v0x61354d17f8d0_0;
    %assign/vec4 v0x61354d17f990_0, 0;
    %load/vec4 v0x61354d17f530_0;
    %assign/vec4 v0x61354d17f610_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61354d0f7760;
T_3 ;
    %wait E_0x61354d06ee30;
    %load/vec4 v0x61354d1755e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x61354d175160_0, 0, 12;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 2576, 0, 12;
    %store/vec4 v0x61354d175160_0, 0, 12;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2064, 0, 12;
    %store/vec4 v0x61354d175160_0, 0, 12;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 2100, 0, 12;
    %store/vec4 v0x61354d175160_0, 0, 12;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 785, 0, 12;
    %store/vec4 v0x61354d175160_0, 0, 12;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2055, 7, 12;
    %store/vec4 v0x61354d175160_0, 0, 12;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 2068, 0, 12;
    %store/vec4 v0x61354d175160_0, 0, 12;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 66, 0, 12;
    %store/vec4 v0x61354d175160_0, 0, 12;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 3208, 0, 12;
    %store/vec4 v0x61354d175160_0, 0, 12;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 3203, 0, 12;
    %store/vec4 v0x61354d175160_0, 0, 12;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x61354d0f7760;
T_4 ;
    %wait E_0x61354d0b0de0;
    %load/vec4 v0x61354d1755e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 19, 32, 7;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x61354d175200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.10 ;
    %load/vec4 v0x61354d1752a0_0;
    %load/vec4 v0x61354d1755e0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.18;
T_4.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.18;
T_4.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.18;
T_4.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.18;
T_4.15 ;
    %load/vec4 v0x61354d1752a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x61354d175200_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/z;
    %jmp/1 T_4.23, 4;
    %dup/vec4;
    %pushi/vec4 4, 1, 3;
    %cmp/z;
    %jmp/1 T_4.24, 4;
    %dup/vec4;
    %pushi/vec4 6, 1, 3;
    %cmp/z;
    %jmp/1 T_4.25, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.27;
T_4.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.27;
T_4.24 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61354d174eb0_0, 0, 4;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x61354d0f8ca0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61354d1770f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x61354d1770f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x61354d1770f0_0;
    %store/vec4a v0x61354d177370, 4, 0;
    %load/vec4 v0x61354d1770f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61354d1770f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x61354d0f8ca0;
T_6 ;
    %wait E_0x61354d0b08e0;
    %load/vec4 v0x61354d1774f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x61354d177410_0;
    %load/vec4 v0x61354d176f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61354d177370, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61354d0f8060;
T_7 ;
    %wait E_0x61354d16bff0;
    %load/vec4 v0x61354d175a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61354d175b60_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x61354d175c30_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x61354d175c30_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61354d175b60_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x61354d175c30_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x61354d175c30_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61354d175c30_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61354d175b60_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x61354d175c30_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x61354d175c30_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61354d175c30_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61354d175c30_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x61354d175b60_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x61354d175c30_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x61354d175c30_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61354d175c30_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61354d175c30_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x61354d175b60_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x61354d175c30_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x61354d175b60_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x61354d167ad0;
T_8 ;
    %wait E_0x61354d0b08e0;
    %load/vec4 v0x61354d1729d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61354d173b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61354d173f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61354d173110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61354d172f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61354d172850_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61354d1690c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61354d172c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61354d172640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61354d141e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61354d0a8a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d173630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d1737f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d1732b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61354d1740c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61354d174280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61354d1739b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d172df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d173470_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x61354d172a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x61354d173a90_0;
    %assign/vec4 v0x61354d173b50_0, 0;
    %load/vec4 v0x61354d173e20_0;
    %assign/vec4 v0x61354d173f00_0, 0;
    %load/vec4 v0x61354d173050_0;
    %assign/vec4 v0x61354d173110_0, 0;
    %load/vec4 v0x61354d172ed0_0;
    %assign/vec4 v0x61354d172f90_0, 0;
    %load/vec4 v0x61354d172ed0_0;
    %assign/vec4 v0x61354d172850_0, 0;
    %load/vec4 v0x61354d115150_0;
    %assign/vec4 v0x61354d1690c0_0, 0;
    %load/vec4 v0x61354d172b50_0;
    %assign/vec4 v0x61354d172c30_0, 0;
    %load/vec4 v0x61354d14cdc0_0;
    %assign/vec4 v0x61354d172640_0, 0;
    %load/vec4 v0x61354d166bc0_0;
    %assign/vec4 v0x61354d141e00_0, 0;
    %load/vec4 v0x61354d0c4dc0_0;
    %assign/vec4 v0x61354d0a8a80_0, 0;
    %load/vec4 v0x61354d173550_0;
    %assign/vec4 v0x61354d173630_0, 0;
    %load/vec4 v0x61354d173710_0;
    %assign/vec4 v0x61354d1737f0_0, 0;
    %load/vec4 v0x61354d1731d0_0;
    %assign/vec4 v0x61354d1732b0_0, 0;
    %load/vec4 v0x61354d173fe0_0;
    %assign/vec4 v0x61354d1740c0_0, 0;
    %load/vec4 v0x61354d1741a0_0;
    %assign/vec4 v0x61354d174280_0, 0;
    %load/vec4 v0x61354d1738d0_0;
    %assign/vec4 v0x61354d1739b0_0, 0;
    %load/vec4 v0x61354d172d10_0;
    %assign/vec4 v0x61354d172df0_0, 0;
    %load/vec4 v0x61354d173390_0;
    %assign/vec4 v0x61354d173470_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x61354d0fb1e0;
T_9 ;
    %wait E_0x61354d16c240;
    %load/vec4 v0x61354d1799f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61354d179910_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x61354d179620_0;
    %store/vec4 v0x61354d179910_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x61354d179730_0;
    %store/vec4 v0x61354d179910_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x61354d1797f0_0;
    %store/vec4 v0x61354d179910_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x61354d17a250;
T_10 ;
    %wait E_0x61354d16c280;
    %load/vec4 v0x61354d17a8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61354d17a810_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x61354d17a560_0;
    %store/vec4 v0x61354d17a810_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x61354d17a670_0;
    %store/vec4 v0x61354d17a810_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x61354d17a740_0;
    %store/vec4 v0x61354d17a810_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x61354d17b160;
T_11 ;
    %wait E_0x61354d17b4b0;
    %load/vec4 v0x61354d17b650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.0 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %add;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.1 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %sub;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.2 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.3 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.4 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.5 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %xor;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.6 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.7 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.8 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %or;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.9 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %and;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.10 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61354d17b820_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.11 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x61354d17b820_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.23, 8;
T_11.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.23, 8;
 ; End of false expr.
    %blend;
T_11.23;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.12 ;
    %load/vec4 v0x61354d17b540_0;
    %load/vec4 v0x61354d17b720_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x61354d17b820_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.13 ;
    %load/vec4 v0x61354d17b720_0;
    %store/vec4 v0x61354d17b8c0_0, 0, 32;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x61354d1843e0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61354d1850b0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x61354d1850b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x61354d1850b0_0;
    %store/vec4a v0x61354d185210, 4, 0;
    %load/vec4 v0x61354d1850b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61354d1850b0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x61354d1843e0;
T_13 ;
    %wait E_0x61354d1848e0;
    %load/vec4 v0x61354d184ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x61354d184ee0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0x61354d185390_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x61354d185390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x61354d185390_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x61354d185390_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0x61354d185390_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x61354d185390_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x61354d185390_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x61354d185390_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x61354d184ee0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %jmp T_13.15;
T_13.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x61354d185390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.15;
T_13.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x61354d185390_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.15;
T_13.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x61354d185390_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x61354d185390_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.15;
T_13.15 ;
    %pop/vec4 1;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x61354d184ee0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_13.16, 8;
    %load/vec4 v0x61354d185390_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x61354d185390_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.17, 8;
T_13.16 ; End of true expr.
    %load/vec4 v0x61354d185390_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x61354d185390_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.17, 8;
 ; End of false expr.
    %blend;
T_13.17;
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x61354d184ee0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_13.18, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x61354d185390_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.19, 8;
T_13.18 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x61354d185390_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.19, 8;
 ; End of false expr.
    %blend;
T_13.19;
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x61354d185390_0;
    %store/vec4 v0x61354d1852b0_0, 0, 32;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x61354d1843e0;
T_14 ;
    %wait E_0x61354d0b08e0;
    %load/vec4 v0x61354d185170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x61354d184ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x61354d184ee0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x61354d185550_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x61354d185470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61354d185210, 0, 4;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x61354d185550_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x61354d185470_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x61354d185210, 4, 5;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x61354d185550_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x61354d185470_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x61354d185210, 4, 5;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x61354d185550_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x61354d185470_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x61354d185210, 4, 5;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x61354d184ee0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %load/vec4 v0x61354d185550_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x61354d185470_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x61354d185210, 4, 5;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x61354d185550_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x61354d185470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61354d185210, 0, 4;
T_14.12 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x61354d185550_0;
    %ix/getv 3, v0x61354d185470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61354d185210, 0, 4;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x61354d1865e0;
T_15 ;
    %wait E_0x61354d0b08e0;
    %load/vec4 v0x61354d186ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61354d187560_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61354d187700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d186c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d1873e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61354d187270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61354d1870c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x61354d186f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x61354d1874c0_0;
    %assign/vec4 v0x61354d187560_0, 0;
    %load/vec4 v0x61354d187630_0;
    %assign/vec4 v0x61354d187700_0, 0;
    %load/vec4 v0x61354d186b20_0;
    %assign/vec4 v0x61354d186c00_0, 0;
    %load/vec4 v0x61354d187340_0;
    %assign/vec4 v0x61354d1873e0_0, 0;
    %load/vec4 v0x61354d187180_0;
    %assign/vec4 v0x61354d187270_0, 0;
    %load/vec4 v0x61354d187000_0;
    %assign/vec4 v0x61354d1870c0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x61354d187f70;
T_16 ;
    %wait E_0x61354d184800;
    %load/vec4 v0x61354d188640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61354d1885a0_0, 0, 32;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x61354d1882c0_0;
    %store/vec4 v0x61354d1885a0_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x61354d1883d0_0;
    %store/vec4 v0x61354d1885a0_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x61354d1884a0_0;
    %store/vec4 v0x61354d1885a0_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x61354d16bc70;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61354d18da30_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x61354d16bc70;
T_18 ;
    %delay 5000, 0;
    %load/vec4 v0x61354d18da30_0;
    %inv;
    %store/vec4 v0x61354d18da30_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x61354d16bc70;
T_19 ;
    %vpi_call 2 27 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61354d16bc70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61354d18dc10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61354d18dc10_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./test/top/cpu_tb.v";
    "./src/top/cpu.v";
    "./src/pl_regs/pl_reg_de.v";
    "./src/pl_stages/decode/decode.v";
    "./src/pl_stages/decode/control_unit.v";
    "./src/pl_stages/decode/imm_ext.v";
    "./src/pl_stages/decode/reg_file.v";
    "./src/pl_stages/execute/execute.v";
    "./src/utils/mux3.v";
    "./src/utils/mux2.v";
    "./src/pl_stages/execute/alu.v";
    "./src/utils/adder.v";
    "./src/pl_regs/pl_reg_fd.v";
    "./src/pl_stages/fetch/fetch.v";
    "./src/pl_stages/fetch/instr_mem.v";
    "./src/utils/reset_ff.v";
    "./src/pl_stages/hazard/hazard.v";
    "./src/pl_stages/memory/memory.v";
    "./src/pl_stages/memory/data_memory.v";
    "./src/pl_regs/pl_reg_mw.v";
    "./src/pl_stages/writeback/writeback.v";
