
---------- Begin Simulation Statistics ----------
final_tick                                 1191456800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184652                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   324983                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.68                       # Real time elapsed on the host
host_tick_rate                               93988621                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2340746                       # Number of instructions simulated
sim_ops                                       4119671                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001191                       # Number of seconds simulated
sim_ticks                                  1191456800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               490637                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25903                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            518236                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             267006                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          490637                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           223631                       # Number of indirect misses.
system.cpu.branchPred.lookups                  553713                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15787                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13123                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2679345                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2118207                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26007                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     401584                       # Number of branches committed
system.cpu.commit.bw_lim_events                678669                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          932667                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2340746                       # Number of instructions committed
system.cpu.commit.committedOps                4119671                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2560823                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.608729                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722234                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1196781     46.73%     46.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       225813      8.82%     55.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       199498      7.79%     63.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       260062     10.16%     73.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       678669     26.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2560823                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      92627                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                13714                       # Number of function calls committed.
system.cpu.commit.int_insts                   4048539                       # Number of committed integer instructions.
system.cpu.commit.loads                        554449                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22572      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3231898     78.45%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4368      0.11%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37722      0.92%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3664      0.09%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.15%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14363      0.35%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           15288      0.37%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          13484      0.33%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1229      0.03%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          533113     12.94%     94.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200533      4.87%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        21336      0.52%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12623      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4119671                       # Class of committed instruction
system.cpu.commit.refs                         767605                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2340746                       # Number of Instructions Simulated
system.cpu.committedOps                       4119671                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.272519                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.272519                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7682                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33465                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49214                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4406                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1045193                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5282989                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   348342                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1304606                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26080                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 91347                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      642705                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2019                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      234232                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      553713                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    290578                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2406510                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4907                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3149516                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           711                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   52160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.185894                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             382117                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             282793                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.057366                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2815568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.978384                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1296928     46.06%     46.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    94998      3.37%     49.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    66273      2.35%     51.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    86745      3.08%     54.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1270624     45.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2815568                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    155462                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    84598                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    245600400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    245600400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    245600400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    245600400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    245600400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    245600400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9199200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9199200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       661200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       661200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       660400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       660400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5870400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5990800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6060000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     89274800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     89264400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     89250800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     89303600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1875498800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30743                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   433911                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.571337                       # Inst execution rate
system.cpu.iew.exec_refs                       878444                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     234114                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  707044                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                677680                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                945                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               542                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               246008                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5052287                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                644330                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37266                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4680451                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3314                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9185                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26080                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15371                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           602                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            45272                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           56                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       123229                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32851                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             86                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22183                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8560                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6403818                       # num instructions consuming a value
system.cpu.iew.wb_count                       4657064                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572940                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3669001                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.563485                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4664419                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7218828                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3982487                       # number of integer regfile writes
system.cpu.ipc                               0.785843                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.785843                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28970      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3684007     78.09%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4392      0.09%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41604      0.88%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5350      0.11%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.03%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7002      0.15%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18564      0.39%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17270      0.37%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14152      0.30%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2415      0.05%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               627669     13.30%     94.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              222796      4.72%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28071      0.60%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14200      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4717720                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  111665                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              224789                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       107815                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             158491                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4577085                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12046195                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4549249                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5826485                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5051148                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4717720                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1139                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          932605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19979                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            397                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1383011                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2815568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.675584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.662984                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1209642     42.96%     42.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              208754      7.41%     50.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              342988     12.18%     62.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              393746     13.98%     76.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              660438     23.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2815568                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.583849                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      290697                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           369                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             15628                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6001                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               677680                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              246008                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1784937                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2978643                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  857737                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5530323                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              340                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47690                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   400535                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13230                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4556                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13560313                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5203613                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6989658                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1334993                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77138                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26080                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                176346                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1459312                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            195199                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8210242                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19877                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                883                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    211239                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            936                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6934492                       # The number of ROB reads
system.cpu.rob.rob_writes                    10360359                       # The number of ROB writes
system.cpu.timesIdled                            1608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38342                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              433                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          678                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            679                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              109                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12230                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1348                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8200                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1442                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1442                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12230                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       961280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       961280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  961280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13672                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13672    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13672                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11470002                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29642698                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17624                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4147                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24019                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                980                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2187                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2187                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17624                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8335                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49815                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58150                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       183360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1263488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1446848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10618                       # Total snoops (count)
system.l2bus.snoopTraffic                       86464                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30426                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014626                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120051                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29981     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      445      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30426                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20336799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18950113                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3437199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1191456800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       286981                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           286981                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       286981                       # number of overall hits
system.cpu.icache.overall_hits::total          286981                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3596                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3596                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3596                       # number of overall misses
system.cpu.icache.overall_misses::total          3596                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178583600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178583600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178583600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178583600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       290577                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       290577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       290577                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       290577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49661.735261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49661.735261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49661.735261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49661.735261                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          732                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          732                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2864                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2864                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2864                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2864                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    142812400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    142812400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    142812400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    142812400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009856                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009856                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009856                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009856                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49864.664804                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49864.664804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49864.664804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49864.664804                       # average overall mshr miss latency
system.cpu.icache.replacements                   2608                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       286981                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          286981                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3596                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3596                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178583600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178583600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       290577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       290577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49661.735261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49661.735261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    142812400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    142812400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49864.664804                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49864.664804                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.668179                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              252537                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2608                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             96.831672                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.668179                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            584018                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           584018                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       773991                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           773991                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       773991                       # number of overall hits
system.cpu.dcache.overall_hits::total          773991                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35555                       # number of overall misses
system.cpu.dcache.overall_misses::total         35555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1743010000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1743010000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1743010000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1743010000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       809546                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       809546                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       809546                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       809546                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043920                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043920                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043920                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043920                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49022.922233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49022.922233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49022.922233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49022.922233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27499                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.010767                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   166.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1769                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2797                       # number of writebacks
system.cpu.dcache.writebacks::total              2797                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22783                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22783                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22783                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22783                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12772                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4175                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16947                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    590656800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    590656800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    590656800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    242267608                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    832924408                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020934                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46246.226120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46246.226120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46246.226120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58028.169581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49148.781967                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15923                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       562944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          562944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1631635600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1631635600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       596273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       596273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48955.432206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48955.432206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    482253200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    482253200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45560.056684                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45560.056684                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2226                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2226                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111374400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111374400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50033.423181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50033.423181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    108403600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    108403600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49567.261088                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49567.261088                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4175                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4175                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    242267608                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    242267608                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58028.169581                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58028.169581                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.100264                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              636829                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15923                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.994285                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   759.812139                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   221.288125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.742004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.216102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          828                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          675                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.191406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1636039                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1636039                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             910                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4949                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          836                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6695                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            910                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4949                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          836                       # number of overall hits
system.l2cache.overall_hits::total               6695                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1953                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7821                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3339                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13113                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1953                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7821                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3339                       # number of overall misses
system.l2cache.overall_misses::total            13113                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    131702000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    533472000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    232968612                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    898142612                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    131702000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    533472000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    232968612                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    898142612                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2863                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12770                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4175                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19808                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2863                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12770                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4175                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19808                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.682152                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612451                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.799760                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.662005                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.682152                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612451                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.799760                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.662005                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67435.739887                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68210.203299                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69771.971249                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68492.535042                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67435.739887                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68210.203299                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69771.971249                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68492.535042                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1348                       # number of writebacks
system.l2cache.writebacks::total                 1348                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             17                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            17                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1953                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7810                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3333                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13096                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1953                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7810                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3333                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          576                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13672                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116078000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    470700400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    205989417                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    792767817                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116078000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    470700400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    205989417                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34459056                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    827226873                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.682152                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.611590                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.798323                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.661147                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.682152                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.611590                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.798323                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.690226                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59435.739887                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60268.937260                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61803.005401                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60535.111255                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59435.739887                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60268.937260                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61803.005401                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59824.750000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60505.183806                       # average overall mshr miss latency
system.l2cache.replacements                      9635                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2799                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2799                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2799                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2799                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          576                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          576                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34459056                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34459056                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59824.750000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59824.750000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          741                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              741                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1446                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1446                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     99495600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     99495600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2187                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2187                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.661180                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.661180                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68807.468880                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68807.468880                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1442                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1442                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     87881600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     87881600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.659351                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.659351                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60944.244105                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60944.244105                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          910                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4208                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          836                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5954                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1953                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6375                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3339                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11667                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    131702000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    433976400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    232968612                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798647012                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2863                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10583                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4175                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17621                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.682152                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.602381                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.799760                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.662108                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67435.739887                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68074.729412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69771.971249                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68453.502357                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1953                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6368                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3333                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11654                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116078000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    382818800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    205989417                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704886217                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.682152                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.601720                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.798323                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.661370                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59435.739887                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60116.017588                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61803.005401                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60484.487472                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3743.471591                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26383                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9635                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.738246                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.737706                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   335.022211                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2357.024667                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   892.882357                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.804650                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003354                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.081793                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.575445                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217989                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035353                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.913933                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1058                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3038                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1049                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2705                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.258301                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.741699                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320379                       # Number of tag accesses
system.l2cache.tags.data_accesses              320379                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1191456800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          499840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       213312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              875008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86272                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86272                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1953                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3333                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          576                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13672                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1348                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1348                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          104906867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          419520036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    179034607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30940274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              734401784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     104906867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         104906867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72408836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72408836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72408836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         104906867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         419520036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    179034607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30940274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             806810620                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1297134000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2524130                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                  4327953                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.05                       # Real time elapsed on the host
host_tick_rate                              100763594                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2647047                       # Number of instructions simulated
sim_ops                                       4538941                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000106                       # Number of seconds simulated
sim_ticks                                   105677200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10144                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10131                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9464                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10144                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              680                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10235                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      51                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    962113                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   260179                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               165                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       9650                       # Number of branches committed
system.cpu.commit.bw_lim_events                 38488                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3370                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               306301                       # Number of instructions committed
system.cpu.commit.committedOps                 419270                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       261508                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.603278                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.247337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        29411     11.25%     11.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       149164     57.04%     68.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17181      6.57%     74.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        27264     10.43%     85.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        38488     14.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       261508                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    418986                       # Number of committed integer instructions.
system.cpu.commit.loads                         28301                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          116      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           371832     88.69%     88.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     88.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.01%     88.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.01%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.01%     88.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.01%     88.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.01%     88.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.01%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           28179      6.72%     95.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          18678      4.45%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            419270                       # Class of committed instruction
system.cpu.commit.refs                          47051                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      306301                       # Number of Instructions Simulated
system.cpu.committedOps                        419270                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.862527                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.862527                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                129964                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 424179                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26154                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     49167                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    171                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 57019                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       28576                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       18859                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       10235                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     19167                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        242569                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    29                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         310553                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     342                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.038741                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              19735                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               9515                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.175478                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             262475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.626326                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.871990                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   141751     54.01%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9292      3.54%     57.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     9438      3.60%     61.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     9274      3.53%     64.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    92720     35.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               262475                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       782                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      499                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     24891600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     24891600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     24891600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     24891200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     24891200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     24891200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4738800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4758800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4740800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4758000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      168519600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  195                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     9794                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.594766                       # Inst execution rate
system.cpu.iew.exec_refs                        47431                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      18859                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2006                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 28745                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                34                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                18893                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              422640                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 28572                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               182                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                421326                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    171                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    11                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1091                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          444                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          144                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          134                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             61                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1119344                       # num instructions consuming a value
system.cpu.iew.wb_count                        421245                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.337540                       # average fanout of values written-back
system.cpu.iew.wb_producers                    377823                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.594459                       # insts written-back per cycle
system.cpu.iew.wb_sent                         421275                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   931152                       # number of integer regfile reads
system.cpu.int_regfile_writes                  392079                       # number of integer regfile writes
system.cpu.ipc                               1.159383                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.159383                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               209      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                373372     88.58%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.01%     88.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  57      0.01%     88.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     88.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.01%     88.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   90      0.02%     88.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   76      0.02%     88.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  35      0.01%     88.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 52      0.01%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                28396      6.74%     95.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               18788      4.46%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             221      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             85      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 421508                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     690                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1388                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          637                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1326                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 420609                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1104167                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       420608                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            424690                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     422619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    421508                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                64                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        262475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.605898                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.949158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               37805     14.40%     14.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               70940     27.03%     41.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              116603     44.42%     85.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               31146     11.87%     97.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5981      2.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          262475                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.595455                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       19167                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             18219                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18150                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                28745                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               18893                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   67001                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           264193                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   31512                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                650418                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  92964                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    49035                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1969106                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 423728                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              655971                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     81462                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    445                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    171                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 99949                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5552                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1260                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           935273                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    167814                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       645660                       # The number of ROB reads
system.cpu.rob.rob_writes                      846249                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           60                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            120                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            65                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 32                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                32                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      32    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  32                       # Request fanout histogram
system.membus.reqLayer2.occupancy               32400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              68900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  60                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            17                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                77                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             60                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     180                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                34                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 94                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.021277                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.145079                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       92     97.87%     97.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      2.13%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   94                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                58400                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       105677200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        19134                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            19134                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        19134                       # number of overall hits
system.cpu.icache.overall_hits::total           19134                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           33                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             33                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           33                       # number of overall misses
system.cpu.icache.overall_misses::total            33                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1373200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1373200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1373200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1373200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        19167                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        19167                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        19167                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        19167                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001722                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001722                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001722                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001722                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41612.121212                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41612.121212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41612.121212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41612.121212                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1231600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1231600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1231600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1231600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001513                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001513                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001513                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001513                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42468.965517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42468.965517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42468.965517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42468.965517                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        19134                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           19134                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           33                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            33                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1373200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1373200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        19167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        19167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41612.121212                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41612.121212                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1231600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1231600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42468.965517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42468.965517                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2418                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.357143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             38362                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            38362                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        46175                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            46175                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        46175                       # number of overall hits
system.cpu.dcache.overall_hits::total           46175                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           57                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             57                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           57                       # number of overall misses
system.cpu.dcache.overall_misses::total            57                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2168000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2168000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2168000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2168000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        46232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        46232                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        46232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        46232                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001233                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001233                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001233                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001233                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38035.087719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38035.087719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38035.087719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38035.087719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           25                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           32                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1197600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1197600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1197600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1197600                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000692                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        37425                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        37425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        37425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        37425                       # average overall mshr miss latency
system.cpu.dcache.replacements                     32                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        27425                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           27425                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           57                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            57                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2168000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2168000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        27482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        27482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38035.087719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38035.087719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1197600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1197600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        37425                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        37425                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        18750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          18750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        18750                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        18750                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6802                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            212.562500                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   835.897003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   188.102997                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.816306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.183694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          836                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          835                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.183594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             92496                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            92496                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  28                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             17                       # number of overall hits
system.l2cache.overall_hits::total                 28                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                32                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           15                       # number of overall misses
system.l2cache.overall_misses::total               32                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1105600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1016400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2122000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1105600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1016400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2122000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              60                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             60                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.607143                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.468750                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.533333                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.607143                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.468750                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.533333                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65035.294118                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        67760                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66312.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65035.294118                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        67760                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66312.500000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       969600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       896400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1866000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       969600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       896400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1866000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.607143                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.468750                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.533333                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.607143                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.468750                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.533333                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57035.294118                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        59760                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58312.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57035.294118                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        59760                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58312.500000                       # average overall mshr miss latency
system.l2cache.replacements                        34                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1105600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1016400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2122000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.607143                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.468750                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.533333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65035.294118                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        67760                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66312.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       969600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       896400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1866000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.607143                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.468750                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57035.294118                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        59760                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58312.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    104                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   34                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.058824                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.984534                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1036.667111                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1972.261907                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   904.086448                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          146                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009029                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.253093                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.481509                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035645                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1053                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3043                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1023                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           30                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2846                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.257080                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.742920                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  994                       # Number of tag accesses
system.l2cache.tags.data_accesses                 994                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    105677200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10295504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9084268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               19379772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10295504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10295504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2422471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2422471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2422471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10295504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9084268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              21802243                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1421406800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1803694                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  3132035                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.64                       # Real time elapsed on the host
host_tick_rate                               75853539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2954905                       # Number of instructions simulated
sim_ops                                       5131249                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000124                       # Number of seconds simulated
sim_ticks                                   124272800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                66586                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2997                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             65136                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29140                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           66586                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            37446                       # Number of indirect misses.
system.cpu.branchPred.lookups                   75024                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4792                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2655                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    347927                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   202942                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3033                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      62994                       # Number of branches committed
system.cpu.commit.bw_lim_events                 94986                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           53966                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               307858                       # Number of instructions committed
system.cpu.commit.committedOps                 592308                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       272473                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.173823                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.614053                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        63899     23.45%     23.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        48670     17.86%     41.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        31060     11.40%     52.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33858     12.43%     65.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        94986     34.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       272473                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      21457                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4574                       # Number of function calls committed.
system.cpu.commit.int_insts                    575203                       # Number of committed integer instructions.
system.cpu.commit.loads                         72203                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2383      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           452759     76.44%     76.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3106      0.52%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              234      0.04%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            916      0.15%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.04%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.02%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3279      0.55%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3360      0.57%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7148      1.21%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.02%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           69320     11.70%     91.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45404      7.67%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2883      0.49%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1068      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            592308                       # Class of committed instruction
system.cpu.commit.refs                         118675                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      307858                       # Number of Instructions Simulated
system.cpu.committedOps                        592308                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.009173                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.009173                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           61                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          221                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          364                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 29539                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 668688                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    67101                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    184198                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3050                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4174                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       77094                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       48905                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       75024                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     54572                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        218099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   491                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         354337                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           231                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6100                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.241482                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              66636                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              33932                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.140513                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             288062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.379720                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.842855                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    93102     32.32%     32.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    22344      7.76%     40.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8255      2.87%     42.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10791      3.75%     46.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   153570     53.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               288062                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     36388                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19277                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     31988000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     31988000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     31988000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     31988000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     31988000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     31988000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       125200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       125200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       125200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       125600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1482000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1481600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1378000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1481600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12781600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12808000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12797200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12792000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      250786400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3753                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    65449                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.011658                       # Inst execution rate
system.cpu.iew.exec_refs                       125853                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      48784                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18342                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 79982                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                207                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                43                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51540                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              646264                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 77069                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5471                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                624986                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     28                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   768                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3050                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   828                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4779                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7781                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5068                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3523                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            230                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    704484                       # num instructions consuming a value
system.cpu.iew.wb_count                        622934                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621279                       # average fanout of values written-back
system.cpu.iew.wb_producers                    437681                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.005053                       # insts written-back per cycle
system.cpu.iew.wb_sent                         623756                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   933941                       # number of integer regfile reads
system.cpu.int_regfile_writes                  491263                       # number of integer regfile writes
system.cpu.ipc                               0.990910                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.990910                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3491      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                479818     76.11%     76.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3107      0.49%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   281      0.04%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1017      0.16%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.04%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  168      0.03%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3476      0.55%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3510      0.56%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7206      1.14%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                198      0.03%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                74998     11.90%     91.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               48473      7.69%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3266      0.52%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1209      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 630454                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   22652                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               45383                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        22413                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              25071                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 604311                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1505676                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       600521                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            675178                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     645942                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    630454                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 322                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           53966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2086                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            192                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        68010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        288062                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.188605                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.536371                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               66315     23.02%     23.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36085     12.53%     35.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45520     15.80%     51.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               57239     19.87%     71.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               82903     28.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          288062                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.029258                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       54612                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            71                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2364                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              626                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                79982                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51540                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  261001                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           310682                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      4                       # Number of system calls
system.cpu.rename.BlockCycles                   22037                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                682470                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1081                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    69273                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    360                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    51                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1686699                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 662856                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              752799                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    185564                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2974                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3050                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5716                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    70353                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             38103                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           993224                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2422                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                149                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6464                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       823761                       # The number of ROB reads
system.cpu.rob.rob_writes                     1308242                       # The number of ROB writes
system.cpu.timesIdled                             319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           42                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1877                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               42                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           33                       # Transaction distribution
system.membus.trans_dist::CleanEvict              409                       # Transaction distribution
system.membus.trans_dist::ReadExReq                49                       # Transaction distribution
system.membus.trans_dist::ReadExResp               49                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           416                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               465                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     465    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 465                       # Request fanout histogram
system.membus.reqLayer2.occupancy              415637                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1001263                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 854                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           180                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1233                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 84                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                84                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            855                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1678                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1137                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2815                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        35776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        33664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    69440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               475                       # Total snoops (count)
system.l2bus.snoopTraffic                        2112                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1414                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.031825                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.175595                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1369     96.82%     96.82% # Request fanout histogram
system.l2bus.snoop_fanout::1                       45      3.18%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1414                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              454800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               883152                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              671199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       124272800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        53895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            53895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        53895                       # number of overall hits
system.cpu.icache.overall_hits::total           53895                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25714800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25714800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25714800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25714800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        54572                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        54572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        54572                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        54572                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012406                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012406                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012406                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012406                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37983.456425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37983.456425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37983.456425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37983.456425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          559                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          559                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          559                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          559                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20256400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20256400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20256400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20256400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010243                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010243                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010243                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010243                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36236.851521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36236.851521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36236.851521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36236.851521                       # average overall mshr miss latency
system.cpu.icache.replacements                    559                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        53895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           53895                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25714800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25714800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        54572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        54572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37983.456425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37983.456425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          559                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          559                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20256400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20256400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36236.851521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36236.851521                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              108506                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            133.136196                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            109703                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           109703                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118275                       # number of overall hits
system.cpu.dcache.overall_hits::total          118275                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          579                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          579                       # number of overall misses
system.cpu.dcache.overall_misses::total           579                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     26108400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26108400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26108400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26108400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       118854                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       118854                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       118854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       118854                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004872                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004872                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004872                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004872                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45092.227979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45092.227979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45092.227979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45092.227979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                36                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          147                       # number of writebacks
system.cpu.dcache.writebacks::total               147                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          379                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13563600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13563600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13563600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2680352                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16243952                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002827                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002827                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002827                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003189                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40367.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40367.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40367.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62333.767442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42860.031662                       # average overall mshr miss latency
system.cpu.dcache.replacements                    379                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22279600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22279600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45009.292929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45009.292929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9802000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9802000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38896.825397                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38896.825397                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           84                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3828800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3828800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45580.952381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45580.952381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           84                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3761600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3761600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001803                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001803                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44780.952381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44780.952381                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           43                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           43                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2680352                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2680352                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62333.767442                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 62333.767442                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              312168                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1403                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            222.500356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   857.948388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   166.051612                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.837840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.162160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          140                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          884                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.136719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            238087                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           238087                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             299                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             166                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 473                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            299                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            166                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                473                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           261                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           170                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               466                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          261                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          170                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           35                       # number of overall misses
system.l2cache.overall_misses::total              466                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17070400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11749200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2590362                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31409962                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17070400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11749200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2590362                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31409962                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          560                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          336                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           43                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             939                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          560                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          336                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           43                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            939                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.466071                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.505952                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.813953                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.496273                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.466071                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.505952                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.813953                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.496273                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65403.831418                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69112.941176                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 74010.342857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67403.351931                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65403.831418                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69112.941176                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 74010.342857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67403.351931                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             33                       # number of writebacks
system.l2cache.writebacks::total                   33                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          261                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          170                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          261                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          170                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14990400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10389200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2310362                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27689962                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14990400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10389200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2310362                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27689962                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.466071                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.505952                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.813953                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.496273                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.466071                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.505952                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.813953                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.496273                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57434.482759                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61112.941176                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66010.342857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59420.519313                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57434.482759                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61112.941176                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66010.342857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59420.519313                       # average overall mshr miss latency
system.l2cache.replacements                       475                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          147                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          147                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          147                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          147                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           35                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               35                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           49                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             49                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3365200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3365200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           84                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68677.551020                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68677.551020                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           49                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           49                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2973200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2973200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60677.551020                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60677.551020                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          299                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          131                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          438                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          261                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          121                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          417                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17070400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8384000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2590362                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28044762                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          560                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          252                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          855                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.466071                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.480159                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.813953                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.487719                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65403.831418                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69289.256198                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 74010.342857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67253.625899                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          261                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          417                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14990400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7416000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2310362                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24716762                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.466071                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.480159                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.813953                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.487719                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57434.482759                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61289.256198                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66010.342857                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59272.810552                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14043                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4571                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.072194                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.951796                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1104.730861                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1946.513438                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   865.656848                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.147057                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010242                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.269710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.475223                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.211342                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          930                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          889                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2664                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.227051                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.772949                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15491                       # Number of tag accesses
system.l2cache.tags.data_accesses               15491                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    124272800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2112                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2112                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              260                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              170                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  465                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            33                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  33                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          133898971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           87549327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     18024861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              239473159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     133898971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         133898971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        16994869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              16994869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        16994869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         133898971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          87549327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     18024861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             256468028                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
