#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 10 16:50:02 2019
# Process ID: 29744
# Current directory: D:/CSULB_Classes/CECS_461/Lab_3/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17500 D:\CSULB_Classes\CECS_461\Lab_3\project_2\project_2.xpr
# Log file: D:/CSULB_Classes/CECS_461/Lab_3/project_2/vivado.log
# Journal file: D:/CSULB_Classes/CECS_461/Lab_3/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CSULB_Classes/CECS_461/Lab_3/project_2/project_2.xpr
update_compile_order -fileset sources_1
save_project_as project_3 D:/CSULB_Classes/CECS_461/Lab_3/project_3 -force
open_bd_design {D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd}
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  D:/CSULB_Classes/CECS_461/Lab_3/led_ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
set_property location {4 1080 -154} [get_bd_cells led_ip_0]
set_property location {3 1084 -119} [get_bd_cells led_ip_0]
set_property location {3 1080 -95} [get_bd_cells led_ip_0]
set_property name led_ip [get_bd_cells led_ip_0]
set_property -dict [list CONFIG.LED_WIDTH {4}] [get_bd_cells led_ip]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_ip/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins led_ip/S_AXI]
startgroup
make_bd_pins_external  [get_bd_cells led_ip]
make_bd_intf_pins_external  [get_bd_cells led_ip]
endgroup
set_property name LED [get_bd_ports LED_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {2 486 433} [get_bd_cells processing_system7_0]
set_property location {1268 359} [get_bd_intf_ports DDR]
set_property screensize {328 230} [get_bd_cells processing_system7_0]
set_property location {2 512 430} [get_bd_cells processing_system7_0]
set_property location {2 501 413} [get_bd_cells processing_system7_0]
undo
set_property location {2 498 428} [get_bd_cells processing_system7_0]
set_property screensize {291 186} [get_bd_cells processing_system7_0]
set_property screensize {285 210} [get_bd_cells processing_system7_0]
set_property location {4 1164 -250} [get_bd_cells axi_bram_ctrl_0]
set_property screensize {277 250} [get_bd_cells processing_system7_0]
set_property location {1 493 416} [get_bd_cells processing_system7_0]
set_property screensize {275 174} [get_bd_cells processing_system7_0]
set_property screensize {289 174} [get_bd_cells processing_system7_0]
set_property location {1 494 437} [get_bd_cells processing_system7_0]
set_property location {1320 387} [get_bd_intf_ports DDR]
set_property location {1298 397} [get_bd_intf_ports DDR]
set_property screensize {289 198} [get_bd_cells processing_system7_0]
set_property screensize {291 174} [get_bd_cells processing_system7_0]
set_property screensize {287 146} [get_bd_cells processing_system7_0]
set_property screensize {279 122} [get_bd_cells processing_system7_0]
set_property screensize {257 254} [get_bd_cells processing_system7_0]
set_property location {1286 435} [get_bd_intf_ports FIXED_IO]
set_property location {1278 367} [get_bd_intf_ports DDR]
set_property location {1282 355} [get_bd_intf_ports DDR]
set_property location {1292 367} [get_bd_intf_ports DDR]
set_property location {1 430 477} [get_bd_cells processing_system7_0]
set_property location {1 435 417} [get_bd_cells processing_system7_0]
set_property location {1 439 423} [get_bd_cells processing_system7_0]
set_property location {1 456 405} [get_bd_cells processing_system7_0]
undo
set_property screensize {271 206} [get_bd_cells processing_system7_0]
set_property screensize {289 198} [get_bd_cells processing_system7_0]
set_property location {1 400 377} [get_bd_cells processing_system7_0]
set_property location {1 434 385} [get_bd_cells processing_system7_0]
set_property location {1 445 378} [get_bd_cells processing_system7_0]
set_property screensize {273 178} [get_bd_cells processing_system7_0]
set_property location {1 477 486} [get_bd_cells processing_system7_0]
set_property screensize {263 286} [get_bd_cells processing_system7_0]
set_property screensize {245 238} [get_bd_cells processing_system7_0]
set_property location {1302 397} [get_bd_intf_ports DDR]
set_property screensize {245 258} [get_bd_cells processing_system7_0]
set_property screensize {213 298} [get_bd_cells processing_system7_0]
set_property location {1274 363} [get_bd_intf_ports DDR]
set_property location {1292 379} [get_bd_intf_ports DDR]
set_property screensize {209 250} [get_bd_cells processing_system7_0]
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
startgroup
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
set_property location {3 877 265} [get_bd_cells buttons]
set_property location {3 869 94} [get_bd_cells switches]
set_property location {3 860 123} [get_bd_cells switches]
set_property location {3 853 -43} [get_bd_cells led_ip]
set_property location {3 855 -200} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1102 -196} [get_bd_cells axi_bram_ctrl_0_bram]
save_bd_design
validate_bd_design
validate_bd_design -force
add_files -fileset constrs_1 -norecurse D:/CSULB_Classes/CECS_461/Lab_3/lab3_zybo.xdc
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd]
set_property synth_checkpoint_mode Singular [get_files  D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_synth_1
export_simulation -of_objects [get_files D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd] -directory D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.ip_user_files -ipstatic_source_dir D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.cache/compile_simlib/modelsim} {questa=D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.cache/compile_simlib/questa} {riviera=D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.cache/compile_simlib/riviera} {activehdl=D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property screensize {340 334} [get_bd_cells processing_system7_0]
set_property screensize {315 262} [get_bd_cells processing_system7_0]
set_property screensize {382 266} [get_bd_cells processing_system7_0]
set_property location {1337 448} [get_bd_intf_ports FIXED_IO]
set_property location {1325 402} [get_bd_intf_ports DDR]
set_property location {1328 430} [get_bd_intf_ports FIXED_IO]
set_property location {1331 453} [get_bd_intf_ports FIXED_IO]
set_property screensize {377 298} [get_bd_cells processing_system7_0]
set_property location {1328 378} [get_bd_intf_ports DDR]
set_property location {1326 427} [get_bd_intf_ports FIXED_IO]
save_bd_design
file mkdir D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk
file copy -force D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.runs/impl_1/system_wrapper.sysdef D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf

refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd}
launch_sdk -workspace D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk -hwspec D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_sdk -workspace D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk -hwspec D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf
