0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.gen/sources_1/ip/outputBuffer/sim/outputBuffer.v,1687087174,verilog,,C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sim_1/imports/new/tb.v,,outputBuffer,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sim_1/imports/new/tb.v,1687088122,verilog,,,,tb,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd,1686915846,vhdl,,,,conv,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageControl.vhd,1687017683,vhdl,,,,imagecontrol,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageProcessorTop.vhd,1687087409,vhdl,,,,imageprocesstop,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/lineBuffer.vhd,1686839037,vhdl,C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageControl.vhd,,,linebuffer,,,,,,,,
