---
content_type: page
title: Lecture Notes
uid: bf521edb-e22c-64b6-19de-04a7df079397
---

The table below contains information on the course's lectures (L) and tutorials (T). Tutorials 1 and 2 are courtesy of Christopher Batten. Tutorial 3 is courtesy of Michael Pellauer.

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
Lec #
{{< thclose >}}
{{< thopen >}}
Topics
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
L1
{{< tdclose >}}
{{< tdopen >}}
Introduction ([PDF - 1.7 MB]({{< baseurl >}}/resources/l01_intro))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L2
{{< tdclose >}}
{{< tdopen >}}
Digital Design Using Verilog ([PDF]({{< baseurl >}}/resources/l02_verilog))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L3
{{< tdclose >}}
{{< tdopen >}}
CMOS Technology and Logic Gates ([PDF - 2.4 MB]({{< baseurl >}}/resources/l03_cmos_gates))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T1
{{< tdclose >}}
{{< tdopen >}}
Verilog Simulation I ([PDF]({{< baseurl >}}/resources/t01_verilog_tut))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L4
{{< tdclose >}}
{{< tdopen >}}
Wires ([PDF - 1.4 MB]({{< baseurl >}}/resources/l04_wires))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L5
{{< tdclose >}}
{{< tdopen >}}
Synthesis ([PDF]({{< baseurl >}}/resources/l05_synthesis))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T2
{{< tdclose >}}
{{< tdopen >}}
Verilog Simulation II ([PDF]({{< baseurl >}}/resources/t02_verilog_tut))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L6
{{< tdclose >}}
{{< tdopen >}}
Clocking ([PDF]({{< baseurl >}}/resources/l06_clocks))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L7
{{< tdclose >}}
{{< tdopen >}}
Bluespec I: Motivation ([PDF]({{< baseurl >}}/resources/l07bs1motivation2up))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L8
{{< tdclose >}}
{{< tdopen >}}
Bluespec II: Designing with Rules ([PDF]({{< baseurl >}}/resources/l08_bs2_design))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L9
{{< tdclose >}}
{{< tdopen >}}
Bluespec III: Modules and Interfaces ([PDF]({{< baseurl >}}/resources/l09_bs3_modules))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L10
{{< tdclose >}}
{{< tdopen >}}
Bluespec IV: Rule Scheduling and Synthesis ([PDF]({{< baseurl >}}/resources/l10_bs4synthesis))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T3
{{< tdclose >}}
{{< tdopen >}}
Bluespec ([PDF]({{< baseurl >}}/resources/t03_bluespec))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L11
{{< tdclose >}}
{{< tdopen >}}
Power ([PDF]({{< baseurl >}}/resources/l11_power))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L12
{{< tdclose >}}
{{< tdopen >}}
Bluespec V: Processors ([PDF]({{< baseurl >}}/resources/l12_bs5_process))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L13
{{< tdclose >}}
{{< tdopen >}}
Bluespec VI: Modularity and Performance ([PDF]({{< baseurl >}}/resources/l13_bs6_process2))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L14
{{< tdclose >}}
{{< tdopen >}}
Transaction Level Design and Verification ([PDF]({{< baseurl >}}/resources/l14_utl))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L15
{{< tdclose >}}
{{< tdopen >}}
Testing ([PDF]({{< baseurl >}}/resources/l15_testing))
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}