{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 01:49:55 2022 " "Info: Processing started: Wed May 25 01:49:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_design -c final_design " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_design -c final_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_design.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file final_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_design " "Info: Found entity 1: final_design" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/reg8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/reg8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Info: Found entity 1: reg8" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/alu_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/alu_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_bus " "Info: Found entity 1: alu_bus" {  } { { "BUSed/alu_bus.bdf" "" { Schematic "D:/quartus/quartus/final_design/BUSed/alu_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/reg8_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/reg8_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8_bus " "Info: Found entity 1: reg8_bus" {  } { { "BUSed/reg8_bus.bdf" "" { Schematic "D:/quartus/quartus/final_design/BUSed/reg8_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/uPC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/uPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Info: Found entity 1: uPC" {  } { { "333/uPC.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/uPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/my_start.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/my_start.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_start " "Info: Found entity 1: my_start" {  } { { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "333/alu.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/3-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/3-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3-8 " "Info: Found entity 1: 3-8" {  } { { "333/3-8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/2-4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/2-4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2-4 " "Info: Found entity 1: 2-4" {  } { { "333/2-4.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/2-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/counter_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/counter_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_bus " "Info: Found entity 1: counter_bus" {  } { { "BUSed/counter_bus.bdf" "" { Schematic "D:/quartus/quartus/final_design/BUSed/counter_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/3_state_1_gate.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/3_state_1_gate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_1_gate " "Info: Found entity 1: 3_state_1_gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_1_gate.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/3_state_1_gate_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/3_state_1_gate_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_1_gate_bus " "Info: Found entity 1: 3_state_1_gate_bus" {  } { { "BUSed/3_state_1_gate_bus.bdf" "" { Schematic "D:/quartus/quartus/final_design/BUSed/3_state_1_gate_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/3_state_2_gate.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/3_state_2_gate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_2_gate " "Info: Found entity 1: 3_state_2_gate" {  } { { "333/3_state_2_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_2_gate.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/3_state_2_gate_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/3_state_2_gate_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_2_gate_bus " "Info: Found entity 1: 3_state_2_gate_bus" {  } { { "BUSed/3_state_2_gate_bus.bdf" "" { Schematic "D:/quartus/quartus/final_design/BUSed/3_state_2_gate_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/selector2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/selector2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector2 " "Info: Found entity 1: selector2" {  } { { "333/selector2.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/selector2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/selector2_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/selector2_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector2_bus " "Info: Found entity 1: selector2_bus" {  } { { "BUSed/selector2_bus.bdf" "" { Schematic "D:/quartus/quartus/final_design/BUSed/selector2_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/selector4_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/selector4_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector4_bus " "Info: Found entity 1: selector4_bus" {  } { { "BUSed/selector4_bus.bdf" "" { Schematic "D:/quartus/quartus/final_design/BUSed/selector4_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/selector_halfa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/selector_halfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector_halfa " "Info: Found entity 1: selector_halfa" {  } { { "BUSed/selector_halfa.bdf" "" { Schematic "D:/quartus/quartus/final_design/BUSed/selector_halfa.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/3-8_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/3-8_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3-8_bus " "Info: Found entity 1: 3-8_bus" {  } { { "BUSed/3-8_bus.bdf" "" { Schematic "D:/quartus/quartus/final_design/BUSed/3-8_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_design " "Info: Elaborating entity \"final_design\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "3_state_1_gate_bus A " "Warning: Block or symbol \"3_state_1_gate_bus\" of instance \"A\" overlaps another block or symbol" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1088 848 976 -992 "A" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:SIG " "Info: Elaborating entity \"reg8\" for hierarchy \"reg8:SIG\"" {  } { { "final_design.bdf" "SIG" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -992 1552 1648 -768 "SIG" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_start my_start:inst " "Info: Elaborating entity \"my_start\" for hierarchy \"my_start:inst\"" {  } { { "final_design.bdf" "inst" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1968 1328 1448 -1840 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_bus alu_bus:inst8 " "Info: Elaborating entity \"alu_bus\" for hierarchy \"alu_bus:inst8\"" {  } { { "final_design.bdf" "inst8" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -992 1336 1496 -864 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu_bus:inst8\|alu:inst " "Info: Elaborating entity \"alu\" for hierarchy \"alu_bus:inst8\|alu:inst\"" {  } { { "BUSed/alu_bus.bdf" "inst" { Schematic "D:/quartus/quartus/final_design/BUSed/alu_bus.bdf" { { 304 736 872 624 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 alu_bus:inst8\|alu:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"alu_bus:inst8\|alu:inst\|74181:inst\"" {  } { { "333/alu.bdf" "inst" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { -280 344 464 -24 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_bus:inst8\|alu:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"alu_bus:inst8\|alu:inst\|74181:inst\"" {  } { { "333/alu.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { -280 344 464 -24 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 alu_bus:inst8\|alu:inst\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"alu_bus:inst8\|alu:inst\|74182:inst2\"" {  } { { "333/alu.bdf" "inst2" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { -48 656 760 128 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_bus:inst8\|alu:inst\|74182:inst2 " "Info: Elaborated megafunction instantiation \"alu_bus:inst8\|alu:inst\|74182:inst2\"" {  } { { "333/alu.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { -48 656 760 128 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_1_gate_bus 3_state_1_gate_bus:inst31 " "Info: Elaborating entity \"3_state_1_gate_bus\" for hierarchy \"3_state_1_gate_bus:inst31\"" {  } { { "final_design.bdf" "inst31" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1744 512 640 -1648 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_1_gate 3_state_1_gate_bus:inst31\|3_state_1_gate:inst " "Info: Elaborating entity \"3_state_1_gate\" for hierarchy \"3_state_1_gate_bus:inst31\|3_state_1_gate:inst\"" {  } { { "BUSed/3_state_1_gate_bus.bdf" "inst" { Schematic "D:/quartus/quartus/final_design/BUSed/3_state_1_gate_bus.bdf" { { 328 776 872 520 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4 2-4:selA " "Info: Elaborating entity \"2-4\" for hierarchy \"2-4:selA\"" {  } { { "final_design.bdf" "selA" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -744 848 944 -616 "selA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_bus reg8_bus:PC " "Info: Elaborating entity \"reg8_bus\" for hierarchy \"reg8_bus:PC\"" {  } { { "final_design.bdf" "PC" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1728 336 464 -1632 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3-8_bus 3-8_bus:inst72 " "Info: Elaborating entity \"3-8_bus\" for hierarchy \"3-8_bus:inst72\"" {  } { { "final_design.bdf" "inst72" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1976 376 472 -1880 "inst72" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3-8 3-8_bus:inst72\|3-8:inst " "Info: Elaborating entity \"3-8\" for hierarchy \"3-8_bus:inst72\|3-8:inst\"" {  } { { "BUSed/3-8_bus.bdf" "inst" { Schematic "D:/quartus/quartus/final_design/BUSed/3-8_bus.bdf" { { 200 560 656 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 3-8_bus:inst72\|3-8:inst\|74138:inst " "Info: Elaborating entity \"74138\" for hierarchy \"3-8_bus:inst72\|3-8:inst\|74138:inst\"" {  } { { "333/3-8.bdf" "inst" { Schematic "D:/quartus/quartus/final_design/333/3-8.bdf" { { 296 560 680 456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "3-8_bus:inst72\|3-8:inst\|74138:inst " "Info: Elaborated megafunction instantiation \"3-8_bus:inst72\|3-8:inst\|74138:inst\"" {  } { { "333/3-8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3-8.bdf" { { 296 560 680 456 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector4_bus selector4_bus:inst3 " "Info: Elaborating entity \"selector4_bus\" for hierarchy \"selector4_bus:inst3\"" {  } { { "final_design.bdf" "inst3" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1072 632 760 -880 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector2_bus selector4_bus:inst3\|selector2_bus:inst2 " "Info: Elaborating entity \"selector2_bus\" for hierarchy \"selector4_bus:inst3\|selector2_bus:inst2\"" {  } { { "BUSed/selector4_bus.bdf" "inst2" { Schematic "D:/quartus/quartus/final_design/BUSed/selector4_bus.bdf" { { 256 1304 1432 384 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector2 selector4_bus:inst3\|selector2_bus:inst2\|selector2:inst " "Info: Elaborating entity \"selector2\" for hierarchy \"selector4_bus:inst3\|selector2_bus:inst2\|selector2:inst\"" {  } { { "BUSed/selector2_bus.bdf" "inst" { Schematic "D:/quartus/quartus/final_design/BUSed/selector2_bus.bdf" { { 384 776 872 736 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_2_gate_bus 3_state_2_gate_bus:inst29 " "Info: Elaborating entity \"3_state_2_gate_bus\" for hierarchy \"3_state_2_gate_bus:inst29\"" {  } { { "final_design.bdf" "inst29" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1352 512 664 -1256 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_2_gate 3_state_2_gate_bus:inst29\|3_state_2_gate:inst " "Info: Elaborating entity \"3_state_2_gate\" for hierarchy \"3_state_2_gate_bus:inst29\|3_state_2_gate:inst\"" {  } { { "BUSed/3_state_2_gate_bus.bdf" "inst" { Schematic "D:/quartus/quartus/final_design/BUSed/3_state_2_gate_bus.bdf" { { 376 704 840 696 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_bus counter_bus:uPC " "Info: Elaborating entity \"counter_bus\" for hierarchy \"counter_bus:uPC\"" {  } { { "final_design.bdf" "uPC" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -536 968 1096 -408 "uPC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC counter_bus:uPC\|uPC:inst " "Info: Elaborating entity \"uPC\" for hierarchy \"counter_bus:uPC\|uPC:inst\"" {  } { { "BUSed/counter_bus.bdf" "inst" { Schematic "D:/quartus/quartus/final_design/BUSed/counter_bus.bdf" { { 384 808 920 608 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter_bus:uPC\|uPC:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"counter_bus:uPC\|uPC:inst\|74161:inst\"" {  } { { "333/uPC.bdf" "inst" { Schematic "D:/quartus/quartus/final_design/333/uPC.bdf" { { 112 568 688 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_bus:uPC\|uPC:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst\"" {  } { { "333/uPC.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/uPC.bdf" { { 112 568 688 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub counter_bus:uPC\|uPC:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "333/uPC.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/uPC.bdf" { { 112 568 688 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter_bus:uPC\|uPC:inst\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"counter_bus:uPC\|uPC:inst\|74161:inst1\"" {  } { { "333/uPC.bdf" "inst1" { Schematic "D:/quartus/quartus/final_design/333/uPC.bdf" { { 368 568 688 552 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_bus:uPC\|uPC:inst\|74161:inst1 " "Info: Elaborated megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst1\"" {  } { { "333/uPC.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/uPC.bdf" { { 368 568 688 552 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_halfa selector_halfa:inst46 " "Info: Elaborating entity \"selector_halfa\" for hierarchy \"selector_halfa:inst46\"" {  } { { "final_design.bdf" "inst46" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -536 736 864 -408 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "30 " "Info: Ignored 30 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "8 " "Info: Ignored 8 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "22 " "Info: Ignored 22 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|inst6\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|inst6\" into a selector" {  } { { "333/alu.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { 424 640 704 472 "inst6" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|45\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|45\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|44\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|44\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|43\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|43\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|51\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|51\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|45\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|45\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|44\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|44\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|43\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|43\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst17 alu_bus:inst8\|alu:inst\|74181:inst3\|51 " "Warning: Converted the fan-out from the tri-state buffer \"3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst17\" to the node \"alu_bus:inst8\|alu:inst\|74181:inst3\|51\" into an OR gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_1_gate.bdf" { { 1240 600 648 1272 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst15 alu_bus:inst8\|alu:inst\|74181:inst3\|44 " "Warning: Converted the fan-out from the tri-state buffer \"3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst15\" to the node \"alu_bus:inst8\|alu:inst\|74181:inst3\|44\" into an OR gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_1_gate.bdf" { { 936 600 648 968 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst11 alu_bus:inst8\|alu:inst\|74181:inst\|44 " "Warning: Converted the fan-out from the tri-state buffer \"3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst11\" to the node \"alu_bus:inst8\|alu:inst\|74181:inst\|44\" into an OR gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_1_gate.bdf" { { 288 600 648 320 "inst11" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst10 alu_bus:inst8\|alu:inst\|74181:inst\|43 " "Warning: Converted the fan-out from the tri-state buffer \"3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst10\" to the node \"alu_bus:inst8\|alu:inst\|74181:inst\|43\" into an OR gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_1_gate.bdf" { { 120 600 648 152 "inst10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst13 alu_bus:inst8\|alu:inst\|74181:inst\|51 " "Warning: Converted the fan-out from the tri-state buffer \"3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst13\" to the node \"alu_bus:inst8\|alu:inst\|74181:inst\|51\" into an OR gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_1_gate.bdf" { { 608 600 648 640 "inst13" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst12 alu_bus:inst8\|alu:inst\|74181:inst\|45 " "Warning: Converted the fan-out from the tri-state buffer \"3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst12\" to the node \"alu_bus:inst8\|alu:inst\|74181:inst\|45\" into an OR gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_1_gate.bdf" { { 456 600 648 488 "inst12" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst14 alu_bus:inst8\|alu:inst\|74181:inst3\|43 " "Warning: Converted the fan-out from the tri-state buffer \"3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst14\" to the node \"alu_bus:inst8\|alu:inst\|74181:inst3\|43\" into an OR gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_1_gate.bdf" { { 760 600 648 792 "inst14" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst16 alu_bus:inst8\|alu:inst\|74181:inst3\|45 " "Warning: Converted the fan-out from the tri-state buffer \"3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst16\" to the node \"alu_bus:inst8\|alu:inst\|74181:inst3\|45\" into an OR gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_1_gate.bdf" { { 1080 600 648 1112 "inst16" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Info: Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Info: Implemented 188 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 01:49:58 2022 " "Info: Processing ended: Wed May 25 01:49:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 01:50:01 2022 " "Info: Processing started: Wed May 25 01:50:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_design -c final_design " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off final_design -c final_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_design EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"final_design\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "Warning: No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdRAM_0 " "Info: Pin AdRAM_0 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdRAM_0 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1560 704 880 -1544 "AdRAM_0" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdRAM_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdRAM_1 " "Info: Pin AdRAM_1 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdRAM_1 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1544 704 880 -1528 "AdRAM_1" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdRAM_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdRAM_2 " "Info: Pin AdRAM_2 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdRAM_2 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1528 704 880 -1512 "AdRAM_2" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdRAM_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdRAM_3 " "Info: Pin AdRAM_3 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdRAM_3 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1512 704 880 -1496 "AdRAM_3" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdRAM_3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdRAM_4 " "Info: Pin AdRAM_4 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdRAM_4 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1496 704 880 -1480 "AdRAM_4" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdRAM_4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdRAM_5 " "Info: Pin AdRAM_5 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdRAM_5 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1480 704 880 -1464 "AdRAM_5" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdRAM_5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdRAM_6 " "Info: Pin AdRAM_6 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdRAM_6 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1464 704 880 -1448 "AdRAM_6" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdRAM_6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdRAM_7 " "Info: Pin AdRAM_7 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdRAM_7 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1448 704 880 -1432 "AdRAM_7" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdRAM_7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DtRAM_1 " "Info: Pin DtRAM_1 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_1 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1296 712 888 -1280 "DtRAM_1" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DtRAM_2 " "Info: Pin DtRAM_2 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_2 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1280 712 888 -1264 "DtRAM_2" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DtRAM_3 " "Info: Pin DtRAM_3 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_3 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1264 712 888 -1248 "DtRAM_3" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DtRAM_4 " "Info: Pin DtRAM_4 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_4 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1248 712 888 -1232 "DtRAM_4" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DtRAM_5 " "Info: Pin DtRAM_5 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_5 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1232 712 888 -1216 "DtRAM_5" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DtRAM_6 " "Info: Pin DtRAM_6 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_6 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1216 712 888 -1200 "DtRAM_6" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DtRAM_7 " "Info: Pin DtRAM_7 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_7 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1200 712 888 -1184 "DtRAM_7" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DtRAM_0 " "Info: Pin DtRAM_0 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_0 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1312 712 888 -1296 "DtRAM_0" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z_zero " "Info: Pin Z_zero not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { Z_zero } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -920 1912 2088 -904 "Z_zero" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z_zero } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_extra " "Info: Pin C_extra not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { C_extra } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -904 1912 2088 -888 "C_extra" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_extra } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N_negative " "Info: Pin N_negative not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { N_negative } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -888 1912 2088 -872 "N_negative" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { N_negative } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V_overflow " "Info: Pin V_overflow not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { V_overflow } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -872 1912 2088 -856 "V_overflow" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { V_overflow } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdROM0 " "Info: Pin AdROM0 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdROM0 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -512 1192 1368 -496 "AdROM0" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdROM0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdROM1 " "Info: Pin AdROM1 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdROM1 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -496 1192 1368 -480 "AdROM1" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdROM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdROM2 " "Info: Pin AdROM2 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdROM2 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -480 1192 1368 -464 "AdROM2" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdROM2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdROM3 " "Info: Pin AdROM3 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdROM3 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -464 1192 1368 -448 "AdROM3" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdROM3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdROM4 " "Info: Pin AdROM4 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdROM4 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -448 1192 1368 -432 "AdROM4" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdROM4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdROM5 " "Info: Pin AdROM5 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdROM5 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -432 1192 1368 -416 "AdROM5" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdROM5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdROM6 " "Info: Pin AdROM6 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdROM6 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -416 1192 1368 -400 "AdROM6" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdROM6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AdROM7 " "Info: Pin AdROM7 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { AdROM7 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -400 1192 1368 -384 "AdROM7" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdROM7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_WRITE_SIG " "Info: Pin RAM_WRITE_SIG not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RAM_WRITE_SIG } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1176 672 856 -1160 "RAM_WRITE_SIG" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_WRITE_SIG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_READ_SIG " "Info: Pin RAM_READ_SIG not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RAM_READ_SIG } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1424 672 851 -1408 "RAM_READ_SIG" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_READ_SIG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uRD " "Info: Pin uRD not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uRD } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -2000 1072 1248 -1984 "uRD" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPuIR " "Info: Pin CPuIR not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { CPuIR } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1984 1072 1248 -1968 "CPuIR" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR4_RAM_WRITE " "Info: Pin uIR4_RAM_WRITE not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR4_RAM_WRITE } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1176 312 504 -1160 "uIR4_RAM_WRITE" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4_RAM_WRITE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR5_RAM_READ " "Info: Pin uIR5_RAM_READ not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR5_RAM_READ } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1424 328 504 -1408 "uIR5_RAM_READ" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5_RAM_READ } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTINUOUS_PULSE " "Info: Pin CONTINUOUS_PULSE not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { CONTINUOUS_PULSE } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1928 1448 1672 -1912 "CONTINUOUS_PULSE" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_3_HALT " "Info: Pin uIR_3_HALT not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_3_HALT } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1944 1448 1619 -1928 "uIR_3_HALT" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_12 " "Info: Pin uIR_12 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_12 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -720 944 1112 -704 "uIR_12" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_12 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_13 " "Info: Pin uIR_13 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_13 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -704 944 1112 -688 "uIR_13" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_13 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_15 " "Info: Pin uIR_15 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_15 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -672 944 1112 -656 "uIR_15" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_14 " "Info: Pin uIR_14 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_14 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -656 944 1112 -640 "uIR_14" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_14 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR8_C0 " "Info: Pin uIR8_C0 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR8_C0 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1136 1320 1336 -968 "uIR8_C0" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8_C0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { CLR } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1896 1560 1728 -1880 "CLR" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_1 " "Info: Pin uIR_1 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_1 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 880 896 -96 "uIR_1" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_2 " "Info: Pin uIR_2 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_2 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 864 880 -96 "uIR_2" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR16 " "Info: Pin uIR16 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR16 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -496 472 640 -480 "uIR16" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR16 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_0 " "Info: Pin uIR_0 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_0 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 896 912 -96 "uIR_0" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR17 " "Info: Pin uIR17 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR17 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -480 472 640 -464 "uIR17" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR18 " "Info: Pin uIR18 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR18 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -464 472 640 -448 "uIR18" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR18 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR19 " "Info: Pin uIR19 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR19 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -448 472 640 -432 "uIR19" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR19 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR20 " "Info: Pin uIR20 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR20 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -432 472 640 -416 "uIR20" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR20 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR21 " "Info: Pin uIR21 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR21 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -416 472 640 -400 "uIR21" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR22 " "Info: Pin uIR22 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR22 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -400 472 640 -384 "uIR22" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR22 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR23 " "Info: Pin uIR23 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR23 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -384 472 640 -368 "uIR23" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR23 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START_CP " "Info: Pin START_CP not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { START_CP } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_6_expR " "Info: Pin uIR_6_expR not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_6_expR } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -816 1296 1464 -800 "uIR_6_expR" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_6_expR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_9 " "Info: Pin uIR_9 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_9 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1880 560 728 -1864 "uIR_9" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_10 " "Info: Pin uIR_10 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_10 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1928 560 728 -1912 "uIR_10" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR_11 " "Info: Pin uIR_11 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uIR_11 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1976 560 728 -1960 "uIR_11" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "3-8_bus:inst72\|3-8:inst\|74138:inst\|15  " "Info: Automatically promoted node 3-8_bus:inst72\|3-8:inst\|74138:inst\|15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3-8_bus:inst72|3-8:inst|74138:inst|15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "3-8_bus:inst72\|3-8:inst\|74138:inst\|16  " "Info: Automatically promoted node 3-8_bus:inst72\|3-8:inst\|74138:inst\|16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3-8_bus:inst72|3-8:inst|74138:inst|16 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "3-8_bus:inst72\|3-8:inst\|74138:inst\|17  " "Info: Automatically promoted node 3-8_bus:inst72\|3-8:inst\|74138:inst\|17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 160 568 632 232 "17" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3-8_bus:inst72|3-8:inst|74138:inst|17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "3-8_bus:inst72\|3-8:inst\|74138:inst\|18  " "Info: Automatically promoted node 3-8_bus:inst72\|3-8:inst\|74138:inst\|18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3-8_bus:inst72|3-8:inst|74138:inst|18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "3-8_bus:inst72\|3-8:inst\|74138:inst\|19  " "Info: Automatically promoted node 3-8_bus:inst72\|3-8:inst\|74138:inst\|19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3-8_bus:inst72|3-8:inst|74138:inst|19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "3-8_bus:inst72\|3-8:inst\|74138:inst\|20  " "Info: Automatically promoted node 3-8_bus:inst72\|3-8:inst\|74138:inst\|20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 376 568 632 448 "20" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3-8_bus:inst72|3-8:inst|74138:inst|20 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "3-8_bus:inst72\|3-8:inst\|74138:inst\|21  " "Info: Automatically promoted node 3-8_bus:inst72\|3-8:inst\|74138:inst\|21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 448 568 632 520 "21" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3-8_bus:inst72|3-8:inst|74138:inst|21 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "3-8_bus:inst72\|3-8:inst\|74138:inst\|22  " "Info: Automatically promoted node 3-8_bus:inst72\|3-8:inst\|74138:inst\|22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 520 568 632 592 "22" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3-8_bus:inst72|3-8:inst|74138:inst|22 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "58 unused 3.3V 26 24 8 " "Info: Number of I/O pins in group: 58 (unused VREF, 3.3V VCCIO, 26 input, 24 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.859 ns register register " "Info: Estimated most critical path is register to register delay of 11.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst6 1 REG LAB_X19_Y9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y9; Fanout = 14; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.624 ns) 1.597 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~532 2 COMB LAB_X18_Y10 1 " "Info: 2: + IC(0.973 ns) + CELL(0.624 ns) = 1.597 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~532'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { reg8_bus:I_R|reg8:inst1|inst6 alu_bus:inst8|alu:inst|74181:inst3|43~532 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.206 ns) 3.169 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~533 3 COMB LAB_X18_Y8 1 " "Info: 3: + IC(1.366 ns) + CELL(0.206 ns) = 3.169 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~533'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.624 ns) 4.747 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~534 4 COMB LAB_X18_Y12 1 " "Info: 4: + IC(0.954 ns) + CELL(0.624 ns) = 4.747 ns; Loc. = LAB_X18_Y12; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~534'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.651 ns) 6.325 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~536 5 COMB LAB_X19_Y8 5 " "Info: 5: + IC(0.927 ns) + CELL(0.651 ns) = 6.325 ns; Loc. = LAB_X19_Y8; Fanout = 5; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~536'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 7.136 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74~30 6 COMB LAB_X19_Y8 1 " "Info: 6: + IC(0.160 ns) + CELL(0.651 ns) = 7.136 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.206 ns) 8.663 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74 7 COMB LAB_X18_Y9 4 " "Info: 7: + IC(1.321 ns) + CELL(0.206 ns) = 8.663 ns; Loc. = LAB_X18_Y9; Fanout = 4; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.206 ns) 10.224 ns alu_bus:inst8\|alu:inst\|74181:inst3\|77 8 COMB LAB_X19_Y10 9 " "Info: 8: + IC(1.355 ns) + CELL(0.206 ns) = 10.224 ns; Loc. = LAB_X19_Y10; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 11.751 ns alu_bus:inst8\|alu:inst\|inst14 9 COMB LAB_X18_Y9 1 " "Info: 9: + IC(1.157 ns) + CELL(0.370 ns) = 11.751 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.859 ns reg8:SIG\|inst9 10 REG LAB_X18_Y9 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 11.859 ns; Loc. = LAB_X18_Y9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.646 ns ( 30.74 % ) " "Info: Total cell delay = 3.646 ns ( 30.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.213 ns ( 69.26 % ) " "Info: Total interconnect delay = 8.213 ns ( 69.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.859 ns" { reg8_bus:I_R|reg8:inst1|inst6 alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_0 0 " "Info: Pin \"AdRAM_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_1 0 " "Info: Pin \"AdRAM_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_2 0 " "Info: Pin \"AdRAM_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_3 0 " "Info: Pin \"AdRAM_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_4 0 " "Info: Pin \"AdRAM_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_5 0 " "Info: Pin \"AdRAM_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_6 0 " "Info: Pin \"AdRAM_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_7 0 " "Info: Pin \"AdRAM_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_1 0 " "Info: Pin \"DtRAM_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_2 0 " "Info: Pin \"DtRAM_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_3 0 " "Info: Pin \"DtRAM_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_4 0 " "Info: Pin \"DtRAM_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_5 0 " "Info: Pin \"DtRAM_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_6 0 " "Info: Pin \"DtRAM_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_7 0 " "Info: Pin \"DtRAM_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_0 0 " "Info: Pin \"DtRAM_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z_zero 0 " "Info: Pin \"Z_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_extra 0 " "Info: Pin \"C_extra\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N_negative 0 " "Info: Pin \"N_negative\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_overflow 0 " "Info: Pin \"V_overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM0 0 " "Info: Pin \"AdROM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM1 0 " "Info: Pin \"AdROM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM2 0 " "Info: Pin \"AdROM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM3 0 " "Info: Pin \"AdROM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM4 0 " "Info: Pin \"AdROM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM5 0 " "Info: Pin \"AdROM5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM6 0 " "Info: Pin \"AdROM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM7 0 " "Info: Pin \"AdROM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_WRITE_SIG 0 " "Info: Pin \"RAM_WRITE_SIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_READ_SIG 0 " "Info: Pin \"RAM_READ_SIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uIR4_RAM_WRITE " "Info: Following pins have the same output enable: uIR4_RAM_WRITE" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_1 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_1 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_1 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1296 712 888 -1280 "DtRAM_1" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_2 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_2 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_2 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1280 712 888 -1264 "DtRAM_2" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_3 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_3 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_3 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1264 712 888 -1248 "DtRAM_3" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_4 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_4 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_4 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1248 712 888 -1232 "DtRAM_4" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_5 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_5 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_5 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1232 712 888 -1216 "DtRAM_5" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_6 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_6 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_6 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1216 712 888 -1200 "DtRAM_6" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_7 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_7 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_7 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1200 712 888 -1184 "DtRAM_7" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_0 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_0 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_0 } } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1312 712 888 -1296 "DtRAM_0" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 01:50:02 2022 " "Info: Processing ended: Wed May 25 01:50:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 01:50:05 2022 " "Info: Processing started: Wed May 25 01:50:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_design -c final_design " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off final_design -c final_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 01:50:05 2022 " "Info: Processing ended: Wed May 25 01:50:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 01:50:06 2022 " "Info: Processing started: Wed May 25 01:50:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final_design -c final_design --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final_design -c final_design --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_0 " "Info: Assuming node \"uIR_0\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 896 912 -96 "uIR_0" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_1 " "Info: Assuming node \"uIR_1\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 880 896 -96 "uIR_1" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CONTINUOUS_PULSE " "Info: Assuming node \"CONTINUOUS_PULSE\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1928 1448 1672 -1912 "CONTINUOUS_PULSE" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CONTINUOUS_PULSE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START_CP " "Info: Assuming node \"START_CP\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_3_HALT " "Info: Assuming node \"uIR_3_HALT\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1944 1448 1619 -1928 "uIR_3_HALT" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_3_HALT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_2 " "Info: Assuming node \"uIR_2\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 864 880 -96 "uIR_2" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_9 " "Info: Assuming node \"uIR_9\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1880 560 728 -1864 "uIR_9" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_9" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_10 " "Info: Assuming node \"uIR_10\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1928 560 728 -1912 "uIR_10" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_11 " "Info: Assuming node \"uIR_11\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1976 560 728 -1960 "uIR_11" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_11" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_6_expR " "Info: Assuming node \"uIR_6_expR\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -816 1296 1464 -800 "uIR_6_expR" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_6_expR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "3-8_bus:inst72\|3-8:inst\|74138:inst\|21 " "Info: Detected gated clock \"3-8_bus:inst72\|3-8:inst\|74138:inst\|21\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 448 568 632 520 "21" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "3-8_bus:inst72\|3-8:inst\|74138:inst\|21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "3-8_bus:inst72\|3-8:inst\|74138:inst\|18 " "Info: Detected gated clock \"3-8_bus:inst72\|3-8:inst\|74138:inst\|18\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "3-8_bus:inst72\|3-8:inst\|74138:inst\|18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "3-8_bus:inst72\|3-8:inst\|74138:inst\|16 " "Info: Detected gated clock \"3-8_bus:inst72\|3-8:inst\|74138:inst\|16\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "3-8_bus:inst72\|3-8:inst\|74138:inst\|16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "3-8_bus:inst72\|3-8:inst\|74138:inst\|15 " "Info: Detected gated clock \"3-8_bus:inst72\|3-8:inst\|74138:inst\|15\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "3-8_bus:inst72\|3-8:inst\|74138:inst\|15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "3-8_bus:inst72\|3-8:inst\|74138:inst\|17 " "Info: Detected gated clock \"3-8_bus:inst72\|3-8:inst\|74138:inst\|17\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 160 568 632 232 "17" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "3-8_bus:inst72\|3-8:inst\|74138:inst\|17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "3-8_bus:inst72\|3-8:inst\|74138:inst\|20 " "Info: Detected gated clock \"3-8_bus:inst72\|3-8:inst\|74138:inst\|20\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 376 568 632 448 "20" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "3-8_bus:inst72\|3-8:inst\|74138:inst\|20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "3-8_bus:inst72\|3-8:inst\|74138:inst\|22 " "Info: Detected gated clock \"3-8_bus:inst72\|3-8:inst\|74138:inst\|22\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 520 568 632 592 "22" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "3-8_bus:inst72\|3-8:inst\|74138:inst\|22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst87 " "Info: Detected gated clock \"inst87\" as buffer" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "3-8_bus:inst72\|3-8:inst\|74138:inst\|19 " "Info: Detected gated clock \"3-8_bus:inst72\|3-8:inst\|74138:inst\|19\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "3-8_bus:inst72\|3-8:inst\|74138:inst\|19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "my_start:inst\|inst " "Info: Detected ripple clock \"my_start:inst\|inst\" as buffer" {  } { { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_start:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "my_start:inst\|inst3~21 " "Info: Detected gated clock \"my_start:inst\|inst3~21\" as buffer" {  } { { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_start:inst\|inst3~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst84 " "Info: Detected gated clock \"inst84\" as buffer" {  } { { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -472 912 960 -408 "inst84" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_0 register counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 register counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 310.46 MHz 3.221 ns Internal " "Info: Clock \"uIR_0\" has Internal fmax of 310.46 MHz between source register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99\" and destination register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99\" (period= 3.221 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.957 ns + Longest register register " "Info: + Longest register to register delay is 2.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X1_Y3_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.370 ns) 2.263 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|97 2 COMB LCCOMB_X1_Y3_N10 1 " "Info: 2: + IC(1.893 ns) + CELL(0.370 ns) = 2.263 ns; Loc. = LCCOMB_X1_Y3_N10; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|97'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 560 320 384 600 "97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 2.849 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99~2 3 COMB LCCOMB_X1_Y3_N28 1 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 2.849 ns; Loc. = LCCOMB_X1_Y3_N28; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.957 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 4 REG LCFF_X1_Y3_N29 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.957 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.13 % ) " "Info: Total cell delay = 0.684 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.273 ns ( 76.87 % ) " "Info: Total interconnect delay = 2.273 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 1.893ns 0.380ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_0 destination 3.176 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_0\" to destination register is 3.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR_0 1 CLK PIN_45 9 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_45; Fanout = 9; CLK Node = 'uIR_0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_0 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 896 912 -96 "uIR_0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.202 ns) 2.173 ns inst84 2 COMB LCCOMB_X1_Y3_N14 8 " "Info: 2: + IC(0.976 ns) + CELL(0.202 ns) = 2.173 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 8; COMB Node = 'inst84'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { uIR_0 inst84 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -472 912 960 -408 "inst84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.176 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 3 REG LCFF_X1_Y3_N29 3 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.176 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.863 ns ( 58.66 % ) " "Info: Total cell delay = 1.863 ns ( 58.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.313 ns ( 41.34 % ) " "Info: Total interconnect delay = 1.313 ns ( 41.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { uIR_0 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { uIR_0 {} uIR_0~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.976ns 0.337ns } { 0.000ns 0.995ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_0 source 3.176 ns - Longest register " "Info: - Longest clock path from clock \"uIR_0\" to source register is 3.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR_0 1 CLK PIN_45 9 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_45; Fanout = 9; CLK Node = 'uIR_0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_0 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 896 912 -96 "uIR_0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.202 ns) 2.173 ns inst84 2 COMB LCCOMB_X1_Y3_N14 8 " "Info: 2: + IC(0.976 ns) + CELL(0.202 ns) = 2.173 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 8; COMB Node = 'inst84'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { uIR_0 inst84 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -472 912 960 -408 "inst84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.176 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 3 REG LCFF_X1_Y3_N29 3 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.176 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.863 ns ( 58.66 % ) " "Info: Total cell delay = 1.863 ns ( 58.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.313 ns ( 41.34 % ) " "Info: Total interconnect delay = 1.313 ns ( 41.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { uIR_0 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { uIR_0 {} uIR_0~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.976ns 0.337ns } { 0.000ns 0.995ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { uIR_0 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { uIR_0 {} uIR_0~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.976ns 0.337ns } { 0.000ns 0.995ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 1.893ns 0.380ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { uIR_0 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { uIR_0 {} uIR_0~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.976ns 0.337ns } { 0.000ns 0.995ns 0.202ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_1 register counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 register counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 310.46 MHz 3.221 ns Internal " "Info: Clock \"uIR_1\" has Internal fmax of 310.46 MHz between source register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99\" and destination register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99\" (period= 3.221 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.957 ns + Longest register register " "Info: + Longest register to register delay is 2.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X1_Y3_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.370 ns) 2.263 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|97 2 COMB LCCOMB_X1_Y3_N10 1 " "Info: 2: + IC(1.893 ns) + CELL(0.370 ns) = 2.263 ns; Loc. = LCCOMB_X1_Y3_N10; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|97'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 560 320 384 600 "97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 2.849 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99~2 3 COMB LCCOMB_X1_Y3_N28 1 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 2.849 ns; Loc. = LCCOMB_X1_Y3_N28; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.957 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 4 REG LCFF_X1_Y3_N29 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.957 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.13 % ) " "Info: Total cell delay = 0.684 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.273 ns ( 76.87 % ) " "Info: Total interconnect delay = 2.273 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 1.893ns 0.380ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_1 destination 3.352 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_1\" to destination register is 3.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR_1 1 CLK PIN_43 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_43; Fanout = 10; CLK Node = 'uIR_1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_1 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 880 896 -96 "uIR_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.370 ns) 2.349 ns inst84 2 COMB LCCOMB_X1_Y3_N14 8 " "Info: 2: + IC(0.984 ns) + CELL(0.370 ns) = 2.349 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 8; COMB Node = 'inst84'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { uIR_1 inst84 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -472 912 960 -408 "inst84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.352 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 3 REG LCFF_X1_Y3_N29 3 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.352 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.031 ns ( 60.59 % ) " "Info: Total cell delay = 2.031 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 39.41 % ) " "Info: Total interconnect delay = 1.321 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { uIR_1 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { uIR_1 {} uIR_1~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.984ns 0.337ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_1 source 3.352 ns - Longest register " "Info: - Longest clock path from clock \"uIR_1\" to source register is 3.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR_1 1 CLK PIN_43 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_43; Fanout = 10; CLK Node = 'uIR_1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_1 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 880 896 -96 "uIR_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.370 ns) 2.349 ns inst84 2 COMB LCCOMB_X1_Y3_N14 8 " "Info: 2: + IC(0.984 ns) + CELL(0.370 ns) = 2.349 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 8; COMB Node = 'inst84'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { uIR_1 inst84 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -472 912 960 -408 "inst84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.352 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 3 REG LCFF_X1_Y3_N29 3 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.352 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.031 ns ( 60.59 % ) " "Info: Total cell delay = 2.031 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 39.41 % ) " "Info: Total interconnect delay = 1.321 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { uIR_1 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { uIR_1 {} uIR_1~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.984ns 0.337ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { uIR_1 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { uIR_1 {} uIR_1~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.984ns 0.337ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 1.893ns 0.380ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { uIR_1 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { uIR_1 {} uIR_1~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.984ns 0.337ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CONTINUOUS_PULSE register reg8_bus:I_R\|reg8:inst1\|inst register reg8:SIG\|inst9 62.24 MHz 16.068 ns Internal " "Info: Clock \"CONTINUOUS_PULSE\" has Internal fmax of 62.24 MHz between source register \"reg8_bus:I_R\|reg8:inst1\|inst\" and destination register \"reg8:SIG\|inst9\" (period= 16.068 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.775 ns + Longest register register " "Info: + Longest register to register delay is 11.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst 1 REG LCFF_X19_Y9_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.624 ns) 1.850 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~532 2 COMB LCCOMB_X18_Y10_N12 1 " "Info: 2: + IC(1.226 ns) + CELL(0.624 ns) = 1.850 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~532'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.206 ns) 3.171 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~533 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(1.115 ns) + CELL(0.206 ns) = 3.171 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~533'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.206 ns) 4.731 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~534 4 COMB LCCOMB_X18_Y12_N26 1 " "Info: 4: + IC(1.354 ns) + CELL(0.206 ns) = 4.731 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~534'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 6.075 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~536 5 COMB LCCOMB_X19_Y8_N4 5 " "Info: 5: + IC(1.138 ns) + CELL(0.206 ns) = 6.075 ns; Loc. = LCCOMB_X19_Y8_N4; Fanout = 5; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~536'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.839 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74~30 6 COMB LCCOMB_X19_Y8_N30 1 " "Info: 6: + IC(0.394 ns) + CELL(0.370 ns) = 6.839 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.651 ns) 8.633 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74 7 COMB LCCOMB_X18_Y9_N4 4 " "Info: 7: + IC(1.143 ns) + CELL(0.651 ns) = 8.633 ns; Loc. = LCCOMB_X18_Y9_N4; Fanout = 4; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.206 ns) 10.308 ns alu_bus:inst8\|alu:inst\|74181:inst3\|77 8 COMB LCCOMB_X19_Y10_N6 9 " "Info: 8: + IC(1.469 ns) + CELL(0.206 ns) = 10.308 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.202 ns) 11.667 ns alu_bus:inst8\|alu:inst\|inst14 9 COMB LCCOMB_X18_Y9_N0 1 " "Info: 9: + IC(1.157 ns) + CELL(0.202 ns) = 11.667 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.775 ns reg8:SIG\|inst9 10 REG LCFF_X18_Y9_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 11.775 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.779 ns ( 23.60 % ) " "Info: Total cell delay = 2.779 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.996 ns ( 76.40 % ) " "Info: Total interconnect delay = 8.996 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.157ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.029 ns - Smallest " "Info: - Smallest clock skew is -4.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE destination 4.155 ns + Shortest register " "Info: + Shortest clock path from clock \"CONTINUOUS_PULSE\" to destination register is 4.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CONTINUOUS_PULSE 1 CLK PIN_128 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_128; Fanout = 2; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1928 1448 1672 -1912 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.206 ns) 3.150 ns inst87 2 COMB LCCOMB_X18_Y9_N14 4 " "Info: 2: + IC(1.959 ns) + CELL(0.206 ns) = 3.150 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 4; COMB Node = 'inst87'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { CONTINUOUS_PULSE inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 4.155 ns reg8:SIG\|inst9 3 REG LCFF_X18_Y9_N1 2 " "Info: 3: + IC(0.339 ns) + CELL(0.666 ns) = 4.155 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 44.69 % ) " "Info: Total cell delay = 1.857 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.298 ns ( 55.31 % ) " "Info: Total interconnect delay = 2.298 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { CONTINUOUS_PULSE inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.959ns 0.339ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE source 8.184 ns - Longest register " "Info: - Longest clock path from clock \"CONTINUOUS_PULSE\" to source register is 8.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CONTINUOUS_PULSE 1 CLK PIN_128 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_128; Fanout = 2; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1928 1448 1672 -1912 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.206 ns) 3.149 ns my_start:inst\|inst3~21 2 COMB LCCOMB_X18_Y9_N2 11 " "Info: 2: + IC(1.958 ns) + CELL(0.206 ns) = 3.149 ns; Loc. = LCCOMB_X18_Y9_N2; Fanout = 11; COMB Node = 'my_start:inst\|inst3~21'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { CONTINUOUS_PULSE my_start:inst|inst3~21 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.539 ns) 4.108 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19 3 COMB LCCOMB_X18_Y9_N6 1 " "Info: 3: + IC(0.420 ns) + CELL(0.539 ns) = 4.108 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 1; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.000 ns) 6.659 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.551 ns) + CELL(0.000 ns) = 6.659 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 8.184 ns reg8_bus:I_R\|reg8:inst1\|inst 5 REG LCFF_X19_Y9_N11 10 " "Info: 5: + IC(0.859 ns) + CELL(0.666 ns) = 8.184 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.396 ns ( 29.28 % ) " "Info: Total cell delay = 2.396 ns ( 29.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.788 ns ( 70.72 % ) " "Info: Total interconnect delay = 5.788 ns ( 70.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.184 ns" { CONTINUOUS_PULSE my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.184 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.958ns 0.420ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.206ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { CONTINUOUS_PULSE inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.959ns 0.339ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.184 ns" { CONTINUOUS_PULSE my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.184 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.958ns 0.420ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.206ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.157ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { CONTINUOUS_PULSE inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.959ns 0.339ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.184 ns" { CONTINUOUS_PULSE my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.184 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.958ns 0.420ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.206ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START_CP register reg8_bus:I_R\|reg8:inst1\|inst register reg8:SIG\|inst9 62.24 MHz 16.068 ns Internal " "Info: Clock \"START_CP\" has Internal fmax of 62.24 MHz between source register \"reg8_bus:I_R\|reg8:inst1\|inst\" and destination register \"reg8:SIG\|inst9\" (period= 16.068 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.775 ns + Longest register register " "Info: + Longest register to register delay is 11.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst 1 REG LCFF_X19_Y9_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.624 ns) 1.850 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~532 2 COMB LCCOMB_X18_Y10_N12 1 " "Info: 2: + IC(1.226 ns) + CELL(0.624 ns) = 1.850 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~532'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.206 ns) 3.171 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~533 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(1.115 ns) + CELL(0.206 ns) = 3.171 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~533'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.206 ns) 4.731 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~534 4 COMB LCCOMB_X18_Y12_N26 1 " "Info: 4: + IC(1.354 ns) + CELL(0.206 ns) = 4.731 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~534'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 6.075 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~536 5 COMB LCCOMB_X19_Y8_N4 5 " "Info: 5: + IC(1.138 ns) + CELL(0.206 ns) = 6.075 ns; Loc. = LCCOMB_X19_Y8_N4; Fanout = 5; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~536'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.839 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74~30 6 COMB LCCOMB_X19_Y8_N30 1 " "Info: 6: + IC(0.394 ns) + CELL(0.370 ns) = 6.839 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.651 ns) 8.633 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74 7 COMB LCCOMB_X18_Y9_N4 4 " "Info: 7: + IC(1.143 ns) + CELL(0.651 ns) = 8.633 ns; Loc. = LCCOMB_X18_Y9_N4; Fanout = 4; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.206 ns) 10.308 ns alu_bus:inst8\|alu:inst\|74181:inst3\|77 8 COMB LCCOMB_X19_Y10_N6 9 " "Info: 8: + IC(1.469 ns) + CELL(0.206 ns) = 10.308 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.202 ns) 11.667 ns alu_bus:inst8\|alu:inst\|inst14 9 COMB LCCOMB_X18_Y9_N0 1 " "Info: 9: + IC(1.157 ns) + CELL(0.202 ns) = 11.667 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.775 ns reg8:SIG\|inst9 10 REG LCFF_X18_Y9_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 11.775 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.779 ns ( 23.60 % ) " "Info: Total cell delay = 2.779 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.996 ns ( 76.40 % ) " "Info: Total interconnect delay = 8.996 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.157ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.029 ns - Smallest " "Info: - Smallest clock skew is -4.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 5.823 ns + Shortest register " "Info: + Shortest clock path from clock \"START_CP\" to destination register is 5.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START_CP 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'START_CP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.970 ns) 3.984 ns my_start:inst\|inst 2 REG LCFF_X18_Y9_N9 2 " "Info: 2: + IC(2.029 ns) + CELL(0.970 ns) = 3.984 ns; Loc. = LCFF_X18_Y9_N9; Fanout = 2; REG Node = 'my_start:inst\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.370 ns) 4.818 ns inst87 3 COMB LCCOMB_X18_Y9_N14 4 " "Info: 3: + IC(0.464 ns) + CELL(0.370 ns) = 4.818 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 4; COMB Node = 'inst87'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { my_start:inst|inst inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 5.823 ns reg8:SIG\|inst9 4 REG LCFF_X18_Y9_N1 2 " "Info: 4: + IC(0.339 ns) + CELL(0.666 ns) = 5.823 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.991 ns ( 51.37 % ) " "Info: Total cell delay = 2.991 ns ( 51.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.832 ns ( 48.63 % ) " "Info: Total interconnect delay = 2.832 ns ( 48.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.823 ns" { START_CP my_start:inst|inst inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.823 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 2.029ns 0.464ns 0.339ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 9.852 ns - Longest register " "Info: - Longest clock path from clock \"START_CP\" to source register is 9.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START_CP 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'START_CP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.970 ns) 3.984 ns my_start:inst\|inst 2 REG LCFF_X18_Y9_N9 2 " "Info: 2: + IC(2.029 ns) + CELL(0.970 ns) = 3.984 ns; Loc. = LCFF_X18_Y9_N9; Fanout = 2; REG Node = 'my_start:inst\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 4.817 ns my_start:inst\|inst3~21 3 COMB LCCOMB_X18_Y9_N2 11 " "Info: 3: + IC(0.463 ns) + CELL(0.370 ns) = 4.817 ns; Loc. = LCCOMB_X18_Y9_N2; Fanout = 11; COMB Node = 'my_start:inst\|inst3~21'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { my_start:inst|inst my_start:inst|inst3~21 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.539 ns) 5.776 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19 4 COMB LCCOMB_X18_Y9_N6 1 " "Info: 4: + IC(0.420 ns) + CELL(0.539 ns) = 5.776 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 1; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.000 ns) 8.327 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.551 ns) + CELL(0.000 ns) = 8.327 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 9.852 ns reg8_bus:I_R\|reg8:inst1\|inst 6 REG LCFF_X19_Y9_N11 10 " "Info: 6: + IC(0.859 ns) + CELL(0.666 ns) = 9.852 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.530 ns ( 35.83 % ) " "Info: Total cell delay = 3.530 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.322 ns ( 64.17 % ) " "Info: Total interconnect delay = 6.322 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.852 ns" { START_CP my_start:inst|inst my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.852 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.029ns 0.463ns 0.420ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.823 ns" { START_CP my_start:inst|inst inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.823 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 2.029ns 0.464ns 0.339ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.852 ns" { START_CP my_start:inst|inst my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.852 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.029ns 0.463ns 0.420ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.157ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.823 ns" { START_CP my_start:inst|inst inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.823 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 2.029ns 0.464ns 0.339ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.852 ns" { START_CP my_start:inst|inst my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.852 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.029ns 0.463ns 0.420ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_3_HALT register reg8_bus:I_R\|reg8:inst1\|inst register reg8:SIG\|inst9 62.71 MHz 15.946 ns Internal " "Info: Clock \"uIR_3_HALT\" has Internal fmax of 62.71 MHz between source register \"reg8_bus:I_R\|reg8:inst1\|inst\" and destination register \"reg8:SIG\|inst9\" (period= 15.946 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.775 ns + Longest register register " "Info: + Longest register to register delay is 11.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst 1 REG LCFF_X19_Y9_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.624 ns) 1.850 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~532 2 COMB LCCOMB_X18_Y10_N12 1 " "Info: 2: + IC(1.226 ns) + CELL(0.624 ns) = 1.850 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~532'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.206 ns) 3.171 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~533 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(1.115 ns) + CELL(0.206 ns) = 3.171 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~533'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.206 ns) 4.731 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~534 4 COMB LCCOMB_X18_Y12_N26 1 " "Info: 4: + IC(1.354 ns) + CELL(0.206 ns) = 4.731 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~534'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 6.075 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~536 5 COMB LCCOMB_X19_Y8_N4 5 " "Info: 5: + IC(1.138 ns) + CELL(0.206 ns) = 6.075 ns; Loc. = LCCOMB_X19_Y8_N4; Fanout = 5; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~536'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.839 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74~30 6 COMB LCCOMB_X19_Y8_N30 1 " "Info: 6: + IC(0.394 ns) + CELL(0.370 ns) = 6.839 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.651 ns) 8.633 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74 7 COMB LCCOMB_X18_Y9_N4 4 " "Info: 7: + IC(1.143 ns) + CELL(0.651 ns) = 8.633 ns; Loc. = LCCOMB_X18_Y9_N4; Fanout = 4; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.206 ns) 10.308 ns alu_bus:inst8\|alu:inst\|74181:inst3\|77 8 COMB LCCOMB_X19_Y10_N6 9 " "Info: 8: + IC(1.469 ns) + CELL(0.206 ns) = 10.308 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.202 ns) 11.667 ns alu_bus:inst8\|alu:inst\|inst14 9 COMB LCCOMB_X18_Y9_N0 1 " "Info: 9: + IC(1.157 ns) + CELL(0.202 ns) = 11.667 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.775 ns reg8:SIG\|inst9 10 REG LCFF_X18_Y9_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 11.775 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.779 ns ( 23.60 % ) " "Info: Total cell delay = 2.779 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.996 ns ( 76.40 % ) " "Info: Total interconnect delay = 8.996 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.157ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.907 ns - Smallest " "Info: - Smallest clock skew is -3.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_3_HALT destination 4.550 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_3_HALT\" to destination register is 4.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns uIR_3_HALT 1 CLK PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 2; CLK Node = 'uIR_3_HALT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1944 1448 1619 -1928 "uIR_3_HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.624 ns) 3.545 ns inst87 2 COMB LCCOMB_X18_Y9_N14 4 " "Info: 2: + IC(1.946 ns) + CELL(0.624 ns) = 3.545 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 4; COMB Node = 'inst87'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { uIR_3_HALT inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 4.550 ns reg8:SIG\|inst9 3 REG LCFF_X18_Y9_N1 2 " "Info: 3: + IC(0.339 ns) + CELL(0.666 ns) = 4.550 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.265 ns ( 49.78 % ) " "Info: Total cell delay = 2.265 ns ( 49.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.285 ns ( 50.22 % ) " "Info: Total interconnect delay = 2.285 ns ( 50.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.550 ns" { uIR_3_HALT inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.550 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.946ns 0.339ns } { 0.000ns 0.975ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_3_HALT source 8.457 ns - Longest register " "Info: - Longest clock path from clock \"uIR_3_HALT\" to source register is 8.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns uIR_3_HALT 1 CLK PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 2; CLK Node = 'uIR_3_HALT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1944 1448 1619 -1928 "uIR_3_HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(0.505 ns) 3.422 ns my_start:inst\|inst3~21 2 COMB LCCOMB_X18_Y9_N2 11 " "Info: 2: + IC(1.942 ns) + CELL(0.505 ns) = 3.422 ns; Loc. = LCCOMB_X18_Y9_N2; Fanout = 11; COMB Node = 'my_start:inst\|inst3~21'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { uIR_3_HALT my_start:inst|inst3~21 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.539 ns) 4.381 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19 3 COMB LCCOMB_X18_Y9_N6 1 " "Info: 3: + IC(0.420 ns) + CELL(0.539 ns) = 4.381 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 1; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.000 ns) 6.932 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.551 ns) + CELL(0.000 ns) = 6.932 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 8.457 ns reg8_bus:I_R\|reg8:inst1\|inst 5 REG LCFF_X19_Y9_N11 10 " "Info: 5: + IC(0.859 ns) + CELL(0.666 ns) = 8.457 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 31.75 % ) " "Info: Total cell delay = 2.685 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.772 ns ( 68.25 % ) " "Info: Total interconnect delay = 5.772 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.457 ns" { uIR_3_HALT my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.457 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.942ns 0.420ns 2.551ns 0.859ns } { 0.000ns 0.975ns 0.505ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.550 ns" { uIR_3_HALT inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.550 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.946ns 0.339ns } { 0.000ns 0.975ns 0.624ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.457 ns" { uIR_3_HALT my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.457 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.942ns 0.420ns 2.551ns 0.859ns } { 0.000ns 0.975ns 0.505ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.775 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.157ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.550 ns" { uIR_3_HALT inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.550 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.946ns 0.339ns } { 0.000ns 0.975ns 0.624ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.457 ns" { uIR_3_HALT my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.457 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.942ns 0.420ns 2.551ns 0.859ns } { 0.000ns 0.975ns 0.505ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_2 register counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 register counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 310.46 MHz 3.221 ns Internal " "Info: Clock \"uIR_2\" has Internal fmax of 310.46 MHz between source register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99\" and destination register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99\" (period= 3.221 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.957 ns + Longest register register " "Info: + Longest register to register delay is 2.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X1_Y3_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.370 ns) 2.263 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|97 2 COMB LCCOMB_X1_Y3_N10 1 " "Info: 2: + IC(1.893 ns) + CELL(0.370 ns) = 2.263 ns; Loc. = LCCOMB_X1_Y3_N10; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|97'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 560 320 384 600 "97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 2.849 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99~2 3 COMB LCCOMB_X1_Y3_N28 1 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 2.849 ns; Loc. = LCCOMB_X1_Y3_N28; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.957 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 4 REG LCFF_X1_Y3_N29 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.957 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.13 % ) " "Info: Total cell delay = 0.684 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.273 ns ( 76.87 % ) " "Info: Total interconnect delay = 2.273 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 1.893ns 0.380ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_2 destination 3.443 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_2\" to destination register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR_2 1 CLK PIN_44 6 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_44; Fanout = 6; CLK Node = 'uIR_2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_2 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 864 880 -96 "uIR_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.534 ns) 2.440 ns inst84 2 COMB LCCOMB_X1_Y3_N14 8 " "Info: 2: + IC(0.911 ns) + CELL(0.534 ns) = 2.440 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 8; COMB Node = 'inst84'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { uIR_2 inst84 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -472 912 960 -408 "inst84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.443 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 3 REG LCFF_X1_Y3_N29 3 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.443 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.195 ns ( 63.75 % ) " "Info: Total cell delay = 2.195 ns ( 63.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.248 ns ( 36.25 % ) " "Info: Total interconnect delay = 1.248 ns ( 36.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { uIR_2 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { uIR_2 {} uIR_2~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.911ns 0.337ns } { 0.000ns 0.995ns 0.534ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_2 source 3.443 ns - Longest register " "Info: - Longest clock path from clock \"uIR_2\" to source register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR_2 1 CLK PIN_44 6 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_44; Fanout = 6; CLK Node = 'uIR_2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_2 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 864 880 -96 "uIR_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.534 ns) 2.440 ns inst84 2 COMB LCCOMB_X1_Y3_N14 8 " "Info: 2: + IC(0.911 ns) + CELL(0.534 ns) = 2.440 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 8; COMB Node = 'inst84'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { uIR_2 inst84 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -472 912 960 -408 "inst84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.443 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99 3 REG LCFF_X1_Y3_N29 3 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.443 ns; Loc. = LCFF_X1_Y3_N29; Fanout = 3; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.195 ns ( 63.75 % ) " "Info: Total cell delay = 2.195 ns ( 63.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.248 ns ( 36.25 % ) " "Info: Total interconnect delay = 1.248 ns ( 36.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { uIR_2 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { uIR_2 {} uIR_2~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.911ns 0.337ns } { 0.000ns 0.995ns 0.534ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { uIR_2 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { uIR_2 {} uIR_2~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.911ns 0.337ns } { 0.000ns 0.995ns 0.534ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|97 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 1.893ns 0.380ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { uIR_2 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { uIR_2 {} uIR_2~combout {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.911ns 0.337ns } { 0.000ns 0.995ns 0.534ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_9 register reg8_bus:I_R\|reg8:inst1\|inst register reg8_bus:R0\|reg8:inst1\|inst9 76.75 MHz 13.029 ns Internal " "Info: Clock \"uIR_9\" has Internal fmax of 76.75 MHz between source register \"reg8_bus:I_R\|reg8:inst1\|inst\" and destination register \"reg8_bus:R0\|reg8:inst1\|inst9\" (period= 13.029 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.254 ns + Longest register register " "Info: + Longest register to register delay is 12.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst 1 REG LCFF_X19_Y9_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.624 ns) 1.850 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~532 2 COMB LCCOMB_X18_Y10_N12 1 " "Info: 2: + IC(1.226 ns) + CELL(0.624 ns) = 1.850 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~532'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.206 ns) 3.171 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~533 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(1.115 ns) + CELL(0.206 ns) = 3.171 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~533'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.206 ns) 4.731 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~534 4 COMB LCCOMB_X18_Y12_N26 1 " "Info: 4: + IC(1.354 ns) + CELL(0.206 ns) = 4.731 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~534'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 6.075 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~536 5 COMB LCCOMB_X19_Y8_N4 5 " "Info: 5: + IC(1.138 ns) + CELL(0.206 ns) = 6.075 ns; Loc. = LCCOMB_X19_Y8_N4; Fanout = 5; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~536'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.839 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74~30 6 COMB LCCOMB_X19_Y8_N30 1 " "Info: 6: + IC(0.394 ns) + CELL(0.370 ns) = 6.839 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.651 ns) 8.633 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74 7 COMB LCCOMB_X18_Y9_N4 4 " "Info: 7: + IC(1.143 ns) + CELL(0.651 ns) = 8.633 ns; Loc. = LCCOMB_X18_Y9_N4; Fanout = 4; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.206 ns) 10.308 ns alu_bus:inst8\|alu:inst\|74181:inst3\|77 8 COMB LCCOMB_X19_Y10_N6 9 " "Info: 8: + IC(1.469 ns) + CELL(0.206 ns) = 10.308 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.460 ns) 12.254 ns reg8_bus:R0\|reg8:inst1\|inst9 9 REG LCFF_X18_Y12_N5 2 " "Info: 9: + IC(1.486 ns) + CELL(0.460 ns) = 12.254 ns; Loc. = LCFF_X18_Y12_N5; Fanout = 2; REG Node = 'reg8_bus:R0\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { alu_bus:inst8|alu:inst|74181:inst3|77 reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.929 ns ( 23.90 % ) " "Info: Total cell delay = 2.929 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.325 ns ( 76.10 % ) " "Info: Total interconnect delay = 9.325 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.486ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.511 ns - Smallest " "Info: - Smallest clock skew is -0.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_9 destination 7.132 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_9\" to destination register is 7.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR_9 1 CLK PIN_135 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 8; CLK Node = 'uIR_9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1880 560 728 -1864 "uIR_9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(0.206 ns) 3.566 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|15 2 COMB LCCOMB_X18_Y9_N28 1 " "Info: 2: + IC(2.375 ns) + CELL(0.206 ns) = 3.566 ns; Loc. = LCCOMB_X18_Y9_N28; Fanout = 1; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { uIR_9 3-8_bus:inst72|3-8:inst|74138:inst|15 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.000 ns) 5.583 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|15~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.017 ns) + CELL(0.000 ns) = 5.583 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|15~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.132 ns reg8_bus:R0\|reg8:inst1\|inst9 4 REG LCFF_X18_Y12_N5 2 " "Info: 4: + IC(0.883 ns) + CELL(0.666 ns) = 7.132 ns; Loc. = LCFF_X18_Y12_N5; Fanout = 2; REG Node = 'reg8_bus:R0\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 26.04 % ) " "Info: Total cell delay = 1.857 ns ( 26.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.275 ns ( 73.96 % ) " "Info: Total interconnect delay = 5.275 ns ( 73.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.132 ns" { uIR_9 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.132 ns" { uIR_9 {} uIR_9~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|15 {} 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.375ns 2.017ns 0.883ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_9 source 7.643 ns - Longest register " "Info: - Longest clock path from clock \"uIR_9\" to source register is 7.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR_9 1 CLK PIN_135 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 8; CLK Node = 'uIR_9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1880 560 728 -1864 "uIR_9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(0.202 ns) 3.567 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19 2 COMB LCCOMB_X18_Y9_N6 1 " "Info: 2: + IC(2.380 ns) + CELL(0.202 ns) = 3.567 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 1; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { uIR_9 3-8_bus:inst72|3-8:inst|74138:inst|19 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.000 ns) 6.118 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.551 ns) + CELL(0.000 ns) = 6.118 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 7.643 ns reg8_bus:I_R\|reg8:inst1\|inst 4 REG LCFF_X19_Y9_N11 10 " "Info: 4: + IC(0.859 ns) + CELL(0.666 ns) = 7.643 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 24.24 % ) " "Info: Total cell delay = 1.853 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.790 ns ( 75.76 % ) " "Info: Total interconnect delay = 5.790 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.643 ns" { uIR_9 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.643 ns" { uIR_9 {} uIR_9~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.380ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.132 ns" { uIR_9 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.132 ns" { uIR_9 {} uIR_9~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|15 {} 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.375ns 2.017ns 0.883ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.643 ns" { uIR_9 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.643 ns" { uIR_9 {} uIR_9~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.380ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.486ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.460ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.132 ns" { uIR_9 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.132 ns" { uIR_9 {} uIR_9~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|15 {} 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.375ns 2.017ns 0.883ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.643 ns" { uIR_9 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.643 ns" { uIR_9 {} uIR_9~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.380ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_10 register reg8_bus:I_R\|reg8:inst1\|inst register reg8_bus:R0\|reg8:inst1\|inst9 76.8 MHz 13.021 ns Internal " "Info: Clock \"uIR_10\" has Internal fmax of 76.8 MHz between source register \"reg8_bus:I_R\|reg8:inst1\|inst\" and destination register \"reg8_bus:R0\|reg8:inst1\|inst9\" (period= 13.021 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.254 ns + Longest register register " "Info: + Longest register to register delay is 12.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst 1 REG LCFF_X19_Y9_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.624 ns) 1.850 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~532 2 COMB LCCOMB_X18_Y10_N12 1 " "Info: 2: + IC(1.226 ns) + CELL(0.624 ns) = 1.850 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~532'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.206 ns) 3.171 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~533 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(1.115 ns) + CELL(0.206 ns) = 3.171 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~533'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.206 ns) 4.731 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~534 4 COMB LCCOMB_X18_Y12_N26 1 " "Info: 4: + IC(1.354 ns) + CELL(0.206 ns) = 4.731 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~534'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 6.075 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~536 5 COMB LCCOMB_X19_Y8_N4 5 " "Info: 5: + IC(1.138 ns) + CELL(0.206 ns) = 6.075 ns; Loc. = LCCOMB_X19_Y8_N4; Fanout = 5; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~536'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.839 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74~30 6 COMB LCCOMB_X19_Y8_N30 1 " "Info: 6: + IC(0.394 ns) + CELL(0.370 ns) = 6.839 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.651 ns) 8.633 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74 7 COMB LCCOMB_X18_Y9_N4 4 " "Info: 7: + IC(1.143 ns) + CELL(0.651 ns) = 8.633 ns; Loc. = LCCOMB_X18_Y9_N4; Fanout = 4; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.206 ns) 10.308 ns alu_bus:inst8\|alu:inst\|74181:inst3\|77 8 COMB LCCOMB_X19_Y10_N6 9 " "Info: 8: + IC(1.469 ns) + CELL(0.206 ns) = 10.308 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.460 ns) 12.254 ns reg8_bus:R0\|reg8:inst1\|inst9 9 REG LCFF_X18_Y12_N5 2 " "Info: 9: + IC(1.486 ns) + CELL(0.460 ns) = 12.254 ns; Loc. = LCFF_X18_Y12_N5; Fanout = 2; REG Node = 'reg8_bus:R0\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { alu_bus:inst8|alu:inst|74181:inst3|77 reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.929 ns ( 23.90 % ) " "Info: Total cell delay = 2.929 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.325 ns ( 76.10 % ) " "Info: Total interconnect delay = 9.325 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.486ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.503 ns - Smallest " "Info: - Smallest clock skew is -0.503 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_10 destination 7.034 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_10\" to destination register is 7.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR_10 1 CLK PIN_133 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_133; Fanout = 8; CLK Node = 'uIR_10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1928 560 728 -1912 "uIR_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.370 ns) 3.468 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|15 2 COMB LCCOMB_X18_Y9_N28 1 " "Info: 2: + IC(2.113 ns) + CELL(0.370 ns) = 3.468 ns; Loc. = LCCOMB_X18_Y9_N28; Fanout = 1; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { uIR_10 3-8_bus:inst72|3-8:inst|74138:inst|15 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.000 ns) 5.485 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|15~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.017 ns) + CELL(0.000 ns) = 5.485 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|15~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.034 ns reg8_bus:R0\|reg8:inst1\|inst9 4 REG LCFF_X18_Y12_N5 2 " "Info: 4: + IC(0.883 ns) + CELL(0.666 ns) = 7.034 ns; Loc. = LCFF_X18_Y12_N5; Fanout = 2; REG Node = 'reg8_bus:R0\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 28.73 % ) " "Info: Total cell delay = 2.021 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.013 ns ( 71.27 % ) " "Info: Total interconnect delay = 5.013 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { uIR_10 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { uIR_10 {} uIR_10~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|15 {} 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.113ns 2.017ns 0.883ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_10 source 7.537 ns - Longest register " "Info: - Longest clock path from clock \"uIR_10\" to source register is 7.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR_10 1 CLK PIN_133 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_133; Fanout = 8; CLK Node = 'uIR_10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1928 560 728 -1912 "uIR_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.106 ns) + CELL(0.370 ns) 3.461 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19 2 COMB LCCOMB_X18_Y9_N6 1 " "Info: 2: + IC(2.106 ns) + CELL(0.370 ns) = 3.461 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 1; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { uIR_10 3-8_bus:inst72|3-8:inst|74138:inst|19 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.000 ns) 6.012 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.551 ns) + CELL(0.000 ns) = 6.012 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 7.537 ns reg8_bus:I_R\|reg8:inst1\|inst 4 REG LCFF_X19_Y9_N11 10 " "Info: 4: + IC(0.859 ns) + CELL(0.666 ns) = 7.537 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 26.81 % ) " "Info: Total cell delay = 2.021 ns ( 26.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.516 ns ( 73.19 % ) " "Info: Total interconnect delay = 5.516 ns ( 73.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.537 ns" { uIR_10 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.537 ns" { uIR_10 {} uIR_10~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.106ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { uIR_10 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { uIR_10 {} uIR_10~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|15 {} 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.113ns 2.017ns 0.883ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.537 ns" { uIR_10 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.537 ns" { uIR_10 {} uIR_10~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.106ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.486ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.460ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { uIR_10 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { uIR_10 {} uIR_10~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|15 {} 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.113ns 2.017ns 0.883ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.537 ns" { uIR_10 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.537 ns" { uIR_10 {} uIR_10~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.106ns 2.551ns 0.859ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_11 register reg8_bus:I_R\|reg8:inst1\|inst register reg8_bus:R0\|reg8:inst1\|inst9 76.8 MHz 13.021 ns Internal " "Info: Clock \"uIR_11\" has Internal fmax of 76.8 MHz between source register \"reg8_bus:I_R\|reg8:inst1\|inst\" and destination register \"reg8_bus:R0\|reg8:inst1\|inst9\" (period= 13.021 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.254 ns + Longest register register " "Info: + Longest register to register delay is 12.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst 1 REG LCFF_X19_Y9_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.624 ns) 1.850 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~532 2 COMB LCCOMB_X18_Y10_N12 1 " "Info: 2: + IC(1.226 ns) + CELL(0.624 ns) = 1.850 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~532'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.206 ns) 3.171 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~533 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(1.115 ns) + CELL(0.206 ns) = 3.171 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~533'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.206 ns) 4.731 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~534 4 COMB LCCOMB_X18_Y12_N26 1 " "Info: 4: + IC(1.354 ns) + CELL(0.206 ns) = 4.731 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~534'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.206 ns) 6.075 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~536 5 COMB LCCOMB_X19_Y8_N4 5 " "Info: 5: + IC(1.138 ns) + CELL(0.206 ns) = 6.075 ns; Loc. = LCCOMB_X19_Y8_N4; Fanout = 5; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~536'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.839 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74~30 6 COMB LCCOMB_X19_Y8_N30 1 " "Info: 6: + IC(0.394 ns) + CELL(0.370 ns) = 6.839 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.651 ns) 8.633 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74 7 COMB LCCOMB_X18_Y9_N4 4 " "Info: 7: + IC(1.143 ns) + CELL(0.651 ns) = 8.633 ns; Loc. = LCCOMB_X18_Y9_N4; Fanout = 4; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.206 ns) 10.308 ns alu_bus:inst8\|alu:inst\|74181:inst3\|77 8 COMB LCCOMB_X19_Y10_N6 9 " "Info: 8: + IC(1.469 ns) + CELL(0.206 ns) = 10.308 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.460 ns) 12.254 ns reg8_bus:R0\|reg8:inst1\|inst9 9 REG LCFF_X18_Y12_N5 2 " "Info: 9: + IC(1.486 ns) + CELL(0.460 ns) = 12.254 ns; Loc. = LCFF_X18_Y12_N5; Fanout = 2; REG Node = 'reg8_bus:R0\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { alu_bus:inst8|alu:inst|74181:inst3|77 reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.929 ns ( 23.90 % ) " "Info: Total cell delay = 2.929 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.325 ns ( 76.10 % ) " "Info: Total interconnect delay = 9.325 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.486ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.503 ns - Smallest " "Info: - Smallest clock skew is -0.503 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_11 destination 7.223 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_11\" to destination register is 7.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR_11 1 CLK PIN_182 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_182; Fanout = 8; CLK Node = 'uIR_11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1976 560 728 -1960 "uIR_11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.650 ns) 3.657 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|15 2 COMB LCCOMB_X18_Y9_N28 1 " "Info: 2: + IC(2.043 ns) + CELL(0.650 ns) = 3.657 ns; Loc. = LCCOMB_X18_Y9_N28; Fanout = 1; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { uIR_11 3-8_bus:inst72|3-8:inst|74138:inst|15 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.000 ns) 5.674 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|15~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.017 ns) + CELL(0.000 ns) = 5.674 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|15~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.223 ns reg8_bus:R0\|reg8:inst1\|inst9 4 REG LCFF_X18_Y12_N5 2 " "Info: 4: + IC(0.883 ns) + CELL(0.666 ns) = 7.223 ns; Loc. = LCFF_X18_Y12_N5; Fanout = 2; REG Node = 'reg8_bus:R0\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.280 ns ( 31.57 % ) " "Info: Total cell delay = 2.280 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.943 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.943 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { uIR_11 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.223 ns" { uIR_11 {} uIR_11~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|15 {} 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.043ns 2.017ns 0.883ns } { 0.000ns 0.964ns 0.650ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_11 source 7.726 ns - Longest register " "Info: - Longest clock path from clock \"uIR_11\" to source register is 7.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR_11 1 CLK PIN_182 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_182; Fanout = 8; CLK Node = 'uIR_11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1976 560 728 -1960 "uIR_11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.647 ns) 3.650 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19 2 COMB LCCOMB_X18_Y9_N6 1 " "Info: 2: + IC(2.039 ns) + CELL(0.647 ns) = 3.650 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 1; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { uIR_11 3-8_bus:inst72|3-8:inst|74138:inst|19 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.000 ns) 6.201 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.551 ns) + CELL(0.000 ns) = 6.201 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|19~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 304 568 632 376 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 7.726 ns reg8_bus:I_R\|reg8:inst1\|inst 4 REG LCFF_X19_Y9_N11 10 " "Info: 4: + IC(0.859 ns) + CELL(0.666 ns) = 7.726 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 10; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.277 ns ( 29.47 % ) " "Info: Total cell delay = 2.277 ns ( 29.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.449 ns ( 70.53 % ) " "Info: Total interconnect delay = 5.449 ns ( 70.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.726 ns" { uIR_11 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.726 ns" { uIR_11 {} uIR_11~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.039ns 2.551ns 0.859ns } { 0.000ns 0.964ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { uIR_11 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.223 ns" { uIR_11 {} uIR_11~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|15 {} 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.043ns 2.017ns 0.883ns } { 0.000ns 0.964ns 0.650ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.726 ns" { uIR_11 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.726 ns" { uIR_11 {} uIR_11~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.039ns 2.551ns 0.859ns } { 0.000ns 0.964ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst alu_bus:inst8|alu:inst|74181:inst3|43~532 alu_bus:inst8|alu:inst|74181:inst3|43~533 alu_bus:inst8|alu:inst|74181:inst3|43~534 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { reg8_bus:I_R|reg8:inst1|inst {} alu_bus:inst8|alu:inst|74181:inst3|43~532 {} alu_bus:inst8|alu:inst|74181:inst3|43~533 {} alu_bus:inst8|alu:inst|74181:inst3|43~534 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 1.226ns 1.115ns 1.354ns 1.138ns 0.394ns 1.143ns 1.469ns 1.486ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.460ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { uIR_11 3-8_bus:inst72|3-8:inst|74138:inst|15 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl reg8_bus:R0|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.223 ns" { uIR_11 {} uIR_11~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|15 {} 3-8_bus:inst72|3-8:inst|74138:inst|15~clkctrl {} reg8_bus:R0|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.043ns 2.017ns 0.883ns } { 0.000ns 0.964ns 0.650ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.726 ns" { uIR_11 3-8_bus:inst72|3-8:inst|74138:inst|19 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.726 ns" { uIR_11 {} uIR_11~combout {} 3-8_bus:inst72|3-8:inst|74138:inst|19 {} 3-8_bus:inst72|3-8:inst|74138:inst|19~clkctrl {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 2.039ns 2.551ns 0.859ns } { 0.000ns 0.964ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_6_expR register reg8:SIG\|inst9 register reg8:SIG\|inst9 92.0 MHz 10.87 ns Internal " "Info: Clock \"uIR_6_expR\" has Internal fmax of 92.0 MHz between source register \"reg8:SIG\|inst9\" and destination register \"reg8:SIG\|inst9\" (period= 10.87 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.606 ns + Longest register register " "Info: + Longest register to register delay is 10.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8:SIG\|inst9 1 REG LCFF_X18_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.370 ns) 1.159 ns inst53~37 2 COMB LCCOMB_X19_Y9_N22 2 " "Info: 2: + IC(0.789 ns) + CELL(0.370 ns) = 1.159 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 2; COMB Node = 'inst53~37'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { reg8:SIG|inst9 inst53~37 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1080 1704 1784 -1016 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.206 ns) 2.462 ns alu_bus:inst8\|alu:inst\|74181:inst3\|44~542 3 COMB LCCOMB_X19_Y8_N8 8 " "Info: 3: + IC(1.097 ns) + CELL(0.206 ns) = 2.462 ns; Loc. = LCCOMB_X19_Y8_N8; Fanout = 8; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|44~542'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst53~37 alu_bus:inst8|alu:inst|74181:inst3|44~542 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.366 ns) 3.235 ns 3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst17~672 4 COMB LCCOMB_X19_Y8_N22 9 " "Info: 4: + IC(0.407 ns) + CELL(0.366 ns) = 3.235 ns; Loc. = LCCOMB_X19_Y8_N22; Fanout = 9; COMB Node = '3_state_1_gate_bus:inst64\|3_state_1_gate:inst\|inst17~672'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { alu_bus:inst8|alu:inst|74181:inst3|44~542 3_state_1_gate_bus:inst64|3_state_1_gate:inst|inst17~672 } "NODE_NAME" } } { "333/3_state_1_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_1_gate.bdf" { { 1240 600 648 1272 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.366 ns) 4.654 ns alu_bus:inst8\|alu:inst\|74181:inst\|44~536 5 COMB LCCOMB_X19_Y8_N14 5 " "Info: 5: + IC(1.053 ns) + CELL(0.366 ns) = 4.654 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 5; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|44~536'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { 3_state_1_gate_bus:inst64|3_state_1_gate:inst|inst17~672 alu_bus:inst8|alu:inst|74181:inst|44~536 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.624 ns) 5.670 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74~30 6 COMB LCCOMB_X19_Y8_N30 1 " "Info: 6: + IC(0.392 ns) + CELL(0.624 ns) = 5.670 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { alu_bus:inst8|alu:inst|74181:inst|44~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.651 ns) 7.464 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74 7 COMB LCCOMB_X18_Y9_N4 4 " "Info: 7: + IC(1.143 ns) + CELL(0.651 ns) = 7.464 ns; Loc. = LCCOMB_X18_Y9_N4; Fanout = 4; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.206 ns) 9.139 ns alu_bus:inst8\|alu:inst\|74181:inst3\|77 8 COMB LCCOMB_X19_Y10_N6 9 " "Info: 8: + IC(1.469 ns) + CELL(0.206 ns) = 9.139 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.202 ns) 10.498 ns alu_bus:inst8\|alu:inst\|inst14 9 COMB LCCOMB_X18_Y9_N0 1 " "Info: 9: + IC(1.157 ns) + CELL(0.202 ns) = 10.498 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.606 ns reg8:SIG\|inst9 10 REG LCFF_X18_Y9_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 10.606 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.099 ns ( 29.22 % ) " "Info: Total cell delay = 3.099 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.507 ns ( 70.78 % ) " "Info: Total interconnect delay = 7.507 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.606 ns" { reg8:SIG|inst9 inst53~37 alu_bus:inst8|alu:inst|74181:inst3|44~542 3_state_1_gate_bus:inst64|3_state_1_gate:inst|inst17~672 alu_bus:inst8|alu:inst|74181:inst|44~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.606 ns" { reg8:SIG|inst9 {} inst53~37 {} alu_bus:inst8|alu:inst|74181:inst3|44~542 {} 3_state_1_gate_bus:inst64|3_state_1_gate:inst|inst17~672 {} alu_bus:inst8|alu:inst|74181:inst|44~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.789ns 1.097ns 0.407ns 1.053ns 0.392ns 1.143ns 1.469ns 1.157ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.366ns 0.366ns 0.624ns 0.651ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_6_expR destination 4.635 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_6_expR\" to destination register is 4.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR_6_expR 1 CLK PIN_134 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_134; Fanout = 1; CLK Node = 'uIR_6_expR'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_6_expR } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -816 1296 1464 -800 "uIR_6_expR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.651 ns) 3.630 ns inst87 2 COMB LCCOMB_X18_Y9_N14 4 " "Info: 2: + IC(1.994 ns) + CELL(0.651 ns) = 3.630 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 4; COMB Node = 'inst87'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { uIR_6_expR inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 4.635 ns reg8:SIG\|inst9 3 REG LCFF_X18_Y9_N1 2 " "Info: 3: + IC(0.339 ns) + CELL(0.666 ns) = 4.635 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.302 ns ( 49.67 % ) " "Info: Total cell delay = 2.302 ns ( 49.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.333 ns ( 50.33 % ) " "Info: Total interconnect delay = 2.333 ns ( 50.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { uIR_6_expR inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.635 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.994ns 0.339ns } { 0.000ns 0.985ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_6_expR source 4.635 ns - Longest register " "Info: - Longest clock path from clock \"uIR_6_expR\" to source register is 4.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR_6_expR 1 CLK PIN_134 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_134; Fanout = 1; CLK Node = 'uIR_6_expR'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_6_expR } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -816 1296 1464 -800 "uIR_6_expR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.651 ns) 3.630 ns inst87 2 COMB LCCOMB_X18_Y9_N14 4 " "Info: 2: + IC(1.994 ns) + CELL(0.651 ns) = 3.630 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 4; COMB Node = 'inst87'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { uIR_6_expR inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 4.635 ns reg8:SIG\|inst9 3 REG LCFF_X18_Y9_N1 2 " "Info: 3: + IC(0.339 ns) + CELL(0.666 ns) = 4.635 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.302 ns ( 49.67 % ) " "Info: Total cell delay = 2.302 ns ( 49.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.333 ns ( 50.33 % ) " "Info: Total interconnect delay = 2.333 ns ( 50.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { uIR_6_expR inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.635 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.994ns 0.339ns } { 0.000ns 0.985ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { uIR_6_expR inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.635 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.994ns 0.339ns } { 0.000ns 0.985ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.606 ns" { reg8:SIG|inst9 inst53~37 alu_bus:inst8|alu:inst|74181:inst3|44~542 3_state_1_gate_bus:inst64|3_state_1_gate:inst|inst17~672 alu_bus:inst8|alu:inst|74181:inst|44~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.606 ns" { reg8:SIG|inst9 {} inst53~37 {} alu_bus:inst8|alu:inst|74181:inst3|44~542 {} 3_state_1_gate_bus:inst64|3_state_1_gate:inst|inst17~672 {} alu_bus:inst8|alu:inst|74181:inst|44~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.789ns 1.097ns 0.407ns 1.053ns 0.392ns 1.143ns 1.469ns 1.157ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.366ns 0.366ns 0.624ns 0.651ns 0.206ns 0.202ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { uIR_6_expR inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.635 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.994ns 0.339ns } { 0.000ns 0.985ns 0.651ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "reg8:SIG\|inst9 uIR5_RAM_READ CONTINUOUS_PULSE 14.965 ns register " "Info: tsu for register \"reg8:SIG\|inst9\" (data pin = \"uIR5_RAM_READ\", clock pin = \"CONTINUOUS_PULSE\") is 14.965 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.160 ns + Longest pin register " "Info: + Longest pin to register delay is 19.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns uIR5_RAM_READ 1 PIN PIN_169 12 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_169; Fanout = 12; PIN Node = 'uIR5_RAM_READ'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5_RAM_READ } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1424 328 504 -1408 "uIR5_RAM_READ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.449 ns) + CELL(0.580 ns) 10.003 ns 3_state_2_gate_bus:inst29\|3_state_2_gate:inst\|inst27~74 2 COMB LCCOMB_X18_Y8_N8 8 " "Info: 2: + IC(8.449 ns) + CELL(0.580 ns) = 10.003 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 8; COMB Node = '3_state_2_gate_bus:inst29\|3_state_2_gate:inst\|inst27~74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { uIR5_RAM_READ 3_state_2_gate_bus:inst29|3_state_2_gate:inst|inst27~74 } "NODE_NAME" } } { "333/3_state_2_gate.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/3_state_2_gate.bdf" { { 928 464 512 960 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.370 ns) 12.465 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~535 3 COMB LCCOMB_X18_Y8_N30 1 " "Info: 3: + IC(2.092 ns) + CELL(0.370 ns) = 12.465 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~535'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { 3_state_2_gate_bus:inst29|3_state_2_gate:inst|inst27~74 alu_bus:inst8|alu:inst|74181:inst3|43~535 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.366 ns) 13.460 ns alu_bus:inst8\|alu:inst\|74181:inst3\|43~536 4 COMB LCCOMB_X19_Y8_N4 5 " "Info: 4: + IC(0.629 ns) + CELL(0.366 ns) = 13.460 ns; Loc. = LCCOMB_X19_Y8_N4; Fanout = 5; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|43~536'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~535 alu_bus:inst8|alu:inst|74181:inst3|43~536 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 14.224 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74~30 5 COMB LCCOMB_X19_Y8_N30 1 " "Info: 5: + IC(0.394 ns) + CELL(0.370 ns) = 14.224 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.651 ns) 16.018 ns alu_bus:inst8\|alu:inst\|74181:inst3\|74 6 COMB LCCOMB_X18_Y9_N4 4 " "Info: 6: + IC(1.143 ns) + CELL(0.651 ns) = 16.018 ns; Loc. = LCCOMB_X18_Y9_N4; Fanout = 4; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|74'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.206 ns) 17.693 ns alu_bus:inst8\|alu:inst\|74181:inst3\|77 7 COMB LCCOMB_X19_Y10_N6 9 " "Info: 7: + IC(1.469 ns) + CELL(0.206 ns) = 17.693 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.202 ns) 19.052 ns alu_bus:inst8\|alu:inst\|inst14 8 COMB LCCOMB_X18_Y9_N0 1 " "Info: 8: + IC(1.157 ns) + CELL(0.202 ns) = 19.052 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 19.160 ns reg8:SIG\|inst9 9 REG LCFF_X18_Y9_N1 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 19.160 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.827 ns ( 19.97 % ) " "Info: Total cell delay = 3.827 ns ( 19.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.333 ns ( 80.03 % ) " "Info: Total interconnect delay = 15.333 ns ( 80.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.160 ns" { uIR5_RAM_READ 3_state_2_gate_bus:inst29|3_state_2_gate:inst|inst27~74 alu_bus:inst8|alu:inst|74181:inst3|43~535 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.160 ns" { uIR5_RAM_READ {} uIR5_RAM_READ~combout {} 3_state_2_gate_bus:inst29|3_state_2_gate:inst|inst27~74 {} alu_bus:inst8|alu:inst|74181:inst3|43~535 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 8.449ns 2.092ns 0.629ns 0.394ns 1.143ns 1.469ns 1.157ns 0.000ns } { 0.000ns 0.974ns 0.580ns 0.370ns 0.366ns 0.370ns 0.651ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE destination 4.155 ns - Shortest register " "Info: - Shortest clock path from clock \"CONTINUOUS_PULSE\" to destination register is 4.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CONTINUOUS_PULSE 1 CLK PIN_128 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_128; Fanout = 2; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1928 1448 1672 -1912 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.206 ns) 3.150 ns inst87 2 COMB LCCOMB_X18_Y9_N14 4 " "Info: 2: + IC(1.959 ns) + CELL(0.206 ns) = 3.150 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 4; COMB Node = 'inst87'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { CONTINUOUS_PULSE inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 4.155 ns reg8:SIG\|inst9 3 REG LCFF_X18_Y9_N1 2 " "Info: 3: + IC(0.339 ns) + CELL(0.666 ns) = 4.155 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 44.69 % ) " "Info: Total cell delay = 1.857 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.298 ns ( 55.31 % ) " "Info: Total interconnect delay = 2.298 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { CONTINUOUS_PULSE inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.959ns 0.339ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.160 ns" { uIR5_RAM_READ 3_state_2_gate_bus:inst29|3_state_2_gate:inst|inst27~74 alu_bus:inst8|alu:inst|74181:inst3|43~535 alu_bus:inst8|alu:inst|74181:inst3|43~536 alu_bus:inst8|alu:inst|74181:inst3|74~30 alu_bus:inst8|alu:inst|74181:inst3|74 alu_bus:inst8|alu:inst|74181:inst3|77 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.160 ns" { uIR5_RAM_READ {} uIR5_RAM_READ~combout {} 3_state_2_gate_bus:inst29|3_state_2_gate:inst|inst27~74 {} alu_bus:inst8|alu:inst|74181:inst3|43~535 {} alu_bus:inst8|alu:inst|74181:inst3|43~536 {} alu_bus:inst8|alu:inst|74181:inst3|74~30 {} alu_bus:inst8|alu:inst|74181:inst3|74 {} alu_bus:inst8|alu:inst|74181:inst3|77 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 8.449ns 2.092ns 0.629ns 0.394ns 1.143ns 1.469ns 1.157ns 0.000ns } { 0.000ns 0.974ns 0.580ns 0.370ns 0.366ns 0.370ns 0.651ns 0.206ns 0.202ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { CONTINUOUS_PULSE inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.959ns 0.339ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START_CP AdRAM_7 reg8_bus:MAR\|reg8:inst1\|inst9 16.350 ns register " "Info: tco from clock \"START_CP\" to destination pin \"AdRAM_7\" through register \"reg8_bus:MAR\|reg8:inst1\|inst9\" is 16.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 9.867 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to source register is 9.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START_CP 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'START_CP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.970 ns) 3.984 ns my_start:inst\|inst 2 REG LCFF_X18_Y9_N9 2 " "Info: 2: + IC(2.029 ns) + CELL(0.970 ns) = 3.984 ns; Loc. = LCFF_X18_Y9_N9; Fanout = 2; REG Node = 'my_start:inst\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 4.817 ns my_start:inst\|inst3~21 3 COMB LCCOMB_X18_Y9_N2 11 " "Info: 3: + IC(0.463 ns) + CELL(0.370 ns) = 4.817 ns; Loc. = LCCOMB_X18_Y9_N2; Fanout = 11; COMB Node = 'my_start:inst\|inst3~21'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { my_start:inst|inst my_start:inst|inst3~21 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.544 ns) 5.792 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|21 4 COMB LCCOMB_X18_Y9_N20 1 " "Info: 4: + IC(0.431 ns) + CELL(0.544 ns) = 5.792 ns; Loc. = LCCOMB_X18_Y9_N20; Fanout = 1; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|21'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|21 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 448 568 632 520 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(0.000 ns) 8.346 ns 3-8_bus:inst72\|3-8:inst\|74138:inst\|21~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.554 ns) + CELL(0.000 ns) = 8.346 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = '3-8_bus:inst72\|3-8:inst\|74138:inst\|21~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|21 3-8_bus:inst72|3-8:inst|74138:inst|21~clkctrl } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 448 568 632 520 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 9.867 ns reg8_bus:MAR\|reg8:inst1\|inst9 6 REG LCFF_X18_Y10_N21 1 " "Info: 6: + IC(0.855 ns) + CELL(0.666 ns) = 9.867 ns; Loc. = LCFF_X18_Y10_N21; Fanout = 1; REG Node = 'reg8_bus:MAR\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { 3-8_bus:inst72|3-8:inst|74138:inst|21~clkctrl reg8_bus:MAR|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 35.83 % ) " "Info: Total cell delay = 3.535 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.332 ns ( 64.17 % ) " "Info: Total interconnect delay = 6.332 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.867 ns" { START_CP my_start:inst|inst my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|21 3-8_bus:inst72|3-8:inst|74138:inst|21~clkctrl reg8_bus:MAR|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.867 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|21 {} 3-8_bus:inst72|3-8:inst|74138:inst|21~clkctrl {} reg8_bus:MAR|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.029ns 0.463ns 0.431ns 2.554ns 0.855ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.179 ns + Longest register pin " "Info: + Longest register to pin delay is 6.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:MAR\|reg8:inst1\|inst9 1 REG LCFF_X18_Y10_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N21; Fanout = 1; REG Node = 'reg8_bus:MAR\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:MAR|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.923 ns) + CELL(3.256 ns) 6.179 ns AdRAM_7 2 PIN PIN_173 0 " "Info: 2: + IC(2.923 ns) + CELL(3.256 ns) = 6.179 ns; Loc. = PIN_173; Fanout = 0; PIN Node = 'AdRAM_7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.179 ns" { reg8_bus:MAR|reg8:inst1|inst9 AdRAM_7 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1448 704 880 -1432 "AdRAM_7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 52.69 % ) " "Info: Total cell delay = 3.256 ns ( 52.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.923 ns ( 47.31 % ) " "Info: Total interconnect delay = 2.923 ns ( 47.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.179 ns" { reg8_bus:MAR|reg8:inst1|inst9 AdRAM_7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.179 ns" { reg8_bus:MAR|reg8:inst1|inst9 {} AdRAM_7 {} } { 0.000ns 2.923ns } { 0.000ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.867 ns" { START_CP my_start:inst|inst my_start:inst|inst3~21 3-8_bus:inst72|3-8:inst|74138:inst|21 3-8_bus:inst72|3-8:inst|74138:inst|21~clkctrl reg8_bus:MAR|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.867 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3~21 {} 3-8_bus:inst72|3-8:inst|74138:inst|21 {} 3-8_bus:inst72|3-8:inst|74138:inst|21~clkctrl {} reg8_bus:MAR|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 2.029ns 0.463ns 0.431ns 2.554ns 0.855ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.179 ns" { reg8_bus:MAR|reg8:inst1|inst9 AdRAM_7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.179 ns" { reg8_bus:MAR|reg8:inst1|inst9 {} AdRAM_7 {} } { 0.000ns 2.923ns } { 0.000ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR4_RAM_WRITE DtRAM_6 11.195 ns Longest " "Info: Longest tpd from source pin \"uIR4_RAM_WRITE\" to destination pin \"DtRAM_6\" is 11.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns uIR4_RAM_WRITE 1 PIN PIN_88 9 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 9; PIN Node = 'uIR4_RAM_WRITE'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4_RAM_WRITE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1176 312 504 -1160 "uIR4_RAM_WRITE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.883 ns) + CELL(3.338 ns) 11.195 ns DtRAM_6 2 PIN PIN_72 0 " "Info: 2: + IC(6.883 ns) + CELL(3.338 ns) = 11.195 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'DtRAM_6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.221 ns" { uIR4_RAM_WRITE DtRAM_6 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1216 712 888 -1200 "DtRAM_6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.312 ns ( 38.52 % ) " "Info: Total cell delay = 4.312 ns ( 38.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.883 ns ( 61.48 % ) " "Info: Total interconnect delay = 6.883 ns ( 61.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.195 ns" { uIR4_RAM_WRITE DtRAM_6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.195 ns" { uIR4_RAM_WRITE {} uIR4_RAM_WRITE~combout {} DtRAM_6 {} } { 0.000ns 0.000ns 6.883ns } { 0.000ns 0.974ns 3.338ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9 uIR_1 START_CP 2.937 ns register " "Info: th for register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9\" (data pin = \"uIR_1\", clock pin = \"START_CP\") is 2.937 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 9.240 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to destination register is 9.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START_CP 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'START_CP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.970 ns) 3.984 ns my_start:inst\|inst 2 REG LCFF_X18_Y9_N9 2 " "Info: 2: + IC(2.029 ns) + CELL(0.970 ns) = 3.984 ns; Loc. = LCFF_X18_Y9_N9; Fanout = 2; REG Node = 'my_start:inst\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 4.817 ns my_start:inst\|inst3~21 3 COMB LCCOMB_X18_Y9_N2 11 " "Info: 3: + IC(0.463 ns) + CELL(0.370 ns) = 4.817 ns; Loc. = LCCOMB_X18_Y9_N2; Fanout = 11; COMB Node = 'my_start:inst\|inst3~21'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { my_start:inst|inst my_start:inst|inst3~21 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "D:/quartus/quartus/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.891 ns) + CELL(0.529 ns) 8.237 ns inst84 4 COMB LCCOMB_X1_Y3_N14 8 " "Info: 4: + IC(2.891 ns) + CELL(0.529 ns) = 8.237 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 8; COMB Node = 'inst84'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { my_start:inst|inst3~21 inst84 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -472 912 960 -408 "inst84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 9.240 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9 5 REG LCFF_X1_Y3_N9 4 " "Info: 5: + IC(0.337 ns) + CELL(0.666 ns) = 9.240 ns; Loc. = LCFF_X1_Y3_N9; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.520 ns ( 38.10 % ) " "Info: Total cell delay = 3.520 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.720 ns ( 61.90 % ) " "Info: Total interconnect delay = 5.720 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.240 ns" { START_CP my_start:inst|inst my_start:inst|inst3~21 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.240 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3~21 {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.029ns 0.463ns 2.891ns 0.337ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.529ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.609 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR_1 1 CLK PIN_43 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_43; Fanout = 10; CLK Node = 'uIR_1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_1 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "D:/quartus/quartus/final_design/final_design.bdf" { { -264 880 896 -96 "uIR_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(0.206 ns) 6.501 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9~2 2 COMB LCCOMB_X1_Y3_N8 1 " "Info: 2: + IC(5.300 ns) + CELL(0.206 ns) = 6.501 ns; Loc. = LCCOMB_X1_Y3_N8; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { uIR_1 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.609 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X1_Y3_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.609 ns; Loc. = LCFF_X1_Y3_N9; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 19.81 % ) " "Info: Total cell delay = 1.309 ns ( 19.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 80.19 % ) " "Info: Total interconnect delay = 5.300 ns ( 80.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { uIR_1 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { uIR_1 {} uIR_1~combout {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 5.300ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.240 ns" { START_CP my_start:inst|inst my_start:inst|inst3~21 inst84 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.240 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3~21 {} inst84 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.029ns 0.463ns 2.891ns 0.337ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.529ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { uIR_1 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { uIR_1 {} uIR_1~combout {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 5.300ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 01:50:07 2022 " "Info: Processing ended: Wed May 25 01:50:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Info: Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
