/* =============================================================================
 *   Copyright (c) Texas Instruments Incorporated 2014
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

/**
 *  \file      hw_pmhal_data_names.c
 *
 *  \brief     PRCM enum names are defined in this file.
 *
 *  \warning   This file is auto generated. So avoid manual changes.
 *              If manual changes are required the implications of the
 *              change in this and other auto generated files has to be
 *              completely understood.
 */

/* ========================================================================== */
/*                                Include Files                               */
/* ========================================================================== */

#include "stdint.h"
#include "hw_pmhal_data_names.h"
#include "hw_pmhal_data.h"
#include "pmhal_prcm.h"

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

/* ========================================================================== */
/*                             Macros and Typedefs                            */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                            Structures and Enums                            */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                 Internal Function Declarations                             */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                            Global Variables                                */
/* ========================================================================== */

/**
 * \brief Voltage Domains
 */
const char *pmhalVoltageDomain_t_names[] =
{
    "PMHAL_PRCM_VD_MPU",
    "PMHAL_PRCM_VD_CORE",
    "PMHAL_PRCM_VD_IVAHD",
    "PMHAL_PRCM_VD_DSPEVE",
    "PMHAL_PRCM_VD_GPU",
    "PMHAL_PRCM_VD_RTC",
};

/**
 * \brief Power Domains
 */
const char *pmhalPowerDomain_t_names[] =
{
    "PMHAL_PRCM_PD_CAM",
    "PMHAL_PRCM_PD_CORE",
    "PMHAL_PRCM_PD_COREAON",
    "PMHAL_PRCM_PD_CUSTEFUSE",
    "PMHAL_PRCM_PD_DSP1",
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
    "PMHAL_PRCM_PD_DSP2",
#endif
    "PMHAL_PRCM_PD_DSS",
    "PMHAL_PRCM_PD_EMU",
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
    "PMHAL_PRCM_PD_EVE1",
    "PMHAL_PRCM_PD_EVE2",
    "PMHAL_PRCM_PD_EVE3",
    "PMHAL_PRCM_PD_EVE4",
#endif
    "PMHAL_PRCM_PD_GPU",
    "PMHAL_PRCM_PD_IPU",
    "PMHAL_PRCM_PD_IVA",
    "PMHAL_PRCM_PD_L3INIT",
    "PMHAL_PRCM_PD_L4PER",
    "PMHAL_PRCM_PD_MMAON",
    "PMHAL_PRCM_PD_MPU",
    "PMHAL_PRCM_PD_MPUAON",
    "PMHAL_PRCM_PD_RTC",
    "PMHAL_PRCM_PD_VPE",
    "PMHAL_PRCM_PD_WKUPAON",
};

/**
 * \brief Clock Domains
 */
const char *pmhalClkDomain_t_names[] =
{
    "PMHAL_PRCM_CD_CAM",
    "PMHAL_PRCM_CD_ATL",
    "PMHAL_PRCM_CD_DMA",
    "PMHAL_PRCM_CD_EMIF",
    "PMHAL_PRCM_CD_IPU2",
    "PMHAL_PRCM_CD_L3INSTR",
    "PMHAL_PRCM_CD_L3MAIN1",
    "PMHAL_PRCM_CD_L4CFG",
    "PMHAL_PRCM_CD_COREAON",
    "PMHAL_PRCM_CD_CUSTEFUSE",
    "PMHAL_PRCM_CD_DSP1",
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
    "PMHAL_PRCM_CD_DSP2",
#endif
    "PMHAL_PRCM_CD_DSS",
    "PMHAL_PRCM_CD_EMU",
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
    "PMHAL_PRCM_CD_EVE1",
    "PMHAL_PRCM_CD_EVE2",
    "PMHAL_PRCM_CD_EVE3",
    "PMHAL_PRCM_CD_EVE4",
#endif
    "PMHAL_PRCM_CD_GPU",
    "PMHAL_PRCM_CD_IPU1",
    "PMHAL_PRCM_CD_IPU",
    "PMHAL_PRCM_CD_IVA",
    "PMHAL_PRCM_CD_GMAC",
    "PMHAL_PRCM_CD_L3INIT",
    "PMHAL_PRCM_CD_PCIE",
    "PMHAL_PRCM_CD_L4PER2",
    "PMHAL_PRCM_CD_L4PER3",
    "PMHAL_PRCM_CD_L4PER",
    "PMHAL_PRCM_CD_L4SEC",
    "PMHAL_PRCM_CD_MMAON",
    "PMHAL_PRCM_CD_MPU",
    "PMHAL_PRCM_CD_MPUAON",
    "PMHAL_PRCM_CD_RTC",
    "PMHAL_PRCM_CD_VPE",
    "PMHAL_PRCM_CD_WKUPAON",
};

/**
 * \brief Clocks
 */
const char *pmhalClockList_names[] =
{
    "PMHAL_PRCM_CLK_ATL_L3_GICLK",
    "PMHAL_PRCM_CLK_ATL_L4_GICLK",
    "PMHAL_PRCM_CLK_ATL_GFCLK",
    "PMHAL_PRCM_CLK_ABE_GICLK",
    "PMHAL_PRCM_CLK_CLKOUTMUX1_CLK",
    "PMHAL_PRCM_CLK_CLKOUTMUX2_CLK",
    "PMHAL_PRCM_CLK_L3INIT_60M_FCLK",
    "PMHAL_PRCM_CLK_COREAON_IO_SRCOMP_GFCLK",
    "PMHAL_PRCM_CLK_COREAON_L4_GICLK",
    "PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK",
    "PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK",
    "PMHAL_PRCM_CLK_SR_GPU_SYS_GFCLK",
    "PMHAL_PRCM_CLK_SR_IVAHD_SYS_GFCLK",
    "PMHAL_PRCM_CLK_SR_MPU_SYS_GFCLK",
    "PMHAL_PRCM_CLK_COREAON_32K_GFCLK",
    "PMHAL_PRCM_CLK_CUSTEFUSE_L4_GICLK",
    "PMHAL_PRCM_CLK_CUSTEFUSE_SYS_GFCLK",
    "PMHAL_PRCM_CLK_DMA_L3_GICLK",
    "PMHAL_PRCM_CLK_DMA_L4_GICLK",
    "PMHAL_PRCM_CLK_DSP1_GFCLK",
    "PMHAL_PRCM_CLK_DSP2_GFCLK",
    "PMHAL_PRCM_CLK_BB2D_GFCLK",
    "PMHAL_PRCM_CLK_DSS_L3_GICLK",
    "PMHAL_PRCM_CLK_HDMI_CEC_GFCLK",
    "PMHAL_PRCM_CLK_HDMI_PHY_GFCLK",
    "PMHAL_PRCM_CLK_DSS_GFCLK",
    "PMHAL_PRCM_CLK_HDMI_DPLL_CLK",
    "PMHAL_PRCM_CLK_DSS_L4_GICLK",
    "PMHAL_PRCM_CLK_VIDEO1_DPLL_CLK",
    "PMHAL_PRCM_CLK_VIDEO2_DPLL_CLK",
    "PMHAL_PRCM_CLK_SDVENC_GFCLK",
    "PMHAL_PRCM_CLK_EMIF_DLL_GCLK",
    "PMHAL_PRCM_CLK_EMIF_L3_GICLK",
    "PMHAL_PRCM_CLK_EMIF_PHY_GCLK",
    "PMHAL_PRCM_CLK_EMIF_L4_GICLK",
    "PMHAL_PRCM_CLK_EVE1_GFCLK",
    "PMHAL_PRCM_CLK_EVE2_GFCLK",
    "PMHAL_PRCM_CLK_EVE3_GFCLK",
    "PMHAL_PRCM_CLK_EVE4_GFCLK",
    "PMHAL_PRCM_CLK_GMAC_RFT_CLK",
    "PMHAL_PRCM_CLK_GMAC_MAIN_CLK",
    "PMHAL_PRCM_CLK_GMII_250MHZ_CLK",
    "PMHAL_PRCM_CLK_RMII_50MHZ_CLK",
    "PMHAL_PRCM_CLK_RGMII_5MHZ_CLK",
    "PMHAL_PRCM_CLK_GPU_CORE_GCLK",
    "PMHAL_PRCM_CLK_GPU_HYD_GCLK",
    "PMHAL_PRCM_CLK_GPU_L3_GICLK",
    "PMHAL_PRCM_CLK_IPU_L3_GICLK",
    "PMHAL_PRCM_CLK_IPU_96M_GFCLK",
    "PMHAL_PRCM_CLK_IPU_L4_GICLK",
    "PMHAL_PRCM_CLK_MCASP1_AHCLKR",
    "PMHAL_PRCM_CLK_MCASP1_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK",
    "PMHAL_PRCM_CLK_TIMER5_GFCLK",
    "PMHAL_PRCM_CLK_TIMER6_GFCLK",
    "PMHAL_PRCM_CLK_TIMER7_GFCLK",
    "PMHAL_PRCM_CLK_TIMER8_GFCLK",
    "PMHAL_PRCM_CLK_UART6_GFCLK",
    "PMHAL_PRCM_CLK_IPU1_GFCLK",
    "PMHAL_PRCM_CLK_IPU2_GFCLK",
    "PMHAL_PRCM_CLK_IVA_GCLK",
    "PMHAL_PRCM_CLK_L3INIT_L3_GICLK",
    "PMHAL_PRCM_CLK_L3INIT_L4_GICLK",
    "PMHAL_PRCM_CLK_MMC1_GFCLK",
    "PMHAL_PRCM_CLK_L3INIT_32K_GFCLK",
    "PMHAL_PRCM_CLK_MMC2_GFCLK",
    "PMHAL_PRCM_CLK_MLB_SHB_L3_GICLK",
    "PMHAL_PRCM_CLK_MLB_SPB_L4_GICLK",
    "PMHAL_PRCM_CLK_MLB_SYS_L3_GFCLK",
    "PMHAL_PRCM_CLK_L3INIT_48M_GFCLK",
    "PMHAL_PRCM_CLK_SATA_REF_GFCLK",
    "PMHAL_PRCM_CLK_USB_LFPS_TX_GFCLK",
    "PMHAL_PRCM_CLK_USB_OTG_SS_REF_CLK",
    "PMHAL_PRCM_CLK_L3INIT_960M_GFCLK",
    "PMHAL_PRCM_CLK_L3INSTR_TS_GCLK",
    "PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK",
    "PMHAL_PRCM_CLK_L3INSTR_L3_GICLK",
    "PMHAL_PRCM_CLK_L3INSTR_L4_GICLK",
    "PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK",
    "PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK",
    "PMHAL_PRCM_CLK_L4CFG_L3_GICLK",
    "PMHAL_PRCM_CLK_L4CFG_L4_GICLK",
    "PMHAL_PRCM_CLK_L4PER_L3_GICLK",
    "PMHAL_PRCM_CLK_PER_96M_GFCLK",
    "PMHAL_PRCM_CLK_L4PER_L4_GICLK",
    "PMHAL_PRCM_CLK_TIMER10_GFCLK",
    "PMHAL_PRCM_CLK_TIMER11_GFCLK",
    "PMHAL_PRCM_CLK_TIMER2_GFCLK",
    "PMHAL_PRCM_CLK_TIMER3_GFCLK",
    "PMHAL_PRCM_CLK_TIMER4_GFCLK",
    "PMHAL_PRCM_CLK_TIMER9_GFCLK",
    "PMHAL_PRCM_CLK_PER_12M_GFCLK",
    "PMHAL_PRCM_CLK_PER_48M_GFCLK",
    "PMHAL_PRCM_CLK_UART1_GFCLK",
    "PMHAL_PRCM_CLK_UART2_GFCLK",
    "PMHAL_PRCM_CLK_UART3_GFCLK",
    "PMHAL_PRCM_CLK_UART4_GFCLK",
    "PMHAL_PRCM_CLK_UART5_GFCLK",
    "PMHAL_PRCM_CLK_GPIO_GFCLK",
    "PMHAL_PRCM_CLK_L4PER_32K_GFCLK",
    "PMHAL_PRCM_CLK_MMC3_GFCLK",
    "PMHAL_PRCM_CLK_MMC4_GFCLK",
    "PMHAL_PRCM_CLK_DCAN2_SYS_CLK",
    "PMHAL_PRCM_CLK_L4PER2_L3_GICLK",
    "PMHAL_PRCM_CLK_L4PER2_L4_GICLK",
    "PMHAL_PRCM_CLK_UART7_GFCLK",
    "PMHAL_PRCM_CLK_UART8_GFCLK",
    "PMHAL_PRCM_CLK_UART9_GFCLK",
    "PMHAL_PRCM_CLK_ICSS_IEP_CLK",
    "PMHAL_PRCM_CLK_ICSS_CLK",
    "PMHAL_PRCM_CLK_PER_192M_GFCLK",
    "PMHAL_PRCM_CLK_MCASP2_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP2_AHCLKR",
    "PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK",
    "PMHAL_PRCM_CLK_MCASP3_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK",
    "PMHAL_PRCM_CLK_MCASP4_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP4_AUX_GFCLK",
    "PMHAL_PRCM_CLK_MCASP5_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP5_AUX_GFCLK",
    "PMHAL_PRCM_CLK_MCASP6_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP6_AUX_GFCLK",
    "PMHAL_PRCM_CLK_MCASP7_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP7_AUX_GFCLK",
    "PMHAL_PRCM_CLK_MCASP8_AHCLKX",
    "PMHAL_PRCM_CLK_MCASP8_AUX_GFCLK",
    "PMHAL_PRCM_CLK_QSPI_GFCLK",
    "PMHAL_PRCM_CLK_L4PER3_L3_GICLK",
    "PMHAL_PRCM_CLK_L4PER3_L4_GICLK",
    "PMHAL_PRCM_CLK_TIMER13_GFCLK",
    "PMHAL_PRCM_CLK_TIMER14_GFCLK",
    "PMHAL_PRCM_CLK_TIMER15_GFCLK",
    "PMHAL_PRCM_CLK_TIMER16_GFCLK",
    "PMHAL_PRCM_CLK_L4SEC_L3_GICLK",
    "PMHAL_PRCM_CLK_L4SEC_L4_GICLK",
    "PMHAL_PRCM_CLK_MPU_GCLK",
    "PMHAL_PRCM_CLK_PCIE_32K_GFCLK",
    "PMHAL_PRCM_CLK_PCIE_L3_GICLK",
    "PMHAL_PRCM_CLK_PCIE_PHY_GCLK",
    "PMHAL_PRCM_CLK_PCIE_PHY_DIV_GCLK",
    "PMHAL_PRCM_CLK_PCIE_REF_GFCLK",
    "PMHAL_PRCM_CLK_PCIE_SYS_GFCLK",
    "PMHAL_PRCM_CLK_RTC_L4_GICLK",
    "PMHAL_PRCM_CLK_RTC_AUX_CLK",
    "PMHAL_PRCM_CLK_LVDSRX_96M_GFCLK",
    "PMHAL_PRCM_CLK_LVDSRX_L4_GICLK",
    "PMHAL_PRCM_CLK_VIP1_GCLK",
    "PMHAL_PRCM_CLK_VIP2_GCLK",
    "PMHAL_PRCM_CLK_VIP3_GCLK",
    "PMHAL_PRCM_CLK_VPE_GCLK",
    "PMHAL_PRCM_CLK_EMU_SYS_CLK",
    "PMHAL_PRCM_CLK_ADC_GFCLK",
    "PMHAL_PRCM_CLK_ADC_L3_GICLK",
    "PMHAL_PRCM_CLK_FUNC_32K_CLK",
    "PMHAL_PRCM_CLK_WKUPAON_GICLK",
    "PMHAL_PRCM_CLK_DCAN1_SYS_CLK",
    "PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK",
    "PMHAL_PRCM_CLK_WKUPAON_IO_SRCOMP_GFCLK",
    "PMHAL_PRCM_CLK_TIMER1_GFCLK",
    "PMHAL_PRCM_CLK_SECURE_32K_CLK",
    "PMHAL_PRCM_CLK_UART10_GFCLK",
    "PMHAL_PRCM_CLK_RTC_32K_GFCLK",
    "PMHAL_PRCM_CLK_COUNT",
    "PMHAL_PRCM_CLK_GENERIC"
};

/**
 * \brief Reset Groups
 */
const char *pmhalResetGroupList_names[] =
{
    "PMHAL_PRCM_RG_DSP1_RET_RST",
    "PMHAL_PRCM_RG_DSP1_RST",
    "PMHAL_PRCM_RG_DSP1_SYS_RST",
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
    "PMHAL_PRCM_RG_DSP2_RET_RST",
    "PMHAL_PRCM_RG_DSP2_RST",
    "PMHAL_PRCM_RG_DSP2_SYS_RST",
    "PMHAL_PRCM_RG_EVE1_CPU_RST",
    "PMHAL_PRCM_RG_EVE1_RST",
    "PMHAL_PRCM_RG_EVE2_CPU_RST",
    "PMHAL_PRCM_RG_EVE2_RST",
    "PMHAL_PRCM_RG_EVE3_CPU_RST",
    "PMHAL_PRCM_RG_EVE3_RST",
    "PMHAL_PRCM_RG_EVE4_CPU_RST",
    "PMHAL_PRCM_RG_EVE4_RST",
#endif
    "PMHAL_PRCM_RG_IPU1_CPU0_RST",
    "PMHAL_PRCM_RG_IPU1_CPU1_RST",
    "PMHAL_PRCM_RG_IPU1_RET_RST",
    "PMHAL_PRCM_RG_IPU1_RST",
    "PMHAL_PRCM_RG_IPU2_CPU0_RST",
    "PMHAL_PRCM_RG_IPU2_CPU1_RST",
    "PMHAL_PRCM_RG_IPU2_RET_RST",
    "PMHAL_PRCM_RG_IPU2_RST",
#if defined (__ARM_ARCH_7A__)
    "PMHAL_PRCM_RG_LPRM_MPU_C0_RST",
    "PMHAL_PRCM_RG_LPRM_MPU_C1_RST",
#endif
    "PMHAL_PRCM_RG_IVA_RST",
    "PMHAL_PRCM_RG_IVA_SEQ1_RST",
    "PMHAL_PRCM_RG_IVA_SEQ2_RST",
    "PMHAL_PRCM_RG_PROGRAMMABLE_RST_COUNT",
    "PMHAL_PRCM_RG_CAM_RST",
    "PMHAL_PRCM_RG_CM_CORE_AON_PWRON_RST",
    "PMHAL_PRCM_RG_CM_CORE_AON_RST",
    "PMHAL_PRCM_RG_CM_CORE_PWRON_RET_RST",
    "PMHAL_PRCM_RG_CM_CORE_RET_RST",
    "PMHAL_PRCM_RG_COREAON_PWRON_RST",
    "PMHAL_PRCM_RG_COREAON_RST",
    "PMHAL_PRCM_RG_CORE_PWRON_RET_RST",
    "PMHAL_PRCM_RG_CORE_PWRON_RST",
    "PMHAL_PRCM_RG_CORE_RET_RST",
    "PMHAL_PRCM_RG_CORE_RST",
    "PMHAL_PRCM_RG_CUSTEFUSE_RST",
    "PMHAL_PRCM_RG_DLL_RST",
    "PMHAL_PRCM_RG_DMA_RET_RST",
    "PMHAL_PRCM_RG_DPLL_DSP_PWRON_RST",
    "PMHAL_PRCM_RG_DPLL_EVE_PWRON_RST",
    "PMHAL_PRCM_RG_DPLL_IVA_PWRON_RST",
    "PMHAL_PRCM_RG_DPLL_L3INIT_PWRON_RET_RST",
    "PMHAL_PRCM_RG_DPLL_MPU_PWRON_RST",
    "PMHAL_PRCM_RG_DSP1_PWRON_RST",
    "PMHAL_PRCM_RG_DSP2_PWRON_RST",
    "PMHAL_PRCM_RG_DSS_RET_RST",
    "PMHAL_PRCM_RG_DSS_RST",
    "PMHAL_PRCM_RG_EMIF_DDR_PHY_PWRON_RST",
    "PMHAL_PRCM_RG_EMU_EARLY_PWRON_RST",
    "PMHAL_PRCM_RG_EMU_PWRON_RST",
    "PMHAL_PRCM_RG_EMU_RST",
    "PMHAL_PRCM_RG_EVE1_PWRON_RST",
    "PMHAL_PRCM_RG_EVE2_PWRON_RST",
    "PMHAL_PRCM_RG_EVE3_PWRON_RST",
    "PMHAL_PRCM_RG_EVE4_PWRON_RST",
    "PMHAL_PRCM_RG_IPU1_PWRON_RST",
    "PMHAL_PRCM_RG_IPU2_PWRON_RST",
    "PMHAL_PRCM_RG_IPU_RET_RST",
    "PMHAL_PRCM_RG_IPU_RST",
    "PMHAL_PRCM_RG_IVA_PWRON_RST",
    "PMHAL_PRCM_RG_L3INIT_PWRON_RST",
    "PMHAL_PRCM_RG_L3INIT_RET_RST",
    "PMHAL_PRCM_RG_L3INIT_RST",
    "PMHAL_PRCM_RG_L4PER_PWRON_RET_RST",
    "PMHAL_PRCM_RG_L4PER_RET_RST",
    "PMHAL_PRCM_RG_L4PER_RST",
    "PMHAL_PRCM_RG_MMAON_RST",
    "PMHAL_PRCM_RG_MPUAON_RST",
    "PMHAL_PRCM_RG_MPU_L2RSTDISABLE",
    "PMHAL_PRCM_RG_MPU_MA_PWRON_RET_RST",
    "PMHAL_PRCM_RG_MPU_MA_RET_RST",
    "PMHAL_PRCM_RG_MPU_MA_RST",
    "PMHAL_PRCM_RG_MPU_PWRON_RST",
    "PMHAL_PRCM_RG_MPU_RST",
    "PMHAL_PRCM_RG_PCIE1_RST",
    "PMHAL_PRCM_RG_PCIE2_RST",
    "PMHAL_PRCM_RG_PRUSS1_RST",
    "PMHAL_PRCM_RG_PRUSS2_RST",
    "PMHAL_PRCM_RG_RTC_RST",
    "PMHAL_PRCM_RG_VDD_CORE_ISO_RST",
    "PMHAL_PRCM_RG_VDD_MM_ISO_RST",
    "PMHAL_PRCM_RG_VDD_MPU_ISO_RST",
    "PMHAL_PRCM_RG_VDD_WKUP_ISO_RST",
    "PMHAL_PRCM_RG_VPE_RST",
    "PMHAL_PRCM_RG_WKUPAON_PWRON_RST",
    "PMHAL_PRCM_RG_WKUPAON_RST",
    "PMHAL_PRCM_RG_WKUPAON_SYS_PWRON_RST",
    "PMHAL_PRCM_RG_PRM_PWRON_RST",
    "PMHAL_PRCM_RG_PRM_RST",
    "PMHAL_PRCM_RG_LPRM_PWRON_RST",
    "PMHAL_PRCM_RG_LPRM_RST",
    "PMHAL_PRCM_RG_LPRM_MPU_C0_PWRON_RST",
    "PMHAL_PRCM_RG_LPRM_MPU_C1_PWRON_RST",
    "PMHAL_PRCM_RG_GPU_RST"
};

/**
 * \brief Global Reset Group List
 */
const char *pmhalGlobalResetGroupList_names[] =
{
    "PMHAL_PRCM_GLB_RG_GLOBAL_COLD_RST",
    "PMHAL_PRCM_GLB_RG_GLOBAL_WARM_SW_RST",
    "PMHAL_PRCM_GLB_RG_MPU_WDT_RST",
    "PMHAL_PRCM_GLB_RG_EXTERNAL_WARM_RST",
    "PMHAL_PRCM_GLB_RG_ICEPICK_RST",
    "PMHAL_PRCM_GLB_RG_TSHUT_MPU_RST",
    "PMHAL_PRCM_GLB_RG_TSHUT_MM_RST",
    "PMHAL_PRCM_GLB_RG_TSHUT_CORE_RST",
    "PMHAL_PRCM_GLB_RG_TSHUT_DSPEVE_RST",
    "PMHAL_PRCM_GLB_RG_TSHUT_IVA_RST"
};

/**
 * \brief Reset List
 */
const char *pmhalResetList_names[] =
{
    ""
};

/**
 * \brief Physical Memories
 */
const char *pmhalPhysicalMemory_t_names[] =
{
    "PMHAL_PRCM_PHY_MEM_ATL",
    "PMHAL_PRCM_PHY_MEM_DMA",
    "PMHAL_PRCM_PHY_MEM_DSP_DSP_DMA",
    "PMHAL_PRCM_PHY_MEM_DSP_L1",
    "PMHAL_PRCM_PHY_MEM_DSP_L2",
    "PMHAL_PRCM_PHY_MEM_BB2D",
    "PMHAL_PRCM_PHY_MEM_DSSMEM",
    "PMHAL_PRCM_PHY_MEM_DMM_MEMBANK1",
    "PMHAL_PRCM_PHY_MEM_DMM_MEMBANK2",
    "PMHAL_PRCM_PHY_MEM_EVE_BANK",
    "PMHAL_PRCM_PHY_MEM_CPGMACSS_R_RAM_TX_DB",
    "PMHAL_PRCM_PHY_MEM_GPU",
    "PMHAL_PRCM_PHY_MEM_UART",
    "PMHAL_PRCM_PHY_MEM_IPU_L2RAM",
    "PMHAL_PRCM_PHY_MEM_IPU_UNICACHE_MEM",
    "PMHAL_PRCM_PHY_MEM_HWA",
    "PMHAL_PRCM_PHY_MEM_TCM_1",
    "PMHAL_PRCM_PHY_MEM_TCM_2",
    "PMHAL_PRCM_PHY_MEM_SL2MEM",
    "PMHAL_PRCM_PHY_MEM_MMC_RAM",
    "PMHAL_PRCM_PHY_MEM_MLB",
    "PMHAL_PRCM_PHY_MEM_SATA_BANK",
    "PMHAL_PRCM_PHY_MEM_USB",
    "PMHAL_PRCM_PHY_MEM_OCPWP_BANK",
    "PMHAL_PRCM_PHY_MEM_OCMC_RAM_BANK1",
    "PMHAL_PRCM_PHY_MEM_OCMC_ROM_MEM",
    "PMHAL_PRCM_PHY_MEM_VCP_MEM",
    "PMHAL_PRCM_PHY_MEM_TPCC",
    "PMHAL_PRCM_PHY_MEM_TPTC",
    "PMHAL_PRCM_PHY_MEM_DCAN",
    "PMHAL_PRCM_PHY_MEM_IMEM3",
    "PMHAL_PRCM_PHY_MEM_DMA_CRYPTO",
    "PMHAL_PRCM_PHY_MEM_PKA_MEM",
    "PMHAL_PRCM_PHY_MEM_MPU_L2",
    "PMHAL_PRCM_PHY_MEM_MPU_RAM",
    "PMHAL_PRCM_PHY_MEM_PCIE",
    "PMHAL_PRCM_PHY_MEM_VIP",
    "PMHAL_PRCM_PHY_MEM_VPE",
    "PMHAL_PRCM_PHY_MEM_DEBUGSS",
    "PMHAL_PRCM_PHY_MEM_SAR_BANK"
};

/**
 * \brief Physical Memory Bank
 */
const char *pmhalPhysicalMemoryBank_t_names[] =
{
    "PMHAL_PRCM_PHY_BANK_VIP",
    "PMHAL_PRCM_PHY_BANK_CORE_OTHER_BANK",
    "PMHAL_PRCM_PHY_BANK_OCP_NRET_BANK"
    "PMHAL_PRCM_PHY_BANK_CORE_OCMRAM"
    "PMHAL_PRCM_PHY_BANK_IPU_L2RAM"
    "PMHAL_PRCM_PHY_BANK_IPU_UNICACHE"
    "PMHAL_PRCM_PHY_BANK_DSP1_EDMA"
    "PMHAL_PRCM_PHY_BANK_DSP1_L1"
    "PMHAL_PRCM_PHY_BANK_DSP1_L2"
    "PMHAL_PRCM_PHY_BANK_DSP2_EDMA"
    "PMHAL_PRCM_PHY_BANK_DSP2_L1",
    "PMHAL_PRCM_PHY_BANK_DSP2_L2"
    "PMHAL_PRCM_PHY_BANK_DSS_MEM"
    "PMHAL_PRCM_PHY_BANK_EMU_BANK"
    "PMHAL_PRCM_PHY_BANK_EVE1_BANK"
    "PMHAL_PRCM_PHY_BANK_EVE2_BANK"
    "PMHAL_PRCM_PHY_BANK_EVE3_BANK"
    "PMHAL_PRCM_PHY_BANK_EVE4_BANK"
    "PMHAL_PRCM_PHY_BANK_GPU_MEM"
    "PMHAL_PRCM_PHY_BANK_AESSMEM"
    "PMHAL_PRCM_PHY_BANK_PERIPHMEM"
    "PMHAL_PRCM_PHY_BANK_HWA_MEM"
    "PMHAL_PRCM_PHY_BANK_TCM_1_MEM"
    "PMHAL_PRCM_PHY_BANK_TCM_2_MEM"
    "PMHAL_PRCM_PHY_BANK_SL2_MEM"
    "PMHAL_PRCM_PHY_BANK_L3INIT_BANK1"
    "PMHAL_PRCM_PHY_BANK_L3INIT_BANK2"
    "PMHAL_PRCM_PHY_BANK_GMAC_BANK"
    "PMHAL_PRCM_PHY_BANK_RETAINED_BANK"
    "PMHAL_PRCM_PHY_BANK_NONRETAINED_BANK"
    "PMHAL_PRCM_PHY_BANK_MPU_L2"
    "PMHAL_PRCM_PHY_BANK_MPU_RAM"
    "PMHAL_PRCM_PHY_BANK_VPE_BANK"
    "PMHAL_PRCM_PHY_BANK_WKUP_BANK"
};

/**
 *  \brief Enum defining modules with SysConfig
 */
const char *pmhalSysConfigModuleId_t_names[] =
{
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSP1
    "PMHAL_PRCM_SYSCFG_DSP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSP2
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
    "PMHAL_PRCM_SYSCFG_DSP2",
#endif
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSS
    "PMHAL_PRCM_SYSCFG_DSS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSS */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#if defined (__ARM_ARCH_7A__)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EVE1
    "PMHAL_PRCM_SYSCFG_EVE1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EVE1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EVE2
    "PMHAL_PRCM_SYSCFG_EVE2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EVE3
    "PMHAL_PRCM_SYSCFG_EVE3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EVE3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EVE4
    "PMHAL_PRCM_SYSCFG_EVE4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EVE4 */
#endif /* __ARM_ARCH_7A__ */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C5
    "PMHAL_PRCM_SYSCFG_I2C5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPMC
    "PMHAL_PRCM_SYSCFG_GPMC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPMC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMU_EDMA
    "PMHAL_PRCM_SYSCFG_MMU_EDMA",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMU_EDMA */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMU_PCIESS
    "PMHAL_PRCM_SYSCFG_MMU_PCIESS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMU_PCIESS */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM1
    "PMHAL_PRCM_SYSCFG_OCMC_RAM1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM1 */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM2
    "PMHAL_PRCM_SYSCFG_OCMC_RAM2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM3
    "PMHAL_PRCM_SYSCFG_OCMC_RAM3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM3 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPINLOCK
    "PMHAL_PRCM_SYSCFG_SPINLOCK",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPINLOCK */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX1
    "PMHAL_PRCM_SYSCFG_MAILBOX1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX10
    "PMHAL_PRCM_SYSCFG_MAILBOX10",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX10 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX11
    "PMHAL_PRCM_SYSCFG_MAILBOX11",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX11 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX12
    "PMHAL_PRCM_SYSCFG_MAILBOX12",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX12 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX13
    "PMHAL_PRCM_SYSCFG_MAILBOX13",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX13 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX2
    "PMHAL_PRCM_SYSCFG_MAILBOX2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX3
    "PMHAL_PRCM_SYSCFG_MAILBOX3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX4
    "PMHAL_PRCM_SYSCFG_MAILBOX4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX5
    "PMHAL_PRCM_SYSCFG_MAILBOX5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX6
    "PMHAL_PRCM_SYSCFG_MAILBOX6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX7
    "PMHAL_PRCM_SYSCFG_MAILBOX7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX8
    "PMHAL_PRCM_SYSCFG_MAILBOX8",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX8 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX9
    "PMHAL_PRCM_SYSCFG_MAILBOX9",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX9 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C1
    "PMHAL_PRCM_SYSCFG_I2C1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C2
    "PMHAL_PRCM_SYSCFG_I2C2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C3
    "PMHAL_PRCM_SYSCFG_I2C3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C4
    "PMHAL_PRCM_SYSCFG_I2C4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI1
    "PMHAL_PRCM_SYSCFG_MCSPI1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI2
    "PMHAL_PRCM_SYSCFG_MCSPI2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI3
    "PMHAL_PRCM_SYSCFG_MCSPI3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI4
    "PMHAL_PRCM_SYSCFG_MCSPI4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART1
    "PMHAL_PRCM_SYSCFG_UART1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART2
    "PMHAL_PRCM_SYSCFG_UART2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART3
    "PMHAL_PRCM_SYSCFG_UART3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART4
    "PMHAL_PRCM_SYSCFG_UART4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART5
    "PMHAL_PRCM_SYSCFG_UART5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO2
    "PMHAL_PRCM_SYSCFG_GPIO2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO3
    "PMHAL_PRCM_SYSCFG_GPIO3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO4
    "PMHAL_PRCM_SYSCFG_GPIO4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO5
    "PMHAL_PRCM_SYSCFG_GPIO5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO6
    "PMHAL_PRCM_SYSCFG_GPIO6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO7
    "PMHAL_PRCM_SYSCFG_GPIO7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO8
    "PMHAL_PRCM_SYSCFG_GPIO8",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO8 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART7
    "PMHAL_PRCM_SYSCFG_UART7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART8
    "PMHAL_PRCM_SYSCFG_UART8",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART8 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART9
    "PMHAL_PRCM_SYSCFG_UART9",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART9 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_QSPI
    "PMHAL_PRCM_SYSCFG_QSPI",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_QSPI */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VIP1
    "PMHAL_PRCM_SYSCFG_VIP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VIP1 */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VIP2
    "PMHAL_PRCM_SYSCFG_VIP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VIP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VIP3
    "PMHAL_PRCM_SYSCFG_VIP3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VIP3 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VPE
    "PMHAL_PRCM_SYSCFG_VPE",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VPE */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_COUNTER_32K
    "PMHAL_PRCM_SYSCFG_COUNTER_32K",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_COUNTER_32K */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP1
    "PMHAL_PRCM_SYSCFG_MCASP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP2
    "PMHAL_PRCM_SYSCFG_MCASP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP3
    "PMHAL_PRCM_SYSCFG_MCASP3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP4
    "PMHAL_PRCM_SYSCFG_MCASP4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP5
    "PMHAL_PRCM_SYSCFG_MCASP5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP6
    "PMHAL_PRCM_SYSCFG_MCASP6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP7
    "PMHAL_PRCM_SYSCFG_MCASP7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP8
    "PMHAL_PRCM_SYSCFG_MCASP8",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP8 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PCIESS1
    "PMHAL_PRCM_SYSCFG_PCIESS1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PCIESS1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PCIESS2
    "PMHAL_PRCM_SYSCFG_PCIESS2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PCIESS2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_IVA
    "PMHAL_PRCM_SYSCFG_IVA",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_IVA */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP1
    "PMHAL_PRCM_SYSCFG_OCP2SCP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP2
    "PMHAL_PRCM_SYSCFG_OCP2SCP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP3
    "PMHAL_PRCM_SYSCFG_OCP2SCP3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPU
    "PMHAL_PRCM_SYSCFG_GPU",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPU */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DMM
    "PMHAL_PRCM_SYSCFG_DMM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DMM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ELM
    "PMHAL_PRCM_SYSCFG_ELM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ELM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DMA_SYSTEM
    "PMHAL_PRCM_SYSCFG_DMA_SYSTEM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DMA_SYSTEM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_RTCSS
    "PMHAL_PRCM_SYSCFG_RTCSS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_RTCSS */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_HDQ1W
    "PMHAL_PRCM_SYSCFG_HDQ1W",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_HDQ1W */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS1
    "PMHAL_PRCM_SYSCFG_USB_OTG_SS1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS2
    "PMHAL_PRCM_SYSCFG_USB_OTG_SS2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS3
    "PMHAL_PRCM_SYSCFG_USB_OTG_SS3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS3 */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS4
    "PMHAL_PRCM_SYSCFG_USB_OTG_SS4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS4 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SATA
    "PMHAL_PRCM_SYSCFG_SATA",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SATA */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_KBD
    "PMHAL_PRCM_SYSCFG_KBD",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_KBD */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PWMSS1
    "PMHAL_PRCM_SYSCFG_PWMSS1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PWMSS1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PWMSS2
    "PMHAL_PRCM_SYSCFG_PWMSS2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PWMSS2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PWMSS3
    "PMHAL_PRCM_SYSCFG_PWMSS3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PWMSS3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VCP1
    "PMHAL_PRCM_SYSCFG_VCP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VCP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VCP2
    "PMHAL_PRCM_SYSCFG_VCP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VCP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMC1
    "PMHAL_PRCM_SYSCFG_MMC1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMC1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMC2
    "PMHAL_PRCM_SYSCFG_MMC2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMC2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMC3
    "PMHAL_PRCM_SYSCFG_MMC3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMC3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMC4
    "PMHAL_PRCM_SYSCFG_MMC4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMC4 */
};

/**
 * \brief Clock Tree nodes - RootClk, Div, Mux, Pll
 */

const char *pmhalNodeList_names[] =
{
    "PMHAL_PRCM_ROOT_CLK_PCIESREF_ACS",
    "PMHAL_PRCM_ROOT_CLK_RMII",
    "PMHAL_PRCM_ROOT_CLK_SYS_32K",
    "PMHAL_PRCM_ROOT_CLK_SYS_CLKIN1",
    "PMHAL_PRCM_ROOT_CLK_SYS_CLKIN2",
    "PMHAL_PRCM_ROOT_CLK_EMU_CLKIN",
    "PMHAL_PRCM_ROOT_CLK_REF_CLKIN0",
    "PMHAL_PRCM_ROOT_CLK_REF_CLKIN1",
    "PMHAL_PRCM_ROOT_CLK_REF_CLKIN2",
    "PMHAL_PRCM_ROOT_CLK_REF_CLKIN3",
    "PMHAL_PRCM_ROOT_CLK_SATA_CLKIN",
    "PMHAL_PRCM_ROOT_CLK_SDVENC_CLKIN",
    "PMHAL_PRCM_ROOT_CLK_USB_OTG_CLKIN",
    "PMHAL_PRCM_ROOT_CLK_ATLCLKIN3",
    "PMHAL_PRCM_ROOT_CLK_ATL_CLKIN0",
    "PMHAL_PRCM_ROOT_CLK_ATL_CLKIN1",
    "PMHAL_PRCM_ROOT_CLK_ATL_CLKIN2",
    "PMHAL_PRCM_ROOT_CLK_MLBP_CLKIN",
    "PMHAL_PRCM_ROOT_CLK_MLB_CLKIN",
    "PMHAL_PRCM_ROOT_CLK_SECURE_32K_CLK_SRC",
    "PMHAL_PRCM_ROOT_CLK_VIDEO1_CLKIN",
    "PMHAL_PRCM_ROOT_CLK_VIDEO1_M2_CLKIN",
    #if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
    "PMHAL_PRCM_ROOT_CLK_VIDEO2_CLKIN",
    "PMHAL_PRCM_ROOT_CLK_VIDEO2_M2_CLKIN",
    #endif
    "PMHAL_PRCM_ROOT_CLK_HDMI_CLKIN",
    "PMHAL_PRCM_MUX_ATL_DPLL_CLK_MUX",
    "PMHAL_PRCM_MUX_ATL_GFCLK_MUX",
    "PMHAL_PRCM_MUX_IPU1_GFCLK_MUX",
    "PMHAL_PRCM_MUX_ADC_GFCLK_MUX",
    "PMHAL_PRCM_MUX_EVE_GCLK_MUX",
    "PMHAL_PRCM_MUX_GPU_CORE_GCLK_MUX",
    "PMHAL_PRCM_MUX_GPU_HYD_GCLK_MUX",
    "PMHAL_PRCM_MUX_QSPI_GFCLK_MUX",
    "PMHAL_PRCM_MUX_VIP1_GCLK_MUX",
    "PMHAL_PRCM_MUX_VIP2_GCLK_MUX",
    "PMHAL_PRCM_MUX_VIP3_GCLK_MUX",
    "PMHAL_PRCM_MUX_CLKOUTMUX0_CLK_MUX",
    "PMHAL_PRCM_MUX_CLKOUTMUX1_CLK_MUX",
    "PMHAL_PRCM_MUX_CLKOUTMUX2_CLK_MUX",
    "PMHAL_PRCM_MUX_MMC1_FCLK_MUX",
    "PMHAL_PRCM_MUX_MMC2_FCLK_MUX",
    "PMHAL_PRCM_MUX_GMAC_RFT_CLK_MUX",
    "PMHAL_PRCM_MUX_MMC3_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MMC4_GFCLK_MUX",
    "PMHAL_PRCM_MUX_RMII_REF_CLK_MUX",
    "PMHAL_PRCM_MUX_MCASP1_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP2_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP3_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP4_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP5_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP6_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP7_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP8_AUX_GFCLK_MUX",
    "PMHAL_PRCM_MUX_MCASP1_AHCLKR_MUX",
    "PMHAL_PRCM_MUX_MCASP1_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_MCASP2_AHCLKR_MUX",
    "PMHAL_PRCM_MUX_MCASP2_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_MCASP3_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_MCASP4_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_MCASP5_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_MCASP6_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_MCASP7_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_MCASP8_AHCLKX_MUX",
    "PMHAL_PRCM_MUX_TIMER5_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER6_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER7_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER8_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER1_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER2_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER3_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER4_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER10_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER11_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER9_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER13_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER14_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER15_GFCLK_MUX",
    "PMHAL_PRCM_MUX_TIMER16_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART10_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART1_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART2_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART3_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART4_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART5_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART6_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART7_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART8_GFCLK_MUX",
    "PMHAL_PRCM_MUX_UART9_GFCLK_MUX",
    "PMHAL_PRCM_MUX_ABE_DPLL_BYPAS_CLK_MUX",
    "PMHAL_PRCM_MUX_ABE_DPLL_REF_CLK_MUX",
    "PMHAL_PRCM_MUX_ABE_DPLL_SYS_CLK_MUX",
    "PMHAL_PRCM_MUX_DCAN1_SYS_CLK_MUX",
    "PMHAL_PRCM_MUX_WKUPAON_ICLK_MUX",
    "PMHAL_PRCM_MUX_HDMI_DPLL_CLK_MUX",
    "PMHAL_PRCM_MUX_VIDEO1_DPLL_CLK_MUX",
    "PMHAL_PRCM_MUX_VIDEO2_DPLL_CLK_MUX",
    "PMHAL_PRCM_MUX_FUNC_32K_CLK_MUX",
    "PMHAL_PRCM_MUX_VPE_GCLK_MUX",
    "PMHAL_PRCM_DIV_ABE_24M_FCLK",
    "PMHAL_PRCM_DIV_ABE_LP_CLK",
    "PMHAL_PRCM_DIV_DSP_DPLL_HS_CLK",
    "PMHAL_PRCM_DIV_EVE_DPLL_HS_CLK",
    "PMHAL_PRCM_DIV_FUNC_24M_CLK",
    "PMHAL_PRCM_DIV_VPE_GCLK",
    "PMHAL_PRCM_DIV_IVA_DPLL_HS_CLK",
    "PMHAL_PRCM_DIV_L3_ICLK",
    "PMHAL_PRCM_DIV_L4_ROOT_CLK",
    "PMHAL_PRCM_DIV_MPU_DPLL_HS_CLK",
    "PMHAL_PRCM_DIV_PER_DPLL_HS_CLK",
    "PMHAL_PRCM_DIV_USB_DPLL_HS_CLK",
    "PMHAL_PRCM_DIV_ABE_CLK",
    "PMHAL_PRCM_DIV_ABE_GICLK",
    "PMHAL_PRCM_DIV_AESS_FCLK",
    "PMHAL_PRCM_DIV_FUNC_128M_CLK_MUX",
    "PMHAL_PRCM_DIV_QSPI_GFCLK",
    "PMHAL_PRCM_DIV_CORE_DPLL_OUT_DCLK",
    "PMHAL_PRCM_DIV_DSP_GCLK",
    "PMHAL_PRCM_DIV_EMIF_PHY_DCLK",
    "PMHAL_PRCM_DIV_EMU_DCLK",
    "PMHAL_PRCM_DIV_EVE_DCLK",
    "PMHAL_PRCM_DIV_FUNC_96M_AON_DCLK",
    "PMHAL_PRCM_DIV_GMAC_250M_DCLK",
    "PMHAL_PRCM_DIV_GPU_DCLK",
    "PMHAL_PRCM_DIV_HDMI_DCLK",
    "PMHAL_PRCM_DIV_IVA_DCLK",
    "PMHAL_PRCM_DIV_L3INIT_480M_DCLK",
    "PMHAL_PRCM_DIV_MPU_DCLK",
    "PMHAL_PRCM_DIV_PCIE2_DCLK",
    "PMHAL_PRCM_DIV_PCIE_DCLK",
    "PMHAL_PRCM_DIV_PER_ABE_X1_DCLK",
    "PMHAL_PRCM_DIV_SATA_DCLK",
    "PMHAL_PRCM_DIV_SECURE_32K_DCLK",
    "PMHAL_PRCM_DIV_SYS_CLK1_DCLK",
    "PMHAL_PRCM_DIV_SYS_CLK2_DCLK",
    "PMHAL_PRCM_DIV_USB_OTG_DCLK",
    "PMHAL_PRCM_DIV_VIDEO1_DCLK",
    "PMHAL_PRCM_DIV_VIDEO2_DCLK",
    "PMHAL_PRCM_DIV_FUNC_12M_FCLK",
    "PMHAL_PRCM_DIV_FUNC_48M_FCLK",
    "PMHAL_PRCM_DIV_FUNC_96M_FCLK",
    "PMHAL_PRCM_DIV_MMC1_FCLK",
    "PMHAL_PRCM_DIV_MMC2_FCLK",
    "PMHAL_PRCM_DIV_L3INIT_60M_FCLK",
    "PMHAL_PRCM_DIV_GMAC_GMII_REF_CLK",
    "PMHAL_PRCM_DIV_GMII_M_CLK",
    "PMHAL_PRCM_DIV_MMC3_GFCLK",
    "PMHAL_PRCM_DIV_MMC4_GFCLK",
    "PMHAL_PRCM_DIV_RGMII_5M_REF_CLK",
    "PMHAL_PRCM_DIV_HDMI_CLK2",
    "PMHAL_PRCM_DIV_PER_ABE_X1_GFCLK2",
    "PMHAL_PRCM_DIV_VIDEO1_CLK2",
    "PMHAL_PRCM_DIV_VIDEO2_CLK2",
    "PMHAL_PRCM_DIV_MLBP_CLK",
    "PMHAL_PRCM_DIV_MLB_CLK",
    "PMHAL_PRCM_DIV_HDMI_CLK",
    "PMHAL_PRCM_DIV_VIDEO1_CLK",
    "PMHAL_PRCM_DIV_VIDEO2_CLK",
    "PMHAL_PRCM_DIV_CUSTEFUSE_SYS_GFCLK",
    "PMHAL_PRCM_DIV_ABE_SYS_CLK",
    "PMHAL_PRCM_DIV_L3INSTR_TS_GCLK",
    "PMHAL_PRCM_DIV_TIMER_SYS_CLK",
    "PMHAL_PRCM_DIV_IPU1_GCLK",
    "PMHAL_PRCM_DIV_IPU2_GCLK",
    "PMHAL_PRCM_DIV_FUNC_32K_CLK",
    "PMHAL_PRCM_DPLL_APLL_PCIE",
    "PMHAL_PRCM_DPLL_ABE",
    "PMHAL_PRCM_DPLL_CORE",
    "PMHAL_PRCM_DPLL_DDR",
    "PMHAL_PRCM_DPLL_GMAC",
    "PMHAL_PRCM_DPLL_GPU",
    "PMHAL_PRCM_DPLL_IVA",
    "PMHAL_PRCM_DPLL_PCIE_REF",
    "PMHAL_PRCM_DPLL_PER",
    "PMHAL_PRCM_DPLL_USB",
    "PMHAL_PRCM_DPLL_DSP",
    "PMHAL_PRCM_DPLL_EVE",
    "PMHAL_PRCM_DPLL_MPU",
    "PMHAL_PRCM_VIDEOPLL_VIDEO1",
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
    "PMHAL_PRCM_VIDEOPLL_VIDEO2",
#endif
    "PMHAL_PRCM_VIDEOPLL_HDMI",
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ATL
    "PMHAL_PRCM_MOD_ATL",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ATL */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DUMMY_MODULE4
    "PMHAL_PRCM_MOD_DUMMY_MODULE4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DUMMY_MODULE4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DUMMY_MODULE1
    "PMHAL_PRCM_MOD_DUMMY_MODULE1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DUMMY_MODULE1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DUMMY_MODULE2
    "PMHAL_PRCM_MOD_DUMMY_MODULE2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DUMMY_MODULE2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DUMMY_MODULE3
    "PMHAL_PRCM_MOD_DUMMY_MODULE3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DUMMY_MODULE3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_IO_SRCOMP_CORE
    "PMHAL_PRCM_MOD_IO_SRCOMP_CORE",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_IO_SRCOMP_CORE */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_CORE
    "PMHAL_PRCM_MOD_SMARTREFLEX_CORE",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_CORE */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_DSPEVE
    "PMHAL_PRCM_MOD_SMARTREFLEX_DSPEVE",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_DSPEVE */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_GPU
    "PMHAL_PRCM_MOD_SMARTREFLEX_GPU",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_GPU */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_IVAHD
    "PMHAL_PRCM_MOD_SMARTREFLEX_IVAHD",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_IVAHD */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_MPU
    "PMHAL_PRCM_MOD_SMARTREFLEX_MPU",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SMARTREFLEX_MPU */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_PHY1_ALWAYS_ON
    "PMHAL_PRCM_MOD_USB_PHY1_ALWAYS_ON",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_PHY1_ALWAYS_ON */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_PHY2_ALWAYS_ON
    "PMHAL_PRCM_MOD_USB_PHY2_ALWAYS_ON",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_PHY2_ALWAYS_ON */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_PHY3_ALWAYS_ON
    "PMHAL_PRCM_MOD_USB_PHY3_ALWAYS_ON",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_PHY3_ALWAYS_ON */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EFUSE_CTRL_CUST
    "PMHAL_PRCM_MOD_EFUSE_CTRL_CUST",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EFUSE_CTRL_CUST */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DMA_SYSTEM
    "PMHAL_PRCM_MOD_DMA_SYSTEM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DMA_SYSTEM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSP1
    "PMHAL_PRCM_MOD_DSP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSP2
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
    "PMHAL_PRCM_MOD_DSP2",
#endif
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_BB2D
    "PMHAL_PRCM_MOD_BB2D",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_BB2D */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DSS
    "PMHAL_PRCM_MOD_DSS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DSS */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SDVENC
    "PMHAL_PRCM_MOD_SDVENC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SDVENC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DLL
    "PMHAL_PRCM_MOD_DLL",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DLL */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DMM
    "PMHAL_PRCM_MOD_DMM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DMM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EMIF1
    "PMHAL_PRCM_MOD_EMIF1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EMIF1 */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EMIF2
    "PMHAL_PRCM_MOD_EMIF2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EMIF2 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EMIF_OCP_FW
    "PMHAL_PRCM_MOD_EMIF_OCP_FW",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EMIF_OCP_FW */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EVE1
    "PMHAL_PRCM_MOD_EVE1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EVE1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EVE2
    "PMHAL_PRCM_MOD_EVE2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EVE2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EVE3
    "PMHAL_PRCM_MOD_EVE3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EVE3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_EVE4
    "PMHAL_PRCM_MOD_EVE4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_EVE4 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_CPGMAC
    "PMHAL_PRCM_MOD_CPGMAC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CPGMAC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPU
    "PMHAL_PRCM_MOD_GPU",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPU */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C5
    "PMHAL_PRCM_MOD_I2C5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP1
    "PMHAL_PRCM_MOD_MCASP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER5
    "PMHAL_PRCM_MOD_TIMER5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER6
    "PMHAL_PRCM_MOD_TIMER6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER7
    "PMHAL_PRCM_MOD_TIMER7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER8
    "PMHAL_PRCM_MOD_TIMER8",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER8 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART6
    "PMHAL_PRCM_MOD_UART6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_IPU1
    "PMHAL_PRCM_MOD_IPU1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_IPU1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_IPU2
    "PMHAL_PRCM_MOD_IPU2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_IPU2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_IVA
    "PMHAL_PRCM_MOD_IVA",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_IVA */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SL2
    "PMHAL_PRCM_MOD_SL2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SL2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_IEEE1500_2_OCP
    "PMHAL_PRCM_MOD_IEEE1500_2_OCP",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_IEEE1500_2_OCP */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMC1
    "PMHAL_PRCM_MOD_MMC1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMC1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMC2
    "PMHAL_PRCM_MOD_MMC2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMC2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MLB_SS
    "PMHAL_PRCM_MOD_MLB_SS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MLB_SS */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SATA
    "PMHAL_PRCM_MOD_SATA",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SATA */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP1
    "PMHAL_PRCM_MOD_OCP2SCP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP3
    "PMHAL_PRCM_MOD_OCP2SCP3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS1
    "PMHAL_PRCM_MOD_USB_OTG_SS1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS2
    "PMHAL_PRCM_MOD_USB_OTG_SS2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS3
    "PMHAL_PRCM_MOD_USB_OTG_SS3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS3 */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS4
    "PMHAL_PRCM_MOD_USB_OTG_SS4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_USB_OTG_SS4 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_CTRL_MODULE_BANDGAP
    "PMHAL_PRCM_MOD_CTRL_MODULE_BANDGAP",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CTRL_MODULE_BANDGAP */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DLL_AGING
    "PMHAL_PRCM_MOD_DLL_AGING",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DLL_AGING */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L3_INSTR
    "PMHAL_PRCM_MOD_L3_INSTR",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L3_INSTR */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L3_MAIN_2
    "PMHAL_PRCM_MOD_L3_MAIN_2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L3_MAIN_2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCP_WP_NOC
    "PMHAL_PRCM_MOD_OCP_WP_NOC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCP_WP_NOC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPMC
    "PMHAL_PRCM_MOD_GPMC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPMC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L3_MAIN_1
    "PMHAL_PRCM_MOD_L3_MAIN_1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L3_MAIN_1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMU_EDMA
    "PMHAL_PRCM_MOD_MMU_EDMA",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMU_EDMA */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMU_PCIESS
    "PMHAL_PRCM_MOD_MMU_PCIESS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMU_PCIESS */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM1
    "PMHAL_PRCM_MOD_OCMC_RAM1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM1 */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM2
    "PMHAL_PRCM_MOD_OCMC_RAM2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM3
    "PMHAL_PRCM_MOD_OCMC_RAM3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCMC_RAM3 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCMC_ROM
    "PMHAL_PRCM_MOD_OCMC_ROM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCMC_ROM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_IVA2
    "PMHAL_PRCM_MOD_SPARE_IVA2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_IVA2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VCP1
    "PMHAL_PRCM_MOD_VCP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VCP1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VCP2
    "PMHAL_PRCM_MOD_VCP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VCP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_CME
    "PMHAL_PRCM_MOD_SPARE_CME",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_CME */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_HDMI
    "PMHAL_PRCM_MOD_SPARE_HDMI",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_HDMI */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_ICM
    "PMHAL_PRCM_MOD_SPARE_ICM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_ICM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_SATA2
    "PMHAL_PRCM_MOD_SPARE_SATA2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_SATA2 */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_UNKNOWN4
    "PMHAL_PRCM_MOD_SPARE_UNKNOWN4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_UNKNOWN4 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_UNKNOWN5
    "PMHAL_PRCM_MOD_SPARE_UNKNOWN5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_UNKNOWN5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_UNKNOWN6
    "PMHAL_PRCM_MOD_SPARE_UNKNOWN6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_UNKNOWN6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_VIDEOPLL1
    "PMHAL_PRCM_MOD_SPARE_VIDEOPLL1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_VIDEOPLL1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_VIDEOPLL2
    "PMHAL_PRCM_MOD_SPARE_VIDEOPLL2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_VIDEOPLL2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_VIDEOPLL3
    "PMHAL_PRCM_MOD_SPARE_VIDEOPLL3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_VIDEOPLL3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TPCC
    "PMHAL_PRCM_MOD_TPCC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TPCC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TPTC1
    "PMHAL_PRCM_MOD_TPTC1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TPTC1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TPTC2
    "PMHAL_PRCM_MOD_TPTC2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TPTC2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L4_CFG
    "PMHAL_PRCM_MOD_L4_CFG",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L4_CFG */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP2
    "PMHAL_PRCM_MOD_OCP2SCP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_OCP2SCP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SAR_ROM
    "PMHAL_PRCM_MOD_SAR_ROM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SAR_ROM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_RTC
    "PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_RTC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_RTC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_SDRAM
    "PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_SDRAM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_SDRAM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_WKUP
    "PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_WKUP",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_WKUP */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPINLOCK
    "PMHAL_PRCM_MOD_SPINLOCK",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPINLOCK */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_IO_DELAY_BLOCK
    "PMHAL_PRCM_MOD_IO_DELAY_BLOCK",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_IO_DELAY_BLOCK */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX1
    "PMHAL_PRCM_MOD_MAILBOX1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX10
    "PMHAL_PRCM_MOD_MAILBOX10",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX10 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX11
    "PMHAL_PRCM_MOD_MAILBOX11",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX11 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX12
    "PMHAL_PRCM_MOD_MAILBOX12",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX12 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX13
    "PMHAL_PRCM_MOD_MAILBOX13",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX13 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX2
    "PMHAL_PRCM_MOD_MAILBOX2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX3
    "PMHAL_PRCM_MOD_MAILBOX3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX4
    "PMHAL_PRCM_MOD_MAILBOX4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX5
    "PMHAL_PRCM_MOD_MAILBOX5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX6
    "PMHAL_PRCM_MOD_MAILBOX6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX7
    "PMHAL_PRCM_MOD_MAILBOX7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX8
    "PMHAL_PRCM_MOD_MAILBOX8",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX8 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MAILBOX9
    "PMHAL_PRCM_MOD_MAILBOX9",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MAILBOX9 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C1
    "PMHAL_PRCM_MOD_I2C1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C2
    "PMHAL_PRCM_MOD_I2C2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C3
    "PMHAL_PRCM_MOD_I2C3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C4
    "PMHAL_PRCM_MOD_I2C4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L4_PER1
    "PMHAL_PRCM_MOD_L4_PER1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L4_PER1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER10
    "PMHAL_PRCM_MOD_TIMER10",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER10 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER11
    "PMHAL_PRCM_MOD_TIMER11",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER11 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER2
    "PMHAL_PRCM_MOD_TIMER2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER3
    "PMHAL_PRCM_MOD_TIMER3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER4
    "PMHAL_PRCM_MOD_TIMER4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER9
    "PMHAL_PRCM_MOD_TIMER9",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER9 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ELM
    "PMHAL_PRCM_MOD_ELM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ELM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_HDQ1W
    "PMHAL_PRCM_MOD_HDQ1W",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_HDQ1W */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI1
    "PMHAL_PRCM_MOD_MCSPI1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI2
    "PMHAL_PRCM_MOD_MCSPI2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI3
    "PMHAL_PRCM_MOD_MCSPI3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCSPI4
    "PMHAL_PRCM_MOD_MCSPI4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCSPI4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART1
    "PMHAL_PRCM_MOD_UART1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART2
    "PMHAL_PRCM_MOD_UART2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART3
    "PMHAL_PRCM_MOD_UART3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART4
    "PMHAL_PRCM_MOD_UART4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART5
    "PMHAL_PRCM_MOD_UART5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO2
    "PMHAL_PRCM_MOD_GPIO2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO3
    "PMHAL_PRCM_MOD_GPIO3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO4
    "PMHAL_PRCM_MOD_GPIO4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO5
    "PMHAL_PRCM_MOD_GPIO5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO6
    "PMHAL_PRCM_MOD_GPIO6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO7
    "PMHAL_PRCM_MOD_GPIO7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO8
    "PMHAL_PRCM_MOD_GPIO8",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO8 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMC3
    "PMHAL_PRCM_MOD_MMC3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMC3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MMC4
    "PMHAL_PRCM_MOD_MMC4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MMC4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCAN2
    "PMHAL_PRCM_MOD_DCAN2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCAN2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L4_PER2
    "PMHAL_PRCM_MOD_L4_PER2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L4_PER2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART7
    "PMHAL_PRCM_MOD_UART7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART8
    "PMHAL_PRCM_MOD_UART8",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART8 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART9
    "PMHAL_PRCM_MOD_UART9",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART9 */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PRUSS1
    "PMHAL_PRCM_MOD_PRUSS1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PRUSS1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PRUSS2
    "PMHAL_PRCM_MOD_PRUSS2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PRUSS2 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP2
    "PMHAL_PRCM_MOD_MCASP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP3
    "PMHAL_PRCM_MOD_MCASP3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP4
    "PMHAL_PRCM_MOD_MCASP4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP5
    "PMHAL_PRCM_MOD_MCASP5",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP5 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP6
    "PMHAL_PRCM_MOD_MCASP6",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP6 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP7
    "PMHAL_PRCM_MOD_MCASP7",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP7 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MCASP8
    "PMHAL_PRCM_MOD_MCASP8",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MCASP8 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PWMSS1
    "PMHAL_PRCM_MOD_PWMSS1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PWMSS1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PWMSS2
    "PMHAL_PRCM_MOD_PWMSS2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PWMSS2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PWMSS3
    "PMHAL_PRCM_MOD_PWMSS3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PWMSS3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_QSPI
    "PMHAL_PRCM_MOD_QSPI",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_QSPI */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L4_PER3
    "PMHAL_PRCM_MOD_L4_PER3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L4_PER3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER13
    "PMHAL_PRCM_MOD_TIMER13",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER13 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER14
    "PMHAL_PRCM_MOD_TIMER14",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER14 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER15
    "PMHAL_PRCM_MOD_TIMER15",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER15 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER16
    "PMHAL_PRCM_MOD_TIMER16",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER16 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_AES1
    "PMHAL_PRCM_MOD_AES1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_AES1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_AES2
    "PMHAL_PRCM_MOD_AES2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_AES2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DES3DES
    "PMHAL_PRCM_MOD_DES3DES",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DES3DES */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DMA_CRYPTO
    "PMHAL_PRCM_MOD_DMA_CRYPTO",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DMA_CRYPTO */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_FPKA
    "PMHAL_PRCM_MOD_FPKA",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_FPKA */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_RNG
    "PMHAL_PRCM_MOD_RNG",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_RNG */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SHA2MD51
    "PMHAL_PRCM_MOD_SHA2MD51",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SHA2MD51 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SHA2MD52
    "PMHAL_PRCM_MOD_SHA2MD52",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SHA2MD52 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MPU
    "PMHAL_PRCM_MOD_MPU",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MPU */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MPU_MPU_DBG
    "PMHAL_PRCM_MOD_MPU_MPU_DBG",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MPU_MPU_DBG */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PCIESS1
    "PMHAL_PRCM_MOD_PCIESS1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PCIESS1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_PCIESS2
    "PMHAL_PRCM_MOD_PCIESS2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_PCIESS2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_RTCSS
    "PMHAL_PRCM_MOD_RTCSS",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_RTCSS */
#if defined (SOC_TDA2EX) || defined (SOC_AM571x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_CSI1
    "PMHAL_PRCM_MOD_CSI1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CSI1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_CSI2
    "PMHAL_PRCM_MOD_CSI2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CSI2 */
#endif
#if defined (SOC_TDA2EX) || defined (SOC_AM571x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_LVDSRX
    "PMHAL_PRCM_MOD_LVDSRX",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_LVDSRX */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VIP1
    "PMHAL_PRCM_MOD_VIP1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VIP1 */
#if defined (SOC_TDA2XX) || defined (SOC_AM572x) || defined (SOC_DRA75x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VIP2
    "PMHAL_PRCM_MOD_VIP2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VIP2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VIP3
    "PMHAL_PRCM_MOD_VIP3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VIP3 */
#endif
#ifdef BUILDCFG_PMHAL_PRCM_MOD_VPE
    "PMHAL_PRCM_MOD_VPE",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_VPE */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DEBUG_LOGIC
    "PMHAL_PRCM_MOD_DEBUG_LOGIC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DEBUG_LOGIC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_MPU_EMU_DBG
    "PMHAL_PRCM_MOD_MPU_EMU_DBG",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_MPU_EMU_DBG */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_ADC
    "PMHAL_PRCM_MOD_ADC",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_ADC */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_COUNTER_32K
    "PMHAL_PRCM_MOD_COUNTER_32K",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_COUNTER_32K */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_CTRL_MODULE_WKUP
    "PMHAL_PRCM_MOD_CTRL_MODULE_WKUP",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CTRL_MODULE_WKUP */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_DCAN1
    "PMHAL_PRCM_MOD_DCAN1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_DCAN1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_GPIO1
    "PMHAL_PRCM_MOD_GPIO1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_GPIO1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_IO_SRCOMP_WKUP
    "PMHAL_PRCM_MOD_IO_SRCOMP_WKUP",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_IO_SRCOMP_WKUP */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_KBD
    "PMHAL_PRCM_MOD_KBD",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_KBD */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_L4_WKUP
    "PMHAL_PRCM_MOD_L4_WKUP",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_L4_WKUP */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SAR_RAM
    "PMHAL_PRCM_MOD_SAR_RAM",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SAR_RAM */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_SAFETY1
    "PMHAL_PRCM_MOD_SPARE_SAFETY1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_SAFETY1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_SAFETY2
    "PMHAL_PRCM_MOD_SPARE_SAFETY2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_SAFETY2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_SAFETY3
    "PMHAL_PRCM_MOD_SPARE_SAFETY3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_SAFETY3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_SAFETY4
    "PMHAL_PRCM_MOD_SPARE_SAFETY4",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_SAFETY4 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_UNKNOWN2
    "PMHAL_PRCM_MOD_SPARE_UNKNOWN2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_UNKNOWN2 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_SPARE_UNKNOWN3
    "PMHAL_PRCM_MOD_SPARE_UNKNOWN3",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_SPARE_UNKNOWN3 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER1
    "PMHAL_PRCM_MOD_TIMER1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_TIMER12
    "PMHAL_PRCM_MOD_TIMER12",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_TIMER12 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_UART10
    "PMHAL_PRCM_MOD_UART10",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_UART10 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_WD_TIMER1
    "PMHAL_PRCM_MOD_WD_TIMER1",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_WD_TIMER1 */
#ifdef BUILDCFG_PMHAL_PRCM_MOD_WD_TIMER2
    "PMHAL_PRCM_MOD_WD_TIMER2",
#endif /* BUILDCFG_PMHAL_PRCM_MOD_WD_TIMER2 */
#if defined (SOC_TDA2EX) || defined (SOC_AM571x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_CAL
    "PMHAL_PRCM_MOD_CAL"
#endif /* BUILDCFG_PMHAL_PRCM_MOD_CAL */
#endif
#if defined (SOC_TDA2EX) || defined (SOC_AM571x)
#ifdef BUILDCFG_PMHAL_PRCM_MOD_I2C6
    "PMHAL_PRCM_MOD_I2C6"
#endif /* BUILDCFG_PMHAL_PRCM_MOD_I2C6 */
#endif
};

/**
 * \brief DPLL Post Divider Names
 */
const char *pmhalPostDivList_names[] =
{
    "PMHAL_PRCM_DPLL_POST_DIV_M2",
    "PMHAL_PRCM_DPLL_POST_DIV_M2X2",
    "PMHAL_PRCM_DPLL_POST_DIV_M4",
    "PMHAL_PRCM_DPLL_POST_DIV_M3",
    "PMHAL_PRCM_DPLL_POST_DIV_M5",
    "PMHAL_PRCM_DPLL_POST_DIV_M6",
    "PMHAL_PRCM_DPLL_POST_DIV_H11",
    "PMHAL_PRCM_DPLL_POST_DIV_H12",
    "PMHAL_PRCM_DPLL_POST_DIV_H13",
    "PMHAL_PRCM_DPLL_POST_DIV_H14",
    "PMHAL_PRCM_DPLL_POST_DIV_H21",
    "PMHAL_PRCM_DPLL_POST_DIV_H22",
    "PMHAL_PRCM_DPLL_POST_DIV_H23",
    "PMHAL_PRCM_DPLL_POST_DIV_H24",
    "PMHAL_PRCM_DPLL_POST_DIV_VCO_LDO_DIV",
    "PMHAL_PRCM_DPLL_POST_DIV_VCO_LDO",
    "PMHAL_PRCM_DPLL_POST_DIV_DCO_LDO",
    "PMHAL_PRCM_DPLL_POST_DIV_M7"
};
/* ========================================================================== */
/*                            Function Declarations                           */
/* ========================================================================== */

/* None */

#ifdef __cplusplus
}
#endif

