INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/imports/Desktop/package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/imports/new/module_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_memoria
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/new/top_module_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_memoria
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sim_1/imports/new/tb_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_memoria
