---
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: HSU_TGT CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: 'PTA to TGT command does not match any of RD_F1, WR_F1, WU_F1, RD_MSIX, WR_MSIX, RD_PBA, RD_ITM, SET_ITM, CLR_ITM, RD_UR_CA, RD_ZEROFILL, RD_CSR, WR_CSR'
      NAME: illegal_pta_cmd
      WIDTH: 1
    - DESCRIPTION: 'MID address decode results in unknown destination HSU_UNKNOWN_MID '
      NAME: mid_dst_err2
      WIDTH: 1
    - DESCRIPTION: MID address decode has a error output err_o
      NAME: mid_dst_err1
      WIDTH: 1
    - DESCRIPTION: 'muti bit error - memory ptag    '
      NAME: mem_ptag_merr
      WIDTH: 1
    - DESCRIPTION: 'muti bit error - memory llst    '
      NAME: mem_llst_merr
      WIDTH: 1
    - DESCRIPTION: 'muti bit error - memory ftag    '
      NAME: mem_ftag_merr
      WIDTH: 1
    - DESCRIPTION: 'muti bit error - memory rbuf_lo '
      NAME: mem_rbuf_lo_merr
      WIDTH: 1
    - DESCRIPTION: 'muti bit error - memory rbuf_hi '
      NAME: mem_rbuf_hi_merr
      WIDTH: 1
    - DESCRIPTION: 'muti bit error - memory iramc   '
      NAME: mem_iramc_merr
      WIDTH: 1
    - DESCRIPTION: 'muti bit error - memory iramd_lo'
      NAME: mem_iramd_lo_merr
      WIDTH: 1
    - DESCRIPTION: 'muti bit error - memory iramd_hi'
      NAME: mem_iramd_hi_merr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: 'single bit error - memory ptag    '
      NAME: mem_ptag_serr
      WIDTH: 1
    - DESCRIPTION: 'single bit error - memory llst    '
      NAME: mem_llst_serr
      WIDTH: 1
    - DESCRIPTION: 'single bit error - memory ftag    '
      NAME: mem_ftag_serr
      WIDTH: 1
    - DESCRIPTION: 'single bit error - memory rbuf_lo '
      NAME: mem_rbuf_lo_serr
      WIDTH: 1
    - DESCRIPTION: 'single bit error - memory rbuf_hi '
      NAME: mem_rbuf_hi_serr
      WIDTH: 1
    - DESCRIPTION: 'single bit error - memory iramc   '
      NAME: mem_iramc_serr
      WIDTH: 1
    - DESCRIPTION: 'single bit error - memory iramd_lo'
      NAME: mem_iramd_lo_serr
      WIDTH: 1
    - DESCRIPTION: 'single bit error - memory iramd_hi'
      NAME: mem_iramd_hi_serr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: HSU_TGT_AN
PARENTNAME: HSU_3_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: hsu_tgt_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: hsu_tgt_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: hsu_tgt_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: 'PTA to TGT command does not match any of RD_F1, WR_F1, WU_F1, RD_MSIX, WR_MSIX, RD_PBA, RD_ITM, SET_ITM, CLR_ITM, RD_UR_CA, RD_ZEROFILL, RD_CSR, WR_CSR'
        NAME: illegal_pta_cmd
        WIDTH: 1
      - &2
        DESCRIPTION: 'MID address decode results in unknown destination HSU_UNKNOWN_MID '
        NAME: mid_dst_err2
        WIDTH: 1
      - &3
        DESCRIPTION: MID address decode has a error output err_o
        NAME: mid_dst_err1
        WIDTH: 1
      - &4
        DESCRIPTION: 'muti bit error - memory ptag    '
        NAME: mem_ptag_merr
        WIDTH: 1
      - &5
        DESCRIPTION: 'muti bit error - memory llst    '
        NAME: mem_llst_merr
        WIDTH: 1
      - &6
        DESCRIPTION: 'muti bit error - memory ftag    '
        NAME: mem_ftag_merr
        WIDTH: 1
      - &7
        DESCRIPTION: 'muti bit error - memory rbuf_lo '
        NAME: mem_rbuf_lo_merr
        WIDTH: 1
      - &8
        DESCRIPTION: 'muti bit error - memory rbuf_hi '
        NAME: mem_rbuf_hi_merr
        WIDTH: 1
      - &9
        DESCRIPTION: 'muti bit error - memory iramc   '
        NAME: mem_iramc_merr
        WIDTH: 1
      - &10
        DESCRIPTION: 'muti bit error - memory iramd_lo'
        NAME: mem_iramd_lo_merr
        WIDTH: 1
      - &11
        DESCRIPTION: 'muti bit error - memory iramd_hi'
        NAME: mem_iramd_hi_merr
        WIDTH: 1
    NAME: hsu_tgt_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: hsu_tgt_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: hsu_tgt_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: hsu_tgt_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: hsu_tgt_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &12
        DESCRIPTION: 'single bit error - memory ptag    '
        NAME: mem_ptag_serr
        WIDTH: 1
      - &13
        DESCRIPTION: 'single bit error - memory llst    '
        NAME: mem_llst_serr
        WIDTH: 1
      - &14
        DESCRIPTION: 'single bit error - memory ftag    '
        NAME: mem_ftag_serr
        WIDTH: 1
      - &15
        DESCRIPTION: 'single bit error - memory rbuf_lo '
        NAME: mem_rbuf_lo_serr
        WIDTH: 1
      - &16
        DESCRIPTION: 'single bit error - memory rbuf_hi '
        NAME: mem_rbuf_hi_serr
        WIDTH: 1
      - &17
        DESCRIPTION: 'single bit error - memory iramc   '
        NAME: mem_iramc_serr
        WIDTH: 1
      - &18
        DESCRIPTION: 'single bit error - memory iramd_lo'
        NAME: mem_iramd_lo_serr
        WIDTH: 1
      - &19
        DESCRIPTION: 'single bit error - memory iramd_hi'
        NAME: mem_iramd_hi_serr
        WIDTH: 1
    NAME: hsu_tgt_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: hsu_tgt_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: hsu_tgt_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: hsu_tgt_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: hsu_tgt_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for HSU_TGT Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: '{hsu_tgt}{mod_id}'
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: '{hsu_tgt}{mod_id}'
        WIDTH: 8
      - ATTR: 1
        DEFAULT: '{hsu_tgt}{version}'
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: '{hsu_tgt}{version}'
        WIDTH: 8
      - ATTR: 1
        DEFAULT: '{hsu_tgt}{features}'
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: '{hsu_tgt}{features}'
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: hsu_tgt_features
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: hsu_tgt_spare_pio
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: hsu_tgt_scratchpad
  - ATTR: 134217733
    DESCRIPTION: csr general purpose 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: dont use csr stall from mem wrap
        NAME: dis_csr_stall
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: debug packets event stats enable for hsu_tgt_csr_mem_tgt_stats
        NAME: evt_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: unused
        NAME: unused1
        WIDTH: 62
    NAME: hsu_tgt_csr_gen1
  - ATTR: 6
    DESCRIPTION: csr to initialize snx credits
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                  On a write to this CSR:
                                     if wr_data[11]==1, snx_credits_vc0 will be intialized with wr_data[8:0]
                                     if wr_data[23]==1, snx_credits_vc2 will be intialized with wr_data[20:12]
                  
        NAME: cred_init_snx
        WIDTH: 24
    NAME: hsu_tgt_csr_cred_init_snx
  - ATTR: 134217734
    DESCRIPTION: 'csr_err_log - internal assertions/errors for debug; write-1-to-clr'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: err_log
        WIDTH: 32
    NAME: hsu_tgt_csr_err_log
    TEST_ATTR: 0
  - ATTR: 6
    DESCRIPTION: 'csr_mem_init_cmd - to initialize TGT memories'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                  On a write to this CSR, following bits of wr_data if 1 will start a init of the memories mentioned below:
                                     [0]  - init ptag command
                                     [1]  - init llst command
                                     [2]  - init ftag command
                                     [3]  - init iramc command
                                     [4]  - init iramd_lo command
                                     [5]  - init iramd_hi command
                                     [6]  - init rbuf_lo command
                                     [7]  - init rbuf_hi command
                  
        NAME: mem_init_cmd
        WIDTH: 8
    NAME: hsu_tgt_csr_mem_init_cmd
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: csr_mem_init_status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                  On a read to this CSR, following bits of rd_data will indicate if a init of the memories mentioned below is done:
                                     [0]  - init ptag done
                                     [1]  - init llst done
                                     [2]  - init ftag done
                                     [3]  - init iramc done
                                     [4]  - init iramd_lo done
                                     [5]  - init iramd_hi done
                                     [6]  - init rbuf_lo done
                                     [7]  - init rbuf_hi done
                  
        NAME: mem_init_status
        WIDTH: 8
    NAME: hsu_tgt_csr_mem_init_status
    TEST_ATTR: 0
  - ATTR: 134217738
    DESCRIPTION: 'csr_dbg_state0 - internal signals for debug'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_dbg_state0
        WIDTH: 384
    NAME: hsu_tgt_csr_mem_dbg_state0
    TEST_ATTR: 0
  - ATTR: 134217738
    DESCRIPTION: 'csr_dbg_state1 - internal signals for debug'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_dbg_state1
        WIDTH: 320
    NAME: hsu_tgt_csr_mem_dbg_state1
    TEST_ATTR: 0
  - ATTR: 134217738
    DESCRIPTION: 'csr_dbg_state2 - internal signals for debug'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_dbg_state2
        WIDTH: 320
    NAME: hsu_tgt_csr_mem_dbg_state2
    TEST_ATTR: 0
  - ATTR: 134217738
    DESCRIPTION: 'csr_dbg_state3 - internal signals for debug'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_dbg_state3
        WIDTH: 320
    NAME: hsu_tgt_csr_mem_dbg_state3
    TEST_ATTR: 0
  - ATTR: 134217738
    DESCRIPTION: 'csr_dbg_state4 - internal signals for debug'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mid_dst_err1_stky
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mid_dst_err1_addr
        WIDTH: 48
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mid_dst_err2_stky
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mid_dst_err2_addr
        WIDTH: 48
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: illegal_pta_cmd_stky
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: illegal_pta_cmd_data
        WIDTH: 4
    NAME: hsu_tgt_csr_mem_dbg_state4
    TEST_ATTR: 0
  - ATTR: 5
    DESCRIPTION: 'csr_at_reg1 - csr for MID address decoder'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hbm_coh_base
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hbm_coh_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hbm_buf_base
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hbm_buf_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd0_gid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd0_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pc_gid_min
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pc_gid_max
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pc_lid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pc_lid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pc_lid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pc_lid3
        WIDTH: 5
    NAME: hsu_tgt_csr_at_reg1
  - ATTR: 5
    DESCRIPTION: 'csr_at_reg2 - csr for MID address decoder'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: nu_gid_min
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: nu_gid_max
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: nu_lid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: nu_lid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: nu_lid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: nu_lid3
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mu_gid_min
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mu_gid_max
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mu_lid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mu_lid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mu_lid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mu_lid3
        WIDTH: 5
    NAME: hsu_tgt_csr_at_reg2
  - ATTR: 5
    DESCRIPTION: 'csr_at_reg3 - csr for MID address decoder'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hu_gid_min
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hu_gid_max
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hu_lid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hu_lid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hu_lid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hu_lid3
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: nvram_base
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: nvram_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ddr_coh_base
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ddr_coh_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ddr_buf_base
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ddr_buf_lid
        WIDTH: 5
    NAME: hsu_tgt_csr_at_reg3
  - ATTR: 5
    DESCRIPTION: 'csr_at_reg4 - csr for MID address decoder'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd1_gid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd1_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd2_gid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd2_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: default_gid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: default_lid
        WIDTH: 5
    NAME: hsu_tgt_csr_at_reg4
  - ATTR: 5
    DESCRIPTION: 'csr_at_reg5 - csr for MID address decoder'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hbm_hash_num_shard
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hbm_coh_hash_mode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hbm_buf_hash_mode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hbm_hash_stacked_mode
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ddr_hash_stacked_mode
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ddr_coh_hash_mode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ddr_buf_hash_mode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd1_addr_min
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd1_addr_max
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd2_addr_min
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd2_addr_max
        WIDTH: 13
    NAME: hsu_tgt_csr_at_reg5
  - ATTR: 5
    DESCRIPTION: 'csr_at_reg6 - csr for MID address decoder'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hbm_hash_mask0
        WIDTH: 26
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: hbm_hash_mask1
        WIDTH: 26
    NAME: hsu_tgt_csr_at_reg6
  - ATTR: 5
    DESCRIPTION: 'csr_at_reg7 - csr for MID address decoder'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ddr_hash_mask0
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ddr_hash_mask1
        WIDTH: 32
    NAME: hsu_tgt_csr_at_reg7
  - ATTR: 134217733
    DESCRIPTION: TGT FLA Ring Module ID
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: module_id
        WIDTH: 8
    NAME: hsu_tgt_csr_fla_ring_module_id_cfg
  - ATTR: 134217733
    DESCRIPTION: TGT mem error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'rising edge of this injects error into memory ptag    '
        NAME: ptag
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'rising edge of this injects error into memory llst    '
        NAME: llst
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'rising edge of this injects error into memory ftag    '
        NAME: ftag
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'rising edge of this injects error into memory rbuf_lo '
        NAME: rbuf_lo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'rising edge of this injects error into memory rbuf_hi '
        NAME: rbuf_hi
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'rising edge of this injects error into memory iramc   '
        NAME: iramc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: rising edge of this injects error into memory iramd_lo
        NAME: iramd_lo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: rising edge of this injects error into memory iramd_hi
        NAME: iramd_hi
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'error type: 0=UC, 1=Correctable'
        NAME: err_type
        WIDTH: 1
    NAME: hsu_tgt_csr_mem_err_inj_cfg
    TEST_ATTR: 0
  - ATTR: 134217737
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                                   First SRAM ECC error detected (1-hot)
                                                   Set when first error is detected
                                                   Reset when corresponding interrupt status bit is cleared
                                                   [0]  - mem_iramd_hi uncorr err
                                                   [1]  - mem_iramd_lo uncorr err
                                                   [2]  - mem_iramc uncorr err
                                                   [3]  - mem_rbuf_hi uncorr err
                                                   [4]  - mem_rbuf_lo uncorr err
                                                   [5]  - mem_ftag uncorr err
                                                   [6]  - mem_llst uncorr err
                                                   [7]  - mem_ptag uncorr err
                                                   [8]  - mem_iramd_hi corr err
                                                   [9]  - mem_iramd_lo corr err
                                                   [10] - mem_iramc corr err
                                                   [11] - mem_rbuf_hi corr err
                                                   [12] - mem_rbuf_lo corr err
                                                   [13] - mem_ftag corr err
                                                   [14] - mem_llst corr err
                                                   [15] - mem_ptag corr err
                                                  
        NAME: val
        WIDTH: 16
    NAME: hsu_tgt_csr_sram_log_err
  - ATTR: 134217737
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Syndrome related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 16
    NAME: hsu_tgt_csr_sram_log_syndrome
  - ATTR: 134217737
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 9
    NAME: hsu_tgt_csr_sram_log_addr
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_0 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_0
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_1 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_1
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_2 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_2
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_3 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_3
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_4 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_4
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_5 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_5
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_6 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_6
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_7 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_7
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_8 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_8
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_9 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_9
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_10 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_10
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_11 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_11
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_12 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_12
  - ATTR: 5
    DESCRIPTION: 'special address for mid pool_13 drain - info and doc link in jira F1-1663'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_13
  - ATTR: 5
    DESCRIPTION: csr general purpose 2
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'release mid pools - info and doc link in jira F1-1663'
        NAME: mid_drain_en
        WIDTH: 14
    NAME: hsu_tgt_csr_gen2
  - ATTR: 134217738
    DESCRIPTION: 'csr_mem_ptag - read only - for debug'
    ENTRIES: 320
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: pcie_tag memory contents
        NAME: mem_ptag
        WIDTH: 99
    NAME: hsu_tgt_csr_mem_ptag
  - ATTR: 134217738
    DESCRIPTION: 'csr_mem_llst - read only - for debug'
    ENTRIES: 320
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: linked_list memory contents
        NAME: mem_llst
        WIDTH: 18
    NAME: hsu_tgt_csr_mem_llst
  - ATTR: 134217738
    DESCRIPTION: 'csr_mem_ftag - read only - for debug'
    ENTRIES: 320
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: f1_tag memory contents
        NAME: mem_ftag
        WIDTH: 9
    NAME: hsu_tgt_csr_mem_ftag
  - ATTR: 134217738
    DESCRIPTION: 'csr_mem_iramc - read only - for debug'
    ENTRIES: 34
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: iram_control memory contents
        NAME: mem_iramc
        WIDTH: 128
    NAME: hsu_tgt_csr_mem_iramc
  - ATTR: 134217738
    DESCRIPTION: 'csr_mem_iramd_lo - read only - for debug'
    ENTRIES: 34
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: iram_data_lower memory contents
        NAME: mem_iramd_lo
        WIDTH: 128
    NAME: hsu_tgt_csr_mem_iramd_lo
  - ATTR: 134217738
    DESCRIPTION: 'csr_mem_iramd_hi - read only - for debug'
    ENTRIES: 34
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: iram_data_upper memory contents
        NAME: mem_iramd_hi
        WIDTH: 128
    NAME: hsu_tgt_csr_mem_iramd_hi
  - ATTR: 134217738
    DESCRIPTION: 'csr_mem_rbuf_lo - read only - for debug'
    ENTRIES: 320
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: read_buffer_lower memory contents
        NAME: mem_rbuf_lo
        WIDTH: 257
    NAME: hsu_tgt_csr_mem_rbuf_lo
  - ATTR: 134217738
    DESCRIPTION: 'csr_mem_rbuf_hi - read only - for debug'
    ENTRIES: 320
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: read_buffer_upper memory contents
        NAME: mem_rbuf_hi
        WIDTH: 257
    NAME: hsu_tgt_csr_mem_rbuf_hi
  - ATTR: 134217734
    DESCRIPTION: |-
      Access to TGT Stats Counters thru standard lib_stats_cntr module:
                           counter [0][47:0] for pta_tgt_req_if cmd is RD_F1       
                           counter [1][47:0] for pta_tgt_req_if cmd is WR_F1       
                           counter [2][47:0] for pta_tgt_req_if cmd is WU_F1       
                           counter [3][47:0] for pta_tgt_req_if cmd is RD_MSIX     
                           counter [4][47:0] for pta_tgt_req_if cmd is WR_MSIX     
                           counter [5][47:0] for pta_tgt_req_if cmd is RD_PBA      
                           counter [6][47:0] for pta_tgt_req_if cmd is RD_ITM      
                           counter [7][47:0] for pta_tgt_req_if cmd is SET_ITM     
                           counter [8][47:0] for pta_tgt_req_if cmd is CLR_ITM     
                           counter [9][47:0] for pta_tgt_req_if cmd is RD_UR_CA    
                           counter[10][47:0] for pta_tgt_req_if cmd is RD_ZEROFILL 
                           counter[11][47:0] for pta_tgt_req_if cmd is RD_CSR      
                           counter[12][47:0] for pta_tgt_req_if cmd is WR_CSR      
                           counter[13][47:0] for pta_tgt_req_if.intf_crd_ack
                           counter[14][47:0] for hdma_tgt_cpl_if_vld
                           counter[15][47:0] for hdma_tgt_cpl_if.intf_crd_ack
                           counter[16][47:0] for fep_tgt_ldn_if.vld
                           counter[17][47:0] for fep_tgt_ldn_if.crd
                           counter[18][47:0] for cmn_tgt_mid_if_vld
                           counter[19][47:0] for cmn_tgt_mid_if.intf_crd_ack
                           counter[20][47:0] for msc_tgt_csrm_cpl_if_vld
                           counter[21][47:0] for msc_tgt_csrm_cpl_if.intf_crd_ack
                           counter[22][47:0] for tgt_hdma_cpl_if.vld & tgt_hdma_cpl_if.flit.sop
                           counter[23][47:0] for tgt_hdma_cpl_if.vld
                           counter[24][47:0] for tgt_hdma_cpl_if.vld & tgt_hdma_cpl_if.flit.err
                           counter[25][47:0] for tgt_pwp_req_if.vld &  tgt_pwp_req_if.flit.rw
                           counter[26][47:0] for tgt_pwp_req_if.vld & ~tgt_pwp_req_if.flit.rw
                           counter[27][47:0] for tgt_pwp_req_if_intf_crd_ack
                           counter[28][47:0] for tgt_msc_csrm_req_if.vld &  tgt_msc_csrm_req_if.flit.rw
                           counter[29][47:0] for tgt_msc_csrm_req_if.vld & ~tgt_msc_csrm_req_if.flit.rw
                           counter[30][47:0] for tgt_msc_csrm_req_if_intf_crd_ack
                           counter[31][47:0] for wqsi_tgt_wu_deq_if_vld & wqsi_tgt_wu_deq_if_dst==1
                           counter[32][47:0] for tgt_wqsi_wu_deq_if_ack
                           counter[33][47:0] for tgt_fep_ldn_if.vld
                           counter[34][47:0] for tgt_fep_ldn_if_crd
                           counter[35][47:0] for send_snw
                           counter[36][47:0] for send_snr
                           counter[37][47:0] for send_rwu_cyc1
                           counter[38][47:0] for send_rwu_cyc2
                           counter[39][47:0] for send_cwu_cyc1
                           counter[40][47:0] for send_cwu_cyc2
                           counter[41][47:0] for tgt_fep_lsn_if.vc0_crd
                           counter[42][47:0] for tgt_fep_lsn_if.vc2_crd
                           counter[43][47:0] for fep_tgt_snx_credits_if_vld & (fep_tgt_snx_credits_if_src_id[4:3]==slid_2b) & (fep_tgt_snx_credits_if_vc_id==2'd0)
                           counter[44][47:0] for fep_tgt_snx_credits_if_vld & (fep_tgt_snx_credits_if_src_id[4:3]==slid_2b) & (fep_tgt_snx_credits_if_vc_id==2'd2)
               
    ENTRIES: 45
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: count value
        NAME: cnt
        WIDTH: 48
    NAME: hsu_tgt_csr_mem_tgt_stats
    TEST_ATTR: 0
XASIZE: 0
