// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_pooling2d_cl_array_ap_fixed_6u_array_ap_fixed_8_1_4_0_0_6u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer4_out_dout,
        layer4_out_num_data_valid,
        layer4_out_fifo_cap,
        layer4_out_empty_n,
        layer4_out_read,
        layer5_out_din,
        layer5_out_num_data_valid,
        layer5_out_fifo_cap,
        layer5_out_full_n,
        layer5_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] layer4_out_dout;
input  [10:0] layer4_out_num_data_valid;
input  [10:0] layer4_out_fifo_cap;
input   layer4_out_empty_n;
output   layer4_out_read;
output  [47:0] layer5_out_din;
input  [8:0] layer5_out_num_data_valid;
input  [8:0] layer5_out_fifo_cap;
input   layer5_out_full_n;
output   layer5_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer4_out_read;
reg layer5_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    internal_ap_ready;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln109_reg_949;
reg    ap_block_state2_pp0_stage1_iter0;
reg   [0:0] icmp_ln55_reg_953;
reg   [0:0] icmp_ln55_reg_953_pp0_iter1_reg;
reg   [0:0] and_ln55_1_reg_957;
reg   [0:0] and_ln55_1_reg_957_pp0_iter1_reg;
reg    ap_predicate_op145_write_state4;
reg    ap_block_state4_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY;
reg   [31:0] pY;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s;
reg   [31:0] pX;
reg   [31:0] sX;
reg    layer4_out_blk_n;
wire    ap_block_pp0_stage1;
reg    layer5_out_blk_n;
wire   [0:0] icmp_ln109_fu_238_p2;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln55_fu_254_p2;
wire   [0:0] and_ln55_1_fu_296_p2;
wire   [0:0] icmp_ln76_fu_308_p2;
reg   [0:0] icmp_ln76_reg_961;
wire   [0:0] icmp_ln80_fu_362_p2;
wire   [31:0] add_ln86_fu_392_p2;
wire   [7:0] res_pack_fu_543_p3;
reg   [7:0] res_pack_reg_974;
wire   [7:0] res_pack_1_fu_619_p3;
reg   [7:0] res_pack_1_reg_979;
wire   [7:0] res_pack_2_fu_695_p3;
reg   [7:0] res_pack_2_reg_984;
wire   [7:0] res_pack_3_fu_771_p3;
reg   [7:0] res_pack_3_reg_989;
wire   [7:0] res_pack_4_fu_847_p3;
reg   [7:0] res_pack_4_reg_994;
wire   [7:0] res_pack_5_fu_923_p3;
reg   [7:0] res_pack_5_reg_999;
reg    ap_enable_reg_pp0_iter0_reg;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_start;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_done;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_idle;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_ready;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read1;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read2;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read3;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read4;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read5;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o_ap_vld;
wire   [7:0] call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6;
wire    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6_ap_vld;
reg    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_ce;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call10;
reg    ap_block_state4_pp0_stage1_iter1_ignore_call10;
reg    ap_block_pp0_stage1_11001_ignoreCallOp62;
reg   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_149;
reg    ap_block_pp0_stage1_11001;
reg    call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_start_reg;
wire    ap_block_pp0_stage0;
wire   [31:0] add_ln80_fu_356_p2;
wire   [31:0] add_ln76_fu_302_p2;
wire   [31:0] add_ln91_fu_328_p2;
reg   [9:0] indvar_flatten_fu_132;
wire   [9:0] add_ln109_fu_244_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage1_01001;
wire   [0:0] icmp_ln55_2_fu_278_p2;
wire   [0:0] icmp_ln55_3_fu_284_p2;
wire   [0:0] and_ln55_fu_290_p2;
wire   [0:0] icmp_ln55_1_fu_268_p2;
wire   [31:0] select_ln91_fu_320_p3;
wire   [0:0] icmp_ln86_fu_378_p2;
wire   [31:0] select_ln86_fu_384_p3;
wire   [0:0] icmp_ln66_fu_491_p2;
wire   [0:0] xor_ln66_fu_497_p2;
wire   [0:0] icmp_ln66_9_fu_511_p2;
wire   [0:0] xor_ln66_9_fu_517_p2;
wire   [7:0] select_ln0_fu_503_p3;
wire   [7:0] select_ln0_1_fu_523_p3;
wire   [0:0] icmp_ln66_10_fu_531_p2;
wire   [0:0] xor_ln66_10_fu_537_p2;
wire   [0:0] icmp_ln66_11_fu_567_p2;
wire   [0:0] xor_ln66_11_fu_573_p2;
wire   [0:0] icmp_ln66_12_fu_587_p2;
wire   [0:0] xor_ln66_12_fu_593_p2;
wire   [7:0] select_ln0_2_fu_579_p3;
wire   [7:0] select_ln0_3_fu_599_p3;
wire   [0:0] icmp_ln66_13_fu_607_p2;
wire   [0:0] xor_ln66_13_fu_613_p2;
wire   [0:0] icmp_ln66_14_fu_643_p2;
wire   [0:0] xor_ln66_14_fu_649_p2;
wire   [0:0] icmp_ln66_15_fu_663_p2;
wire   [0:0] xor_ln66_15_fu_669_p2;
wire   [7:0] select_ln0_4_fu_655_p3;
wire   [7:0] select_ln0_5_fu_675_p3;
wire   [0:0] icmp_ln66_16_fu_683_p2;
wire   [0:0] xor_ln66_16_fu_689_p2;
wire   [0:0] icmp_ln66_17_fu_719_p2;
wire   [0:0] xor_ln66_17_fu_725_p2;
wire   [0:0] icmp_ln66_18_fu_739_p2;
wire   [0:0] xor_ln66_18_fu_745_p2;
wire   [7:0] select_ln0_6_fu_731_p3;
wire   [7:0] select_ln0_7_fu_751_p3;
wire   [0:0] icmp_ln66_19_fu_759_p2;
wire   [0:0] xor_ln66_19_fu_765_p2;
wire   [0:0] icmp_ln66_20_fu_795_p2;
wire   [0:0] xor_ln66_20_fu_801_p2;
wire   [0:0] icmp_ln66_21_fu_815_p2;
wire   [0:0] xor_ln66_21_fu_821_p2;
wire   [7:0] select_ln0_8_fu_807_p3;
wire   [7:0] select_ln0_9_fu_827_p3;
wire   [0:0] icmp_ln66_22_fu_835_p2;
wire   [0:0] xor_ln66_22_fu_841_p2;
wire   [0:0] icmp_ln66_23_fu_871_p2;
wire   [0:0] xor_ln66_23_fu_877_p2;
wire   [0:0] icmp_ln66_24_fu_891_p2;
wire   [0:0] xor_ln66_24_fu_897_p2;
wire   [7:0] select_ln0_10_fu_883_p3;
wire   [7:0] select_ln0_11_fu_903_p3;
wire   [0:0] icmp_ln66_25_fu_911_p2;
wire   [0:0] xor_ln66_25_fu_917_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_494;
reg    ap_condition_272;
reg    ap_condition_288;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 sY = 32'd0;
#0 pY = 32'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s = 8'd0;
#0 pX = 32'd0;
#0 sX = 32'd0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_start_reg = 1'b0;
#0 indvar_flatten_fu_132 = 10'd0;
end

myproject_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_start),
    .ap_done(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_done),
    .ap_idle(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_idle),
    .ap_ready(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_ready),
    .p_read(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read),
    .p_read1(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read1),
    .p_read2(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read2),
    .p_read3(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read3),
    .p_read4(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read4),
    .p_read5(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read5),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_i(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o_ap_vld),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_i(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_i(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_i(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_i(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o_ap_vld),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_i(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o_ap_vld),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4),
    .void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_i(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_i(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_i(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_i(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_i(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_i(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o_ap_vld),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6),
    .p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6_ap_vld(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6_ap_vld),
    .ap_ce(call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_ce)
);

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln109_fu_238_p2 == 1'd0))) begin
            call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_start_reg <= 1'b1;
        end else if ((call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_ready == 1'b1)) begin
            call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_494)) begin
        if ((icmp_ln80_fu_362_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_149 <= 32'd0;
        end else if ((icmp_ln80_fu_362_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_149 <= add_ln86_fu_392_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_272)) begin
        if ((icmp_ln109_fu_238_p2 == 1'd0)) begin
            indvar_flatten_fu_132 <= add_ln109_fu_244_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_132 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_288)) begin
        if ((icmp_ln76_fu_308_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln76_fu_308_p2 == 1'd0)) begin
            pX <= add_ln76_fu_302_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_494)) begin
        if ((icmp_ln80_fu_362_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln80_fu_362_p2 == 1'd0)) begin
            pY <= add_ln80_fu_356_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_288)) begin
        if ((icmp_ln76_fu_308_p2 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln76_fu_308_p2 == 1'd0)) begin
            sX <= add_ln91_fu_328_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln55_1_reg_957 <= and_ln55_1_fu_296_p2;
        and_ln55_1_reg_957_pp0_iter1_reg <= and_ln55_1_reg_957;
        icmp_ln109_reg_949 <= icmp_ln109_fu_238_p2;
        icmp_ln55_reg_953 <= icmp_ln55_fu_254_p2;
        icmp_ln55_reg_953_pp0_iter1_reg <= icmp_ln55_reg_953;
        icmp_ln76_reg_961 <= icmp_ln76_fu_308_p2;
        res_pack_1_reg_979 <= res_pack_1_fu_619_p3;
        res_pack_2_reg_984 <= res_pack_2_fu_695_p3;
        res_pack_3_reg_989 <= res_pack_3_fu_771_p3;
        res_pack_4_reg_994 <= res_pack_4_fu_847_p3;
        res_pack_5_reg_999 <= res_pack_5_fu_923_p3;
        res_pack_reg_974 <= res_pack_fu_543_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln76_reg_961 == 1'd1))) begin
        sY <= ap_phi_reg_pp0_iter0_storemerge_reg_149;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o_ap_vld == 1'b1))) begin
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 <= call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln109_reg_949 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp62) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_ce = 1'b1;
    end else begin
        call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        layer4_out_blk_n = layer4_out_empty_n;
    end else begin
        layer4_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln109_reg_949 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        layer4_out_read = 1'b1;
    end else begin
        layer4_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op145_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        layer5_out_blk_n = layer5_out_full_n;
    end else begin
        layer5_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op145_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        layer5_out_write = 1'b1;
    end else begin
        layer5_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_244_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln76_fu_302_p2 = (pX + 32'd1);

assign add_ln80_fu_356_p2 = (pY + 32'd1);

assign add_ln86_fu_392_p2 = (sY + select_ln86_fu_384_p3);

assign add_ln91_fu_328_p2 = (sX + select_ln91_fu_320_p3);

assign and_ln55_1_fu_296_p2 = (icmp_ln55_1_fu_268_p2 & and_ln55_fu_290_p2);

assign and_ln55_fu_290_p2 = (icmp_ln55_3_fu_284_p2 & icmp_ln55_2_fu_278_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage1_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage1_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp62 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage1_iter1_ignore_call10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_ignore_call10)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage1_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln109_reg_949 == 1'd0) & (layer4_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call10 = ((icmp_ln109_reg_949 == 1'd0) & (layer4_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter1 = ((ap_predicate_op145_write_state4 == 1'b1) & (layer5_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter1_ignore_call10 = ((ap_predicate_op145_write_state4 == 1'b1) & (layer5_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_272 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_288 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln109_fu_238_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_494 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_fu_308_p2 == 1'd1) & (icmp_ln109_fu_238_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

always @ (*) begin
    ap_predicate_op145_write_state4 = ((icmp_ln55_reg_953_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln55_1_reg_957_pp0_iter1_reg));
end

assign ap_ready = internal_ap_ready;

assign call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_start = call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_ap_start_reg;

assign call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read = layer4_out_dout[7:0];

assign call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read1 = {{layer4_out_dout[15:8]}};

assign call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read2 = {{layer4_out_dout[23:16]}};

assign call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read3 = {{layer4_out_dout[31:24]}};

assign call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read4 = {{layer4_out_dout[39:32]}};

assign call_ln52_shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_fu_160_p_read5 = {{layer4_out_dout[47:40]}};

assign icmp_ln109_fu_238_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_268_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_278_p2 = (($signed(pY) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_284_p2 = (($signed(pX) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_254_p2 = ((sX == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln66_10_fu_531_p2 = (($signed(select_ln0_fu_503_p3) < $signed(select_ln0_1_fu_523_p3)) ? 1'b1 : 1'b0);

assign icmp_ln66_11_fu_567_p2 = (($signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8) < $signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2)) ? 1'b1 : 1'b0);

assign icmp_ln66_12_fu_587_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4)) ? 1'b1 : 1'b0);

assign icmp_ln66_13_fu_607_p2 = (($signed(select_ln0_2_fu_579_p3) < $signed(select_ln0_3_fu_599_p3)) ? 1'b1 : 1'b0);

assign icmp_ln66_14_fu_643_p2 = (($signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7) < $signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1)) ? 1'b1 : 1'b0);

assign icmp_ln66_15_fu_663_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3)) ? 1'b1 : 1'b0);

assign icmp_ln66_16_fu_683_p2 = (($signed(select_ln0_4_fu_655_p3) < $signed(select_ln0_5_fu_675_p3)) ? 1'b1 : 1'b0);

assign icmp_ln66_17_fu_719_p2 = (($signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6) < $signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel)) ? 1'b1 : 1'b0);

assign icmp_ln66_18_fu_739_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2)) ? 1'b1 : 1'b0);

assign icmp_ln66_19_fu_759_p2 = (($signed(select_ln0_6_fu_731_p3) < $signed(select_ln0_7_fu_751_p3)) ? 1'b1 : 1'b0);

assign icmp_ln66_20_fu_795_p2 = (($signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13)) ? 1'b1 : 1'b0);

assign icmp_ln66_21_fu_815_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1)) ? 1'b1 : 1'b0);

assign icmp_ln66_22_fu_835_p2 = (($signed(select_ln0_8_fu_807_p3) < $signed(select_ln0_9_fu_827_p3)) ? 1'b1 : 1'b0);

assign icmp_ln66_23_fu_871_p2 = (($signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12)) ? 1'b1 : 1'b0);

assign icmp_ln66_24_fu_891_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s)) ? 1'b1 : 1'b0);

assign icmp_ln66_25_fu_911_p2 = (($signed(select_ln0_10_fu_883_p3) < $signed(select_ln0_11_fu_903_p3)) ? 1'b1 : 1'b0);

assign icmp_ln66_9_fu_511_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5)) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_491_p2 = (($signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9) < $signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3)) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_308_p2 = ((add_ln76_fu_302_p2 == 32'd24) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_362_p2 = ((add_ln80_fu_356_p2 == 32'd24) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_378_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign layer5_out_din = {{{{{{res_pack_5_reg_999}, {res_pack_4_reg_994}}, {res_pack_3_reg_989}}, {res_pack_2_reg_984}}, {res_pack_1_reg_979}}, {res_pack_reg_974}};

assign res_pack_1_fu_619_p3 = ((xor_ln66_13_fu_613_p2[0:0] == 1'b1) ? select_ln0_2_fu_579_p3 : select_ln0_3_fu_599_p3);

assign res_pack_2_fu_695_p3 = ((xor_ln66_16_fu_689_p2[0:0] == 1'b1) ? select_ln0_4_fu_655_p3 : select_ln0_5_fu_675_p3);

assign res_pack_3_fu_771_p3 = ((xor_ln66_19_fu_765_p2[0:0] == 1'b1) ? select_ln0_6_fu_731_p3 : select_ln0_7_fu_751_p3);

assign res_pack_4_fu_847_p3 = ((xor_ln66_22_fu_841_p2[0:0] == 1'b1) ? select_ln0_8_fu_807_p3 : select_ln0_9_fu_827_p3);

assign res_pack_5_fu_923_p3 = ((xor_ln66_25_fu_917_p2[0:0] == 1'b1) ? select_ln0_10_fu_883_p3 : select_ln0_11_fu_903_p3);

assign res_pack_fu_543_p3 = ((xor_ln66_10_fu_537_p2[0:0] == 1'b1) ? select_ln0_fu_503_p3 : select_ln0_1_fu_523_p3);

assign select_ln0_10_fu_883_p3 = ((xor_ln66_23_fu_877_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12);

assign select_ln0_11_fu_903_p3 = ((xor_ln66_24_fu_897_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s);

assign select_ln0_1_fu_523_p3 = ((xor_ln66_9_fu_517_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5);

assign select_ln0_2_fu_579_p3 = ((xor_ln66_11_fu_573_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2);

assign select_ln0_3_fu_599_p3 = ((xor_ln66_12_fu_593_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4);

assign select_ln0_4_fu_655_p3 = ((xor_ln66_14_fu_649_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1);

assign select_ln0_5_fu_675_p3 = ((xor_ln66_15_fu_669_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3);

assign select_ln0_6_fu_731_p3 = ((xor_ln66_17_fu_725_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel);

assign select_ln0_7_fu_751_p3 = ((xor_ln66_18_fu_745_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2);

assign select_ln0_8_fu_807_p3 = ((xor_ln66_20_fu_801_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13);

assign select_ln0_9_fu_827_p3 = ((xor_ln66_21_fu_821_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1);

assign select_ln0_fu_503_p3 = ((xor_ln66_fu_497_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3);

assign select_ln86_fu_384_p3 = ((icmp_ln86_fu_378_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln91_fu_320_p3 = ((icmp_ln55_fu_254_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign start_out = real_start;

assign xor_ln66_10_fu_537_p2 = (icmp_ln66_10_fu_531_p2 ^ 1'd1);

assign xor_ln66_11_fu_573_p2 = (icmp_ln66_11_fu_567_p2 ^ 1'd1);

assign xor_ln66_12_fu_593_p2 = (icmp_ln66_12_fu_587_p2 ^ 1'd1);

assign xor_ln66_13_fu_613_p2 = (icmp_ln66_13_fu_607_p2 ^ 1'd1);

assign xor_ln66_14_fu_649_p2 = (icmp_ln66_14_fu_643_p2 ^ 1'd1);

assign xor_ln66_15_fu_669_p2 = (icmp_ln66_15_fu_663_p2 ^ 1'd1);

assign xor_ln66_16_fu_689_p2 = (icmp_ln66_16_fu_683_p2 ^ 1'd1);

assign xor_ln66_17_fu_725_p2 = (icmp_ln66_17_fu_719_p2 ^ 1'd1);

assign xor_ln66_18_fu_745_p2 = (icmp_ln66_18_fu_739_p2 ^ 1'd1);

assign xor_ln66_19_fu_765_p2 = (icmp_ln66_19_fu_759_p2 ^ 1'd1);

assign xor_ln66_20_fu_801_p2 = (icmp_ln66_20_fu_795_p2 ^ 1'd1);

assign xor_ln66_21_fu_821_p2 = (icmp_ln66_21_fu_815_p2 ^ 1'd1);

assign xor_ln66_22_fu_841_p2 = (icmp_ln66_22_fu_835_p2 ^ 1'd1);

assign xor_ln66_23_fu_877_p2 = (icmp_ln66_23_fu_871_p2 ^ 1'd1);

assign xor_ln66_24_fu_897_p2 = (icmp_ln66_24_fu_891_p2 ^ 1'd1);

assign xor_ln66_25_fu_917_p2 = (icmp_ln66_25_fu_911_p2 ^ 1'd1);

assign xor_ln66_9_fu_517_p2 = (icmp_ln66_9_fu_511_p2 ^ 1'd1);

assign xor_ln66_fu_497_p2 = (icmp_ln66_fu_491_p2 ^ 1'd1);

endmodule //myproject_pooling2d_cl_array_ap_fixed_6u_array_ap_fixed_8_1_4_0_0_6u_config5_s
