//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28845127
// Cuda compilation tools, release 11.0, V11.0.221
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_52
.address_size 64

	// .weak	_ZN3cub11EmptyKernelIvEEvv
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust6system6detail10sequential3seqE[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust6system3cpp3parE[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust8cuda_cub3parE[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust12placeholders2_1E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust12placeholders2_2E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust12placeholders2_3E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust12placeholders2_4E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust12placeholders2_5E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust12placeholders2_6E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust12placeholders2_7E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust12placeholders2_8E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust12placeholders2_9E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust12placeholders3_10E[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust3seqE[1];
.global .align 1 .b8 __nv_static_56__43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe06__ZN65_INTERNAL_43_tmpxft_0000571f_00000000_21_qsketch_cpp1_ii_df7ffe066thrust6deviceE[1];

.weak .entry _ZN3cub11EmptyKernelIvEEvv(

)
{



	ret;
}


