11:01:54 INFO  : Registering command handlers for SDK TCF services
11:01:57 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
11:02:01 INFO  : XSCT server has started successfully.
11:02:07 INFO  : Successfully done setting XSCT server connection channel  
11:02:07 INFO  : Successfully done setting SDK workspace  
11:02:07 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
11:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:15 INFO  : 'jtag frequency' command is executed.
11:31:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:18 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:31:18 INFO  : Context for 'APU' is selected.
11:31:18 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:18 INFO  : Context for 'APU' is selected.
11:31:18 INFO  : 'stop' command is executed.
11:31:18 INFO  : 'ps7_init' command is executed.
11:31:18 INFO  : 'ps7_post_config' command is executed.
11:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:19 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:19 INFO  : 'con' command is executed.
11:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:31:19 INFO  : Disconnected from the channel tcfchan#1.
12:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:24 INFO  : 'jtag frequency' command is executed.
12:40:25 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:27 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:27 INFO  : Context for 'APU' is selected.
12:40:27 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:40:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:27 INFO  : Context for 'APU' is selected.
12:40:27 INFO  : 'stop' command is executed.
12:40:27 INFO  : 'ps7_init' command is executed.
12:40:27 INFO  : 'ps7_post_config' command is executed.
12:40:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:29 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:29 INFO  : 'con' command is executed.
12:40:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:29 INFO  : Disconnected from the channel tcfchan#2.
12:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:41:57 INFO  : 'jtag frequency' command is executed.
12:41:57 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:41:59 ERROR : 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
12:41:59 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
12:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:41:59 INFO  : Issued abort command to xsdb.
12:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:12 INFO  : 'jtag frequency' command is executed.
12:42:12 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:14 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:14 INFO  : Context for 'APU' is selected.
12:42:16 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:16 INFO  : Context for 'APU' is selected.
12:42:16 INFO  : 'stop' command is executed.
12:42:16 INFO  : 'ps7_init' command is executed.
12:42:16 INFO  : 'ps7_post_config' command is executed.
12:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:18 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:18 INFO  : 'con' command is executed.
12:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:42:18 INFO  : Disconnected from the channel tcfchan#3.
12:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:43:21 INFO  : 'jtag frequency' command is executed.
12:43:21 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:43:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:43:23 INFO  : Context for 'APU' is selected.
12:43:25 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:25 INFO  : Context for 'APU' is selected.
12:43:25 INFO  : 'stop' command is executed.
12:43:25 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
12:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

12:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:54 INFO  : 'jtag frequency' command is executed.
12:58:54 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:58 ERROR : fpga configuration failed. DONE PIN is not HIGH
12:58:58 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
12:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:21 INFO  : 'jtag frequency' command is executed.
12:59:21 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:24 ERROR : fpga configuration failed. DONE PIN is not HIGH
12:59:24 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
12:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:46 INFO  : 'jtag frequency' command is executed.
12:59:46 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:49 INFO  : Context for 'APU' is selected.
12:59:49 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:49 INFO  : Context for 'APU' is selected.
12:59:49 INFO  : 'stop' command is executed.
12:59:49 INFO  : 'ps7_init' command is executed.
12:59:49 INFO  : 'ps7_post_config' command is executed.
12:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:51 INFO  : 'con' command is executed.
12:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:59:51 INFO  : Disconnected from the channel tcfchan#4.
14:22:35 INFO  : Registering command handlers for SDK TCF services
14:22:37 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
14:22:41 INFO  : XSCT server has started successfully.
14:22:43 INFO  : Successfully done setting XSCT server connection channel  
14:22:43 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
14:22:43 INFO  : Successfully done setting SDK workspace  
14:22:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:36:23 INFO  : Registering command handlers for SDK TCF services
14:36:25 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
14:36:29 INFO  : XSCT server has started successfully.
14:36:29 INFO  : Successfully done setting XSCT server connection channel  
14:36:34 INFO  : Successfully done setting SDK workspace  
14:36:34 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
14:36:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:38:01 INFO  : Refreshed build settings on project test
14:54:05 ERROR : Failed to closesw "D:/Vivado/project/hw6/hw6.sdk/test2_bsp/system.mss"
Reason: Cannot close sw design 'D:/Vivado/project/hw6/hw6.sdk/test2_bsp/system.mss'.
Design is not opened in the current session.


14:55:41 INFO  : No changes in MSS file content so not generating sources.
14:56:44 INFO  : No changes in MSS file content so not generating sources.
14:57:24 INFO  : Registering command handlers for SDK TCF services
14:57:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
14:57:29 INFO  : XSCT server has started successfully.
14:57:29 INFO  : Successfully done setting XSCT server connection channel  
14:57:31 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
14:57:31 INFO  : Successfully done setting SDK workspace  
14:57:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:00:07 INFO  : Refreshed build settings on project test2
15:00:27 ERROR : Failed to closesw "D:/Vivado/project/hw6/hw6.sdk/test2_bsp/system.mss"
Reason: Cannot close sw design 'D:/Vivado/project/hw6/hw6.sdk/test2_bsp/system.mss'.
Design is not opened in the current session.


15:04:31 INFO  : No changes in MSS file content so not generating sources.
15:22:00 INFO  : Registering command handlers for SDK TCF services
15:22:01 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
15:22:09 INFO  : XSCT server has started successfully.
15:22:10 INFO  : Successfully done setting XSCT server connection channel  
15:22:10 INFO  : Successfully done setting SDK workspace  
15:22:10 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
15:22:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:22:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1577603892183,  Project:1575296272361
15:22:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
15:22:14 INFO  : Copied contents of D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:22:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:22:27 INFO  : 
15:22:28 INFO  : Updating hardware inferred compiler options for test2.
15:22:28 INFO  : Clearing existing target manager status.
15:24:38 INFO  : No changes in MSS file content so not generating sources.
15:26:11 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
15:26:13 INFO  : XSCT server has started successfully.
15:26:16 INFO  : Successfully done setting XSCT server connection channel  
15:26:16 INFO  : Successfully done setting SDK workspace  
15:26:18 INFO  : Registering command handlers for SDK TCF services
15:26:18 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
15:26:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:27:01 INFO  : Refreshed build settings on project test
15:31:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:53 INFO  : 'jtag frequency' command is executed.
15:31:53 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:31:55 INFO  : Context for 'APU' is selected.
15:31:55 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:31:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:55 INFO  : Context for 'APU' is selected.
15:31:55 INFO  : 'stop' command is executed.
15:31:56 INFO  : 'ps7_init' command is executed.
15:31:56 INFO  : 'ps7_post_config' command is executed.
15:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:56 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:57 INFO  : 'con' command is executed.
15:31:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:57 INFO  : Disconnected from the channel tcfchan#1.
16:05:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:48 INFO  : 'jtag frequency' command is executed.
16:05:48 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:05:51 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:05:52 INFO  : Context for 'APU' is selected.
16:05:52 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:52 INFO  : Context for 'APU' is selected.
16:05:52 INFO  : 'stop' command is executed.
16:05:53 INFO  : 'ps7_init' command is executed.
16:05:53 INFO  : 'ps7_post_config' command is executed.
16:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:05:53 INFO  : Disconnected from the channel tcfchan#2.
16:07:17 INFO  : Registering command handlers for SDK TCF services
16:07:17 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
16:07:20 INFO  : XSCT server has started successfully.
16:07:20 INFO  : Successfully done setting XSCT server connection channel  
16:07:20 INFO  : Successfully done setting SDK workspace  
16:07:20 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
16:07:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:08:14 INFO  : Refreshed build settings on project t1
16:09:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:05 INFO  : 'jtag frequency' command is executed.
16:09:05 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:05 INFO  : Context for 'APU' is selected.
16:09:05 INFO  : System reset is completed.
16:09:08 INFO  : 'after 3000' command is executed.
16:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:11 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:12 INFO  : Context for 'APU' is selected.
16:09:12 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:12 INFO  : Context for 'APU' is selected.
16:09:12 INFO  : 'ps7_init' command is executed.
16:09:12 INFO  : 'ps7_post_config' command is executed.
16:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:13 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:13 INFO  : 'con' command is executed.
16:09:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:13 INFO  : Disconnected from the channel tcfchan#1.
16:37:30 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
16:37:36 INFO  : XSCT server has started successfully.
16:37:37 INFO  : Successfully done setting XSCT server connection channel  
16:37:40 INFO  : Successfully done setting SDK workspace  
16:37:42 INFO  : Registering command handlers for SDK TCF services
16:37:43 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
16:37:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:22 INFO  : 'jtag frequency' command is executed.
17:56:22 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:22 INFO  : Context for 'APU' is selected.
17:56:23 INFO  : System reset is completed.
17:56:26 INFO  : 'after 3000' command is executed.
17:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:56:28 INFO  : Context for 'APU' is selected.
17:56:28 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:56:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:28 INFO  : Context for 'APU' is selected.
17:56:29 INFO  : 'ps7_init' command is executed.
17:56:29 INFO  : 'ps7_post_config' command is executed.
17:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:29 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:29 INFO  : 'con' command is executed.
17:56:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:29 INFO  : Disconnected from the channel tcfchan#1.
17:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:41 INFO  : 'jtag frequency' command is executed.
17:57:41 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:41 INFO  : Context for 'APU' is selected.
17:57:41 INFO  : System reset is completed.
17:57:44 INFO  : 'after 3000' command is executed.
17:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:47 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:57:47 INFO  : Context for 'APU' is selected.
17:57:50 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:50 INFO  : Context for 'APU' is selected.
17:57:50 INFO  : 'ps7_init' command is executed.
17:57:50 INFO  : 'ps7_post_config' command is executed.
17:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:51 INFO  : 'con' command is executed.
17:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:57:51 INFO  : Disconnected from the channel tcfchan#2.
18:01:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:43 INFO  : 'jtag frequency' command is executed.
18:01:43 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:43 INFO  : Context for 'APU' is selected.
18:01:43 INFO  : System reset is completed.
18:01:46 INFO  : 'after 3000' command is executed.
18:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:01:49 INFO  : Context for 'APU' is selected.
18:01:50 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:50 INFO  : Context for 'APU' is selected.
18:01:51 INFO  : 'ps7_init' command is executed.
18:01:51 INFO  : 'ps7_post_config' command is executed.
18:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:51 INFO  : 'con' command is executed.
18:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:01:51 INFO  : Disconnected from the channel tcfchan#3.
18:41:15 INFO  : Registering command handlers for SDK TCF services
18:41:18 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
18:41:24 INFO  : XSCT server has started successfully.
18:41:24 INFO  : Successfully done setting XSCT server connection channel  
18:41:30 INFO  : Successfully done setting SDK workspace  
18:41:30 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
18:41:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:47:37 INFO  : 'jtag frequency' command is executed.
18:47:37 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:37 INFO  : Context for 'APU' is selected.
18:47:37 INFO  : System reset is completed.
18:47:40 INFO  : 'after 3000' command is executed.
18:47:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:47:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:43 INFO  : Context for 'APU' is selected.
18:47:43 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:43 INFO  : Context for 'APU' is selected.
18:47:44 INFO  : 'ps7_init' command is executed.
18:47:44 INFO  : 'ps7_post_config' command is executed.
18:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:44 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:44 INFO  : 'con' command is executed.
18:47:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:47:44 INFO  : Disconnected from the channel tcfchan#1.
18:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:08 INFO  : 'jtag frequency' command is executed.
18:49:08 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:08 INFO  : Context for 'APU' is selected.
18:49:08 INFO  : System reset is completed.
18:49:11 INFO  : 'after 3000' command is executed.
18:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:49:14 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:14 INFO  : Context for 'APU' is selected.
18:49:17 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:17 INFO  : Context for 'APU' is selected.
18:49:18 INFO  : 'ps7_init' command is executed.
18:49:18 INFO  : 'ps7_post_config' command is executed.
18:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:18 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:18 INFO  : 'con' command is executed.
18:49:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:49:18 INFO  : Disconnected from the channel tcfchan#2.
18:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:01 INFO  : 'jtag frequency' command is executed.
18:53:01 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:01 INFO  : Context for 'APU' is selected.
18:53:01 INFO  : System reset is completed.
18:53:04 INFO  : 'after 3000' command is executed.
18:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:53:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:53:07 INFO  : Context for 'APU' is selected.
18:53:09 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:09 INFO  : Context for 'APU' is selected.
18:53:09 INFO  : 'ps7_init' command is executed.
18:53:09 INFO  : 'ps7_post_config' command is executed.
18:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:09 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:10 INFO  : 'con' command is executed.
18:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:53:10 INFO  : Disconnected from the channel tcfchan#3.
18:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:39 INFO  : 'jtag frequency' command is executed.
18:53:39 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:39 INFO  : Context for 'APU' is selected.
18:53:39 INFO  : System reset is completed.
18:53:42 INFO  : 'after 3000' command is executed.
18:53:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:53:45 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:53:45 INFO  : Context for 'APU' is selected.
18:53:46 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:46 INFO  : Context for 'APU' is selected.
18:53:47 INFO  : 'ps7_init' command is executed.
18:53:47 INFO  : 'ps7_post_config' command is executed.
18:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:47 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:47 INFO  : 'con' command is executed.
18:53:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:53:47 INFO  : Disconnected from the channel tcfchan#4.
18:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:54:50 INFO  : 'jtag frequency' command is executed.
18:54:50 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:50 INFO  : Context for 'APU' is selected.
18:54:50 INFO  : System reset is completed.
18:54:53 INFO  : 'after 3000' command is executed.
18:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:54:56 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:54:56 INFO  : Context for 'APU' is selected.
18:54:57 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:57 INFO  : Context for 'APU' is selected.
18:54:58 INFO  : 'ps7_init' command is executed.
18:54:58 INFO  : 'ps7_post_config' command is executed.
18:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:58 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:58 INFO  : 'con' command is executed.
18:54:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:54:58 INFO  : Disconnected from the channel tcfchan#5.
18:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:55:15 INFO  : 'jtag frequency' command is executed.
18:55:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:15 INFO  : Context for 'APU' is selected.
18:55:15 INFO  : System reset is completed.
18:55:18 INFO  : 'after 3000' command is executed.
18:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:55:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:55:21 INFO  : Context for 'APU' is selected.
18:55:22 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:22 INFO  : Context for 'APU' is selected.
18:55:23 INFO  : 'ps7_init' command is executed.
18:55:23 INFO  : 'ps7_post_config' command is executed.
18:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:23 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:23 INFO  : 'con' command is executed.
18:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:55:23 INFO  : Disconnected from the channel tcfchan#6.
18:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:04 INFO  : 'jtag frequency' command is executed.
18:56:04 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:04 INFO  : Context for 'APU' is selected.
18:56:04 INFO  : System reset is completed.
18:56:07 INFO  : 'after 3000' command is executed.
18:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:56:10 INFO  : Context for 'APU' is selected.
18:56:11 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:11 INFO  : Context for 'APU' is selected.
18:56:11 INFO  : 'ps7_init' command is executed.
18:56:11 INFO  : 'ps7_post_config' command is executed.
18:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:12 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:12 INFO  : 'con' command is executed.
18:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:56:12 INFO  : Disconnected from the channel tcfchan#7.
19:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:00:20 INFO  : 'jtag frequency' command is executed.
19:00:20 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:20 INFO  : Context for 'APU' is selected.
19:00:20 INFO  : System reset is completed.
19:00:23 INFO  : 'after 3000' command is executed.
19:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:00:25 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:00:25 INFO  : Context for 'APU' is selected.
19:00:28 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:28 INFO  : Context for 'APU' is selected.
19:00:28 INFO  : 'ps7_init' command is executed.
19:00:28 INFO  : 'ps7_post_config' command is executed.
19:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:28 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:28 INFO  : 'con' command is executed.
19:00:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:00:28 INFO  : Disconnected from the channel tcfchan#8.
19:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:02:25 INFO  : 'jtag frequency' command is executed.
19:02:25 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:25 INFO  : Context for 'APU' is selected.
19:02:25 INFO  : System reset is completed.
19:02:28 INFO  : 'after 3000' command is executed.
19:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:02:30 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:02:30 INFO  : Context for 'APU' is selected.
19:02:32 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:32 INFO  : Context for 'APU' is selected.
19:02:33 INFO  : 'ps7_init' command is executed.
19:02:33 INFO  : 'ps7_post_config' command is executed.
19:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:33 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:33 INFO  : 'con' command is executed.
19:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:02:33 INFO  : Disconnected from the channel tcfchan#9.
19:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:03:15 INFO  : 'jtag frequency' command is executed.
19:03:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:15 INFO  : Context for 'APU' is selected.
19:03:15 INFO  : System reset is completed.
19:03:18 INFO  : 'after 3000' command is executed.
19:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:20 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:03:20 INFO  : Context for 'APU' is selected.
19:03:22 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:03:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:22 INFO  : Context for 'APU' is selected.
19:03:22 INFO  : 'ps7_init' command is executed.
19:03:22 INFO  : 'ps7_post_config' command is executed.
19:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:23 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:23 INFO  : 'con' command is executed.
19:03:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:23 INFO  : Disconnected from the channel tcfchan#10.
19:03:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:03:47 INFO  : 'jtag frequency' command is executed.
19:03:47 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:47 INFO  : Context for 'APU' is selected.
19:03:47 INFO  : System reset is completed.
19:03:50 INFO  : 'after 3000' command is executed.
19:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:03:52 INFO  : Context for 'APU' is selected.
19:03:54 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:54 INFO  : Context for 'APU' is selected.
19:03:54 INFO  : 'ps7_init' command is executed.
19:03:54 INFO  : 'ps7_post_config' command is executed.
19:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:55 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:55 INFO  : 'con' command is executed.
19:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:55 INFO  : Disconnected from the channel tcfchan#11.
19:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:18 INFO  : 'jtag frequency' command is executed.
19:07:18 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:18 INFO  : Context for 'APU' is selected.
19:07:18 INFO  : System reset is completed.
19:07:21 INFO  : 'after 3000' command is executed.
19:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:07:24 INFO  : Context for 'APU' is selected.
19:07:26 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:26 INFO  : Context for 'APU' is selected.
19:07:26 INFO  : 'ps7_init' command is executed.
19:07:26 INFO  : 'ps7_post_config' command is executed.
19:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:26 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:26 INFO  : 'con' command is executed.
19:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:07:26 INFO  : Disconnected from the channel tcfchan#12.
19:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:46 INFO  : 'jtag frequency' command is executed.
19:08:46 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:46 INFO  : Context for 'APU' is selected.
19:08:46 INFO  : System reset is completed.
19:08:49 INFO  : 'after 3000' command is executed.
19:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:08:51 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:08:52 INFO  : Context for 'APU' is selected.
19:08:53 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:08:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:53 INFO  : Context for 'APU' is selected.
19:08:54 INFO  : 'ps7_init' command is executed.
19:08:54 INFO  : 'ps7_post_config' command is executed.
19:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:54 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:54 INFO  : 'con' command is executed.
19:08:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:08:54 INFO  : Disconnected from the channel tcfchan#13.
19:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:23 INFO  : 'jtag frequency' command is executed.
19:09:23 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:23 INFO  : Context for 'APU' is selected.
19:09:23 INFO  : System reset is completed.
19:09:26 INFO  : 'after 3000' command is executed.
19:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:29 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:09:29 INFO  : Context for 'APU' is selected.
19:09:30 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:30 INFO  : Context for 'APU' is selected.
19:09:30 INFO  : 'ps7_init' command is executed.
19:09:31 INFO  : 'ps7_post_config' command is executed.
19:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:31 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:31 INFO  : 'con' command is executed.
19:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:09:31 INFO  : Disconnected from the channel tcfchan#14.
19:14:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:14:04 INFO  : 'jtag frequency' command is executed.
19:14:04 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:14:04 INFO  : Context for 'APU' is selected.
19:14:05 INFO  : System reset is completed.
19:14:08 INFO  : 'after 3000' command is executed.
19:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:14:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:14:10 INFO  : Context for 'APU' is selected.
19:14:12 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:14:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:12 INFO  : Context for 'APU' is selected.
19:14:12 INFO  : 'ps7_init' command is executed.
19:14:12 INFO  : 'ps7_post_config' command is executed.
19:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:13 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:13 INFO  : 'con' command is executed.
19:14:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:14:13 INFO  : Disconnected from the channel tcfchan#15.
19:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:15:13 INFO  : 'jtag frequency' command is executed.
19:15:13 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:15:13 INFO  : Context for 'APU' is selected.
19:15:14 INFO  : System reset is completed.
19:15:17 INFO  : 'after 3000' command is executed.
19:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:15:19 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:15:19 INFO  : Context for 'APU' is selected.
19:15:21 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:21 INFO  : Context for 'APU' is selected.
19:15:21 INFO  : 'ps7_init' command is executed.
19:15:21 INFO  : 'ps7_post_config' command is executed.
19:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:22 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:22 INFO  : 'con' command is executed.
19:15:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:15:22 INFO  : Disconnected from the channel tcfchan#16.
19:16:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:16:57 INFO  : 'jtag frequency' command is executed.
19:16:57 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:57 INFO  : Context for 'APU' is selected.
19:16:58 INFO  : System reset is completed.
19:17:01 INFO  : 'after 3000' command is executed.
19:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:17:03 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:03 INFO  : Context for 'APU' is selected.
19:17:05 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:05 INFO  : Context for 'APU' is selected.
19:17:05 INFO  : 'ps7_init' command is executed.
19:17:05 INFO  : 'ps7_post_config' command is executed.
19:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:06 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:06 INFO  : 'con' command is executed.
19:17:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:17:06 INFO  : Disconnected from the channel tcfchan#17.
19:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:17:41 INFO  : 'jtag frequency' command is executed.
19:17:41 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:41 INFO  : Context for 'APU' is selected.
19:17:41 INFO  : System reset is completed.
19:17:44 INFO  : 'after 3000' command is executed.
19:17:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:17:47 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:47 INFO  : Context for 'APU' is selected.
19:17:49 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:49 INFO  : Context for 'APU' is selected.
19:17:49 INFO  : 'ps7_init' command is executed.
19:17:49 INFO  : 'ps7_post_config' command is executed.
19:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:49 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:49 INFO  : 'con' command is executed.
19:17:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:17:49 INFO  : Disconnected from the channel tcfchan#18.
19:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:18:53 INFO  : 'jtag frequency' command is executed.
19:18:53 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:53 INFO  : Context for 'APU' is selected.
19:18:53 INFO  : System reset is completed.
19:18:56 INFO  : 'after 3000' command is executed.
19:18:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:18:58 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:18:58 INFO  : Context for 'APU' is selected.
19:19:00 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:19:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:00 INFO  : Context for 'APU' is selected.
19:19:00 INFO  : 'ps7_init' command is executed.
19:19:00 INFO  : 'ps7_post_config' command is executed.
19:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:01 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:01 INFO  : 'con' command is executed.
19:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:19:01 INFO  : Disconnected from the channel tcfchan#19.
19:32:22 INFO  : Refreshed build settings on project t1
19:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:26 INFO  : 'jtag frequency' command is executed.
19:47:26 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:26 INFO  : Context for 'APU' is selected.
19:47:26 INFO  : System reset is completed.
19:47:29 INFO  : 'after 3000' command is executed.
19:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:47:32 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:47:32 INFO  : Context for 'APU' is selected.
19:47:32 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:32 INFO  : Context for 'APU' is selected.
19:47:32 INFO  : 'ps7_init' command is executed.
19:47:32 INFO  : 'ps7_post_config' command is executed.
19:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:32 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:32 INFO  : 'con' command is executed.
19:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:47:33 INFO  : Disconnected from the channel tcfchan#20.
19:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:54 INFO  : 'jtag frequency' command is executed.
19:47:54 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:54 INFO  : Context for 'APU' is selected.
19:47:54 INFO  : System reset is completed.
19:47:57 INFO  : 'after 3000' command is executed.
19:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:47:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:47:59 INFO  : Context for 'APU' is selected.
19:48:01 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:01 INFO  : Context for 'APU' is selected.
19:48:02 INFO  : 'ps7_init' command is executed.
19:48:02 INFO  : 'ps7_post_config' command is executed.
19:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:02 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:02 INFO  : 'con' command is executed.
19:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:48:02 INFO  : Disconnected from the channel tcfchan#21.
20:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:20:13 INFO  : 'jtag frequency' command is executed.
20:20:13 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:13 INFO  : Context for 'APU' is selected.
20:20:13 INFO  : System reset is completed.
20:20:17 INFO  : 'after 3000' command is executed.
20:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:20:19 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:20:19 INFO  : Context for 'APU' is selected.
20:20:21 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:21 INFO  : Context for 'APU' is selected.
20:20:21 INFO  : 'ps7_init' command is executed.
20:20:21 INFO  : 'ps7_post_config' command is executed.
20:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:22 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:22 INFO  : 'con' command is executed.
20:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:20:22 INFO  : Disconnected from the channel tcfchan#22.
20:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:36:38 INFO  : 'jtag frequency' command is executed.
20:36:38 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:38 INFO  : Context for 'APU' is selected.
20:36:38 INFO  : System reset is completed.
20:36:41 INFO  : 'after 3000' command is executed.
20:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:36:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:36:43 INFO  : Context for 'APU' is selected.
20:36:45 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:45 INFO  : Context for 'APU' is selected.
20:36:46 INFO  : 'ps7_init' command is executed.
20:36:46 INFO  : 'ps7_post_config' command is executed.
20:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:46 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:46 INFO  : 'con' command is executed.
20:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:36:46 INFO  : Disconnected from the channel tcfchan#23.
20:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:37:29 INFO  : 'jtag frequency' command is executed.
20:37:29 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:29 INFO  : Context for 'APU' is selected.
20:37:29 INFO  : System reset is completed.
20:37:32 INFO  : 'after 3000' command is executed.
20:37:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:37:34 ERROR : 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
20:37:34 INFO  : Issued abort command to xsdb.
20:37:34 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
20:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:38:00 INFO  : 'jtag frequency' command is executed.
20:38:00 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:00 INFO  : Context for 'APU' is selected.
20:38:00 INFO  : System reset is completed.
20:38:03 INFO  : 'after 3000' command is executed.
20:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:38:06 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:38:06 INFO  : Context for 'APU' is selected.
20:38:07 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:07 INFO  : Context for 'APU' is selected.
20:38:08 INFO  : 'ps7_init' command is executed.
20:38:08 INFO  : 'ps7_post_config' command is executed.
20:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:08 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:08 INFO  : 'con' command is executed.
20:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:38:08 INFO  : Disconnected from the channel tcfchan#24.
20:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:42:18 INFO  : 'jtag frequency' command is executed.
20:42:18 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:18 INFO  : Context for 'APU' is selected.
20:42:19 INFO  : System reset is completed.
20:42:22 INFO  : 'after 3000' command is executed.
20:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:42:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:42:24 INFO  : Context for 'APU' is selected.
20:42:26 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:26 INFO  : Context for 'APU' is selected.
20:42:26 INFO  : 'ps7_init' command is executed.
20:42:26 INFO  : 'ps7_post_config' command is executed.
20:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:27 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:27 INFO  : 'con' command is executed.
20:42:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:42:27 INFO  : Disconnected from the channel tcfchan#25.
20:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:20 INFO  : 'jtag frequency' command is executed.
20:46:20 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:20 INFO  : Context for 'APU' is selected.
20:46:20 INFO  : System reset is completed.
20:46:23 INFO  : 'after 3000' command is executed.
20:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:26 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:46:26 INFO  : Context for 'APU' is selected.
20:46:27 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:27 INFO  : Context for 'APU' is selected.
20:46:28 INFO  : 'ps7_init' command is executed.
20:46:28 INFO  : 'ps7_post_config' command is executed.
20:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:28 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:28 INFO  : 'con' command is executed.
20:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:28 INFO  : Disconnected from the channel tcfchan#26.
21:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:48 INFO  : 'jtag frequency' command is executed.
21:06:48 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:49 INFO  : Context for 'APU' is selected.
21:06:49 INFO  : System reset is completed.
21:06:52 INFO  : 'after 3000' command is executed.
21:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:54 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:54 INFO  : Context for 'APU' is selected.
21:06:56 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:56 INFO  : Context for 'APU' is selected.
21:06:56 INFO  : 'ps7_init' command is executed.
21:06:56 INFO  : 'ps7_post_config' command is executed.
21:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:57 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:57 INFO  : 'con' command is executed.
21:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:06:57 INFO  : Disconnected from the channel tcfchan#27.
21:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:07:22 INFO  : 'jtag frequency' command is executed.
21:07:22 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:22 INFO  : Context for 'APU' is selected.
21:07:22 INFO  : System reset is completed.
21:07:25 INFO  : 'after 3000' command is executed.
21:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:07:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:07:28 INFO  : Context for 'APU' is selected.
21:07:29 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:29 INFO  : Context for 'APU' is selected.
21:07:30 INFO  : 'ps7_init' command is executed.
21:07:30 INFO  : 'ps7_post_config' command is executed.
21:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:30 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:30 INFO  : 'con' command is executed.
21:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:07:30 INFO  : Disconnected from the channel tcfchan#28.
21:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:39 INFO  : 'jtag frequency' command is executed.
21:13:39 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:39 INFO  : Context for 'APU' is selected.
21:13:39 INFO  : System reset is completed.
21:13:42 INFO  : 'after 3000' command is executed.
21:13:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:44 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:45 INFO  : Context for 'APU' is selected.
21:13:46 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:46 INFO  : Context for 'APU' is selected.
21:13:47 INFO  : 'ps7_init' command is executed.
21:13:47 INFO  : 'ps7_post_config' command is executed.
21:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:47 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:47 INFO  : 'con' command is executed.
21:13:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:47 INFO  : Disconnected from the channel tcfchan#29.
21:15:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:15:12 INFO  : 'jtag frequency' command is executed.
21:15:12 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:12 INFO  : Context for 'APU' is selected.
21:15:13 INFO  : System reset is completed.
21:15:16 INFO  : 'after 3000' command is executed.
21:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:15:18 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:15:18 INFO  : Context for 'APU' is selected.
21:15:20 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:20 INFO  : Context for 'APU' is selected.
21:15:20 INFO  : 'ps7_init' command is executed.
21:15:20 INFO  : 'ps7_post_config' command is executed.
21:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:21 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:21 INFO  : 'con' command is executed.
21:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:15:21 INFO  : Disconnected from the channel tcfchan#30.
21:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:20:57 INFO  : 'jtag frequency' command is executed.
21:20:57 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:57 INFO  : Context for 'APU' is selected.
21:20:58 INFO  : System reset is completed.
21:21:01 INFO  : 'after 3000' command is executed.
21:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:03 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:03 INFO  : Context for 'APU' is selected.
21:21:05 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:05 INFO  : Context for 'APU' is selected.
21:21:05 INFO  : 'ps7_init' command is executed.
21:21:05 INFO  : 'ps7_post_config' command is executed.
21:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:06 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:06 INFO  : 'con' command is executed.
21:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:06 INFO  : Disconnected from the channel tcfchan#31.
21:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:25 INFO  : 'jtag frequency' command is executed.
21:21:25 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:25 INFO  : Context for 'APU' is selected.
21:21:25 INFO  : System reset is completed.
21:21:28 INFO  : 'after 3000' command is executed.
21:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:30 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:30 INFO  : Context for 'APU' is selected.
21:21:32 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:32 INFO  : Context for 'APU' is selected.
21:21:33 INFO  : 'ps7_init' command is executed.
21:21:33 INFO  : 'ps7_post_config' command is executed.
21:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:33 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:33 INFO  : 'con' command is executed.
21:21:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:33 INFO  : Disconnected from the channel tcfchan#32.
21:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:24:20 INFO  : 'jtag frequency' command is executed.
21:24:20 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:20 INFO  : Context for 'APU' is selected.
21:24:21 INFO  : System reset is completed.
21:24:24 INFO  : 'after 3000' command is executed.
21:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:24:26 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:24:26 INFO  : Context for 'APU' is selected.
21:24:28 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:28 INFO  : Context for 'APU' is selected.
21:24:28 INFO  : 'ps7_init' command is executed.
21:24:28 INFO  : 'ps7_post_config' command is executed.
21:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:29 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:29 INFO  : 'con' command is executed.
21:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:24:29 INFO  : Disconnected from the channel tcfchan#33.
21:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:02 INFO  : 'jtag frequency' command is executed.
21:26:02 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:02 INFO  : Context for 'APU' is selected.
21:26:03 INFO  : System reset is completed.
21:26:06 INFO  : 'after 3000' command is executed.
21:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:08 INFO  : Context for 'APU' is selected.
21:26:10 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:10 INFO  : Context for 'APU' is selected.
21:26:10 INFO  : 'ps7_init' command is executed.
21:26:10 INFO  : 'ps7_post_config' command is executed.
21:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:11 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:11 INFO  : 'con' command is executed.
21:26:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:11 INFO  : Disconnected from the channel tcfchan#34.
21:26:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:32 INFO  : 'jtag frequency' command is executed.
21:26:32 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:32 INFO  : Context for 'APU' is selected.
21:26:32 INFO  : System reset is completed.
21:26:35 INFO  : 'after 3000' command is executed.
21:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:38 INFO  : Context for 'APU' is selected.
21:26:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:40 INFO  : Context for 'APU' is selected.
21:26:40 INFO  : 'ps7_init' command is executed.
21:26:40 INFO  : 'ps7_post_config' command is executed.
21:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:41 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:41 INFO  : 'con' command is executed.
21:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:41 INFO  : Disconnected from the channel tcfchan#35.
21:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:41:04 INFO  : 'jtag frequency' command is executed.
21:41:04 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:04 INFO  : Context for 'APU' is selected.
21:41:04 INFO  : System reset is completed.
21:41:07 INFO  : 'after 3000' command is executed.
21:41:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:41:09 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:09 INFO  : Context for 'APU' is selected.
21:41:11 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:11 INFO  : Context for 'APU' is selected.
21:41:11 INFO  : 'ps7_init' command is executed.
21:41:11 INFO  : 'ps7_post_config' command is executed.
21:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:12 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:12 INFO  : 'con' command is executed.
21:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:41:12 INFO  : Disconnected from the channel tcfchan#36.
21:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:47 INFO  : 'jtag frequency' command is executed.
21:47:47 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:47 INFO  : Context for 'APU' is selected.
21:47:48 INFO  : System reset is completed.
21:47:51 INFO  : 'after 3000' command is executed.
21:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:47:53 INFO  : Context for 'APU' is selected.
21:47:55 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:47:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:55 INFO  : Context for 'APU' is selected.
21:47:55 INFO  : 'ps7_init' command is executed.
21:47:55 INFO  : 'ps7_post_config' command is executed.
21:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:55 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:56 INFO  : 'con' command is executed.
21:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:47:56 INFO  : Disconnected from the channel tcfchan#37.
21:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:00 INFO  : 'jtag frequency' command is executed.
21:51:00 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:00 INFO  : Context for 'APU' is selected.
21:51:00 INFO  : System reset is completed.
21:51:03 INFO  : 'after 3000' command is executed.
21:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:51:05 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:51:05 INFO  : Context for 'APU' is selected.
21:51:07 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:07 INFO  : Context for 'APU' is selected.
21:51:08 INFO  : 'ps7_init' command is executed.
21:51:08 INFO  : 'ps7_post_config' command is executed.
21:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:08 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:08 INFO  : 'con' command is executed.
21:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:51:08 INFO  : Disconnected from the channel tcfchan#38.
21:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:02 INFO  : 'jtag frequency' command is executed.
21:53:02 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:02 INFO  : Context for 'APU' is selected.
21:53:02 INFO  : System reset is completed.
21:53:05 INFO  : 'after 3000' command is executed.
21:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:53:07 INFO  : Context for 'APU' is selected.
21:53:09 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:09 INFO  : Context for 'APU' is selected.
21:53:09 INFO  : 'ps7_init' command is executed.
21:53:09 INFO  : 'ps7_post_config' command is executed.
21:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:09 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:10 INFO  : 'con' command is executed.
21:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:53:10 INFO  : Disconnected from the channel tcfchan#39.
21:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:33 INFO  : 'jtag frequency' command is executed.
21:55:33 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:33 INFO  : Context for 'APU' is selected.
21:55:33 INFO  : System reset is completed.
21:55:36 INFO  : 'after 3000' command is executed.
21:55:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:38 INFO  : Context for 'APU' is selected.
21:55:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:40 INFO  : Context for 'APU' is selected.
21:55:40 INFO  : 'ps7_init' command is executed.
21:55:40 INFO  : 'ps7_post_config' command is executed.
21:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:41 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:41 INFO  : 'con' command is executed.
21:55:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:55:41 INFO  : Disconnected from the channel tcfchan#40.
21:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:09 INFO  : 'jtag frequency' command is executed.
21:57:09 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:09 INFO  : Context for 'APU' is selected.
21:57:09 INFO  : System reset is completed.
21:57:12 INFO  : 'after 3000' command is executed.
21:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:15 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:15 INFO  : Context for 'APU' is selected.
21:57:17 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:17 INFO  : Context for 'APU' is selected.
21:57:17 INFO  : 'ps7_init' command is executed.
21:57:17 INFO  : 'ps7_post_config' command is executed.
21:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:17 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:17 INFO  : 'con' command is executed.
21:57:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:17 INFO  : Disconnected from the channel tcfchan#41.
21:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:43 INFO  : 'jtag frequency' command is executed.
21:57:43 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:43 INFO  : Context for 'APU' is selected.
21:57:43 INFO  : System reset is completed.
21:57:46 INFO  : 'after 3000' command is executed.
21:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:48 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:48 INFO  : Context for 'APU' is selected.
21:57:50 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:50 INFO  : Context for 'APU' is selected.
21:57:50 INFO  : 'ps7_init' command is executed.
21:57:51 INFO  : 'ps7_post_config' command is executed.
21:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:51 INFO  : 'con' command is executed.
21:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:51 INFO  : Disconnected from the channel tcfchan#42.
21:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:58:39 INFO  : 'jtag frequency' command is executed.
21:58:39 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:39 INFO  : Context for 'APU' is selected.
21:58:40 INFO  : System reset is completed.
21:58:43 INFO  : 'after 3000' command is executed.
21:58:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:45 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:58:45 INFO  : Context for 'APU' is selected.
21:58:47 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:47 INFO  : Context for 'APU' is selected.
21:58:47 INFO  : 'ps7_init' command is executed.
21:58:47 INFO  : 'ps7_post_config' command is executed.
21:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:48 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:48 INFO  : 'con' command is executed.
21:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:48 INFO  : Disconnected from the channel tcfchan#43.
22:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:00:23 INFO  : 'jtag frequency' command is executed.
22:00:23 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:23 INFO  : Context for 'APU' is selected.
22:00:23 INFO  : System reset is completed.
22:00:26 INFO  : 'after 3000' command is executed.
22:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:00:29 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:00:29 INFO  : Context for 'APU' is selected.
22:00:31 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:31 INFO  : Context for 'APU' is selected.
22:00:31 INFO  : 'ps7_init' command is executed.
22:00:31 INFO  : 'ps7_post_config' command is executed.
22:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:31 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:31 INFO  : 'con' command is executed.
22:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:31 INFO  : Disconnected from the channel tcfchan#44.
22:04:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:04:01 INFO  : 'jtag frequency' command is executed.
22:04:01 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:01 INFO  : Context for 'APU' is selected.
22:04:01 INFO  : System reset is completed.
22:04:04 INFO  : 'after 3000' command is executed.
22:04:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:07 INFO  : Context for 'APU' is selected.
22:04:09 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:09 INFO  : Context for 'APU' is selected.
22:04:09 INFO  : 'ps7_init' command is executed.
22:04:09 INFO  : 'ps7_post_config' command is executed.
22:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:09 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:09 INFO  : 'con' command is executed.
22:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:04:10 INFO  : Disconnected from the channel tcfchan#45.
16:23:27 INFO  : Registering command handlers for SDK TCF services
16:23:29 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
16:23:34 INFO  : XSCT server has started successfully.
16:23:41 INFO  : Successfully done setting XSCT server connection channel  
16:23:41 INFO  : Successfully done setting SDK workspace  
16:23:41 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
16:23:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:15 INFO  : 'jtag frequency' command is executed.
16:35:16 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:16 INFO  : Context for 'APU' is selected.
16:35:16 INFO  : System reset is completed.
16:35:19 INFO  : 'after 3000' command is executed.
16:35:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:35:21 INFO  : Context for 'APU' is selected.
16:35:21 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:21 INFO  : Context for 'APU' is selected.
16:35:22 INFO  : 'ps7_init' command is executed.
16:35:22 INFO  : 'ps7_post_config' command is executed.
16:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:22 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:22 INFO  : 'con' command is executed.
16:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:35:22 INFO  : Disconnected from the channel tcfchan#1.
16:37:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:37:47 INFO  : 'jtag frequency' command is executed.
16:37:47 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:47 INFO  : Context for 'APU' is selected.
16:37:47 INFO  : System reset is completed.
16:37:50 INFO  : 'after 3000' command is executed.
16:37:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:37:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:53 INFO  : Context for 'APU' is selected.
16:37:55 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:55 INFO  : Context for 'APU' is selected.
16:37:56 INFO  : 'ps7_init' command is executed.
16:37:56 INFO  : 'ps7_post_config' command is executed.
16:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:56 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:56 INFO  : 'con' command is executed.
16:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:37:56 INFO  : Disconnected from the channel tcfchan#2.
16:39:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:40 INFO  : 'jtag frequency' command is executed.
16:39:40 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:40 INFO  : Context for 'APU' is selected.
16:39:40 INFO  : System reset is completed.
16:39:43 INFO  : 'after 3000' command is executed.
16:39:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:45 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:45 INFO  : Context for 'APU' is selected.
16:39:47 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:47 INFO  : Context for 'APU' is selected.
16:39:48 INFO  : 'ps7_init' command is executed.
16:39:48 INFO  : 'ps7_post_config' command is executed.
16:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:48 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:48 INFO  : 'con' command is executed.
16:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:39:48 INFO  : Disconnected from the channel tcfchan#3.
16:44:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:03 INFO  : 'jtag frequency' command is executed.
16:44:03 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:03 INFO  : Context for 'APU' is selected.
16:44:03 INFO  : System reset is completed.
16:44:06 INFO  : 'after 3000' command is executed.
16:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:44:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:44:08 INFO  : Context for 'APU' is selected.
16:44:11 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:11 INFO  : Context for 'APU' is selected.
16:44:11 INFO  : 'ps7_init' command is executed.
16:44:11 INFO  : 'ps7_post_config' command is executed.
16:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:11 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:11 INFO  : 'con' command is executed.
16:44:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:44:11 INFO  : Disconnected from the channel tcfchan#4.
16:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:46:40 INFO  : 'jtag frequency' command is executed.
16:46:40 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:40 INFO  : Context for 'APU' is selected.
16:46:40 INFO  : System reset is completed.
16:46:43 INFO  : 'after 3000' command is executed.
16:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:46:45 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:46:45 INFO  : Context for 'APU' is selected.
16:46:47 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:47 INFO  : Context for 'APU' is selected.
16:46:48 INFO  : 'ps7_init' command is executed.
16:46:48 INFO  : 'ps7_post_config' command is executed.
16:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:48 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:48 INFO  : 'con' command is executed.
16:46:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:46:48 INFO  : Disconnected from the channel tcfchan#5.
16:47:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:47:50 INFO  : 'jtag frequency' command is executed.
16:47:50 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:50 INFO  : Context for 'APU' is selected.
16:47:50 INFO  : System reset is completed.
16:47:53 INFO  : 'after 3000' command is executed.
16:47:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:47:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:47:55 INFO  : Context for 'APU' is selected.
16:47:57 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:57 INFO  : Context for 'APU' is selected.
16:47:58 INFO  : 'ps7_init' command is executed.
16:47:58 INFO  : 'ps7_post_config' command is executed.
16:47:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:58 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:58 INFO  : 'con' command is executed.
16:47:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:47:58 INFO  : Disconnected from the channel tcfchan#6.
17:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:00:11 INFO  : 'jtag frequency' command is executed.
17:00:11 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:11 INFO  : Context for 'APU' is selected.
17:00:11 INFO  : System reset is completed.
17:00:14 INFO  : 'after 3000' command is executed.
17:00:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:00:16 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:16 INFO  : Context for 'APU' is selected.
17:00:18 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:18 INFO  : Context for 'APU' is selected.
17:00:18 INFO  : 'ps7_init' command is executed.
17:00:19 INFO  : 'ps7_post_config' command is executed.
17:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:19 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:19 INFO  : 'con' command is executed.
17:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:00:19 INFO  : Disconnected from the channel tcfchan#7.
17:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:39 INFO  : 'jtag frequency' command is executed.
17:01:39 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:39 INFO  : Context for 'APU' is selected.
17:01:39 INFO  : System reset is completed.
17:01:42 INFO  : 'after 3000' command is executed.
17:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:44 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:44 INFO  : Context for 'APU' is selected.
17:01:47 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:01:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:47 INFO  : Context for 'APU' is selected.
17:01:47 INFO  : 'ps7_init' command is executed.
17:01:47 INFO  : 'ps7_post_config' command is executed.
17:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:47 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:47 INFO  : 'con' command is executed.
17:01:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:01:47 INFO  : Disconnected from the channel tcfchan#8.
17:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:39 INFO  : 'jtag frequency' command is executed.
17:05:39 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:39 INFO  : Context for 'APU' is selected.
17:05:39 INFO  : System reset is completed.
17:05:42 INFO  : 'after 3000' command is executed.
17:05:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:05:44 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:44 INFO  : Context for 'APU' is selected.
17:05:46 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:46 INFO  : Context for 'APU' is selected.
17:05:47 INFO  : 'ps7_init' command is executed.
17:05:47 INFO  : 'ps7_post_config' command is executed.
17:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:47 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:47 INFO  : 'con' command is executed.
17:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:05:47 INFO  : Disconnected from the channel tcfchan#9.
17:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:53 INFO  : 'jtag frequency' command is executed.
17:08:53 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:53 INFO  : Context for 'APU' is selected.
17:08:53 INFO  : System reset is completed.
17:08:56 INFO  : 'after 3000' command is executed.
17:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:08:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:08:59 INFO  : Context for 'APU' is selected.
17:09:01 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:01 INFO  : Context for 'APU' is selected.
17:09:01 INFO  : 'ps7_init' command is executed.
17:09:01 INFO  : 'ps7_post_config' command is executed.
17:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:01 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:01 INFO  : 'con' command is executed.
17:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:01 INFO  : Disconnected from the channel tcfchan#10.
17:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:40 INFO  : 'jtag frequency' command is executed.
17:09:40 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:40 INFO  : Context for 'APU' is selected.
17:09:41 INFO  : System reset is completed.
17:09:44 INFO  : 'after 3000' command is executed.
17:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:46 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:46 INFO  : Context for 'APU' is selected.
17:09:48 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:48 INFO  : Context for 'APU' is selected.
17:09:48 INFO  : 'ps7_init' command is executed.
17:09:48 INFO  : 'ps7_post_config' command is executed.
17:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:49 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:49 INFO  : 'con' command is executed.
17:09:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:49 INFO  : Disconnected from the channel tcfchan#11.
17:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:47 INFO  : 'jtag frequency' command is executed.
17:13:47 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:47 INFO  : Context for 'APU' is selected.
17:13:48 INFO  : System reset is completed.
17:13:51 INFO  : 'after 3000' command is executed.
17:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:13:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:13:53 INFO  : Context for 'APU' is selected.
17:13:55 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:13:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:55 INFO  : Context for 'APU' is selected.
17:13:56 INFO  : 'ps7_init' command is executed.
17:13:56 INFO  : 'ps7_post_config' command is executed.
17:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:56 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:56 INFO  : 'con' command is executed.
17:13:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:13:56 INFO  : Disconnected from the channel tcfchan#12.
17:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:16:25 INFO  : 'jtag frequency' command is executed.
17:16:25 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:25 INFO  : Context for 'APU' is selected.
17:16:25 INFO  : System reset is completed.
17:16:28 INFO  : 'after 3000' command is executed.
17:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:16:31 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:16:31 INFO  : Context for 'APU' is selected.
17:16:33 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:33 INFO  : Context for 'APU' is selected.
17:16:34 INFO  : 'ps7_init' command is executed.
17:16:34 INFO  : 'ps7_post_config' command is executed.
17:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:34 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:34 INFO  : 'con' command is executed.
17:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:16:34 INFO  : Disconnected from the channel tcfchan#13.
17:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:37 INFO  : 'jtag frequency' command is executed.
17:17:37 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:37 INFO  : Context for 'APU' is selected.
17:17:37 INFO  : System reset is completed.
17:17:40 INFO  : 'after 3000' command is executed.
17:17:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:17:43 INFO  : Context for 'APU' is selected.
17:17:45 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:17:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:45 INFO  : Context for 'APU' is selected.
17:17:45 INFO  : 'ps7_init' command is executed.
17:17:45 INFO  : 'ps7_post_config' command is executed.
17:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:45 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:46 INFO  : 'con' command is executed.
17:17:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:46 INFO  : Disconnected from the channel tcfchan#14.
17:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:47 INFO  : 'jtag frequency' command is executed.
17:22:47 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:47 INFO  : Context for 'APU' is selected.
17:22:47 INFO  : System reset is completed.
17:22:50 INFO  : 'after 3000' command is executed.
17:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:22:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:22:53 INFO  : Context for 'APU' is selected.
17:22:54 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:54 INFO  : Context for 'APU' is selected.
17:22:55 INFO  : 'ps7_init' command is executed.
17:22:55 INFO  : 'ps7_post_config' command is executed.
17:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:55 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:55 INFO  : 'con' command is executed.
17:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:55 INFO  : Disconnected from the channel tcfchan#15.
17:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:23:46 INFO  : 'jtag frequency' command is executed.
17:23:46 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:46 INFO  : Context for 'APU' is selected.
17:23:47 INFO  : System reset is completed.
17:23:50 INFO  : 'after 3000' command is executed.
17:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:23:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:23:52 INFO  : Context for 'APU' is selected.
17:23:54 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:54 INFO  : Context for 'APU' is selected.
17:23:54 INFO  : 'ps7_init' command is executed.
17:23:54 INFO  : 'ps7_post_config' command is executed.
17:23:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:54 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:55 INFO  : 'con' command is executed.
17:23:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:23:55 INFO  : Disconnected from the channel tcfchan#16.
17:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:05 INFO  : 'jtag frequency' command is executed.
17:25:05 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:05 INFO  : Context for 'APU' is selected.
17:25:05 INFO  : System reset is completed.
17:25:08 INFO  : 'after 3000' command is executed.
17:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:25:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:10 INFO  : Context for 'APU' is selected.
17:25:12 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:25:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:12 INFO  : Context for 'APU' is selected.
17:25:13 INFO  : 'ps7_init' command is executed.
17:25:13 INFO  : 'ps7_post_config' command is executed.
17:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:13 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:13 INFO  : 'con' command is executed.
17:25:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:25:13 INFO  : Disconnected from the channel tcfchan#17.
17:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:53 INFO  : 'jtag frequency' command is executed.
17:39:53 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:53 INFO  : Context for 'APU' is selected.
17:39:53 INFO  : System reset is completed.
17:39:56 INFO  : 'after 3000' command is executed.
17:39:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:58 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:39:58 INFO  : Context for 'APU' is selected.
17:39:59 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:59 INFO  : Context for 'APU' is selected.
17:39:59 INFO  : 'ps7_init' command is executed.
17:39:59 INFO  : 'ps7_post_config' command is executed.
17:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:59 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:59 INFO  : 'con' command is executed.
17:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:59 INFO  : Disconnected from the channel tcfchan#18.
17:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:29 INFO  : 'jtag frequency' command is executed.
17:40:29 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:29 INFO  : Context for 'APU' is selected.
17:40:29 INFO  : System reset is completed.
17:40:32 INFO  : 'after 3000' command is executed.
17:40:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:40:34 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:40:34 INFO  : Context for 'APU' is selected.
17:40:36 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:36 INFO  : Context for 'APU' is selected.
17:40:36 INFO  : 'ps7_init' command is executed.
17:40:36 INFO  : 'ps7_post_config' command is executed.
17:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:37 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:37 INFO  : 'con' command is executed.
17:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:40:37 INFO  : Disconnected from the channel tcfchan#19.
17:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:07 INFO  : 'jtag frequency' command is executed.
17:41:07 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:07 INFO  : Context for 'APU' is selected.
17:41:07 INFO  : System reset is completed.
17:41:10 INFO  : 'after 3000' command is executed.
17:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:41:13 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:41:13 INFO  : Context for 'APU' is selected.
17:41:14 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:41:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:14 INFO  : Context for 'APU' is selected.
17:41:15 INFO  : 'ps7_init' command is executed.
17:41:15 INFO  : 'ps7_post_config' command is executed.
17:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:15 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:15 INFO  : 'con' command is executed.
17:41:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:41:15 INFO  : Disconnected from the channel tcfchan#20.
17:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:36 INFO  : 'jtag frequency' command is executed.
17:41:36 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:36 INFO  : Context for 'APU' is selected.
17:41:36 INFO  : System reset is completed.
17:41:39 INFO  : 'after 3000' command is executed.
17:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:41:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:41:41 INFO  : Context for 'APU' is selected.
17:41:43 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:41:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:43 INFO  : Context for 'APU' is selected.
17:41:43 INFO  : 'ps7_init' command is executed.
17:41:43 INFO  : 'ps7_post_config' command is executed.
17:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:44 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:44 INFO  : 'con' command is executed.
17:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:41:44 INFO  : Disconnected from the channel tcfchan#21.
17:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:05 INFO  : 'jtag frequency' command is executed.
17:42:05 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:05 INFO  : Context for 'APU' is selected.
17:42:05 INFO  : System reset is completed.
17:42:08 INFO  : 'after 3000' command is executed.
17:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:10 INFO  : Context for 'APU' is selected.
17:42:12 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:42:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:12 INFO  : Context for 'APU' is selected.
17:42:13 INFO  : 'ps7_init' command is executed.
17:42:13 INFO  : 'ps7_post_config' command is executed.
17:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:13 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:13 INFO  : 'con' command is executed.
17:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:42:13 INFO  : Disconnected from the channel tcfchan#22.
17:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:53 INFO  : 'jtag frequency' command is executed.
17:42:53 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:53 INFO  : Context for 'APU' is selected.
17:42:53 INFO  : System reset is completed.
17:42:56 INFO  : 'after 3000' command is executed.
17:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:59 INFO  : Context for 'APU' is selected.
17:43:00 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:01 INFO  : Context for 'APU' is selected.
17:43:01 INFO  : 'ps7_init' command is executed.
17:43:01 INFO  : 'ps7_post_config' command is executed.
17:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:01 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:01 INFO  : 'con' command is executed.
17:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:43:01 INFO  : Disconnected from the channel tcfchan#23.
17:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:18 INFO  : 'jtag frequency' command is executed.
17:48:18 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:18 INFO  : Context for 'APU' is selected.
17:48:18 INFO  : System reset is completed.
17:48:21 INFO  : 'after 3000' command is executed.
17:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:48:24 INFO  : Context for 'APU' is selected.
17:48:26 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:26 INFO  : Context for 'APU' is selected.
17:48:26 INFO  : 'ps7_init' command is executed.
17:48:26 INFO  : 'ps7_post_config' command is executed.
17:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:26 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:26 INFO  : 'con' command is executed.
17:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:26 INFO  : Disconnected from the channel tcfchan#24.
17:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:49:45 INFO  : 'jtag frequency' command is executed.
17:49:45 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:45 INFO  : Context for 'APU' is selected.
17:49:46 INFO  : System reset is completed.
17:49:49 INFO  : 'after 3000' command is executed.
17:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:49:51 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:49:51 INFO  : Context for 'APU' is selected.
17:49:53 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:53 INFO  : Context for 'APU' is selected.
17:49:53 INFO  : 'ps7_init' command is executed.
17:49:53 INFO  : 'ps7_post_config' command is executed.
17:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:54 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:54 INFO  : 'con' command is executed.
17:49:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:49:54 INFO  : Disconnected from the channel tcfchan#25.
17:50:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:15 INFO  : 'jtag frequency' command is executed.
17:50:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:16 INFO  : Context for 'APU' is selected.
17:50:16 INFO  : System reset is completed.
17:50:19 INFO  : 'after 3000' command is executed.
17:50:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:50:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:50:21 INFO  : Context for 'APU' is selected.
17:50:23 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:50:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:23 INFO  : Context for 'APU' is selected.
17:50:23 INFO  : 'ps7_init' command is executed.
17:50:23 INFO  : 'ps7_post_config' command is executed.
17:50:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:24 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:24 INFO  : 'con' command is executed.
17:50:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:50:24 INFO  : Disconnected from the channel tcfchan#26.
17:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:52:06 INFO  : 'jtag frequency' command is executed.
17:52:06 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:06 INFO  : Context for 'APU' is selected.
17:52:06 INFO  : System reset is completed.
17:52:09 INFO  : 'after 3000' command is executed.
17:52:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:52:11 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:11 INFO  : Context for 'APU' is selected.
17:52:13 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:13 INFO  : Context for 'APU' is selected.
17:52:13 INFO  : 'ps7_init' command is executed.
17:52:13 INFO  : 'ps7_post_config' command is executed.
17:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:14 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:14 INFO  : 'con' command is executed.
17:52:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:52:14 INFO  : Disconnected from the channel tcfchan#27.
17:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:52:35 INFO  : 'jtag frequency' command is executed.
17:52:35 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:35 INFO  : Context for 'APU' is selected.
17:52:35 INFO  : System reset is completed.
17:52:38 INFO  : 'after 3000' command is executed.
17:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:52:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:41 INFO  : Context for 'APU' is selected.
17:52:42 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:42 INFO  : Context for 'APU' is selected.
17:52:43 INFO  : 'ps7_init' command is executed.
17:52:43 INFO  : 'ps7_post_config' command is executed.
17:52:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:43 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:43 INFO  : 'con' command is executed.
17:52:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:52:43 INFO  : Disconnected from the channel tcfchan#28.
17:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:53:10 INFO  : 'jtag frequency' command is executed.
17:53:10 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:10 INFO  : Context for 'APU' is selected.
17:53:10 INFO  : System reset is completed.
17:53:13 INFO  : 'after 3000' command is executed.
17:53:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:53:15 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:53:15 INFO  : Context for 'APU' is selected.
17:53:17 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:53:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:17 INFO  : Context for 'APU' is selected.
17:53:18 INFO  : 'ps7_init' command is executed.
17:53:18 INFO  : 'ps7_post_config' command is executed.
17:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:18 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:18 INFO  : 'con' command is executed.
17:53:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:53:18 INFO  : Disconnected from the channel tcfchan#29.
17:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:05 INFO  : 'jtag frequency' command is executed.
17:56:05 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:05 INFO  : Context for 'APU' is selected.
17:56:05 INFO  : System reset is completed.
17:56:08 INFO  : 'after 3000' command is executed.
17:56:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:11 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:56:11 INFO  : Context for 'APU' is selected.
17:56:13 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:56:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:13 INFO  : Context for 'APU' is selected.
17:56:13 INFO  : 'ps7_init' command is executed.
17:56:13 INFO  : 'ps7_post_config' command is executed.
17:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:14 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:14 INFO  : 'con' command is executed.
17:56:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:14 INFO  : Disconnected from the channel tcfchan#30.
17:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:27 INFO  : 'jtag frequency' command is executed.
17:57:27 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:27 INFO  : Context for 'APU' is selected.
17:57:27 INFO  : System reset is completed.
17:57:30 INFO  : 'after 3000' command is executed.
17:57:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:33 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:57:33 INFO  : Context for 'APU' is selected.
17:57:35 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:57:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:35 INFO  : Context for 'APU' is selected.
17:57:35 INFO  : 'ps7_init' command is executed.
17:57:35 INFO  : 'ps7_post_config' command is executed.
17:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:35 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:35 INFO  : 'con' command is executed.
17:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:57:35 INFO  : Disconnected from the channel tcfchan#31.
18:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:37 INFO  : 'jtag frequency' command is executed.
18:07:37 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:37 INFO  : Context for 'APU' is selected.
18:07:37 INFO  : System reset is completed.
18:07:40 INFO  : 'after 3000' command is executed.
18:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:07:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:07:43 INFO  : Context for 'APU' is selected.
18:07:45 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:07:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:45 INFO  : Context for 'APU' is selected.
18:07:46 INFO  : 'ps7_init' command is executed.
18:07:46 INFO  : 'ps7_post_config' command is executed.
18:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:46 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:46 INFO  : 'con' command is executed.
18:07:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:07:46 INFO  : Disconnected from the channel tcfchan#32.
18:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:50 INFO  : 'jtag frequency' command is executed.
18:09:50 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:50 INFO  : Context for 'APU' is selected.
18:09:50 INFO  : System reset is completed.
18:09:53 INFO  : 'after 3000' command is executed.
18:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:09:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:09:55 INFO  : Context for 'APU' is selected.
18:09:57 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:09:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:57 INFO  : Context for 'APU' is selected.
18:09:57 INFO  : 'ps7_init' command is executed.
18:09:57 INFO  : 'ps7_post_config' command is executed.
18:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:58 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:58 INFO  : 'con' command is executed.
18:09:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:09:58 INFO  : Disconnected from the channel tcfchan#33.
18:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:44 INFO  : 'jtag frequency' command is executed.
18:24:44 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:44 INFO  : Context for 'APU' is selected.
18:24:44 INFO  : System reset is completed.
18:24:47 INFO  : 'after 3000' command is executed.
18:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:24:50 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:24:50 INFO  : Context for 'APU' is selected.
18:24:52 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:24:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:52 INFO  : Context for 'APU' is selected.
18:24:52 INFO  : 'ps7_init' command is executed.
18:24:52 INFO  : 'ps7_post_config' command is executed.
18:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:53 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:53 INFO  : 'con' command is executed.
18:24:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:24:53 INFO  : Disconnected from the channel tcfchan#34.
18:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:27:32 INFO  : 'jtag frequency' command is executed.
18:27:32 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:32 INFO  : Context for 'APU' is selected.
18:27:32 INFO  : System reset is completed.
18:27:35 INFO  : 'after 3000' command is executed.
18:27:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:27:37 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:27:38 INFO  : Context for 'APU' is selected.
18:27:39 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:39 INFO  : Context for 'APU' is selected.
18:27:40 INFO  : 'ps7_init' command is executed.
18:27:40 INFO  : 'ps7_post_config' command is executed.
18:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:40 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:40 INFO  : 'con' command is executed.
18:27:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:27:40 INFO  : Disconnected from the channel tcfchan#35.
18:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:32:28 INFO  : 'jtag frequency' command is executed.
18:32:28 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:29 INFO  : Context for 'APU' is selected.
18:32:29 INFO  : System reset is completed.
18:32:32 INFO  : 'after 3000' command is executed.
18:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:32:35 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:32:36 INFO  : Context for 'APU' is selected.
18:32:37 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:38 INFO  : Context for 'APU' is selected.
18:32:38 INFO  : 'ps7_init' command is executed.
18:32:38 INFO  : 'ps7_post_config' command is executed.
18:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:39 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:39 INFO  : 'con' command is executed.
18:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:32:39 INFO  : Disconnected from the channel tcfchan#36.
18:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:38:36 INFO  : 'jtag frequency' command is executed.
18:38:36 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:36 INFO  : Context for 'APU' is selected.
18:38:36 INFO  : System reset is completed.
18:38:39 INFO  : 'after 3000' command is executed.
18:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:38:42 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:42 INFO  : Context for 'APU' is selected.
18:38:43 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:43 INFO  : Context for 'APU' is selected.
18:38:44 INFO  : 'ps7_init' command is executed.
18:38:44 INFO  : 'ps7_post_config' command is executed.
18:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:44 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:44 INFO  : 'con' command is executed.
18:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:38:44 INFO  : Disconnected from the channel tcfchan#37.
18:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:50:33 INFO  : 'jtag frequency' command is executed.
18:50:33 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:33 INFO  : Context for 'APU' is selected.
18:50:33 INFO  : System reset is completed.
18:50:36 INFO  : 'after 3000' command is executed.
18:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:50:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:50:38 INFO  : Context for 'APU' is selected.
18:50:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:40 INFO  : Context for 'APU' is selected.
18:50:40 INFO  : 'ps7_init' command is executed.
18:50:40 INFO  : 'ps7_post_config' command is executed.
18:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:41 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:41 INFO  : 'con' command is executed.
18:50:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:50:41 INFO  : Disconnected from the channel tcfchan#38.
18:56:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:05 INFO  : 'jtag frequency' command is executed.
18:56:05 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:05 INFO  : Context for 'APU' is selected.
18:56:05 INFO  : System reset is completed.
18:56:08 INFO  : 'after 3000' command is executed.
18:56:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:56:10 INFO  : Context for 'APU' is selected.
18:56:12 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:12 INFO  : Context for 'APU' is selected.
18:56:12 INFO  : 'ps7_init' command is executed.
18:56:12 INFO  : 'ps7_post_config' command is executed.
18:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:13 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:13 INFO  : 'con' command is executed.
18:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:56:13 INFO  : Disconnected from the channel tcfchan#39.
18:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:34 INFO  : 'jtag frequency' command is executed.
18:56:34 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:34 INFO  : Context for 'APU' is selected.
18:56:34 INFO  : System reset is completed.
18:56:37 INFO  : 'after 3000' command is executed.
18:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:40 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:56:40 INFO  : Context for 'APU' is selected.
18:56:42 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:42 INFO  : Context for 'APU' is selected.
18:56:42 INFO  : 'ps7_init' command is executed.
18:56:42 INFO  : 'ps7_post_config' command is executed.
18:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:43 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:43 INFO  : 'con' command is executed.
18:56:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:56:43 INFO  : Disconnected from the channel tcfchan#40.
18:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:57 INFO  : 'jtag frequency' command is executed.
18:56:57 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:57 INFO  : Context for 'APU' is selected.
18:56:57 INFO  : System reset is completed.
18:57:01 INFO  : 'after 3000' command is executed.
18:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:57:03 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:57:03 INFO  : Context for 'APU' is selected.
18:57:05 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:05 INFO  : Context for 'APU' is selected.
18:57:05 INFO  : 'ps7_init' command is executed.
18:57:05 INFO  : 'ps7_post_config' command is executed.
18:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:05 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:05 INFO  : 'con' command is executed.
18:57:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:57:05 INFO  : Disconnected from the channel tcfchan#41.
18:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:57:23 INFO  : 'jtag frequency' command is executed.
18:57:23 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:23 INFO  : Context for 'APU' is selected.
18:57:23 INFO  : System reset is completed.
18:57:26 INFO  : 'after 3000' command is executed.
18:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:57:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:57:28 INFO  : Context for 'APU' is selected.
18:57:30 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:30 INFO  : Context for 'APU' is selected.
18:57:31 INFO  : 'ps7_init' command is executed.
18:57:31 INFO  : 'ps7_post_config' command is executed.
18:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:31 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:31 INFO  : 'con' command is executed.
18:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:57:31 INFO  : Disconnected from the channel tcfchan#42.
18:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:59:04 INFO  : 'jtag frequency' command is executed.
18:59:04 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:04 INFO  : Context for 'APU' is selected.
18:59:04 INFO  : System reset is completed.
18:59:07 INFO  : 'after 3000' command is executed.
18:59:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:59:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:59:10 INFO  : Context for 'APU' is selected.
18:59:12 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:59:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:12 INFO  : Context for 'APU' is selected.
18:59:12 INFO  : 'ps7_init' command is executed.
18:59:12 INFO  : 'ps7_post_config' command is executed.
18:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:13 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:13 INFO  : 'con' command is executed.
18:59:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:59:13 INFO  : Disconnected from the channel tcfchan#43.
19:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:03:00 INFO  : 'jtag frequency' command is executed.
19:03:00 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:00 INFO  : Context for 'APU' is selected.
19:03:00 INFO  : System reset is completed.
19:03:03 INFO  : 'after 3000' command is executed.
19:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:05 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:03:05 INFO  : Context for 'APU' is selected.
19:03:07 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:07 INFO  : Context for 'APU' is selected.
19:03:07 INFO  : 'ps7_init' command is executed.
19:03:07 INFO  : 'ps7_post_config' command is executed.
19:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:08 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:08 INFO  : 'con' command is executed.
19:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:08 INFO  : Disconnected from the channel tcfchan#44.
19:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:03:29 INFO  : 'jtag frequency' command is executed.
19:03:29 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:29 INFO  : Context for 'APU' is selected.
19:03:29 INFO  : System reset is completed.
19:03:32 INFO  : 'after 3000' command is executed.
19:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:35 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:03:35 INFO  : Context for 'APU' is selected.
19:03:37 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:03:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:37 INFO  : Context for 'APU' is selected.
19:03:37 INFO  : 'ps7_init' command is executed.
19:03:37 INFO  : 'ps7_post_config' command is executed.
19:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:37 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:37 INFO  : 'con' command is executed.
19:03:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:37 INFO  : Disconnected from the channel tcfchan#45.
19:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:06:25 INFO  : 'jtag frequency' command is executed.
19:06:25 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:25 INFO  : Context for 'APU' is selected.
19:06:26 INFO  : System reset is completed.
19:06:29 INFO  : 'after 3000' command is executed.
19:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:06:31 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:06:31 INFO  : Context for 'APU' is selected.
19:06:34 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:06:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:34 INFO  : Context for 'APU' is selected.
19:06:34 INFO  : 'ps7_init' command is executed.
19:06:34 INFO  : 'ps7_post_config' command is executed.
19:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:34 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:34 INFO  : 'con' command is executed.
19:06:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:06:34 INFO  : Disconnected from the channel tcfchan#46.
19:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:10:55 INFO  : 'jtag frequency' command is executed.
19:10:55 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:55 INFO  : Context for 'APU' is selected.
19:10:55 INFO  : System reset is completed.
19:10:58 INFO  : 'after 3000' command is executed.
19:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:11:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:11:00 INFO  : Context for 'APU' is selected.
19:11:02 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:02 INFO  : Context for 'APU' is selected.
19:11:02 INFO  : 'ps7_init' command is executed.
19:11:02 INFO  : 'ps7_post_config' command is executed.
19:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:03 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:03 INFO  : 'con' command is executed.
19:11:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:11:03 INFO  : Disconnected from the channel tcfchan#47.
19:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:22 INFO  : 'jtag frequency' command is executed.
19:11:22 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:22 INFO  : Context for 'APU' is selected.
19:11:22 INFO  : System reset is completed.
19:11:25 INFO  : 'after 3000' command is executed.
19:11:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:11:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:11:28 INFO  : Context for 'APU' is selected.
19:11:30 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:30 INFO  : Context for 'APU' is selected.
19:11:30 INFO  : 'ps7_init' command is executed.
19:11:30 INFO  : 'ps7_post_config' command is executed.
19:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:31 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:31 INFO  : 'con' command is executed.
19:11:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:11:31 INFO  : Disconnected from the channel tcfchan#48.
19:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:12:13 INFO  : 'jtag frequency' command is executed.
19:12:13 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:13 INFO  : Context for 'APU' is selected.
19:12:14 INFO  : System reset is completed.
19:12:17 INFO  : 'after 3000' command is executed.
19:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:12:19 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:12:19 INFO  : Context for 'APU' is selected.
19:12:21 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:21 INFO  : Context for 'APU' is selected.
19:12:21 INFO  : 'ps7_init' command is executed.
19:12:21 INFO  : 'ps7_post_config' command is executed.
19:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:22 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:22 INFO  : 'con' command is executed.
19:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:12:22 INFO  : Disconnected from the channel tcfchan#49.
19:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:12:37 INFO  : 'jtag frequency' command is executed.
19:12:37 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:37 INFO  : Context for 'APU' is selected.
19:12:37 INFO  : System reset is completed.
19:12:40 INFO  : 'after 3000' command is executed.
19:12:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:12:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:12:43 INFO  : Context for 'APU' is selected.
19:12:45 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:45 INFO  : Context for 'APU' is selected.
19:12:45 INFO  : 'ps7_init' command is executed.
19:12:45 INFO  : 'ps7_post_config' command is executed.
19:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:45 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:45 INFO  : 'con' command is executed.
19:12:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:12:45 INFO  : Disconnected from the channel tcfchan#50.
19:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:13:17 INFO  : 'jtag frequency' command is executed.
19:13:17 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:18 INFO  : Context for 'APU' is selected.
19:13:18 INFO  : System reset is completed.
19:13:21 INFO  : 'after 3000' command is executed.
19:13:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:13:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:13:23 INFO  : Context for 'APU' is selected.
19:13:25 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:13:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:25 INFO  : Context for 'APU' is selected.
19:13:25 INFO  : 'ps7_init' command is executed.
19:13:25 INFO  : 'ps7_post_config' command is executed.
19:13:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:26 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:26 INFO  : 'con' command is executed.
19:13:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:13:26 INFO  : Disconnected from the channel tcfchan#51.
19:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:13:49 INFO  : 'jtag frequency' command is executed.
19:13:49 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:49 INFO  : Context for 'APU' is selected.
19:13:49 INFO  : System reset is completed.
19:13:52 INFO  : 'after 3000' command is executed.
19:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:13:54 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:13:54 INFO  : Context for 'APU' is selected.
19:13:56 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:56 INFO  : Context for 'APU' is selected.
19:13:57 INFO  : 'ps7_init' command is executed.
19:13:57 INFO  : 'ps7_post_config' command is executed.
19:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:57 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:57 INFO  : 'con' command is executed.
19:13:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:13:57 INFO  : Disconnected from the channel tcfchan#52.
19:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:14:13 INFO  : 'jtag frequency' command is executed.
19:14:13 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:14:13 INFO  : Context for 'APU' is selected.
19:14:14 INFO  : System reset is completed.
19:14:17 INFO  : 'after 3000' command is executed.
19:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:14:19 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:14:19 INFO  : Context for 'APU' is selected.
19:14:22 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:22 INFO  : Context for 'APU' is selected.
19:14:22 INFO  : 'ps7_init' command is executed.
19:14:22 INFO  : 'ps7_post_config' command is executed.
19:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:23 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:23 INFO  : 'con' command is executed.
19:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:14:23 INFO  : Disconnected from the channel tcfchan#53.
19:16:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:16:12 INFO  : 'jtag frequency' command is executed.
19:16:12 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:12 INFO  : Context for 'APU' is selected.
19:16:12 INFO  : System reset is completed.
19:16:16 INFO  : 'after 3000' command is executed.
19:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:16:18 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:16:18 INFO  : Context for 'APU' is selected.
19:16:20 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:16:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:20 INFO  : Context for 'APU' is selected.
19:16:20 INFO  : 'ps7_init' command is executed.
19:16:20 INFO  : 'ps7_post_config' command is executed.
19:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:21 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:21 INFO  : 'con' command is executed.
19:16:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:16:21 INFO  : Disconnected from the channel tcfchan#54.
19:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:17:51 INFO  : 'jtag frequency' command is executed.
19:17:51 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:51 INFO  : Context for 'APU' is selected.
19:17:51 INFO  : System reset is completed.
19:17:54 INFO  : 'after 3000' command is executed.
19:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:17:56 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:56 INFO  : Context for 'APU' is selected.
19:17:58 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:58 INFO  : Context for 'APU' is selected.
19:17:59 INFO  : 'ps7_init' command is executed.
19:17:59 INFO  : 'ps7_post_config' command is executed.
19:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:59 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:59 INFO  : 'con' command is executed.
19:17:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:17:59 INFO  : Disconnected from the channel tcfchan#55.
19:20:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:20:08 INFO  : 'jtag frequency' command is executed.
19:20:08 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:08 INFO  : Context for 'APU' is selected.
19:20:08 INFO  : System reset is completed.
19:20:11 INFO  : 'after 3000' command is executed.
19:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:20:13 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:20:14 INFO  : Context for 'APU' is selected.
19:20:16 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:20:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:16 INFO  : Context for 'APU' is selected.
19:20:16 INFO  : 'ps7_init' command is executed.
19:20:16 INFO  : 'ps7_post_config' command is executed.
19:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:16 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:16 INFO  : 'con' command is executed.
19:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:20:16 INFO  : Disconnected from the channel tcfchan#56.
19:24:44 INFO  : No changes in MSS file content so not generating sources.
19:28:33 INFO  : Registering command handlers for SDK TCF services
19:28:35 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
19:28:41 INFO  : XSCT server has started successfully.
19:28:44 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
19:28:44 INFO  : Successfully done setting XSCT server connection channel  
19:28:51 INFO  : Successfully done setting SDK workspace  
19:28:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:29:19 INFO  : Refreshed build settings on project t1
19:29:53 INFO  : Refreshed build settings on project t1
19:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:00 INFO  : 'jtag frequency' command is executed.
19:38:00 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:00 INFO  : Context for 'APU' is selected.
19:38:00 INFO  : System reset is completed.
19:38:03 INFO  : 'after 3000' command is executed.
19:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:05 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:38:05 INFO  : Context for 'APU' is selected.
19:38:05 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:38:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:05 INFO  : Context for 'APU' is selected.
19:38:06 INFO  : 'ps7_init' command is executed.
19:38:06 INFO  : 'ps7_post_config' command is executed.
19:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:06 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:06 INFO  : 'con' command is executed.
19:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:38:06 INFO  : Disconnected from the channel tcfchan#1.
19:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:39:39 INFO  : 'jtag frequency' command is executed.
19:39:39 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:39 INFO  : Context for 'APU' is selected.
19:39:39 INFO  : System reset is completed.
19:39:42 INFO  : 'after 3000' command is executed.
19:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:39:44 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:39:45 INFO  : Context for 'APU' is selected.
19:39:48 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:48 INFO  : Context for 'APU' is selected.
19:39:48 INFO  : 'ps7_init' command is executed.
19:39:48 INFO  : 'ps7_post_config' command is executed.
19:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:48 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:48 INFO  : 'con' command is executed.
19:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:39:48 INFO  : Disconnected from the channel tcfchan#2.
19:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:40:33 INFO  : 'jtag frequency' command is executed.
19:40:33 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:33 INFO  : Context for 'APU' is selected.
19:40:33 INFO  : System reset is completed.
19:40:36 INFO  : 'after 3000' command is executed.
19:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:40:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:40:39 INFO  : Context for 'APU' is selected.
19:40:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:40:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:40 INFO  : Context for 'APU' is selected.
19:40:41 INFO  : 'ps7_init' command is executed.
19:40:41 INFO  : 'ps7_post_config' command is executed.
19:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:41 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:41 INFO  : 'con' command is executed.
19:40:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:40:41 INFO  : Disconnected from the channel tcfchan#3.
19:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:56:37 INFO  : 'jtag frequency' command is executed.
19:56:37 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:37 INFO  : Context for 'APU' is selected.
19:56:37 INFO  : System reset is completed.
19:56:40 INFO  : 'after 3000' command is executed.
19:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:56:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:56:43 INFO  : Context for 'APU' is selected.
19:56:45 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:45 INFO  : Context for 'APU' is selected.
19:56:45 INFO  : 'ps7_init' command is executed.
19:56:45 INFO  : 'ps7_post_config' command is executed.
19:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:45 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:45 INFO  : 'con' command is executed.
19:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:56:45 INFO  : Disconnected from the channel tcfchan#4.
19:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:56 INFO  : 'jtag frequency' command is executed.
19:57:56 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:56 INFO  : Context for 'APU' is selected.
19:57:56 INFO  : System reset is completed.
19:57:59 INFO  : 'after 3000' command is executed.
19:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:58:01 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:58:01 INFO  : Context for 'APU' is selected.
19:58:03 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:03 INFO  : Context for 'APU' is selected.
19:58:04 INFO  : 'ps7_init' command is executed.
19:58:04 INFO  : 'ps7_post_config' command is executed.
19:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:04 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:04 INFO  : 'con' command is executed.
19:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:58:04 INFO  : Disconnected from the channel tcfchan#5.
20:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:10:53 INFO  : 'jtag frequency' command is executed.
20:10:53 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:10:54 INFO  : Context for 'APU' is selected.
20:10:54 INFO  : System reset is completed.
20:10:57 INFO  : 'after 3000' command is executed.
20:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:10:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:10:59 INFO  : Context for 'APU' is selected.
20:11:01 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:01 INFO  : Context for 'APU' is selected.
20:11:01 INFO  : 'ps7_init' command is executed.
20:11:01 INFO  : 'ps7_post_config' command is executed.
20:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:02 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:02 INFO  : 'con' command is executed.
20:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:11:02 INFO  : Disconnected from the channel tcfchan#6.
20:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:12:32 INFO  : 'jtag frequency' command is executed.
20:12:32 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:32 INFO  : Context for 'APU' is selected.
20:12:32 INFO  : System reset is completed.
20:12:35 INFO  : 'after 3000' command is executed.
20:12:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:12:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:12:38 INFO  : Context for 'APU' is selected.
20:12:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:40 INFO  : Context for 'APU' is selected.
20:12:40 INFO  : 'ps7_init' command is executed.
20:12:40 INFO  : 'ps7_post_config' command is executed.
20:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:40 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:40 INFO  : 'con' command is executed.
20:12:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:12:40 INFO  : Disconnected from the channel tcfchan#7.
20:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:44:50 INFO  : 'jtag frequency' command is executed.
20:44:50 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:50 INFO  : Context for 'APU' is selected.
20:44:51 INFO  : System reset is completed.
20:44:54 INFO  : 'after 3000' command is executed.
20:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:44:56 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:56 INFO  : Context for 'APU' is selected.
20:44:59 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:59 INFO  : Context for 'APU' is selected.
20:44:59 INFO  : 'ps7_init' command is executed.
20:44:59 INFO  : 'ps7_post_config' command is executed.
20:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:00 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:00 INFO  : 'con' command is executed.
20:45:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:45:00 INFO  : Disconnected from the channel tcfchan#8.
20:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:45:17 INFO  : 'jtag frequency' command is executed.
20:45:17 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:17 INFO  : Context for 'APU' is selected.
20:45:17 INFO  : System reset is completed.
20:45:20 INFO  : 'after 3000' command is executed.
20:45:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:45:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:45:23 INFO  : Context for 'APU' is selected.
20:45:25 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:25 INFO  : Context for 'APU' is selected.
20:45:25 INFO  : 'ps7_init' command is executed.
20:45:25 INFO  : 'ps7_post_config' command is executed.
20:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:25 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:25 INFO  : 'con' command is executed.
20:45:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:45:25 INFO  : Disconnected from the channel tcfchan#9.
20:45:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:45:36 INFO  : 'jtag frequency' command is executed.
20:45:36 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:36 INFO  : Context for 'APU' is selected.
20:45:36 INFO  : System reset is completed.
20:45:39 INFO  : 'after 3000' command is executed.
20:45:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:45:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:45:41 INFO  : Context for 'APU' is selected.
20:45:43 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:43 INFO  : Context for 'APU' is selected.
20:45:44 INFO  : 'ps7_init' command is executed.
20:45:44 INFO  : 'ps7_post_config' command is executed.
20:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:44 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:44 INFO  : 'con' command is executed.
20:45:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:45:44 INFO  : Disconnected from the channel tcfchan#10.
21:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:45 INFO  : 'jtag frequency' command is executed.
21:05:45 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:45 INFO  : Context for 'APU' is selected.
21:05:45 INFO  : System reset is completed.
21:05:48 INFO  : 'after 3000' command is executed.
21:05:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:51 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:05:51 INFO  : Context for 'APU' is selected.
21:05:53 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:53 INFO  : Context for 'APU' is selected.
21:05:53 INFO  : 'ps7_init' command is executed.
21:05:53 INFO  : 'ps7_post_config' command is executed.
21:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:53 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:53 INFO  : 'con' command is executed.
21:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:54 INFO  : Disconnected from the channel tcfchan#11.
21:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:08:20 INFO  : 'jtag frequency' command is executed.
21:08:20 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:20 INFO  : Context for 'APU' is selected.
21:08:20 INFO  : System reset is completed.
21:08:23 INFO  : 'after 3000' command is executed.
21:08:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:08:25 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:08:26 INFO  : Context for 'APU' is selected.
21:08:27 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:27 INFO  : Context for 'APU' is selected.
21:08:28 INFO  : 'ps7_init' command is executed.
21:08:28 INFO  : 'ps7_post_config' command is executed.
21:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:28 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:28 INFO  : 'con' command is executed.
21:08:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:08:28 INFO  : Disconnected from the channel tcfchan#12.
21:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:09:51 INFO  : 'jtag frequency' command is executed.
21:09:51 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:51 INFO  : Context for 'APU' is selected.
21:09:51 INFO  : System reset is completed.
21:09:54 INFO  : 'after 3000' command is executed.
21:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:09:57 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:09:57 INFO  : Context for 'APU' is selected.
21:09:59 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:09:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:59 INFO  : Context for 'APU' is selected.
21:09:59 INFO  : 'ps7_init' command is executed.
21:09:59 INFO  : 'ps7_post_config' command is executed.
21:10:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:00 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:00 INFO  : 'con' command is executed.
21:10:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:10:00 INFO  : Disconnected from the channel tcfchan#13.
21:10:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:10:42 INFO  : 'jtag frequency' command is executed.
21:10:42 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:42 INFO  : Context for 'APU' is selected.
21:10:43 INFO  : System reset is completed.
21:10:46 INFO  : 'after 3000' command is executed.
21:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:10:48 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:10:48 INFO  : Context for 'APU' is selected.
21:10:50 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:50 INFO  : Context for 'APU' is selected.
21:10:51 INFO  : 'ps7_init' command is executed.
21:10:51 INFO  : 'ps7_post_config' command is executed.
21:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:51 INFO  : 'con' command is executed.
21:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:10:51 INFO  : Disconnected from the channel tcfchan#14.
21:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:11:50 INFO  : 'jtag frequency' command is executed.
21:11:50 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:50 INFO  : Context for 'APU' is selected.
21:11:50 INFO  : System reset is completed.
21:11:53 INFO  : 'after 3000' command is executed.
21:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:11:56 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:11:56 INFO  : Context for 'APU' is selected.
21:11:58 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:11:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:58 INFO  : Context for 'APU' is selected.
21:11:58 INFO  : 'ps7_init' command is executed.
21:11:58 INFO  : 'ps7_post_config' command is executed.
21:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:59 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:59 INFO  : 'con' command is executed.
21:11:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:11:59 INFO  : Disconnected from the channel tcfchan#15.
21:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:12:54 INFO  : 'jtag frequency' command is executed.
21:12:54 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:54 INFO  : Context for 'APU' is selected.
21:12:54 INFO  : System reset is completed.
21:12:57 INFO  : 'after 3000' command is executed.
21:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:00 INFO  : Context for 'APU' is selected.
21:13:02 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:02 INFO  : Context for 'APU' is selected.
21:13:03 INFO  : 'ps7_init' command is executed.
21:13:03 INFO  : 'ps7_post_config' command is executed.
21:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:03 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:03 INFO  : 'con' command is executed.
21:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:03 INFO  : Disconnected from the channel tcfchan#16.
21:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:33 INFO  : 'jtag frequency' command is executed.
21:13:33 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:33 INFO  : Context for 'APU' is selected.
21:13:33 INFO  : System reset is completed.
21:13:36 INFO  : 'after 3000' command is executed.
21:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:38 INFO  : Context for 'APU' is selected.
21:13:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:40 INFO  : Context for 'APU' is selected.
21:13:41 INFO  : 'ps7_init' command is executed.
21:13:41 INFO  : 'ps7_post_config' command is executed.
21:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:41 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:41 INFO  : 'con' command is executed.
21:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:41 INFO  : Disconnected from the channel tcfchan#17.
21:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:48 INFO  : 'jtag frequency' command is executed.
21:21:48 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:48 INFO  : Context for 'APU' is selected.
21:21:48 INFO  : System reset is completed.
21:21:51 INFO  : 'after 3000' command is executed.
21:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:54 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:54 INFO  : Context for 'APU' is selected.
21:21:56 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:56 INFO  : Context for 'APU' is selected.
21:21:57 INFO  : 'ps7_init' command is executed.
21:21:57 INFO  : 'ps7_post_config' command is executed.
21:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:57 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:57 INFO  : 'con' command is executed.
21:21:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:57 INFO  : Disconnected from the channel tcfchan#18.
21:22:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:22:48 INFO  : 'jtag frequency' command is executed.
21:22:48 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:48 INFO  : Context for 'APU' is selected.
21:22:48 INFO  : System reset is completed.
21:22:51 INFO  : 'after 3000' command is executed.
21:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:22:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:22:53 INFO  : Context for 'APU' is selected.
21:22:55 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:22:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:55 INFO  : Context for 'APU' is selected.
21:22:56 INFO  : 'ps7_init' command is executed.
21:22:56 INFO  : 'ps7_post_config' command is executed.
21:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:56 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:56 INFO  : 'con' command is executed.
21:22:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:22:56 INFO  : Disconnected from the channel tcfchan#19.
21:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:30:49 INFO  : 'jtag frequency' command is executed.
21:30:49 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:49 INFO  : Context for 'APU' is selected.
21:30:49 INFO  : System reset is completed.
21:30:52 INFO  : 'after 3000' command is executed.
21:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:30:55 INFO  : Context for 'APU' is selected.
21:30:57 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:30:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:57 INFO  : Context for 'APU' is selected.
21:30:57 INFO  : 'ps7_init' command is executed.
21:30:57 INFO  : 'ps7_post_config' command is executed.
21:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:58 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:58 INFO  : 'con' command is executed.
21:30:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:58 INFO  : Disconnected from the channel tcfchan#20.
21:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:30 INFO  : 'jtag frequency' command is executed.
21:32:30 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:30 INFO  : Context for 'APU' is selected.
21:32:30 INFO  : System reset is completed.
21:32:33 INFO  : 'after 3000' command is executed.
21:32:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:32:35 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:32:35 INFO  : Context for 'APU' is selected.
21:32:37 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:32:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:38 INFO  : Context for 'APU' is selected.
21:32:38 INFO  : 'ps7_init' command is executed.
21:32:38 INFO  : 'ps7_post_config' command is executed.
21:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:38 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:38 INFO  : 'con' command is executed.
21:32:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:32:38 INFO  : Disconnected from the channel tcfchan#21.
21:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:35:43 INFO  : 'jtag frequency' command is executed.
21:35:43 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:43 INFO  : Context for 'APU' is selected.
21:35:43 INFO  : System reset is completed.
21:35:46 INFO  : 'after 3000' command is executed.
21:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:35:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:35:49 INFO  : Context for 'APU' is selected.
21:35:51 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:51 INFO  : Context for 'APU' is selected.
21:35:51 INFO  : 'ps7_init' command is executed.
21:35:51 INFO  : 'ps7_post_config' command is executed.
21:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:51 INFO  : 'con' command is executed.
21:35:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:35:51 INFO  : Disconnected from the channel tcfchan#22.
21:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:36:13 INFO  : 'jtag frequency' command is executed.
21:36:13 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:13 INFO  : Context for 'APU' is selected.
21:36:13 INFO  : System reset is completed.
21:36:16 INFO  : 'after 3000' command is executed.
21:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:36:19 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:36:19 INFO  : Context for 'APU' is selected.
21:36:20 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:20 INFO  : Context for 'APU' is selected.
21:36:21 INFO  : 'ps7_init' command is executed.
21:36:21 INFO  : 'ps7_post_config' command is executed.
21:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:21 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:21 INFO  : 'con' command is executed.
21:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:36:21 INFO  : Disconnected from the channel tcfchan#23.
21:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:15 INFO  : 'jtag frequency' command is executed.
21:39:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:15 INFO  : Context for 'APU' is selected.
21:39:15 INFO  : System reset is completed.
21:39:18 INFO  : 'after 3000' command is executed.
21:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:39:21 INFO  : Context for 'APU' is selected.
21:39:23 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:23 INFO  : Context for 'APU' is selected.
21:39:23 INFO  : 'ps7_init' command is executed.
21:39:23 INFO  : 'ps7_post_config' command is executed.
21:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:23 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:23 INFO  : 'con' command is executed.
21:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:23 INFO  : Disconnected from the channel tcfchan#24.
21:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:43:07 INFO  : 'jtag frequency' command is executed.
21:43:07 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:07 INFO  : Context for 'APU' is selected.
21:43:07 INFO  : System reset is completed.
21:43:10 INFO  : 'after 3000' command is executed.
21:43:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:43:12 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:43:12 INFO  : Context for 'APU' is selected.
21:43:14 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:43:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:14 INFO  : Context for 'APU' is selected.
21:43:15 INFO  : 'ps7_init' command is executed.
21:43:15 INFO  : 'ps7_post_config' command is executed.
21:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:15 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:15 INFO  : 'con' command is executed.
21:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:43:15 INFO  : Disconnected from the channel tcfchan#25.
21:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:44 INFO  : 'jtag frequency' command is executed.
21:53:44 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:44 INFO  : Context for 'APU' is selected.
21:53:44 INFO  : System reset is completed.
21:53:47 INFO  : 'after 3000' command is executed.
21:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:53:49 INFO  : Context for 'APU' is selected.
21:53:51 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:51 INFO  : Context for 'APU' is selected.
21:53:52 INFO  : 'ps7_init' command is executed.
21:53:52 INFO  : 'ps7_post_config' command is executed.
21:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:52 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:52 INFO  : 'con' command is executed.
21:53:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:53:52 INFO  : Disconnected from the channel tcfchan#26.
21:54:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:32 INFO  : 'jtag frequency' command is executed.
21:54:32 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:32 INFO  : Context for 'APU' is selected.
21:54:32 INFO  : System reset is completed.
21:54:35 INFO  : 'after 3000' command is executed.
21:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:54:37 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:54:38 INFO  : Context for 'APU' is selected.
21:54:39 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:39 INFO  : Context for 'APU' is selected.
21:54:40 INFO  : 'ps7_init' command is executed.
21:54:40 INFO  : 'ps7_post_config' command is executed.
21:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:40 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:40 INFO  : 'con' command is executed.
21:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:54:40 INFO  : Disconnected from the channel tcfchan#27.
21:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:04 INFO  : 'jtag frequency' command is executed.
21:57:04 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:04 INFO  : Context for 'APU' is selected.
21:57:04 INFO  : System reset is completed.
21:57:07 INFO  : 'after 3000' command is executed.
21:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:09 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:09 INFO  : Context for 'APU' is selected.
21:57:12 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:12 INFO  : Context for 'APU' is selected.
21:57:12 INFO  : 'ps7_init' command is executed.
21:57:12 INFO  : 'ps7_post_config' command is executed.
21:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:12 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:12 INFO  : 'con' command is executed.
21:57:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:12 INFO  : Disconnected from the channel tcfchan#28.
21:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:51 INFO  : 'jtag frequency' command is executed.
21:57:51 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:51 INFO  : Context for 'APU' is selected.
21:57:51 INFO  : System reset is completed.
21:57:54 INFO  : 'after 3000' command is executed.
21:57:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:57 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:57 INFO  : Context for 'APU' is selected.
21:57:59 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:59 INFO  : Context for 'APU' is selected.
21:58:00 INFO  : 'ps7_init' command is executed.
21:58:00 INFO  : 'ps7_post_config' command is executed.
21:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:00 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:00 INFO  : 'con' command is executed.
21:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:00 INFO  : Disconnected from the channel tcfchan#29.
21:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:58:29 INFO  : 'jtag frequency' command is executed.
21:58:29 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:29 INFO  : Context for 'APU' is selected.
21:58:29 INFO  : System reset is completed.
21:58:32 INFO  : 'after 3000' command is executed.
21:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:34 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:58:35 INFO  : Context for 'APU' is selected.
21:58:37 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:37 INFO  : Context for 'APU' is selected.
21:58:37 INFO  : 'ps7_init' command is executed.
21:58:37 INFO  : 'ps7_post_config' command is executed.
21:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:37 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:37 INFO  : 'con' command is executed.
21:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:37 INFO  : Disconnected from the channel tcfchan#30.
22:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:02:05 INFO  : 'jtag frequency' command is executed.
22:02:05 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:05 INFO  : Context for 'APU' is selected.
22:02:05 INFO  : System reset is completed.
22:02:08 INFO  : 'after 3000' command is executed.
22:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:02:11 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:02:11 INFO  : Context for 'APU' is selected.
22:02:13 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:02:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:13 INFO  : Context for 'APU' is selected.
22:02:13 INFO  : 'ps7_init' command is executed.
22:02:13 INFO  : 'ps7_post_config' command is executed.
22:02:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:14 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:14 INFO  : 'con' command is executed.
22:02:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:02:14 INFO  : Disconnected from the channel tcfchan#31.
22:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:04:14 INFO  : 'jtag frequency' command is executed.
22:04:14 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:15 INFO  : Context for 'APU' is selected.
22:04:15 INFO  : System reset is completed.
22:04:18 INFO  : 'after 3000' command is executed.
22:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:20 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:20 INFO  : Context for 'APU' is selected.
22:04:22 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:22 INFO  : Context for 'APU' is selected.
22:04:23 INFO  : 'ps7_init' command is executed.
22:04:23 INFO  : 'ps7_post_config' command is executed.
22:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:23 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:23 INFO  : 'con' command is executed.
22:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:04:23 INFO  : Disconnected from the channel tcfchan#32.
22:05:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:05:44 INFO  : 'jtag frequency' command is executed.
22:05:44 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:44 INFO  : Context for 'APU' is selected.
22:05:44 INFO  : System reset is completed.
22:05:47 INFO  : 'after 3000' command is executed.
22:05:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:05:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:49 INFO  : Context for 'APU' is selected.
22:05:51 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:51 INFO  : Context for 'APU' is selected.
22:05:52 INFO  : 'ps7_init' command is executed.
22:05:52 INFO  : 'ps7_post_config' command is executed.
22:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:52 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:52 INFO  : 'con' command is executed.
22:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:05:52 INFO  : Disconnected from the channel tcfchan#33.
22:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:21 INFO  : 'jtag frequency' command is executed.
22:07:21 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:21 INFO  : Context for 'APU' is selected.
22:07:21 INFO  : System reset is completed.
22:07:24 INFO  : 'after 3000' command is executed.
22:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:07:26 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:26 INFO  : Context for 'APU' is selected.
22:07:28 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:28 INFO  : Context for 'APU' is selected.
22:07:28 INFO  : 'ps7_init' command is executed.
22:07:28 INFO  : 'ps7_post_config' command is executed.
22:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:29 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:29 INFO  : 'con' command is executed.
22:07:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:07:29 INFO  : Disconnected from the channel tcfchan#34.
22:07:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:48 INFO  : 'jtag frequency' command is executed.
22:07:48 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:48 INFO  : Context for 'APU' is selected.
22:07:48 INFO  : System reset is completed.
22:07:51 INFO  : 'after 3000' command is executed.
22:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:07:54 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:54 INFO  : Context for 'APU' is selected.
22:07:56 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:56 INFO  : Context for 'APU' is selected.
22:07:56 INFO  : 'ps7_init' command is executed.
22:07:56 INFO  : 'ps7_post_config' command is executed.
22:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:56 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:56 INFO  : 'con' command is executed.
22:07:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:07:56 INFO  : Disconnected from the channel tcfchan#35.
22:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:09:20 INFO  : 'jtag frequency' command is executed.
22:09:20 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:20 INFO  : Context for 'APU' is selected.
22:09:20 INFO  : System reset is completed.
22:09:23 INFO  : 'after 3000' command is executed.
22:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:09:25 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:09:25 INFO  : Context for 'APU' is selected.
22:09:27 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:27 INFO  : Context for 'APU' is selected.
22:09:28 INFO  : 'ps7_init' command is executed.
22:09:28 INFO  : 'ps7_post_config' command is executed.
22:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:28 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:28 INFO  : 'con' command is executed.
22:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:09:28 INFO  : Disconnected from the channel tcfchan#36.
22:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:14:49 INFO  : 'jtag frequency' command is executed.
22:14:49 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:14:49 INFO  : Context for 'APU' is selected.
22:14:50 INFO  : System reset is completed.
22:14:53 INFO  : 'after 3000' command is executed.
22:14:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:14:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:14:55 INFO  : Context for 'APU' is selected.
22:14:57 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:14:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:57 INFO  : Context for 'APU' is selected.
22:14:58 INFO  : 'ps7_init' command is executed.
22:14:58 INFO  : 'ps7_post_config' command is executed.
22:14:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:58 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:58 INFO  : 'con' command is executed.
22:14:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:14:58 INFO  : Disconnected from the channel tcfchan#37.
22:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:49 INFO  : 'jtag frequency' command is executed.
22:15:49 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:49 INFO  : Context for 'APU' is selected.
22:15:49 INFO  : System reset is completed.
22:15:52 INFO  : 'after 3000' command is executed.
22:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:54 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:15:54 INFO  : Context for 'APU' is selected.
22:15:56 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:56 INFO  : Context for 'APU' is selected.
22:15:57 INFO  : 'ps7_init' command is executed.
22:15:57 INFO  : 'ps7_post_config' command is executed.
22:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:57 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:57 INFO  : 'con' command is executed.
22:15:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:15:57 INFO  : Disconnected from the channel tcfchan#38.
22:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:17:15 INFO  : 'jtag frequency' command is executed.
22:17:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:15 INFO  : Context for 'APU' is selected.
22:17:16 INFO  : System reset is completed.
22:17:19 INFO  : 'after 3000' command is executed.
22:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:17:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:17:21 INFO  : Context for 'APU' is selected.
22:17:23 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:17:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:23 INFO  : Context for 'APU' is selected.
22:17:24 INFO  : 'ps7_init' command is executed.
22:17:24 INFO  : 'ps7_post_config' command is executed.
22:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:24 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:24 INFO  : 'con' command is executed.
22:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:17:24 INFO  : Disconnected from the channel tcfchan#39.
22:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:18:17 INFO  : 'jtag frequency' command is executed.
22:18:17 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:17 INFO  : Context for 'APU' is selected.
22:18:17 INFO  : System reset is completed.
22:18:20 INFO  : 'after 3000' command is executed.
22:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:18:23 INFO  : Context for 'APU' is selected.
22:18:25 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:25 INFO  : Context for 'APU' is selected.
22:18:25 INFO  : 'ps7_init' command is executed.
22:18:25 INFO  : 'ps7_post_config' command is executed.
22:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:26 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:26 INFO  : 'con' command is executed.
22:18:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:18:26 INFO  : Disconnected from the channel tcfchan#40.
22:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:18:56 INFO  : 'jtag frequency' command is executed.
22:18:56 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:56 INFO  : Context for 'APU' is selected.
22:18:56 INFO  : System reset is completed.
22:18:59 INFO  : 'after 3000' command is executed.
22:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:19:01 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:19:01 INFO  : Context for 'APU' is selected.
22:19:03 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:19:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:03 INFO  : Context for 'APU' is selected.
22:19:04 INFO  : 'ps7_init' command is executed.
22:19:04 INFO  : 'ps7_post_config' command is executed.
22:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:04 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:04 INFO  : 'con' command is executed.
22:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:19:04 INFO  : Disconnected from the channel tcfchan#41.
22:22:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:22:28 INFO  : 'jtag frequency' command is executed.
22:22:28 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:28 INFO  : Context for 'APU' is selected.
22:22:28 INFO  : System reset is completed.
22:22:31 INFO  : 'after 3000' command is executed.
22:22:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:22:33 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:22:34 INFO  : Context for 'APU' is selected.
22:22:35 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:35 INFO  : Context for 'APU' is selected.
22:22:36 INFO  : 'ps7_init' command is executed.
22:22:36 INFO  : 'ps7_post_config' command is executed.
22:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:36 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:36 INFO  : 'con' command is executed.
22:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:22:36 INFO  : Disconnected from the channel tcfchan#42.
22:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:17 INFO  : 'jtag frequency' command is executed.
22:23:17 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:17 INFO  : Context for 'APU' is selected.
22:23:17 INFO  : System reset is completed.
22:23:20 INFO  : 'after 3000' command is executed.
22:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:23:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:23:23 INFO  : Context for 'APU' is selected.
22:23:25 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:23:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:25 INFO  : Context for 'APU' is selected.
22:23:25 INFO  : 'ps7_init' command is executed.
22:23:25 INFO  : 'ps7_post_config' command is executed.
22:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:26 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:26 INFO  : 'con' command is executed.
22:23:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:23:26 INFO  : Disconnected from the channel tcfchan#43.
22:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:17 INFO  : 'jtag frequency' command is executed.
22:24:17 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:17 INFO  : Context for 'APU' is selected.
22:24:17 INFO  : System reset is completed.
22:24:20 INFO  : 'after 3000' command is executed.
22:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:22 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:22 INFO  : Context for 'APU' is selected.
22:24:25 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:24:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:25 INFO  : Context for 'APU' is selected.
22:24:25 INFO  : 'ps7_init' command is executed.
22:24:25 INFO  : 'ps7_post_config' command is executed.
22:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:25 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:26 INFO  : 'con' command is executed.
22:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:24:26 INFO  : Disconnected from the channel tcfchan#44.
22:51:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:51:21 INFO  : 'jtag frequency' command is executed.
22:51:21 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:22 INFO  : Context for 'APU' is selected.
22:51:22 INFO  : System reset is completed.
22:51:25 INFO  : 'after 3000' command is executed.
22:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:51:27 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:27 INFO  : Context for 'APU' is selected.
22:51:31 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:31 INFO  : Context for 'APU' is selected.
22:51:31 INFO  : 'ps7_init' command is executed.
22:51:31 INFO  : 'ps7_post_config' command is executed.
22:51:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:32 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:32 INFO  : 'con' command is executed.
22:51:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:51:32 INFO  : Disconnected from the channel tcfchan#45.
22:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:54:57 INFO  : 'jtag frequency' command is executed.
22:54:57 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:58 INFO  : Context for 'APU' is selected.
22:54:58 INFO  : System reset is completed.
22:55:01 INFO  : 'after 3000' command is executed.
22:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:55:03 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:55:03 INFO  : Context for 'APU' is selected.
22:55:06 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:06 INFO  : Context for 'APU' is selected.
22:55:06 INFO  : 'ps7_init' command is executed.
22:55:06 INFO  : 'ps7_post_config' command is executed.
22:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:06 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:07 INFO  : 'con' command is executed.
22:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:55:07 INFO  : Disconnected from the channel tcfchan#46.
23:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:12:29 INFO  : 'jtag frequency' command is executed.
23:12:29 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:29 INFO  : Context for 'APU' is selected.
23:12:29 INFO  : System reset is completed.
23:12:32 INFO  : 'after 3000' command is executed.
23:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:12:34 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:12:34 INFO  : Context for 'APU' is selected.
23:12:36 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:36 INFO  : Context for 'APU' is selected.
23:12:37 INFO  : 'ps7_init' command is executed.
23:12:37 INFO  : 'ps7_post_config' command is executed.
23:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:37 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:37 INFO  : 'con' command is executed.
23:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:12:37 INFO  : Disconnected from the channel tcfchan#47.
23:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:13:18 INFO  : 'jtag frequency' command is executed.
23:13:18 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:13:18 INFO  : Context for 'APU' is selected.
23:13:18 INFO  : System reset is completed.
23:13:21 INFO  : 'after 3000' command is executed.
23:13:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:13:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:13:23 INFO  : Context for 'APU' is selected.
23:13:25 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:13:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:25 INFO  : Context for 'APU' is selected.
23:13:26 INFO  : 'ps7_init' command is executed.
23:13:26 INFO  : 'ps7_post_config' command is executed.
23:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:26 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:26 INFO  : 'con' command is executed.
23:13:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:13:26 INFO  : Disconnected from the channel tcfchan#48.
23:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:14:07 INFO  : 'jtag frequency' command is executed.
23:14:07 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:07 INFO  : Context for 'APU' is selected.
23:14:08 INFO  : System reset is completed.
23:14:11 INFO  : 'after 3000' command is executed.
23:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:14:13 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:14:13 INFO  : Context for 'APU' is selected.
23:14:15 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:14:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:15 INFO  : Context for 'APU' is selected.
23:14:15 INFO  : 'ps7_init' command is executed.
23:14:15 INFO  : 'ps7_post_config' command is executed.
23:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:16 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:16 INFO  : 'con' command is executed.
23:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:14:16 INFO  : Disconnected from the channel tcfchan#49.
23:16:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:16:04 INFO  : 'jtag frequency' command is executed.
23:16:04 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:04 INFO  : Context for 'APU' is selected.
23:16:04 INFO  : System reset is completed.
23:16:07 INFO  : 'after 3000' command is executed.
23:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:16:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:16:10 INFO  : Context for 'APU' is selected.
23:16:11 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:11 INFO  : Context for 'APU' is selected.
23:16:12 INFO  : 'ps7_init' command is executed.
23:16:12 INFO  : 'ps7_post_config' command is executed.
23:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:12 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:12 INFO  : 'con' command is executed.
23:16:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:16:12 INFO  : Disconnected from the channel tcfchan#50.
23:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:17:33 INFO  : 'jtag frequency' command is executed.
23:17:33 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:33 INFO  : Context for 'APU' is selected.
23:17:34 INFO  : System reset is completed.
23:17:37 INFO  : 'after 3000' command is executed.
23:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:17:39 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:17:39 INFO  : Context for 'APU' is selected.
23:17:41 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:41 INFO  : Context for 'APU' is selected.
23:17:42 INFO  : 'ps7_init' command is executed.
23:17:42 INFO  : 'ps7_post_config' command is executed.
23:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:42 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:42 INFO  : 'con' command is executed.
23:17:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:17:42 INFO  : Disconnected from the channel tcfchan#51.
23:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:17:53 INFO  : 'jtag frequency' command is executed.
23:17:53 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:53 INFO  : Context for 'APU' is selected.
23:17:53 INFO  : System reset is completed.
23:17:56 INFO  : 'after 3000' command is executed.
23:17:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:17:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:17:59 INFO  : Context for 'APU' is selected.
23:18:00 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:01 INFO  : Context for 'APU' is selected.
23:18:01 INFO  : 'ps7_init' command is executed.
23:18:01 INFO  : 'ps7_post_config' command is executed.
23:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:01 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:01 INFO  : 'con' command is executed.
23:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:18:01 INFO  : Disconnected from the channel tcfchan#52.
23:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:21:02 INFO  : 'jtag frequency' command is executed.
23:21:02 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:02 INFO  : Context for 'APU' is selected.
23:21:03 INFO  : System reset is completed.
23:21:06 INFO  : 'after 3000' command is executed.
23:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:21:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:21:08 INFO  : Context for 'APU' is selected.
23:21:10 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:10 INFO  : Context for 'APU' is selected.
23:21:10 INFO  : 'ps7_init' command is executed.
23:21:10 INFO  : 'ps7_post_config' command is executed.
23:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:11 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:11 INFO  : 'con' command is executed.
23:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:21:11 INFO  : Disconnected from the channel tcfchan#53.
23:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:23:33 INFO  : 'jtag frequency' command is executed.
23:23:33 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:33 INFO  : Context for 'APU' is selected.
23:23:33 INFO  : System reset is completed.
23:23:36 INFO  : 'after 3000' command is executed.
23:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:23:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:23:38 INFO  : Context for 'APU' is selected.
23:23:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:40 INFO  : Context for 'APU' is selected.
23:23:41 INFO  : 'ps7_init' command is executed.
23:23:41 INFO  : 'ps7_post_config' command is executed.
23:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:41 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:41 INFO  : 'con' command is executed.
23:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:23:41 INFO  : Disconnected from the channel tcfchan#54.
23:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:26:28 INFO  : 'jtag frequency' command is executed.
23:26:28 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:29 INFO  : Context for 'APU' is selected.
23:26:29 INFO  : System reset is completed.
23:26:32 INFO  : 'after 3000' command is executed.
23:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:26:34 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:26:34 INFO  : Context for 'APU' is selected.
23:26:36 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:36 INFO  : Context for 'APU' is selected.
23:26:37 INFO  : 'ps7_init' command is executed.
23:26:37 INFO  : 'ps7_post_config' command is executed.
23:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:37 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:37 INFO  : 'con' command is executed.
23:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:26:37 INFO  : Disconnected from the channel tcfchan#55.
23:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:28:16 INFO  : 'jtag frequency' command is executed.
23:28:16 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:16 INFO  : Context for 'APU' is selected.
23:28:16 INFO  : System reset is completed.
23:28:19 INFO  : 'after 3000' command is executed.
23:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:28:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:28:21 INFO  : Context for 'APU' is selected.
23:28:23 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:23 INFO  : Context for 'APU' is selected.
23:28:23 INFO  : 'ps7_init' command is executed.
23:28:23 INFO  : 'ps7_post_config' command is executed.
23:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:24 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:24 INFO  : 'con' command is executed.
23:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:28:24 INFO  : Disconnected from the channel tcfchan#56.
23:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:31:03 INFO  : 'jtag frequency' command is executed.
23:31:03 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:03 INFO  : Context for 'APU' is selected.
23:31:03 INFO  : System reset is completed.
23:31:06 INFO  : 'after 3000' command is executed.
23:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:31:09 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:31:09 INFO  : Context for 'APU' is selected.
23:31:11 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:11 INFO  : Context for 'APU' is selected.
23:31:11 INFO  : 'ps7_init' command is executed.
23:31:11 INFO  : 'ps7_post_config' command is executed.
23:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:12 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:12 INFO  : 'con' command is executed.
23:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:31:12 INFO  : Disconnected from the channel tcfchan#57.
23:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:33:50 INFO  : 'jtag frequency' command is executed.
23:33:50 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:50 INFO  : Context for 'APU' is selected.
23:33:51 INFO  : System reset is completed.
23:33:54 INFO  : 'after 3000' command is executed.
23:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:33:56 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:33:56 INFO  : Context for 'APU' is selected.
23:33:58 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:58 INFO  : Context for 'APU' is selected.
23:33:59 INFO  : 'ps7_init' command is executed.
23:33:59 INFO  : 'ps7_post_config' command is executed.
23:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:59 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:59 INFO  : 'con' command is executed.
23:33:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:33:59 INFO  : Disconnected from the channel tcfchan#58.
23:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:38:10 INFO  : 'jtag frequency' command is executed.
23:38:10 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:10 INFO  : Context for 'APU' is selected.
23:38:10 INFO  : System reset is completed.
23:38:13 INFO  : 'after 3000' command is executed.
23:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:38:15 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:38:15 INFO  : Context for 'APU' is selected.
23:38:17 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:17 INFO  : Context for 'APU' is selected.
23:38:18 INFO  : 'ps7_init' command is executed.
23:38:18 INFO  : 'ps7_post_config' command is executed.
23:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:18 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:18 INFO  : 'con' command is executed.
23:38:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:38:18 INFO  : Disconnected from the channel tcfchan#59.
23:43:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:43:15 INFO  : 'jtag frequency' command is executed.
23:43:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:15 INFO  : Context for 'APU' is selected.
23:43:15 INFO  : System reset is completed.
23:43:18 INFO  : 'after 3000' command is executed.
23:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:43:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:43:21 INFO  : Context for 'APU' is selected.
23:43:23 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:23 INFO  : Context for 'APU' is selected.
23:43:23 INFO  : 'ps7_init' command is executed.
23:43:23 INFO  : 'ps7_post_config' command is executed.
23:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:24 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:24 INFO  : 'con' command is executed.
23:43:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:43:24 INFO  : Disconnected from the channel tcfchan#60.
23:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:43:59 INFO  : 'jtag frequency' command is executed.
23:43:59 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:59 INFO  : Context for 'APU' is selected.
23:43:59 INFO  : System reset is completed.
23:44:02 INFO  : 'after 3000' command is executed.
23:44:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:44:05 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:44:05 INFO  : Context for 'APU' is selected.
23:44:07 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:44:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:07 INFO  : Context for 'APU' is selected.
23:44:07 INFO  : 'ps7_init' command is executed.
23:44:07 INFO  : 'ps7_post_config' command is executed.
23:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:07 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:07 INFO  : 'con' command is executed.
23:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:44:07 INFO  : Disconnected from the channel tcfchan#61.
23:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:45:51 INFO  : 'jtag frequency' command is executed.
23:45:51 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:51 INFO  : Context for 'APU' is selected.
23:45:51 INFO  : System reset is completed.
23:45:54 INFO  : 'after 3000' command is executed.
23:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:45:57 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:45:57 INFO  : Context for 'APU' is selected.
23:45:59 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:59 INFO  : Context for 'APU' is selected.
23:45:59 INFO  : 'ps7_init' command is executed.
23:45:59 INFO  : 'ps7_post_config' command is executed.
23:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:00 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:00 INFO  : 'con' command is executed.
23:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:46:00 INFO  : Disconnected from the channel tcfchan#62.
23:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:46:51 INFO  : 'jtag frequency' command is executed.
23:46:51 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:51 INFO  : Context for 'APU' is selected.
23:46:51 INFO  : System reset is completed.
23:46:54 INFO  : 'after 3000' command is executed.
23:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:46:56 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:46:57 INFO  : Context for 'APU' is selected.
23:46:58 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:58 INFO  : Context for 'APU' is selected.
23:46:59 INFO  : 'ps7_init' command is executed.
23:46:59 INFO  : 'ps7_post_config' command is executed.
23:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:59 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:59 INFO  : 'con' command is executed.
23:46:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:46:59 INFO  : Disconnected from the channel tcfchan#63.
23:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:47:37 INFO  : 'jtag frequency' command is executed.
23:47:37 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:37 INFO  : Context for 'APU' is selected.
23:47:37 INFO  : System reset is completed.
23:47:40 INFO  : 'after 3000' command is executed.
23:47:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:42 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:42 INFO  : Context for 'APU' is selected.
23:47:44 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:44 INFO  : Context for 'APU' is selected.
23:47:45 INFO  : 'ps7_init' command is executed.
23:47:45 INFO  : 'ps7_post_config' command is executed.
23:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:45 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:45 INFO  : 'con' command is executed.
23:47:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:47:45 INFO  : Disconnected from the channel tcfchan#64.
23:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:50:03 INFO  : 'jtag frequency' command is executed.
23:50:03 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:03 INFO  : Context for 'APU' is selected.
23:50:03 INFO  : System reset is completed.
23:50:06 INFO  : 'after 3000' command is executed.
23:50:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:50:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:08 INFO  : Context for 'APU' is selected.
23:50:10 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:10 INFO  : Context for 'APU' is selected.
23:50:11 INFO  : 'ps7_init' command is executed.
23:50:11 INFO  : 'ps7_post_config' command is executed.
23:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:11 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:11 INFO  : 'con' command is executed.
23:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:50:11 INFO  : Disconnected from the channel tcfchan#65.
23:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:52:03 INFO  : 'jtag frequency' command is executed.
23:52:03 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:03 INFO  : Context for 'APU' is selected.
23:52:03 INFO  : System reset is completed.
23:52:06 INFO  : 'after 3000' command is executed.
23:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:52:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:52:09 INFO  : Context for 'APU' is selected.
23:52:11 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:11 INFO  : Context for 'APU' is selected.
23:52:11 INFO  : 'ps7_init' command is executed.
23:52:11 INFO  : 'ps7_post_config' command is executed.
23:52:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:11 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:11 INFO  : 'con' command is executed.
23:52:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:52:11 INFO  : Disconnected from the channel tcfchan#66.
23:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:52:34 INFO  : 'jtag frequency' command is executed.
23:52:34 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:34 INFO  : Context for 'APU' is selected.
23:52:34 INFO  : System reset is completed.
23:52:37 INFO  : 'after 3000' command is executed.
23:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:52:40 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:52:40 INFO  : Context for 'APU' is selected.
23:52:42 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:42 INFO  : Context for 'APU' is selected.
23:52:42 INFO  : 'ps7_init' command is executed.
23:52:42 INFO  : 'ps7_post_config' command is executed.
23:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:42 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:42 INFO  : 'con' command is executed.
23:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:52:42 INFO  : Disconnected from the channel tcfchan#67.
23:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:53:43 INFO  : 'jtag frequency' command is executed.
23:53:43 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:43 INFO  : Context for 'APU' is selected.
23:53:44 INFO  : System reset is completed.
23:53:47 INFO  : 'after 3000' command is executed.
23:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:53:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:53:49 INFO  : Context for 'APU' is selected.
23:53:51 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:53:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:51 INFO  : Context for 'APU' is selected.
23:53:51 INFO  : 'ps7_init' command is executed.
23:53:51 INFO  : 'ps7_post_config' command is executed.
23:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:52 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:52 INFO  : 'con' command is executed.
23:53:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:53:52 INFO  : Disconnected from the channel tcfchan#68.
23:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:55:06 INFO  : 'jtag frequency' command is executed.
23:55:06 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:06 INFO  : Context for 'APU' is selected.
23:55:06 INFO  : System reset is completed.
23:55:09 INFO  : 'after 3000' command is executed.
23:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:55:11 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:55:11 INFO  : Context for 'APU' is selected.
23:55:13 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:14 INFO  : Context for 'APU' is selected.
23:55:14 INFO  : 'ps7_init' command is executed.
23:55:14 INFO  : 'ps7_post_config' command is executed.
23:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:14 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:14 INFO  : 'con' command is executed.
23:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:55:14 INFO  : Disconnected from the channel tcfchan#69.
23:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:58:06 INFO  : 'jtag frequency' command is executed.
23:58:06 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:06 INFO  : Context for 'APU' is selected.
23:58:06 INFO  : System reset is completed.
23:58:09 INFO  : 'after 3000' command is executed.
23:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:58:11 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:58:11 INFO  : Context for 'APU' is selected.
23:58:13 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:14 INFO  : Context for 'APU' is selected.
23:58:14 INFO  : 'ps7_init' command is executed.
23:58:14 INFO  : 'ps7_post_config' command is executed.
23:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:14 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:14 INFO  : 'con' command is executed.
23:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:58:14 INFO  : Disconnected from the channel tcfchan#70.
00:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:00:53 INFO  : 'jtag frequency' command is executed.
00:00:53 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:53 INFO  : Context for 'APU' is selected.
00:00:53 INFO  : System reset is completed.
00:00:56 INFO  : 'after 3000' command is executed.
00:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:00:58 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:00:58 INFO  : Context for 'APU' is selected.
00:01:01 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:01 INFO  : Context for 'APU' is selected.
00:01:01 INFO  : 'ps7_init' command is executed.
00:01:01 INFO  : 'ps7_post_config' command is executed.
00:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:01 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:02 INFO  : 'con' command is executed.
00:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:01:02 INFO  : Disconnected from the channel tcfchan#71.
00:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:02 INFO  : 'jtag frequency' command is executed.
00:05:02 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:02 INFO  : Context for 'APU' is selected.
00:05:02 INFO  : System reset is completed.
00:05:05 INFO  : 'after 3000' command is executed.
00:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:05:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:05:08 INFO  : Context for 'APU' is selected.
00:05:10 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:05:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:10 INFO  : Context for 'APU' is selected.
00:05:10 INFO  : 'ps7_init' command is executed.
00:05:10 INFO  : 'ps7_post_config' command is executed.
00:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:11 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:11 INFO  : 'con' command is executed.
00:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:05:11 INFO  : Disconnected from the channel tcfchan#72.
00:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:16:15 INFO  : 'jtag frequency' command is executed.
00:16:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:15 INFO  : Context for 'APU' is selected.
00:16:15 INFO  : System reset is completed.
00:16:18 INFO  : 'after 3000' command is executed.
00:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:16:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:16:21 INFO  : Context for 'APU' is selected.
00:16:23 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:23 INFO  : Context for 'APU' is selected.
00:16:23 INFO  : 'ps7_init' command is executed.
00:16:23 INFO  : 'ps7_post_config' command is executed.
00:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:23 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:24 INFO  : 'con' command is executed.
00:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:16:24 INFO  : Disconnected from the channel tcfchan#73.
00:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:18:24 INFO  : 'jtag frequency' command is executed.
00:18:24 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:24 INFO  : Context for 'APU' is selected.
00:18:24 INFO  : System reset is completed.
00:18:27 INFO  : 'after 3000' command is executed.
00:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:18:30 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:18:30 INFO  : Context for 'APU' is selected.
00:18:32 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:32 INFO  : Context for 'APU' is selected.
00:18:32 INFO  : 'ps7_init' command is executed.
00:18:32 INFO  : 'ps7_post_config' command is executed.
00:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:32 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:32 INFO  : 'con' command is executed.
00:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:18:32 INFO  : Disconnected from the channel tcfchan#74.
00:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:30:01 INFO  : 'jtag frequency' command is executed.
00:30:01 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:01 INFO  : Context for 'APU' is selected.
00:30:02 INFO  : System reset is completed.
00:30:05 INFO  : 'after 3000' command is executed.
00:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:30:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:30:07 INFO  : Context for 'APU' is selected.
00:30:09 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:09 INFO  : Context for 'APU' is selected.
00:30:10 INFO  : 'ps7_init' command is executed.
00:30:10 INFO  : 'ps7_post_config' command is executed.
00:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:10 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:10 INFO  : 'con' command is executed.
00:30:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:30:10 INFO  : Disconnected from the channel tcfchan#75.
00:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:32:25 INFO  : 'jtag frequency' command is executed.
00:32:25 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:25 INFO  : Context for 'APU' is selected.
00:32:25 INFO  : System reset is completed.
00:32:28 INFO  : 'after 3000' command is executed.
00:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:32:31 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:32:31 INFO  : Context for 'APU' is selected.
00:32:33 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:33 INFO  : Context for 'APU' is selected.
00:32:33 INFO  : 'ps7_init' command is executed.
00:32:33 INFO  : 'ps7_post_config' command is executed.
00:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:34 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:34 INFO  : 'con' command is executed.
00:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:32:34 INFO  : Disconnected from the channel tcfchan#76.
00:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:42 INFO  : 'jtag frequency' command is executed.
00:33:42 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:42 INFO  : Context for 'APU' is selected.
00:33:42 INFO  : System reset is completed.
00:33:45 INFO  : 'after 3000' command is executed.
00:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:48 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:33:48 INFO  : Context for 'APU' is selected.
00:33:49 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:49 INFO  : Context for 'APU' is selected.
00:33:50 INFO  : 'ps7_init' command is executed.
00:33:50 INFO  : 'ps7_post_config' command is executed.
00:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:50 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:50 INFO  : 'con' command is executed.
00:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:50 INFO  : Disconnected from the channel tcfchan#77.
00:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:35:06 INFO  : 'jtag frequency' command is executed.
00:35:06 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:06 INFO  : Context for 'APU' is selected.
00:35:06 INFO  : System reset is completed.
00:35:10 INFO  : 'after 3000' command is executed.
00:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:35:12 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:35:12 INFO  : Context for 'APU' is selected.
00:35:14 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:14 INFO  : Context for 'APU' is selected.
00:35:14 INFO  : 'ps7_init' command is executed.
00:35:14 INFO  : 'ps7_post_config' command is executed.
00:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:14 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:15 INFO  : 'con' command is executed.
00:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:35:15 INFO  : Disconnected from the channel tcfchan#78.
00:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:36:49 INFO  : 'jtag frequency' command is executed.
00:36:49 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:49 INFO  : Context for 'APU' is selected.
00:36:49 INFO  : System reset is completed.
00:36:52 INFO  : 'after 3000' command is executed.
00:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:36:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:36:55 INFO  : Context for 'APU' is selected.
00:36:57 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:57 INFO  : Context for 'APU' is selected.
00:36:57 INFO  : 'ps7_init' command is executed.
00:36:57 INFO  : 'ps7_post_config' command is executed.
00:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:57 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:58 INFO  : 'con' command is executed.
00:36:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:36:58 INFO  : Disconnected from the channel tcfchan#79.
00:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:38:46 INFO  : 'jtag frequency' command is executed.
00:38:46 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:46 INFO  : Context for 'APU' is selected.
00:38:46 INFO  : System reset is completed.
00:38:49 INFO  : 'after 3000' command is executed.
00:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:38:52 ERROR : 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
00:38:52 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
00:38:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

00:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:39:54 INFO  : 'jtag frequency' command is executed.
00:39:54 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:54 INFO  : Context for 'APU' is selected.
00:39:54 INFO  : System reset is completed.
00:39:57 INFO  : 'after 3000' command is executed.
00:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:40:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:40:00 INFO  : Context for 'APU' is selected.
00:40:02 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:02 INFO  : Context for 'APU' is selected.
00:40:02 INFO  : 'ps7_init' command is executed.
00:40:02 INFO  : 'ps7_post_config' command is executed.
00:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:03 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:03 INFO  : 'con' command is executed.
00:40:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:40:03 INFO  : Disconnected from the channel tcfchan#80.
00:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:41:13 INFO  : 'jtag frequency' command is executed.
00:41:13 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:13 INFO  : Context for 'APU' is selected.
00:41:13 INFO  : System reset is completed.
00:41:16 INFO  : 'after 3000' command is executed.
00:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:41:18 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:41:18 INFO  : Context for 'APU' is selected.
00:41:20 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:20 INFO  : Context for 'APU' is selected.
00:41:21 INFO  : 'ps7_init' command is executed.
00:41:21 INFO  : 'ps7_post_config' command is executed.
00:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:21 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:21 INFO  : 'con' command is executed.
00:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:41:21 INFO  : Disconnected from the channel tcfchan#81.
