{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606164063456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606164063456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 17:41:03 2020 " "Processing started: Mon Nov 23 17:41:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606164063456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1606164063456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2MipsUnicycle -c Lab2MipsUnicycle --convert_bdf_to_vhdl=\"C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/shift2left32bit.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2MipsUnicycle -c Lab2MipsUnicycle --convert_bdf_to_vhdl=\"C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/shift2left32bit.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1606164063456 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "rom32bit.qip " "Tcl Script File rom32bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE rom32bit.qip " "set_global_assignment -name QIP_FILE rom32bit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606164063590 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1606164063590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2left32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift2left32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift2left32bit " "Found entity 1: shift2left32bit" {  } { { "shift2left32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/shift2left32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606164063714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606164063714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1606164063733 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "shift2left32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/shift2left32bit.bdf" { { 96 1128 1184 96 "" "" } { 80 944 1128 97 "Result32\[0\]" "" } { 96 1128 1128 112 "" "" } { 112 1128 1128 128 "" "" } { 128 1128 1128 144 "" "" } { 144 1128 1128 160 "" "" } { 160 1128 1128 176 "" "" } { 176 1128 1128 192 "" "" } { 192 1128 1128 208 "" "" } { 208 1128 1128 224 "" "" } { 224 1128 1128 240 "" "" } { 240 1128 1128 256 "" "" } { 256 1128 1128 272 "" "" } { 272 1128 1128 288 "" "" } { 288 1128 1128 304 "" "" } { 304 1128 1128 320 "" "" } { 320 1128 1128 336 "" "" } { 336 1128 1128 352 "" "" } { 352 1128 1128 368 "" "" } { 368 1128 1128 384 "" "" } { 384 1128 1128 400 "" "" } { 400 1128 1128 416 "" "" } { 416 1128 1128 432 "" "" } { 432 1128 1128 448 "" "" } { 448 1128 1128 464 "" "" } { 464 1128 1128 480 "" "" } { 480 1128 1128 496 "" "" } { 496 1128 1128 512 "" "" } { 512 1128 1128 528 "" "" } { 528 1128 1128 544 "" "" } { 544 1128 1128 560 "" "" } { 560 1128 1128 576 "" "" } { 576 1128 1128 592 "" "" } { 592 1128 1128 640 "" "" } { 96 944 1128 113 "Result32\[1\]" "" } { 112 944 1128 129 "Result32\[2\]" "" } { 128 944 1128 145 "Result32\[3\]" "" } { 144 944 1128 161 "Result32\[4\]" "" } { 160 944 1128 177 "Result32\[5\]" "" } { 176 944 1128 193 "Result32\[6\]" "" } { 192 944 1128 209 "Result32\[7\]" "" } { 208 944 1128 225 "Result32\[8\]" "" } { 224 944 1128 241 "Result32\[9\]" "" } { 256 944 1128 273 "Result32\[11\]" "" } { 272 944 1128 289 "Result32\[12\]" "" } { 288 944 1128 305 "Result32\[13\]" "" } { 304 944 1128 321 "Result32\[14\]" "" } { 320 944 1128 337 "Result32\[15\]" "" } { 336 944 1128 353 "Result32\[16\]" "" } { 352 944 1128 369 "Result32\[17\]" "" } { 368 944 1128 385 "Result32\[18\]" "" } { 384 944 1128 401 "Result32\[19\]" "" } { 400 944 1128 417 "Result32\[20\]" "" } { 416 944 1128 433 "Result32\[21\]" "" } { 432 944 1128 449 "Result32\[22\]" "" } { 448 944 1128 465 "Result32\[23\]" "" } { 464 944 1128 481 "Result32\[24\]" "" } { 480 944 1128 497 "Result32\[25\]" "" } { 496 944 1128 513 "Result32\[26\]" "" } { 512 944 1128 529 "Result32\[27\]" "" } { 528 944 1128 545 "Result32\[28\]" "" } { 544 944 1128 561 "Result32\[29\]" "" } { 560 944 1128 577 "Result32\[30\]" "" } { 576 944 1128 593 "Result32\[31\]" "" } { 240 944 1128 257 "Result32\[10\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1606164063736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 2 s Quartus Prime " "Quartus Prime Create VHDL File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606164063749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 17:41:03 2020 " "Processing ended: Mon Nov 23 17:41:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606164063749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606164063749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606164063749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1606164063749 ""}
