// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _Vfx68k_H_
#define _Vfx68k_H_

#include "verilated.h"

class Vfx68k__Syms;
class Vfx68k_fx68k_bmux;
class Vfx68k_fx68k_mux_778;
class Vfx68k_fx68k_bmux_1882;
class Vfx68k_fx68k_bmux_299;
class Vfx68k_fx68k_bmux_3758;
class Vfx68k_CDN_mux136;
class Vfx68k_fx68k_mux_41;
class Vfx68k_fx68k_mux_77;
class Vfx68k_fx68k_mux_93;
class Vfx68k_fx68k_mux_119;
class Vfx68k_fx68k_mux_128;
class Vfx68k_fx68k_mux_272;
class Vfx68k_fx68k_mux_304;
class Vfx68k_fx68k_mux_320;
class Vfx68k_fx68k_mux_424;
class Vfx68k_fx68k_mux_454;
class Vfx68k_fx68k_mux_520;
class Vfx68k_fx68k_mux_547;
class Vfx68k_fx68k_mux_793;
class Vfx68k_fx68k_mux_804;
class Vfx68k_fx68k_mux_899;
class Vfx68k_fx68k_mux_992;
class Vfx68k_fx68k_mux_1002;
class Vfx68k_fx68k_bmux_1313;
class Vfx68k_fx68k_mux_1371;
class Vfx68k_fx68k_mux_1423;
class Vfx68k_fx68k_bmux_1502;
class Vfx68k_fx68k_mux_1529;
class Vfx68k_fx68k_bmux_1967;
class Vfx68k_fx68k_mux_1906;
class Vfx68k_fx68k_mux_1995;
class Vfx68k_fx68k_mux_2306;
class Vfx68k_fx68k_bmux_1840;
class Vfx68k_fx68k_mux_2428;

//----------

VL_MODULE(Vfx68k) {
  public:
    // CELLS
    // Public to allow access to /*verilator_public*/ items;
    // otherwise the application code can consider these internals.
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__mux_tvnMux_622_22;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__mux_tvnMux_620_22;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__mux_tvnMux_618_17;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__mux_tvnMux_616_7;
    Vfx68k_fx68k_mux_778*	__PVT__fx68k__DOT__mux_ftu_599_11;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__mux_ftu_596_7;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__mux_microAddr_246_7;
    Vfx68k_fx68k_bmux_3758*	__PVT__fx68k__DOT__mux_nanoLatch_259_12;
    Vfx68k_fx68k_bmux_3758*	__PVT__fx68k__DOT__mux_nanoLatch_255_7;
    Vfx68k_CDN_mux136* 	__PVT__fx68k__DOT__microToNanoAddr__DOT__mux_orgBase_2479_9__DOT__g1;
    Vfx68k_CDN_mux136* 	__PVT__fx68k__DOT__microToNanoAddr__DOT__mux_orgBase_2479_9__DOT__g8;
    Vfx68k_CDN_mux136* 	__PVT__fx68k__DOT__microToNanoAddr__DOT__mux_orgBase_2479_9__DOT__g9;
    Vfx68k_CDN_mux136* 	__PVT__fx68k__DOT__microToNanoAddr__DOT__mux_orgBase_2479_9__DOT__g10;
    Vfx68k_CDN_mux136* 	__PVT__fx68k__DOT__microToNanoAddr__DOT__mux_orgBase_2479_9__DOT__g11;
    Vfx68k_CDN_mux136* 	__PVT__fx68k__DOT__microToNanoAddr__DOT__mux_orgBase_2479_9__DOT__g12;
    Vfx68k_CDN_mux136* 	__PVT__fx68k__DOT__microToNanoAddr__DOT__mux_orgBase_2479_9__DOT__g13;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_178_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_196_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_214_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_232_19;
    Vfx68k_fx68k_mux_77*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_250_19;
    Vfx68k_fx68k_mux_77*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_268_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_286_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_304_19;
    Vfx68k_fx68k_mux_77*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_322_19;
    Vfx68k_fx68k_mux_119*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_340_19;
    Vfx68k_fx68k_mux_128*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_358_19;
    Vfx68k_fx68k_mux_128*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_376_19;
    Vfx68k_fx68k_mux_128*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_394_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_430_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_448_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_466_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_484_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_502_19;
    Vfx68k_fx68k_mux_77*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B0__05D_520_19;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_scA3_249_32;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_scA3_231_32;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_scA3_213_32;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_scA3_195_32;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_scA3_177_27;
    Vfx68k_fx68k_mux_272*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA23__05B0__05D_411_10;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA23__05B0__05D_249_32;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA23__05B0__05D_231_32;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA23__05B0__05D_213_32;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA23__05B0__05D_195_32;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA23__05B0__05D_177_27;
    Vfx68k_fx68k_mux_304*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B1__05D_905_19;
    Vfx68k_fx68k_mux_320*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B1__05D_922_19;
    Vfx68k_fx68k_mux_320*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B1__05D_939_19;
    Vfx68k_fx68k_mux_304*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B1__05D_990_19;
    Vfx68k_fx68k_mux_320*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B1__05D_1007_19;
    Vfx68k_fx68k_mux_320*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B1__05D_1024_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA23__05B1__05D_902_14;
    Vfx68k_fx68k_mux_424*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B2__05D_1048_19;
    Vfx68k_fx68k_mux_424*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B2__05D_1065_19;
    Vfx68k_fx68k_mux_454*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B2__05D_1082_19;
    Vfx68k_fx68k_mux_454*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B2__05D_1099_19;
    Vfx68k_fx68k_mux_424*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B2__05D_1116_19;
    Vfx68k_fx68k_mux_454*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B2__05D_1133_19;
    Vfx68k_fx68k_mux_424*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B2__05D_1150_19;
    Vfx68k_fx68k_mux_520*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B2__05D_1167_19;
    Vfx68k_fx68k_mux_520*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B2__05D_1184_19;
    Vfx68k_fx68k_mux_547*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B3__05D_1208_19;
    Vfx68k_fx68k_mux_520*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B3__05D_1225_19;
    Vfx68k_fx68k_mux_520*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B3__05D_1242_19;
    Vfx68k_fx68k_mux_520*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B3__05D_1259_19;
    Vfx68k_fx68k_mux_424*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B3__05D_1276_19;
    Vfx68k_fx68k_mux_454*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B3__05D_1293_19;
    Vfx68k_fx68k_mux_547*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B3__05D_1310_19;
    Vfx68k_fx68k_mux_520*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B3__05D_1327_19;
    Vfx68k_fx68k_mux_520*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B3__05D_1344_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_548_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_566_19;
    Vfx68k_fx68k_mux_77*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_584_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_602_19;
    Vfx68k_fx68k_mux_320*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_620_19;
    Vfx68k_fx68k_mux_320*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_638_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_656_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_728_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_746_19;
    Vfx68k_fx68k_mux_77*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_764_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_782_19;
    Vfx68k_fx68k_mux_778*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_800_19;
    Vfx68k_fx68k_mux_793*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_818_19;
    Vfx68k_fx68k_mux_804*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA23__05B4__05D_601_10;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B5__05D_1368_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B5__05D_1382_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B5__05D_1396_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B5__05D_1410_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B5__05D_1424_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B5__05D_1438_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B5__05D_1452_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B5__05D_1466_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B8__05D_1486_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B8__05D_1503_19;
    Vfx68k_fx68k_mux_793*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B8__05D_1520_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B8__05D_1537_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B8__05D_1554_19;
    Vfx68k_fx68k_mux_272*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B8__05D_1571_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B8__05D_1605_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B9__05D_1628_19;
    Vfx68k_fx68k_mux_992*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B9__05D_1645_19;
    Vfx68k_fx68k_mux_1002*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B9__05D_1662_19;
    Vfx68k_fx68k_mux_454*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B9__05D_1679_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B9__05D_1696_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B9__05D_1713_19;
    Vfx68k_fx68k_mux_804*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B9__05D_1730_19;
    Vfx68k_fx68k_mux_1002*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B9__05D_1747_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B11__05D_1770_19;
    Vfx68k_fx68k_mux_992*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B11__05D_1787_19;
    Vfx68k_fx68k_mux_119*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B11__05D_1804_19;
    Vfx68k_fx68k_mux_454*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B11__05D_1821_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B11__05D_1838_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B11__05D_1855_19;
    Vfx68k_fx68k_mux_804*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B11__05D_1872_19;
    Vfx68k_fx68k_mux_119*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B11__05D_1889_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B12__05D_1912_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B12__05D_1929_19;
    Vfx68k_fx68k_mux_793*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B12__05D_1946_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B12__05D_1963_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B12__05D_1980_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B12__05D_1997_19;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B12__05D_2014_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B12__05D_2031_19;
    Vfx68k_fx68k_mux_899*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B13__05D_2054_19;
    Vfx68k_fx68k_mux_992*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B13__05D_2071_19;
    Vfx68k_fx68k_mux_1002*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B13__05D_2088_19;
    Vfx68k_fx68k_mux_454*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B13__05D_2105_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B13__05D_2122_19;
    Vfx68k_fx68k_mux_41*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B13__05D_2139_19;
    Vfx68k_fx68k_mux_804*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B13__05D_2156_19;
    Vfx68k_fx68k_mux_1002*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B13__05D_2173_19;
    Vfx68k_fx68k_bmux_1313*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA23__05Bline__05D_79_40;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_79_19;
    Vfx68k_fx68k_bmux_1313*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA23__05Bline__05D_78_19;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B0__05D_249_32;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B0__05D_231_32;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B0__05D_213_32;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B0__05D_195_32;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B0__05D_177_27;
    Vfx68k_fx68k_mux_93*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B1__05D_902_14;
    Vfx68k_fx68k_mux_1371*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_692_19;
    Vfx68k_fx68k_mux_1371*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_836_19;
    Vfx68k_fx68k_mux_1423*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_854_19;
    Vfx68k_fx68k_mux_1423*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_arA1__05B4__05D_872_19;
    Vfx68k_fx68k_mux_77*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_cmbsop_a1Misc_152_16;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B4__05D_799_32;
    Vfx68k_fx68k_mux_119*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B4__05D_601_10;
    Vfx68k_fx68k_bmux_1502*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B5__05D_1365_14;
    Vfx68k_fx68k_bmux_1502*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B8__05D_1483_14;
    Vfx68k_fx68k_bmux_1502*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B9__05D_1625_14;
    Vfx68k_fx68k_bmux_1502*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B11__05D_1767_14;
    Vfx68k_fx68k_bmux_1502*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B12__05D_1909_14;
    Vfx68k_fx68k_bmux_1502*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B13__05D_2051_14;
    Vfx68k_fx68k_mux_272*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B14__05D_111_23;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05B14__05D_108_35;
    Vfx68k_fx68k_bmux_1313*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arA1__05Bline__05D_77_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_178_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_196_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_214_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_232_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_250_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_268_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_286_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_304_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_322_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_340_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_358_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_376_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_394_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_412_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_430_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_448_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_466_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_484_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_502_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_520_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_548_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_566_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_584_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_602_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_620_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_638_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_656_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_674_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_692_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_710_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_728_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_746_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_764_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_782_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_800_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_818_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_836_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_854_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_872_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_905_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_922_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_939_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_956_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_973_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_990_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1007_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1024_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1048_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1065_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1082_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1099_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1116_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1133_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1150_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1167_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1184_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1208_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1225_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1242_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1259_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1276_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1293_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1310_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1327_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1344_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1486_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1503_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1520_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1537_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1554_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1571_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1588_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1605_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1628_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1645_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1662_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1679_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1696_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1713_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1730_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1747_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1770_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1787_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1804_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1821_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1838_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1855_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1872_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1889_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1912_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1929_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1946_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1963_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1980_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_1997_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_2014_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_2031_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_2054_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_2071_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_2088_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_2105_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_2122_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_2139_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_2156_19;
    Vfx68k_fx68k_mux_1529*	__PVT__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_2173_19;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__sequencer__DOT__mux_1963_16;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__sequencer__DOT__mux_uNma_1958_7;
    Vfx68k_fx68k_bmux_299*	__PVT__fx68k__DOT__sequencer__DOT__mux_nma_1944_7;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_prenLatch_1603_12;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_PcL_1556_8;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_PcL_1553_12;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05BactualRx__05D_1348_24;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05BactualRy__05D_1349_24;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_Atl_1574_8;
    Vfx68k_fx68k_mux_1906*	__PVT__fx68k__DOT__excUnit__DOT__mux_ablMux_1346_10;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05BactualRy__05D_1310_24;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05BactualRx__05D_1311_24;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1523_27;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1521_27;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B0__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B0__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B1__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B1__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B2__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B2__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B3__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B3__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B4__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B4__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B5__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B5__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B6__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B6__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B7__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B7__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B8__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B8__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B9__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B9__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B10__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B10__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B11__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B11__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B12__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B12__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B13__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B13__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B14__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B14__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B15__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B15__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B16__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B16__05D_1522_22;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B17__05D_1523_5;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05B17__05D_1522_22;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05BactualRx__05D_1330_29;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05BactualRy__05D_1331_29;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_Ath_1582_8;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_PcH_1566_8;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_PcH_1563_12;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05BactualRx__05D_1359_29;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68H__05BactualRy__05D_1360_29;
    Vfx68k_fx68k_mux_2306*	__PVT__fx68k__DOT__excUnit__DOT__mux_abhMux_1357_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1506_28;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05BactualRy__05D_1339_24;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05BactualRx__05D_1340_24;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1401_31;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1401_11;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1511_27;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1513_16;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05BactualRx__05D_1320_24;
    Vfx68k_fx68k_bmux_1967*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05BactualRy__05D_1321_24;
    Vfx68k_fx68k_mux_2306*	__PVT__fx68k__DOT__excUnit__DOT__mux_dblMux_1319_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1413_12;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_Dbl_1410_8;
    Vfx68k_fx68k_bmux_1840*	__PVT__fx68k__DOT__excUnit__DOT__mux_auReg_1484_7;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1443_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1445_22;
    Vfx68k_fx68k_bmux_1840*	__PVT__fx68k__DOT__excUnit__DOT__mux_aob_1442_8;
    Vfx68k_fx68k_bmux_1840*	__PVT__fx68k__DOT__excUnit__DOT__mux_aob_1439_12;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1415_30;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1415_11;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_alub_1632_8;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1511_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1516_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1509_22;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1501_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1509_22;
    Vfx68k_fx68k_mux_2306*	__PVT__fx68k__DOT__excUnit__DOT__mux_dbdMux_1309_10;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1406_12;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1392_12;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_Abh_1391_13;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_Abh_1389_8;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_Dbh_1405_13;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_Dbh_1403_8;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_1399_12;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_Abl_1396_8;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1511_27;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1512_28;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1513_16;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1509_22;
    Vfx68k_fx68k_mux_2428*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1512_28;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1512_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1511_10;
    Vfx68k_fx68k_mux_1995*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1516_6;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1510_9;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1509_22;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__excUnit__DOT__dataIo__DOT__mux_1761_16;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__excUnit__DOT__dataIo__DOT__mux_1762_28;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__excUnit__DOT__dataIo__DOT__mux_1740_19;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__excUnit__DOT__dataIo__DOT__mux_1742_29;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__alu__DOT__mux_146_15;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__alu__DOT__mux_alue_433_8;
    Vfx68k_fx68k_bmux_1882*	__PVT__fx68k__DOT__excUnit__DOT__alu__DOT__mux_result_276_8;
    Vfx68k_fx68k_mux_1906*	__PVT__fx68k__DOT__excUnit__DOT__alu__DOT__mux_result_233_9;
    Vfx68k_fx68k_bmux* 	__PVT__fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__mux_row_648_9;
    Vfx68k_fx68k_bmux_1840*	__PVT__fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT__mux_result_516_12;
    Vfx68k_fx68k_bmux_1840*	__PVT__fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT__mux_result_513_12;
    Vfx68k_fx68k_bmux_1840*	__PVT__fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT__mux_result_511_17;
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    // Begin mtask footprint  all: 
    VL_IN8(clk,0,0);
    VL_IN8(extReset,0,0);
    VL_IN8(pwrUp,0,0);
    VL_IN8(enPhi1,0,0);
    VL_IN8(enPhi2,0,0);
    VL_IN8(DTACKn,0,0);
    VL_IN8(VPAn,0,0);
    VL_IN8(BERRn,0,0);
    VL_IN8(BRn,0,0);
    VL_IN8(BGACKn,0,0);
    VL_IN8(IPL0n,0,0);
    VL_IN8(IPL1n,0,0);
    VL_IN8(IPL2n,0,0);
    VL_OUT8(eRWn,0,0);
    VL_OUT8(ASn,0,0);
    VL_OUT8(LDSn,0,0);
    VL_OUT8(UDSn,0,0);
    VL_OUT8(E,0,0);
    VL_OUT8(VMAn,0,0);
    VL_OUT8(FC0,0,0);
    VL_OUT8(FC1,0,0);
    VL_OUT8(FC2,0,0);
    VL_OUT8(BGn,0,0);
    VL_OUT8(oRESETn,0,0);
    VL_OUT8(oHALTEDn,0,0);
    VL_IN16(iEdb,15,0);
    VL_OUT16(oEdb,15,0);
    VL_OUT(eab,23,1);
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
	// Begin mtask footprint  all: 
	VL_SIG8(fx68k__DOT__pswI,2,0);
	VL_SIG8(fx68k__DOT__ccr,7,0);
	VL_SIG8(fx68k__DOT__tvn,3,0);
	VL_SIG8(fx68k__DOT__Nanod__05BaluDctrl__05D,1,0);
	VL_SIG8(fx68k__DOT__Nanod__05BaluColumn__05D,2,0);
	VL_SIG8(fx68k__DOT__Nanod__05BdobCtrl__05D,1,0);
	VL_SIG8(fx68k__DOT__Nanod__05BauCntrl__05D,2,0);
	VL_SIG8(fx68k__DOT__Irdecod__05BmacroTvn__05D,5,0);
	VL_SIG8(fx68k__DOT__Irdecod__05Bry__05D,2,0);
	VL_SIG8(fx68k__DOT__Irdecod__05Brx__05D,2,0);
	VL_SIG8(fx68k__DOT__iIpl,2,0);
	VL_SIG8(fx68k__DOT__eCntr,3,0);
	VL_SIG8(fx68k__DOT__tvnLatch,3,0);
	VL_SIG8(fx68k__DOT__ssw,4,0);
	VL_SIG8(fx68k__DOT__inl,2,0);
	VL_SIG8(fx68k__DOT__rIpl,2,0);
	VL_SIG8(fx68k__DOT__Irdecod__05BimplicitSp__05D,0,0);
	VL_SIG8(fx68k__DOT__Irdecod__05BisByte__05D,0,0);
	VL_SIG8(fx68k__DOT__Irdecod__05BisPcRel__05D,0,0);
	VL_SIG8(fx68k__DOT__Irdecod__05BisTas__05D,0,0);
	VL_SIG8(fx68k__DOT__Irdecod__05BmovemPreDecr__05D,0,0);
	VL_SIG8(fx68k__DOT__Irdecod__05BrxIsMovem__05D,0,0);
	VL_SIG8(fx68k__DOT__Irdecod__05BrxIsUsp__05D,0,0);
	VL_SIG8(fx68k__DOT__Irdecod__05BtoCcr__05D,0,0);
	VL_SIG8(fx68k__DOT__Nanod__05Bftu2Dbl__05D,0,0);
	VL_SIG8(fx68k__DOT__Nanod__05Bpchabh__05D,0,0);
	VL_SIG8(fx68k__DOT__Nanod__05Bpchdbh__05D,0,0);
	VL_SIG8(fx68k__DOT__Nanod__05Bpclabl__05D,0,0);
	VL_SIG8(fx68k__DOT__Nanod__05Bpcldbl__05D,0,0);
	VL_SIG8(fx68k__DOT__bgBlock,0,0);
	VL_SIG8(fx68k__DOT__busAddrErr,0,0);
	VL_SIG8(fx68k__DOT__busStarting,0,0);
	VL_SIG8(fx68k__DOT__enErrClk,0,0);
	VL_SIG8(fx68k__DOT__enT1,0,0);
	VL_SIG8(fx68k__DOT__enT2,0,0);
	VL_SIG8(fx68k__DOT__enT3,0,0);
	VL_SIG8(fx68k__DOT__enT4,0,0);
	VL_SIG8(fx68k__DOT__iAddrErr,0,0);
	VL_SIG8(fx68k__DOT__n_601,0,0);
	VL_SIG8(fx68k__DOT__n_605,0,0);
	VL_SIG8(fx68k__DOT__n_634,0,0);
	VL_SIG8(fx68k__DOT__n_666,0,0);
	VL_SIG8(fx68k__DOT__n_667,0,0);
	VL_SIG8(fx68k__DOT__n_668,0,0);
	VL_SIG8(fx68k__DOT__n_669,0,0);
	VL_SIG8(fx68k__DOT__n_670,0,0);
	VL_SIG8(fx68k__DOT__n_673,0,0);
	VL_SIG8(fx68k__DOT__n_680,0,0);
	VL_SIG8(fx68k__DOT__n_693,0,0);
	VL_SIG8(fx68k__DOT__n_695,0,0);
	VL_SIG8(fx68k__DOT__n_705,0,0);
	VL_SIG8(fx68k__DOT__n_708,0,0);
	VL_SIG8(fx68k__DOT__n_711,0,0);
	VL_SIG8(fx68k__DOT__n_712,0,0);
	VL_SIG8(fx68k__DOT__n_817,0,0);
	VL_SIG8(fx68k__DOT__n_824,0,0);
	VL_SIG8(fx68k__DOT__n_831,0,0);
	VL_SIG8(fx68k__DOT__n_833,0,0);
	VL_SIG8(fx68k__DOT__n_844,0,0);
	VL_SIG8(fx68k__DOT__n_845,0,0);
	VL_SIG8(fx68k__DOT__n_851,0,0);
	VL_SIG8(fx68k__DOT__n_852,0,0);
	VL_SIG8(fx68k__DOT__n_866,0,0);
	VL_SIG8(fx68k__DOT__n_880,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__n_895,0,0);
	VL_SIG8(fx68k__DOT__n_901,0,0);
	VL_SIG8(fx68k__DOT__n_908,0,0);
	VL_SIG8(fx68k__DOT__n_940,0,0);
	VL_SIG8(fx68k__DOT__n_948,0,0);
	VL_SIG8(fx68k__DOT__n_955,0,0);
	VL_SIG8(fx68k__DOT__n_1007,0,0);
	VL_SIG8(fx68k__DOT__n_1048,0,0);
	VL_SIG8(fx68k__DOT__n_1049,0,0);
	VL_SIG8(fx68k__DOT__n_1050,0,0);
	VL_SIG8(fx68k__DOT__n_1053,0,0);
	VL_SIG8(fx68k__DOT__n_1062,0,0);
	VL_SIG8(fx68k__DOT__n_1063,0,0);
	VL_SIG8(fx68k__DOT__n_1064,0,0);
	VL_SIG8(fx68k__DOT__n_1065,0,0);
	VL_SIG8(fx68k__DOT__n_1066,0,0);
	VL_SIG8(fx68k__DOT__n_1075,0,0);
	VL_SIG8(fx68k__DOT__n_1076,0,0);
	VL_SIG8(fx68k__DOT__n_1781,0,0);
	VL_SIG8(fx68k__DOT__n_1798,0,0);
	VL_SIG8(fx68k__DOT__n_1815,0,0);
	VL_SIG8(fx68k__DOT__n_1820,0,0);
	VL_SIG8(fx68k__DOT__n_1825,0,0);
	VL_SIG8(fx68k__DOT__rstUrom,0,0);
	VL_SIG8(fx68k__DOT__wClk,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_9,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_13,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_21,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_25,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_31,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_32,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_34,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_35,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_37,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_38,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_40,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_42,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_44,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_50,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_51,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_52,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_54,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_56,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_58,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_60,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_65,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_66,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_68,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_70,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_71,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_73,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_80,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_81,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_83,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_84,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_86,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_88,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_91,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_92,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_101,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_114,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_116,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_118,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_120,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_122,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_123,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_125,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_126,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_128,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_130,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_141,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_142,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_147,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_160,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_161,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_166,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_179,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_180,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_185,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_198,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_200,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_202,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_204,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_2323,0,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT__ctl_baseAddr_2479_9__DOT__n_2324,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__movEa,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__eaCol,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__eaDecode,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__n_136,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__n_137,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__n_157,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__n_158,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__n_265,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__n_280,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__n_293,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_7,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_8,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_15,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_19,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_40,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_64,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_67,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_81,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_82,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_124,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_152,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_153,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_154,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23477,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23501,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23521,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23665,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23666,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23667,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23668,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23669,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23670,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23671,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23682,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23697,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23698,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23699,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23700,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_23701,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24058,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24059,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24060,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24061,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24062,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24063,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24064,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24065,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24491,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24511,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24512,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24513,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24514,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24515,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24516,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24517,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24518,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24519,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24536,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24537,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24538,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_24539,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25122,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25512,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25513,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25514,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25515,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25516,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25517,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25543,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25588,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25589,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25590,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_25806,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26158,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26180,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26181,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26182,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26183,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26184,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26185,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26186,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26187,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26188,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26189,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26190,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26191,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_26192,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27105,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27106,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27107,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27108,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27109,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27110,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27111,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27112,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27113,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27114,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27852,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27853,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27864,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27882,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27964,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27967,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27969,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27978,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27981,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27982,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27983,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27984,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27994,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_27997,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28007,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28008,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28011,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28014,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28015,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28017,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28018,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28019,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28159,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28162,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28163,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28226,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28229,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28230,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28231,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28232,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28233,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28234,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_28235,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_29266,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_29269,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_29270,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_29271,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_29272,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__n_29273,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_178_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_178_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_178_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_178_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_178_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_178_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_178_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_178_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_196_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_196_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_196_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_196_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_196_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_196_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_196_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_196_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_214_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_214_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_214_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_214_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_214_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_214_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_214_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_214_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_232_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_232_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_232_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_232_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_232_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_232_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_232_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_232_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_250_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_250_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_250_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_250_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_250_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_250_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_250_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_250_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_268_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_268_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_268_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_268_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_268_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_268_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_268_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_268_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_286_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_286_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_286_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_286_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_286_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_286_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_286_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_286_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_304_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_304_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_304_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_304_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_304_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_304_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_304_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_304_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_322_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_322_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_322_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_322_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_322_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_322_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_322_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_322_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_340_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_340_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_340_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_340_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_340_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_340_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_340_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_340_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_358_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_358_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_358_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_358_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_358_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_358_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_358_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_358_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_376_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_376_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_376_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_376_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_376_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_376_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_376_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_376_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_394_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_394_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_394_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_394_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_394_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_394_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_394_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_394_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_412_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_412_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_412_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_412_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_412_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_412_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_412_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_412_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_430_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_430_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_430_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_430_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_430_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_430_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_430_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_430_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_448_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_448_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_448_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_448_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_448_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_448_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_448_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_448_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_466_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_466_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_466_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_466_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_466_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_466_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_466_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_466_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_484_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_484_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_484_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_484_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_484_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_484_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_484_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_484_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_502_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_502_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_502_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_502_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_502_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_502_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_502_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_502_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_520_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_520_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_520_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_520_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_520_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_520_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_520_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_520_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_905_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_905_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_905_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_905_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_905_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_905_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_905_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_905_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_922_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_922_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_922_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_922_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_922_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_922_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_922_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_922_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_939_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_939_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_939_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_939_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_939_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_939_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_939_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_939_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_956_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_956_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_956_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_956_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_956_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_956_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_956_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_956_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_973_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_973_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_973_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_973_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_973_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_973_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_973_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_973_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_990_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_990_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_990_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_990_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_990_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_990_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_990_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_990_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1007_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1007_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1007_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1007_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1007_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1007_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1007_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1007_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1024_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1024_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1024_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1024_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1024_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1024_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1024_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1024_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1048_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1048_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1048_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1048_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1048_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1048_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1048_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1048_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1065_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1065_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1065_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1065_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1065_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1065_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1065_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1065_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1082_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1082_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1082_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1082_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1082_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1082_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1082_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1082_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1099_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1099_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1099_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1099_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1099_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1099_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1099_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1099_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1116_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1116_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1116_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1116_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1116_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1116_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1116_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1116_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1133_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1133_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1133_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1133_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1133_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1133_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1133_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1133_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1150_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1150_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1150_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1150_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1150_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1150_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1150_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1150_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1167_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1167_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1167_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1167_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1167_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1167_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1167_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1167_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1184_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1184_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1184_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1184_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1184_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1184_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1184_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1184_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1208_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1208_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1208_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1208_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1208_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1208_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1208_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1208_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1225_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1225_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1225_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1225_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1225_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1225_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1225_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1225_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1242_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1242_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1242_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1242_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1242_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1242_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1242_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1242_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1259_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1259_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1259_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1259_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1259_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1259_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1259_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1259_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1276_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1276_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1276_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1276_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1276_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1276_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1276_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1276_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1293_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1293_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1293_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1293_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1293_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1293_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1293_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1293_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1310_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1310_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1310_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1310_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1310_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1310_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1310_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1310_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1327_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1327_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1327_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1327_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1327_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1327_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1327_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1327_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1344_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1344_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1344_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1344_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1344_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1344_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1344_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1344_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_548_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_548_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_548_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_548_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_548_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_548_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_548_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_548_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_566_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_566_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_566_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_566_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_566_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_566_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_566_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_566_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_584_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_584_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_584_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_584_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_584_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_584_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_584_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_584_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_602_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_602_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_602_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_602_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_602_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_602_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_602_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_602_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_620_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_620_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_620_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_620_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_620_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_620_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_620_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_620_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_638_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_638_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_638_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_638_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_638_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_638_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_638_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_638_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_656_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_656_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_656_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_656_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_656_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_656_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_656_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_656_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_728_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_728_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_728_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_728_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_728_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_728_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_728_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_728_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_746_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_746_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_746_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_746_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_746_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_746_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_746_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_746_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_764_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_764_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_764_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_764_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_764_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_764_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_764_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_764_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_782_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_782_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_782_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_782_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_782_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_782_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_782_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_782_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_800_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_800_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_800_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_800_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_800_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_800_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_800_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_800_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_818_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_818_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_818_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_818_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_818_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_818_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_818_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_818_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1368_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1368_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1368_19__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1382_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1382_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1382_19__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1396_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1396_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1396_19__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1410_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1410_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1410_19__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1424_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1424_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1424_19__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1438_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1438_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1438_19__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1452_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1452_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1452_19__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1466_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1466_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1466_19__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1486_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1486_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1486_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1486_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1486_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1486_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1486_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1486_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1503_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1503_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1503_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1503_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1503_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1503_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1503_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1503_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1520_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1520_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1520_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1520_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1520_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1520_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1520_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1520_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1537_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1537_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1537_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1537_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1537_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1537_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1537_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1537_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1554_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1554_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1554_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1554_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1554_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1554_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1554_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1554_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1571_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1571_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1571_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1571_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1571_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1571_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1571_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1571_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1588_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1588_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1588_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1588_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1588_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1588_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1588_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1588_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1605_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1605_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1605_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1605_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1605_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1605_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1605_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1605_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1628_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1628_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1628_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1628_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1628_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1628_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1628_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1628_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1645_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1645_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1645_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1645_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1645_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1645_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1645_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1645_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1662_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1662_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1662_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1662_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1662_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1662_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1662_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1662_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1679_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1679_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1679_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1679_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1679_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1679_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1679_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1679_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1696_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1696_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1696_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1696_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1696_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1696_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1696_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1696_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1713_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1713_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1713_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1713_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1713_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1713_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1713_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1713_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1730_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1730_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1730_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1730_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1730_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1730_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1730_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1730_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1747_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1747_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1747_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1747_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1747_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1747_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1747_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1747_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1770_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1770_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1770_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1770_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1770_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1770_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1770_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1770_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1787_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1787_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1787_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1787_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1787_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1787_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1787_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1787_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1804_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1804_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1804_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1804_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1804_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1804_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1804_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1804_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1821_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1821_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1821_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1821_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1821_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1821_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1821_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1821_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1838_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1838_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1838_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1838_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1838_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1838_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1838_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1838_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1855_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1855_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1855_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1855_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1855_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1855_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1855_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1855_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1872_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1872_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1872_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1872_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1872_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1872_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1872_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1872_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1889_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1889_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1889_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1889_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1889_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1889_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1889_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1889_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1912_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1912_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1912_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1912_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1912_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1912_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1912_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1912_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1929_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1929_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1929_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1929_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1929_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1929_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1929_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1929_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1946_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1946_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1946_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1946_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1946_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1946_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1946_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1946_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1963_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1963_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1963_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1963_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1963_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1963_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1963_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1963_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1980_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1980_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1980_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1980_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1980_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1980_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1980_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1980_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1997_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1997_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1997_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1997_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1997_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1997_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1997_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_1997_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2014_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2014_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2014_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2014_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2014_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2014_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2014_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2014_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2031_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2031_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2031_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2031_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2031_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2031_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2031_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2031_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2054_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2054_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2054_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2054_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2054_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2054_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2054_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2054_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2071_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2071_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2071_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2071_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2071_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2071_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2071_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2071_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2088_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2088_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2088_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2088_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2088_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2088_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2088_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2088_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2105_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2105_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2105_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2105_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2105_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2105_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2105_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2105_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2122_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2122_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2122_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2122_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2122_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2122_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2122_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2122_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2139_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2139_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2139_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2139_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2139_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2139_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2139_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2139_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2156_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2156_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2156_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2156_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2156_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2156_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2156_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2156_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2173_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2173_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2173_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2173_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2173_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2173_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2173_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_2173_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_674_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_674_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_674_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_674_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_674_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_674_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_674_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_674_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_692_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_692_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_692_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_692_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_692_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_692_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_692_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_692_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_710_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_710_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_710_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_710_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_710_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_710_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_710_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_710_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_836_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_836_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_836_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_836_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_836_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_836_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_836_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_836_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_854_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_854_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_854_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_854_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_854_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_854_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_854_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_854_19__DOT__n_26,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_872_19__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_872_19__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_872_19__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_872_19__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_872_19__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_872_19__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_872_19__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_872_19__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_152_16__DOT__n_6,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_152_16__DOT__n_9,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_152_16__DOT__n_11,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_152_16__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_opcode_853_10__DOT__n_8,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_col_111_23__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_col_111_23__DOT__n_9,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_col_111_23__DOT__n_11,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_col_111_23__DOT__n_13,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__ctl_col_111_23__DOT__n_15,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_339_24__DOT__g1__DOT__w_4,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_249_32__DOT__g1__DOT__w_0,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_177_27__DOT__g1__DOT__w_0,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_799_32__DOT__g1__DOT__w_0,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__mux_arIll_547_19__DOT__g1__DOT__w_3,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__mux_isPriv_1844_34__DOT__g1__DOT__w_0,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__ctl_eaBits_1806_9__DOT__n_6,0,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__ctl_eaBits_1806_10__DOT__n_6,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__c0c1,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__A0Sel,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__ccTest,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_8,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_9,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_203,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_204,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_254,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_265,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_358,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_359,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_362,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_363,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_394,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__n_450,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__ctl_m01_2013_9__DOT__n_19,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rTrace_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rInterrupt_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rIllegal_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rPriv_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rLineA_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rLineF_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rExcRst_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rExcAdrErr_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rExcBusErr_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rSpurious_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__rAutovec_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT__a0Rst_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prHbit,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrInput,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rxReg,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__ryReg,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rxMux,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__ryMux,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__movemRx,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRx,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRy,4,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__alueClkEn,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_11,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_13,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_15,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_19,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_38,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_62,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_76,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_90,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_118,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_207,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_210,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_449,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_451,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_453,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_456,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_492,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_493,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_505,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_520,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_523,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_524,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_537,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_553,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_554,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_555,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_639,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_641,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_643,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_644,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_654,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_667,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_669,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_719,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_737,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_755,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_773,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_791,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_809,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_827,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_845,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_863,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_881,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_899,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_917,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_935,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_953,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_971,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_989,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_1007,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_1027,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_1226,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_3733,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_3766,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4283,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4315,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4319,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4324,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4331,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4337,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4339,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4341,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4342,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4383,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4392,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4400,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4403,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4407,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4413,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4419,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4421,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4423,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4424,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4462,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4471,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4479,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4482,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4486,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4492,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4498,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4500,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4502,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4503,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4541,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4550,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4558,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4561,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4565,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4571,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4577,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4579,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4581,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4582,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4620,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4629,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4637,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4640,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4644,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4650,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4656,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4658,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4660,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4661,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4699,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4708,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4716,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4719,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4723,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4729,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4735,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4737,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4739,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4740,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4778,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4787,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4795,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4798,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4802,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4808,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4814,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4816,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4818,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4819,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4857,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4866,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4874,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4877,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4881,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4887,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4893,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4895,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4897,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4898,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4936,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4945,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4953,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4956,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4960,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4966,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4972,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4974,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4976,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_4977,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5015,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5024,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5032,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5035,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5039,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5045,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5051,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5053,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5055,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5056,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5094,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5103,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5111,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5114,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5118,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5124,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5130,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5132,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5134,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5135,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5173,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5182,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5190,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5193,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5197,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5203,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5209,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5211,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5213,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5214,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5252,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5261,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5269,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5272,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5276,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5282,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5288,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5290,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5292,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5293,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5331,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5340,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5348,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5351,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5355,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5361,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5367,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5369,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5371,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5372,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5410,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5419,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5427,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5430,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5434,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5440,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5446,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5448,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5450,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5451,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5489,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5498,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5506,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5509,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5513,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5519,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5525,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5527,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5529,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5530,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5568,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5577,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5585,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5588,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5592,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5598,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5604,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5606,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5608,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5609,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5647,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5656,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5664,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5667,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5671,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5677,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5683,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5685,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5687,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5688,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5726,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5735,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5744,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5752,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5769,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5776,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5793,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5800,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5817,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5824,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5841,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5848,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5865,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5872,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5889,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5896,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5913,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5920,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5937,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5944,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5961,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5968,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5985,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_5992,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6009,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6016,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6033,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6040,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6057,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6064,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6081,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6088,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6105,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6112,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6129,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6136,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6153,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6160,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6183,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6206,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6226,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6246,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6264,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6270,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6287,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6292,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_6352,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8233,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8234,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8235,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8236,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8237,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8238,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8239,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8240,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8241,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8385,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8386,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8388,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8389,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8390,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8391,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8392,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8505,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8506,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__n_8507,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rxIsSp,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rxl2Abd,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rxl2Abl,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rxl2Dbd,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rxl2Dbl,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__ryl2Abd,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__ryl2Abl,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__ryl2Dbd,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__ryl2Dbl,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rmPren__DOT__ctl_mask_1903_15__DOT__n_258,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rmPren__DOT__ctl_mask_1903_15__DOT__n_323,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rmPren__DOT__ctl_mask_1903_15__DOT__n_328,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rmPren__DOT__ctl_mask_1903_15__DOT__n_341,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__n_4,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__n_22,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__n_27,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__n_46,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__n_47,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__n_59,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__n_68,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__Irc_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbin_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__xToDbin_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__xToIrc_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbinNoLow_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dbinNoHigh_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__byteMux_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__isByte_T4_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dataIo__DOT__byteCycle_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluOp,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__cMask,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__cmbsop_isShift,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdResult,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrCore,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTemp,4,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrMask,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrMasked,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__oper,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdLatch,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bAdd,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__cin,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__dm,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_7,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_11,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_82,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_167,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_169,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_353,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_404,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_405,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_446,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_462,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_465,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_708,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_712,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_735,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_764,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_775,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_779,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_807,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_813,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__n_819,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rm,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__shftCin,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__shftMsb,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__sm,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__subCout,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__tsm,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__stype,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__n_836,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__n_839,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__n_842,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__n_902,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__n_909,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__n_912,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__n_946,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__size11,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__ctl_ird_650_16__DOT__n_6,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__ctl_ird_650_16__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__ctl_ird_650_16__DOT__n_13,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__ctl_ird_664_16__DOT__n_6,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__ctl_ird_664_16__DOT__n_8,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__ctl_ird_664_16__DOT__n_10,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT__ctl_ird_664_16__DOT__n_12,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT__n_300,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT__n_314,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT__n_318,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT__ccrMask1,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT__n_91,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT__n_1,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT__n_2,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT__n_3,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__hNib,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__highC,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__lowC,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_28,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_32,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_35,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_37,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_38,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_39,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_42,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_43,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_44,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_45,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_48,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_49,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_50,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_51,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_54,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_55,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_61,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_64,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_66,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_467_31__DOT__n_71,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_43,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_44,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_46,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_48,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_49,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_50,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_53,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_54,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_55,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_56,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_59,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_60,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_61,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_62,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_65,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_66,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_72,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_75,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_77,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_472_31__DOT__n_82,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_468_23__DOT__n_17,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_468_23__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_468_23__DOT__n_23,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_468_23__DOT__n_25,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_468_23__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_468_23__DOT__n_27,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_468_23__DOT__n_30,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__add_468_23__DOT__n_31,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_473_23__DOT__n_27,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_473_23__DOT__n_28,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_473_23__DOT__n_30,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_473_23__DOT__n_32,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_473_23__DOT__n_33,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_473_23__DOT__n_34,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_473_23__DOT__n_37,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT__sub_473_23__DOT__n_38,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__g38__DOT__n_4,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_30,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_33,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_36,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_38,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_39,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_40,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_43,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_44,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_45,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_46,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_49,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_50,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_51,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_52,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_55,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_56,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_62,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_65,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_67,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_72,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_84,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_85,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_39__DOT__n_87,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_60__DOT__n_24,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_60__DOT__n_40,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_60__DOT__n_70,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_60__DOT__n_74,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_278_60__DOT__n_92,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_43,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_44,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_46,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_48,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_49,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_50,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_53,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_54,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_55,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_56,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_59,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_60,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_61,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_62,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_65,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_66,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_72,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_75,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_77,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_82,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_94,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_95,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_29__DOT__n_97,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_36,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_37,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_40,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_41,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_42,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_47,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_48,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_50,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_52,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_53,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_54,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_57,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_58,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_59,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_61,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_62,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_63,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_64,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_67,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_68,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_74,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_77,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_79,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_84,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_279_50__DOT__n_96,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_51,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_54,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_57,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_59,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_60,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_61,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_64,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_65,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_66,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_67,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_70,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_71,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_72,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_73,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_76,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_77,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_78,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_79,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_82,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_83,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_84,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_85,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_88,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_89,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_90,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_91,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_94,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_95,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_96,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_97,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_100,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_101,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_107,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_110,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_112,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_117,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_120,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_122,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_127,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_130,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_132,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_137,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_149,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_152,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_156,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_160,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_35__DOT__n_164,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_51__DOT__n_37,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_51__DOT__n_60,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_51__DOT__n_108,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_51__DOT__n_112,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_51__DOT__n_122,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_51__DOT__n_132,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_51__DOT__n_150,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Aadd_284_51__DOT__n_154,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_71,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_72,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_74,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_76,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_77,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_78,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_81,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_82,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_83,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_84,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_87,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_88,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_89,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_90,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_93,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_94,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_95,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_96,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_99,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_100,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_101,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_102,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_105,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_106,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_107,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_108,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_111,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_112,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_113,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_114,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_117,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_118,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_124,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_127,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_129,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_134,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_137,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_139,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_144,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_147,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_149,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_154,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_166,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_169,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_173,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_177,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_24__DOT__n_181,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_56,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_57,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_60,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_61,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_62,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_63,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_66,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_67,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_68,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_69,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_75,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_76,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_78,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_80,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_81,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_82,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_85,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_86,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_87,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_88,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_91,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_92,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_94,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_95,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_96,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_97,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_100,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_101,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_102,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_103,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_106,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_107,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_113,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_116,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_118,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_123,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_126,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_128,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_133,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_136,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_138,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_143,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_155,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_158,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_162,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_166,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__mySubber_228_3__03Asub_285_40__DOT__n_170,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ctl_313_16__DOT__n_6,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ctl_313_16__DOT__n_20,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ctl_313_16__DOT__n_34,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ctl_313_16__DOT__n_48,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ctl_313_16__DOT__n_76,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__row_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__isArX_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__noCcrEn_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__isByte_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrMask_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrMask_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrMask_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrMask_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrMask_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__oper_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__oper_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__oper_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__oper_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__oper_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__isLong_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rIrd8_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdLatch_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdLatch_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdLatch_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdLatch_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdLatch_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdLatch_reg__05B5__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdLatch_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdLatch_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdCarry_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__bcdOverf_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__alue_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluLatch_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__pswCcr_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__pswCcr_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__pswCcr_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__pswCcr_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__pswCcr_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrCore_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrCore_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__coreH_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__g4__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__g7__DOT__n_5,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_98,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_101,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_104,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_106,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_107,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_108,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_111,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_112,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_113,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_114,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_117,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_118,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_119,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_120,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_123,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_124,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_125,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_126,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_129,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_130,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_131,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_132,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_135,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_136,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_137,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_138,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_141,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_142,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_143,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_144,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_147,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_148,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_149,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_150,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_153,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_154,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_155,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_156,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_159,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_160,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_161,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_162,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_165,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_166,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_167,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_168,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_171,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_172,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_173,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_174,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_177,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_178,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_179,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_180,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_183,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_184,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_185,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_186,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_189,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_190,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_195,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_196,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_202,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_205,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_207,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_212,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_215,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_217,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_222,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_225,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_227,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_232,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_235,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_237,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_242,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_245,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_247,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_252,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_255,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_257,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_262,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_265,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_272,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_284,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_287,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_291,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_295,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_299,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_302,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_306,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_310,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_314,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_317,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_321,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_329,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_351,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_354,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_359,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_367,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_372,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_377,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__add_1490_27__DOT__n_387,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__mux_ryIsSp_1257_22__DOT__g1__DOT__w_0,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__abdIsByte_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRx_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRx_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRx_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRx_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRx_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRy_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRy_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRy_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRy_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__actualRy_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__byteNotSpAlign_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__rxIsAreg_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__ryIsAreg_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbl_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbh_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abh_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abl_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Abd_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Dbd_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbh_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbl_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preAbd_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbh_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbl_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__preDbd_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B16__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B17__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B18__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B19__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B20__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B21__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B22__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B23__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B24__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B25__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B26__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B27__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B28__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B29__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B30__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__aob_reg__05B31__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B16__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B17__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B18__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B19__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B20__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B21__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B22__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B23__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B24__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B25__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B26__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B27__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B28__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B29__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B30__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__auReg_reg__05B31__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B17__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B16__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B15__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B14__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B13__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B12__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B11__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B10__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B9__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B8__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B7__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B6__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B5__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B4__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B3__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B2__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B1__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68L_reg__05B0__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B17__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B16__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B15__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B14__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B13__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B12__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B11__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B10__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B9__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B8__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B7__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B6__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B5__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B4__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B3__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B2__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B1__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__regs68H_reg__05B0__05D__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcL_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B12__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__PcH_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Ath_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Atl_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Pcl2Dbl_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Pch2Dbh_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Pcl2Abl_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__Pch2Abh_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dbl2Pcl_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dbh2Pch_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__abh2Pch_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__abl2Pcl_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__movemRx_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__movemRx_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__movemRx_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__movemRx_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__prenLatch_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcr4_reg__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__dcrOutput_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alub_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__ftuCtrl,3,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__isPcRel,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_163,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_166,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_168,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_170,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_173,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_176,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_178,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_180,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_420,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_466,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_469,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_472,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_484,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_489,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_494,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_504,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_509,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_514,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_522,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_536,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_541,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_549,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__n_554,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__g36__DOT__n_3,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__g37__DOT__n_3,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BdblDbh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BdblDbd__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BablAbh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BablAbd__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BextAbh__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BextDbh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Balu2Abd__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Balu2Dbd__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Babd2Alub__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bdbd2Alub__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Balue2Dbd__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bdbd2Alue__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bdcr2Dbd__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Babd2Dcr__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BdobCtrl__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BdobCtrl__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Baob2Ab__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bath2Abh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bath2Dbh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bdbh2Ath__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Babh2Ath__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Batl2Dbl__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Batl2Abl__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Babl2Atl__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bdbl2Atl__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BtoIrc__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Btodbin__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BauCntrl__05D__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BauCntrl__05D__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BauCntrl__05D__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BnoSpAlign__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BauClkEn__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__ftuCtrl_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__ftuCtrl_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__ftuCtrl_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__ftuCtrl_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Babl2ryl__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bdbl2ryl__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bryh2abh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bryh2dbh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bryl2ab__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bryl2db__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Babh2ryh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bdbh2ryh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Babh2rxh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Babl2rxl__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Brxl2ab__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Brxl2db__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bdbh2rxh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Bdbl2rxl__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Brxh2abh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05Brxh2dbh__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT__Nanod_reg__05BisRmc__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__zero28,3,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__eaIsAreg,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__isRegShift,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_18,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_26,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_27,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_190,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_206,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_242,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_250,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_266,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_269,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_272,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_314,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_317,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_322,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_345,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_352,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_360,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_366,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_372,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_422,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__n_423,0,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT__size11,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__bcComplete,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__bcReset,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busEnding,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__canStart,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__isRcmReset,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_7,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_8,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_14,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_523,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_524,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_525,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_526,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_527,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_528,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_580,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_586,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_587,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_592,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_595,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_596,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_597,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_606,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_635,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_645,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_646,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_667,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_682,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__n_923,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__eq_2306_25__DOT__n_45,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__eq_2306_25__DOT__n_46,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__eq_2306_43__DOT__n_47,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__ctl_busPhase_2289_9__DOT__n_37,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__ctl_busPhase_2289_9__DOT__n_38,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__ctl_busPhase_2289_9__DOT__n_39,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__ctl_busPhase_2289_9__DOT__n_42,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__ctl_busPhase_2289_9__DOT__n_311,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__mux_wendReg_2419_24__DOT__g1__DOT__w_0,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B16__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B17__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B18__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B19__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B20__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B21__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B22__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B23__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B24__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B25__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B26__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B27__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B28__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B29__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B30__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__busPhase_reg__05B31__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__addrOe_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__rAS_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__rLDS_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__rUDS_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__rRWn_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__addrOeDelay_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__isByteT4_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__bcPend_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__isWriteReg_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__bciByte_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__isRmcReg_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busControl__DOT__wendReg_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__n_13,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__n_15,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__n_35,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__n_36,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__n_659,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__n_660,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__n_663,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__ctl_dmaPhase_2163_8__DOT__n_38,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__ctl_dmaPhase_2163_8__DOT__n_39,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__ctl_dmaPhase_2163_8__DOT__n_42,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__ctl_dmaPhase_2163_8__DOT__n_355,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__ctl_dmaPhase_2163_8__DOT__n_557,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__ctl_next_2209_16__DOT__n_37,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__ctl_next_2209_16__DOT__n_38,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__ctl_next_2209_16__DOT__n_42,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__ctl_next_2209_16__DOT__n_293,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__BGn_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B16__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B17__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B18__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B19__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B20__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B21__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B22__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B23__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B24__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B25__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B26__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B27__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B28__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B29__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B30__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__dmaPhase_reg__05B31__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT__rGranted_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__gt_401_22__DOT__n_16,0,0);
	VL_SIG8(fx68k__DOT__add_473_20__DOT__n_21,0,0);
	VL_SIG8(fx68k__DOT__mux_Tpend_553_8__DOT__g1__DOT__w_1,0,0);
	VL_SIG8(fx68k__DOT__mux_pswT_559_21__DOT__g1__DOT__w_1,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B16__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B17__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B18__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B19__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B20__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B21__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B22__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B23__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B24__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B25__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B26__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B27__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B28__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B29__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B30__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tState_reg__05B31__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__rDtack_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__rBerr_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__rIpl_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__rIpl_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__rIpl_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__iIpl_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__iIpl_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__iIpl_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Vpai_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__BeI_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__BRi_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__BgackI_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__BeiDelay_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B3__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B16__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B17__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B18__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B19__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B20__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B21__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B22__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B23__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B24__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B25__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B26__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B27__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B28__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B29__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B30__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B31__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B32__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B33__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B34__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B35__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B36__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B37__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B38__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B39__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B40__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B41__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B42__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B43__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B44__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B45__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B46__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B47__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B48__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B49__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B50__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B51__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B52__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B53__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B54__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B55__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B56__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B57__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B58__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B59__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B60__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B61__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B62__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B63__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B64__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B65__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B66__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoLatch_reg__05B67__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__microLatch_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microLatch_reg__05B16__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microAddr_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microAddr_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microAddr_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microAddr_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microAddr_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microAddr_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microAddr_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microAddr_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microAddr_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__microAddr_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoAddr_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoAddr_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoAddr_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoAddr_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoAddr_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoAddr_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoAddr_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoAddr_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__nanoAddr_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ir_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B11__05D__DOT__qi,0,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__Ird_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Ird_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__oReset_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__oHalted_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__rFC_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__rFC_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__rFC_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__intPend_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Spuria_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Avia_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__inl_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__inl_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__inl_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__updIll_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__prevNmi_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__E_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__eCntr_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__eCntr_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__eCntr_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__eCntr_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__rVma_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__iStop_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__A0Err_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__excRst_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__BerrA_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__rAddrErr_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__iBusErr_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Err6591_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__Tpend_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__pswT_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__pswS_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__pswI_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__pswI_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__pswI_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__irdToCcr_t4_reg__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B5__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B6__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B7__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B8__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B9__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B10__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B11__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B12__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B13__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B14__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ftu_reg__05B15__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ssw_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ssw_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ssw_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ssw_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__ssw_reg__05B4__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tvnLatch_reg__05B0__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tvnLatch_reg__05B1__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tvnLatch_reg__05B2__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__tvnLatch_reg__05B3__05D__DOT__qi,0,0);
	VL_SIG8(fx68k__DOT__inExcept01_reg__DOT__qi,0,0);
	VL_SIG16(fx68k__DOT__orgAddr,8,0);
    };
    struct {
	VL_SIG16(fx68k__DOT__nanoAddr,8,0);
	VL_SIG16(fx68k__DOT__microAddr,9,0);
	VL_SIG16(fx68k__DOT__Ir,15,0);
	VL_SIG16(fx68k__DOT__Irc,15,0);
	VL_SIG16(fx68k__DOT__alue,15,0);
	VL_SIG16(fx68k__DOT__Ird,15,0);
	VL_SIG16(fx68k__DOT__Irdecod__05BftuConst__05D,15,0);
	VL_SIG16(fx68k__DOT__ftu,15,0);
	VL_SIG16(fx68k__DOT__Abl,15,0);
	VL_SIG16(fx68k__DOT__tvnMux,15,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__scA3,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA23__05B2__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA23__05B3__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA23__05B4__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA23__05B5__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA23__05B8__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA23__05B9__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA23__05B11__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA23__05B12__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA23__05B13__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA1__05B2__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA1__05B3__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_a1Misc,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__a1Misc,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA1__05B4__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arA1__05B6__05D,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__arIll,15,0);
	VL_SIG16(fx68k__DOT__sequencer__DOT__grp1Nma,9,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__prenLatch,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__dcrCode,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__dobInput,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__dbin,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alub,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__Dbd,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__Abd,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__aluOut,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__Dbh,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__Dbl,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B0__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B1__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B2__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B3__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B4__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B5__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B6__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B7__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B8__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B9__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B10__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B11__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B12__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B13__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B14__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B15__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B16__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68L__05B17__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__PcL,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__Atl,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__Abh,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B0__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B1__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B2__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B3__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B4__05D,15,0);
    };
    struct {
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B5__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B6__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B7__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B8__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B9__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B10__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B11__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B12__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B13__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B14__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B15__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B16__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__regs68H__05B17__05D,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__Ath,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__PcH,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__dbhMux,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__abdMux,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__preAbl,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__preAbh,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__preAbd,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__preDbd,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__preDbh,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__preDbl,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__dcrOutput,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__dataIo__DOT__dob,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__cRow,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__row,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__inpb,15,0);
	VL_SIG16(fx68k__DOT__irdDecode__DOT__lineOnehot,15,0);
	VL_SIGW(fx68k__DOT__nanoOutput,67,0,3);
	VL_SIG(fx68k__DOT__microOutput,16,0);
	VL_SIG(fx68k__DOT__microLatch,16,0);
	VL_SIGW(fx68k__DOT__nanoLatch,67,0,3);
	VL_SIG(fx68k__DOT__tState,31,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B0__05D,29,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B1__05D,19,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B2__05D,19,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B3__05D,19,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B4__05D,19,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B5__05D,19,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B8__05D,19,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B9__05D,19,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B11__05D,19,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B12__05D,19,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT__cmbsop_arA1__05B13__05D,19,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__auInpMux,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__auReg,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__aob,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT__rtemp,16,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT__tdata,31,0);
	VL_SIG(fx68k__DOT__busControl__DOT__busPhase,31,0);
	VL_SIG(fx68k__DOT__busControl__DOT__next,31,0);
	VL_SIG(fx68k__DOT__busArbiter__DOT__dmaPhase,31,0);
	VL_SIG(fx68k__DOT__busArbiter__DOT__next,31,0);
    };
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
	// Begin mtask footprint  all: 
	VL_SIG8(fx68k__DOT____Vcellout__g11__Z,2,0);
	VL_SIG8(fx68k__DOT____Vcellinp__g11__A,2,0);
	VL_SIG8(fx68k__DOT____Vcellout__add_473_20__Z,3,0);
	VL_SIG8(fx68k__DOT____Vcellinp__mux_tvnMux_616_7__in_0,7,0);
	VL_SIG8(fx68k__DOT____Vcellinp__mux_ftu_599_11__ctl,7,0);
	VL_SIG8(fx68k__DOT____Vcellout__mux_microLatch_259_12__z,2,0);
	VL_SIG8(fx68k__DOT____Vcellinp__mux_microLatch_259_12__in_0,2,0);
	VL_SIG8(fx68k__DOT____Vcellout__mux_eCntr_470_14__z,3,0);
	VL_SIG8(fx68k__DOT____Vcellout__mux_eCntr_464_7__z,3,0);
	VL_SIG8(fx68k__DOT____Vcellout__mux_tState_174_9__z,2,0);
	VL_SIG8(fx68k__DOT____Vcellinp__mux_tState_174_9__ctl,4,0);
	VL_SIG8(fx68k__DOT____Vcellout__mux_pswI_559_21__z,2,0);
	VL_SIG8(fx68k__DOT__microToNanoAddr__DOT____Vcellout__mux_orgBase_2479_9__z,6,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT____Vcellinp__mux_isPriv_1833_16__ctl,2,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT____Vcellout__ctl_eaBits_1806_9__out_0,5,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT____Vcellinp__eaDecode_1797_17__03Amux_eaDecode_1804_15__ctl,1,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT____Vcellout__ctl_eaBits_1806_10__out_0,5,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT____Vcellout__eaDecode_1798_17__03Amux_eaDecode_1806_9__z,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT____Vcellinp__eaDecode_1798_17__03Amux_eaDecode_1804_15__ctl,1,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_250_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_268_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_286_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_304_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_322_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_430_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_448_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_466_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_484_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_502_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_520_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_scA3_411_10__z,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_scA3_411_10__ctl,6,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_scA3_339_24__z,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_scA3_339_24__ctl,4,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_scA3_267_24__z,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_scA3_267_24__ctl,4,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B0__05D_411_10__ctl,6,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B0__05D_339_24__ctl,1,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B0__05D_267_24__ctl,4,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B1__05D_902_14__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_548_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_566_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_584_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_602_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_656_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_728_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_746_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_764_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_782_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_800_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B4__05D_547_19__ctl,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B5__05D_1368_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B5__05D_1424_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B5__05D_1365_14__z,6,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B5__05D_1365_14__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B8__05D_1483_14__z,5,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B8__05D_1483_14__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B8__05D_1483_26__z,2,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B9__05D_1625_14__z,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B9__05D_1625_14__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B9__05D_1625_27__z,2,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B11__05D_1767_14__z,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B11__05D_1767_14__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B11__05D_1767_28__z,2,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B12__05D_1909_14__z,4,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B12__05D_1909_14__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B12__05D_1909_29__z,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B12__05D_1909_29__in_2,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B13__05D_2051_14__z,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B13__05D_2051_14__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B13__05D_2051_30__z,2,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA1__05B0__05D_411_10__z,4,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B0__05D_411_10__ctl,6,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B0__05D_339_24__ctl,4,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B0__05D_267_24__ctl,4,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B1__05D_902_14__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_674_19__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_692_19__ctl,6,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_710_19__ctl,6,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_836_19__ctl,6,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_854_19__ctl,6,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_872_19__ctl,6,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_152_16__out_0,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_a1Misc_143_13__z,1,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_a1Misc_143_13__ctl,5,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_a1Misc_143_32__z,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_a1Misc_143_32__in_6,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_opcode_853_10__out_0,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_817_24__ctl,2,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_547_19__ctl,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_90_24__z,3,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA1__05B6__05D_87_25__z,5,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B6__05D_87_25__in_0,5,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_col_111_23__out_0,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_129_33__z,1,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_133_33__z,1,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA1__05B14__05D_125_23__z,2,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B14__05D_125_23__in_0,2,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B14__05D_125_23__ctl,1,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_411_10__ctl,7,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_339_24__ctl,4,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_267_24__ctl,4,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_illMisc_143_13__ctl,2,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_817_24__ctl,2,0);
	VL_SIG8(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_547_19__ctl,3,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_nma_1945_8__z,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_1985_19__z,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__ctl_nz1_1993_10__out_0,2,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_c0c1_1993_10__z,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__ctl_ms0_2006_9__out_0,2,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellinp__ctl_ms0_2006_9__in_0,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_c0c1_2006_9__z,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__ctl_m01_2013_9__out_0,3,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellinp__ctl_m01_2013_9__in_0,3,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_c0c1_2013_9__z,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_2029_18__z,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_2032_22__z,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellinp__mux_c0c1_2039_10__ctl,2,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellinp__mux_c0c1_2039_86__ctl,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellinp__mux_c0c1_1981_16__in_30,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellinp__mux_c0c1_1981_16__in_14,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellinp__mux_c0c1_1981_16__in_3,1,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_tvn_2129_11__z,3,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellinp__mux_tvn_2129_11__ctl,4,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_tvn_2124_12__z,3,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_tvn_2122_12__z,3,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_tvn_2119_22__z,3,0);
	VL_SIG8(fx68k__DOT__sequencer__DOT____Vcellout__mux_tvn_2115_23__z,3,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellout__g144__Z,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellout__mux_1607_15__z,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellout__mux_rxReg_1241_13__z,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_rxReg_1241_13__in_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_rxIsSp_1223_7__ctl,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_rxMux_1223_7__ctl,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_dblIdle_1319_10__ctl,6,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_abdIdle_1338_10__ctl,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_ablIdle_1346_10__ctl,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_ablMux_1346_10__ctl,6,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_dbhIdle_1329_10__ctl,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_abhIdle_1357_10__ctl,6,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_dbhMux_1329_10__ctl,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_abhMux_1357_10__ctl,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_abdMux_1338_10__ctl,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_dblMux_1319_10__ctl,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellout__mux_1462_38__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_1263_12__in_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_dbdIdle_1309_10__ctl,6,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellout__mux_ryMux_1265_15__z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl,1,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_dbdMux_1309_10__ctl,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1512_28__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1512_28__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1512_28__ctl,1,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__g32__Z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__g33__Z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__g34__Z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__g35__Z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mux_pswCcr_444_17__z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_shftCin_205_9__ctl,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_addCin_188_9__ctl,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_result_233_9__ctl,6,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mux_ccrTemp_317_18__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mux_ccrTemp_313_16__z,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_11,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_10,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_9,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_8,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_7,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_6,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_5,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_4,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_3,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_2,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_1,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__in_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__ctl_ird_650_16__out_0,6,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_650_16__z,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_655_20__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_650_29__z,6,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_650_29__in_1,6,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_650_29__in_0,6,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_650_29__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_648_9__in_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_663_12__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__ctl_ird_664_16__out_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_664_16__z,6,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_669_21__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_664_30__z,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_664_30__in_0,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_664_30__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_662_9__z,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_662_9__in_1,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_686_11__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_683_8__z,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_683_8__in_0,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_692_20__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_690_8__z,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_690_8__in_0,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_697_25__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_697_25__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_702_25__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_702_25__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_709_20__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_707_8__z,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_707_8__in_0,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_714_25__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_714_25__ctl,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__ctl_727_5__out_0,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__ctl_727_5__in_0,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_727_5__z,7,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__ctl_col_538_19__out_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_aluOp_538_19__z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__ctl_col_545_19__out_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_aluOp_545_19__z,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_554_17__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_aluOp_552_19__z,3,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_552_19__in_1,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_552_19__ctl,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_559_20__z,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__ctl_col_563_19__out_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_aluOp_563_19__z,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__ctl_col_570_19__out_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_aluOp_570_19__z,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__ctl_col_579_19__out_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_aluOp_579_19__z,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__ctl_col_586_19__out_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_aluOp_586_19__z,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__ctl_col_593_19__out_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_aluOp_593_19__z,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__ctl_col_600_19__out_0,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_aluOp_600_19__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_609_27__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellout__mux_aluOp_536_11__z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__in_13,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__in_9,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__in_8,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__in_7,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__in_6,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__in_5,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__in_4,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__in_3,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__in_2,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__in_1,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_531_16__ctl,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT____Vcellout__mux_833_15__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT____Vcellout__mux_835_23__z,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT____Vcellout__mux_ccrMask1_832_7__z,2,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT____Vcellout__mux_ccrMask_784_11__z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT____Vcellinp__mux_ccrMask_784_11__ctl,5,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT____Vcellout__ctl_row_808_17__out_0,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT____Vcellout__mux_825_18__z,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT____Vcellinp__mux_ccrMask_780_16__in_3,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT____Vcellinp__mux_ccrMask_780_16__in_0,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__ccrTable__DOT____Vcellinp__mux_ccrMask_780_16__ctl,3,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT____Vcellout__mux_tdata_502_14__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT____Vcellinp__mux_tdata_502_14__in_1,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT____Vcellinp__mux_tdata_502_14__in_0,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellout__add_468_23__Z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellinp__add_468_23__B,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellout__sub_473_23__Z,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellinp__sub_473_23__B,4,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellout__mux_467_34__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellout__mux_468_26__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellout__mux_472_34__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellout__mux_473_26__z,1,0);
	VL_SIG8(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellout__mux_hNib_466_7__z,4,0);
	VL_SIG8(fx68k__DOT__nDecoder__DOT____Vcellinp__g37__A,1,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT____Vcellinp__mux_Irdecod__05BimplicitSp__05D_1047_10__ctl,2,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT____Vcellinp__mux_Irdecod__05BisByte__05D_1012_10__ctl,5,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT____Vcellinp__mux_Irdecod__05BrxIsAreg__05D_938_10__ctl,5,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT____Vcellinp__mux_Irdecod__05BryIsAreg__05D_988_10__ctl,3,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT____Vcellinp__mux_ftuConst_1069_10__ctl,4,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT____Vcellout__mux_Irdecod__05BmacroTvn__05D_1093_65__z,3,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT____Vcellout__mux_Irdecod__05BmacroTvn__05D_1092_7__z,4,0);
	VL_SIG8(fx68k__DOT__irdDecode__DOT____Vcellinp__mux_Irdecod__05BmacroTvn__05D_1092_7__in_1,4,0);
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellout__ctl_busPhase_2289_9__out_0,7,0);
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellout__mux_next_2289_9__z,4,0);
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellout__mux_2295_41__z,1,0);
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellout__mux_2295_16__z,2,0);
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellinp__mux_2295_16__in_0,2,0);
    };
    struct {
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellout__mux_2296_18__z,1,0);
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellout__mux_next_2289_87__z,2,0);
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellinp__mux_next_2289_87__in_2,2,0);
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellinp__mux_next_2289_87__ctl,3,0);
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellinp__mux_rUDS_2344_7__ctl,3,0);
	VL_SIG8(fx68k__DOT__busControl__DOT____Vcellinp__mux_rLDS_2344_7__ctl,3,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__mux_next_2163_8__z,5,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__mux_next_2170_14__z,1,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__mux_next_2168_14__z,2,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellinp__mux_next_2168_14__in_0,2,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__mux_next_2166_9__z,2,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__mux_next_2179_22__z,1,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__mux_next_2177_14__z,2,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellinp__mux_next_2177_14__in_0,2,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__mux_2186_21__z,2,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__ctl_2190_5__out_0,3,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellinp__ctl_2190_5__in_0,1,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__mux_next_2190_5__z,1,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__mux_next_2163_25__z,2,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellinp__mux_next_2163_25__in_3,2,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellinp__mux_next_2163_25__ctl,4,0);
	VL_SIG8(fx68k__DOT__busArbiter__DOT____Vcellout__ctl_next_2209_16__out_0,1,0);
	VL_SIG8(__Vclklast__TOP__clk,0,0);
	VL_SIG8(__Vchglast__TOP__fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_opcode_853_10__out_0,3,0);
	VL_SIG8(__Vchglast__TOP__fx68k__DOT__sequencer__DOT____Vcellout__ctl_ms0_2006_9__out_0,2,0);
	VL_SIG8(__Vchglast__TOP__fx68k__DOT__excUnit__DOT__rmPren__DOT__ctl_mask_1903_15__DOT__n_341,0,0);
	VL_SIG8(__Vchglast__TOP__fx68k__DOT__excUnit__DOT__alu__DOT__ctl_313_16__DOT__n_76,0,0);
	VL_SIG8(__Vchglast__TOP__fx68k__DOT__busControl__DOT__ctl_busPhase_2289_9__DOT__n_311,0,0);
	VL_SIG8(__Vchglast__TOP__fx68k__DOT__busArbiter__DOT____Vcellout__ctl_next_2209_16__out_0,1,0);
	VL_SIG8(__Vchglast__TOP__fx68k__DOT__busArbiter__DOT__ctl_dmaPhase_2163_8__DOT__n_355,0,0);
	VL_SIG16(fx68k__DOT____Vcellout__uaddrDecode__lineBmap,15,0);
	VL_SIG16(fx68k__DOT____Vcellinp__sequencer__psw,15,0);
	VL_SIG16(fx68k__DOT____Vcellinp__mux_ftu_599_11__in_1,15,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT____Vcellout__irLineDecod____pinNumber2,15,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT____Vcellinp__pla_lined__lineBmap,15,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT____Vcellinp__eq_1836_41__A,15,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__g2__A,15,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_178_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_178_19__ctl,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_196_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_196_19__ctl,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_214_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_214_19__ctl,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_232_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_232_19__ctl,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_250_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_268_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_286_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_304_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_322_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_340_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_358_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_376_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_394_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_412_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_cmbsop_arA1__05B0__05D_412_19__z,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B0__05D_412_19__ctl,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_430_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_448_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_466_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_484_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_502_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_520_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B0__05D_411_10__in_6,9,0);
    };
    struct {
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B0__05D_339_24__z,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B0__05D_267_24__z,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B0__05D_267_24__in_3,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B0__05D_267_24__in_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B0__05D_249_32__in_1,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_905_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B1__05D_905_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_922_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B1__05D_922_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_939_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B1__05D_939_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_956_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_cmbsop_arA1__05B1__05D_956_19__z,15,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B1__05D_956_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_973_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_cmbsop_arA1__05B1__05D_973_19__z,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B1__05D_973_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_990_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B1__05D_990_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1007_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B1__05D_1007_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1024_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B1__05D_1024_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B1__05D_902_14__in_7,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B1__05D_902_14__in_6,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B1__05D_902_14__in_5,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B1__05D_902_14__in_4,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B1__05D_902_14__in_3,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B1__05D_902_14__in_2,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B1__05D_902_14__in_1,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B1__05D_902_14__in_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1048_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1065_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1082_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1099_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1116_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1133_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1150_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1167_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1184_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B2__05D_1045_14__z,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B2__05D_1045_14__in_8,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B2__05D_1045_14__in_7,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B2__05D_1045_14__in_6,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B2__05D_1045_14__in_5,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B2__05D_1045_14__in_4,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B2__05D_1045_14__in_3,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B2__05D_1045_14__in_2,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B2__05D_1045_14__in_1,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B2__05D_1045_14__in_0,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1208_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1225_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1242_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1259_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1276_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1293_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1310_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1327_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1344_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA23__05B3__05D_1205_24__z,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B3__05D_1205_24__in_8,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B3__05D_1205_24__in_7,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B3__05D_1205_24__in_6,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B3__05D_1205_24__in_5,8,0);
    };
    struct {
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B3__05D_1205_24__in_4,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B3__05D_1205_24__in_3,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B3__05D_1205_24__in_2,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B3__05D_1205_24__in_1,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B3__05D_1205_24__in_0,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_548_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_566_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_584_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_602_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_620_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_620_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_638_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_638_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_656_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_728_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_746_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_764_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_782_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_800_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_818_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B4__05D_818_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B4__05D_601_10__in_2,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B4__05D_601_10__in_1,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B4__05D_601_10__ctl,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05B4__05D_547_19__in_3,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1368_19__out_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1382_19__out_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1396_19__out_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1410_19__out_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1424_19__out_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1438_19__out_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1452_19__out_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1466_19__out_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1486_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B8__05D_1486_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1503_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B8__05D_1503_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1520_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B8__05D_1520_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1537_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B8__05D_1537_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1554_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1571_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1588_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_cmbsop_arA1__05B8__05D_1588_19__z,8,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1605_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B8__05D_1605_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1628_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B9__05D_1628_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1645_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1662_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1679_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1696_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1713_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1730_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1747_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1770_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B11__05D_1770_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1787_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1804_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1821_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1838_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1855_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1872_19__out_0,12,0);
    };
    struct {
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1889_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1912_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B12__05D_1912_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1929_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B12__05D_1929_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1946_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B12__05D_1946_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1963_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B12__05D_1963_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1980_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_1997_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_2014_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_2031_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B12__05D_2031_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_2054_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_cmbsop_arA1__05B13__05D_2054_19__ctl,10,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_2071_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_2088_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_2105_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_2122_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_2139_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_2156_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_2173_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_79_40__in_13,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_79_40__in_12,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_79_40__in_11,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_79_40__in_9,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_79_40__in_8,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_79_40__in_5,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_79_40__in_2,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_79_19__in_1,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_78_19__in_13,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_78_19__in_12,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_78_19__in_11,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_78_19__in_9,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_78_19__in_8,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_78_19__in_5,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA23__05Bline__05D_78_19__in_2,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA1__05B0__05D_339_24__z,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B0__05D_339_24__in_4,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA1__05B0__05D_267_24__z,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B2__05D_1045_14__in_8,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B2__05D_1045_14__in_6,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B2__05D_1045_14__in_1,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B2__05D_1045_14__in_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_674_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_692_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_710_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_836_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_854_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__ctl_872_19__out_0,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA1__05B4__05D_853_10__z,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_853_10__in_1,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_853_10__in_0,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_arA1__05B4__05D_817_24__z,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_817_24__in_1,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_799_32__in_1,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_601_10__in_9,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_601_10__in_6,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_601_10__in_5,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_601_10__in_4,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_601_10__ctl,11,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B4__05D_547_19__in_2,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B8__05D_1483_14__in_6,9,0);
    };
    struct {
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B8__05D_1483_14__in_2,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B9__05D_1625_14__in_7,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B9__05D_1625_14__in_6,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B9__05D_1625_14__in_2,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B11__05D_1767_14__in_7,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B11__05D_1767_14__in_6,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B11__05D_1767_14__in_2,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B12__05D_1909_14__in_2,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B13__05D_2051_14__in_7,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B13__05D_2051_14__in_6,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05B13__05D_2051_14__in_2,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arA1__05Bline__05D_77_19__in_6,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_178_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_196_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_214_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_232_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_250_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_268_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_286_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_304_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_322_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_358_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_376_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_394_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_412_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_430_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_448_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_466_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_484_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_502_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_520_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_548_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_566_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_584_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_602_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_620_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_638_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_656_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_674_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_692_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_710_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_728_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_746_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_764_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_782_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_800_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_818_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_836_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_854_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_872_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_601_10__ctl,11,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_905_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_922_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_939_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_956_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_973_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_990_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1007_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1024_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1368_19__ctl,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1424_19__ctl,9,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1486_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1503_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1520_19__ctl,12,0);
    };
    struct {
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1537_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1554_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1571_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1588_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1605_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1628_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1696_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1713_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1730_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1770_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1838_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1855_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1872_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1912_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1929_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1946_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1963_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1980_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_1997_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_2014_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_2031_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_2054_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_2122_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_2139_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellinp__mux_arIll_2156_19__ctl,12,0);
	VL_SIG16(fx68k__DOT__sequencer__DOT____Vcellout__mux_uNma_1961_10__z,9,0);
	VL_SIG16(fx68k__DOT__sequencer__DOT____Vcellinp__mux_uNma_1961_10__in_0,9,0);
	VL_SIG16(fx68k__DOT__sequencer__DOT____Vcellinp__mux_uNma_1958_7__in_1,9,0);
	VL_SIG16(fx68k__DOT__sequencer__DOT____Vcellinp__mux_nma_1944_7__in_1,9,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__alu__iAddrBus,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_prenLatch_1603_12__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_ablMux_1346_10__in_5,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_abhMux_1357_10__in_4,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_dobInput_1647_16__in_2,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_alub_1632_8__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0,15,0);
    };
    struct {
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1501_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1512_15__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__g21__Z,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__g22__Z,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__g23__Z,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mySubber_228_3__03Aadd_278_39__Z,9,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mySubber_228_3__03Aadd_278_60__Z,10,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mySubber_228_3__03Asub_279_29__Z,9,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__ctl_313_16__out_0,9,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_result_276_8__in_1,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_result_233_9__in_3,15,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_ccrTemp_313_16__ctl,11,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellout__mux_row_645_16__z,14,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_645_16__in_14,14,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_645_16__in_13,14,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_645_16__in_12,14,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_645_16__in_11,14,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_645_16__in_9,14,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_645_16__in_8,14,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_645_16__in_5,14,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_645_16__in_4,14,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__rowDecoder__DOT____Vcellinp__mux_row_645_16__in_0,14,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__aluGetOp__DOT____Vcellinp__mux_aluOp_536_11__ctl,13,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellout__add_467_31__Z,8,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellinp__add_467_31__B,8,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellout__sub_472_31__Z,8,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellinp__sub_472_31__B,8,0);
	VL_SIG16(fx68k__DOT__excUnit__DOT__alu__DOT__aluCorf__DOT____Vcellout__mux_htemp_466_7__z,8,0);
	VL_SIG16(fx68k__DOT__irdDecode__DOT____Vcellout__irdLines____pinNumber2,15,0);
	VL_SIG16(fx68k__DOT__irdDecode__DOT____Vcellinp__mux_ftuConst_1069_10__in_0,15,0);
	VL_SIG16(fx68k__DOT__busArbiter__DOT____Vcellout__ctl_dmaPhase_2163_8__out_0,8,0);
	VL_SIGW(fx68k__DOT__microToNanoAddr__DOT____Vcellout__ctl_baseAddr_2479_9__out_0,136,0,5);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_cmbsop_arA1__05B4__05D_674_19__z,17,0);
	VL_SIG(fx68k__DOT__uaddrDecode__DOT__pla_lined__DOT____Vcellout__mux_cmbsop_arA1__05B4__05D_710_19__z,18,0);
	VL_SIG(fx68k__DOT__excUnit__DOT____Vcellout__add_1490_27__Z,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT____Vcellinp__add_1490_27__A,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT____Vcellinp__mux_auInpMux_1460_16__in_3,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT____Vcellinp__mux_auInpMux_1460_16__in_1,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT____Vcellinp__mux_aob_1442_8__in_1,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT____Vcellinp__mux_aob_1442_8__in_0,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__rmPren__DOT____Vcellout__ctl_mask_1903_15__out_0,16,0);
    };
    struct {
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__shifter__data,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mySubber_228_3__03Asub_279_50__Z,16,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mySubber_228_3__03Aadd_284_35__Z,16,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mySubber_228_3__03Aadd_284_51__Z,16,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mySubber_228_3__03Asub_285_24__Z,16,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mySubber_228_3__03Asub_285_40__Z,16,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mux_284_13__z,16,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mux_278_13__z,16,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT____Vcellinp__mux_278_13__in_1,16,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT____Vcellinp__mux_result_516_12__in_1,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT____Vcellinp__mux_result_516_12__in_0,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT____Vcellinp__mux_result_513_12__in_1,31,0);
	VL_SIG(fx68k__DOT__excUnit__DOT__alu__DOT__shifter__DOT____Vcellinp__mux_result_511_17__in_1,31,0);
	VL_SIG(__Vchglast__TOP__fx68k__DOT__excUnit__DOT__alu__DOT____Vcellout__mySubber_228_3__03Asub_279_50__Z,16,0);
	VL_SIG8(__Vtablechg1[512],0,0);
    };
    static VL_ST_SIGW(__Vtable1_fx68k__DOT__nanoOutput[512],67,0,3);
    static VL_ST_SIG(__Vtable2_fx68k__DOT__microOutput[1024],16,0);
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Vfx68k__Syms* __VlSymsp;  // Symbol table
    
    // PARAMETERS
    // Parameters marked /*verilator public*/ for use by application code
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vfx68k);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// The special name  may be used to make a wrapper with a
    /// single model invisible with respect to DPI scope names.
    Vfx68k(const char* name="TOP");
    /// Destroy the model; called (often implicitly) by application code
    ~Vfx68k();
    
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval();
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
  private:
    static void _eval_initial_loop(Vfx68k__Syms* __restrict vlSymsp);
  public:
    void __Vconfigure(Vfx68k__Syms* symsp, bool first);
  private:
    static QData _change_request(Vfx68k__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__10(Vfx68k__Syms* __restrict vlSymsp);
    static void _combo__TOP__16(Vfx68k__Syms* __restrict vlSymsp);
    static void _combo__TOP__17(Vfx68k__Syms* __restrict vlSymsp);
    static void _combo__TOP__18(Vfx68k__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset();
  public:
    static void _eval(Vfx68k__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif // VL_DEBUG
  public:
    static void _eval_initial(Vfx68k__Syms* __restrict vlSymsp);
    static void _eval_settle(Vfx68k__Syms* __restrict vlSymsp);
    static void _initial__TOP__1(Vfx68k__Syms* __restrict vlSymsp);
    static void _sequent__TOP__11(Vfx68k__Syms* __restrict vlSymsp);
    static void _sequent__TOP__12(Vfx68k__Syms* __restrict vlSymsp);
    static void _sequent__TOP__14(Vfx68k__Syms* __restrict vlSymsp);
    static void _sequent__TOP__15(Vfx68k__Syms* __restrict vlSymsp);
    static void _settle__TOP__2(Vfx68k__Syms* __restrict vlSymsp);
    static void _settle__TOP__3(Vfx68k__Syms* __restrict vlSymsp);
    static void _settle__TOP__4(Vfx68k__Syms* __restrict vlSymsp);
    static void _settle__TOP__5(Vfx68k__Syms* __restrict vlSymsp);
    static void _settle__TOP__6(Vfx68k__Syms* __restrict vlSymsp);
    static void _settle__TOP__7(Vfx68k__Syms* __restrict vlSymsp);
    static void _settle__TOP__8(Vfx68k__Syms* __restrict vlSymsp);
    static void _settle__TOP__9(Vfx68k__Syms* __restrict vlSymsp);
} VL_ATTR_ALIGNED(128);

#endif // guard
