# vsim -c -do "run -all; quit" testbench 
# Start time: 06:26:24 on Jun 10,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.freq_div
# run -all
# ===========Your Design Passed===========
# ** Note: $finish    : testbench.v(46)
#    Time: 1035 ps  Iteration: 0  Instance: /testbench
# End time: 06:26:24 on Jun 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
