$date
	Sat Apr 13 12:49:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_loader_tb $end
$var reg 1 ! CLK $end
$var reg 1 " ctrl_logic $end
$var reg 4 # data_send [3:0] $end
$var integer 32 $ count [31:0] $end
$scope module loader $end
$var wire 1 ! CLK $end
$var wire 1 " ctrl_logic $end
$var wire 4 % data [3:0] $end
$var wire 4 & data_out [3:0] $end
$var parameter 32 ' X_DIM $end
$var parameter 32 ( Y_DIM $end
$var reg 4 ) C1 [3:0] $end
$var reg 4 * C2 [3:0] $end
$var reg 4 + R1 [3:0] $end
$var reg 4 , R2 [3:0] $end
$var integer 32 - count [31:0] $end
$var integer 32 . x [31:0] $end
$var integer 32 / y [31:0] $end
$scope module data_flop $end
$var wire 1 ! CLK $end
$var wire 4 0 a [3:0] $end
$var reg 4 1 x [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 (
b10 '
$end
#0
$dumpvars
bx 1
b10 0
b0 /
b0 .
b0 -
bx ,
bx +
bx *
bx )
bx &
b10 %
b0 $
b10 #
1"
0!
$end
#1000
b10 &
b10 1
b1 -
b1 $
1!
#2000
0!
#3000
b10 +
b10 $
b10 -
1!
#4000
0!
#5000
b10 )
b11 -
b11 $
1!
#6000
0!
#7000
b10 ,
b100 $
b100 -
1!
#8000
0!
#9000
b10 *
0"
b1 #
b1 %
b1 0
b101 -
b101 $
1!
#10000
0!
#11000
b1111 #
b1111 %
b1111 0
b1 &
b1 1
b110 $
b1 .
1!
#12000
0!
#13000
b1111 &
b1111 1
b10 #
b10 %
b10 0
b1 /
b0 .
b111 $
1!
#14000
0!
#15000
b10 &
b10 1
b1 .
1!
#16000
0!
#17000
b10 /
b0 .
1!
#18000
0!
#19000
b1 .
1!
#20000
0!
