// Generated by CIRCT firtool-1.135.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module RegionWays(
  input         clock,
  input         reset,
  input  [3:0]  io_reqPointer_0,
  input  [3:0]  io_reqPointer_1,
  input  [3:0]  io_reqPointer_2,
  input  [3:0]  io_reqPointer_3,
  input  [3:0]  io_reqPointer_4,
  output        io_respHit_0,
  output        io_respHit_1,
  output        io_respHit_2,
  output        io_respHit_3,
  output        io_respHit_4,
  output [29:0] io_respRegion_0,
  output [29:0] io_respRegion_1,
  output [29:0] io_respRegion_2,
  output [29:0] io_respRegion_3,
  output [29:0] io_respRegion_4,
  input  [29:0] io_updateRegion_0,
  input  [29:0] io_updateRegion_1,
  output        io_updateHit_0,
  output        io_updateHit_1,
  output [3:0]  io_updatePointer_0,
  output [3:0]  io_updatePointer_1,
  input         io_writeValid,
  input  [29:0] io_writeRegion,
  output [3:0]  io_writePointer
);

  reg               regions_0_valid;
  reg  [29:0]       regions_0_region;
  reg               regions_1_valid;
  reg  [29:0]       regions_1_region;
  reg               regions_2_valid;
  reg  [29:0]       regions_2_region;
  reg               regions_3_valid;
  reg  [29:0]       regions_3_region;
  reg               regions_4_valid;
  reg  [29:0]       regions_4_region;
  reg               regions_5_valid;
  reg  [29:0]       regions_5_region;
  reg               regions_6_valid;
  reg  [29:0]       regions_6_region;
  reg               regions_7_valid;
  reg  [29:0]       regions_7_region;
  reg               regions_8_valid;
  reg  [29:0]       regions_8_region;
  reg               regions_9_valid;
  reg  [29:0]       regions_9_region;
  reg               regions_10_valid;
  reg  [29:0]       regions_10_region;
  reg               regions_11_valid;
  reg  [29:0]       regions_11_region;
  reg               regions_12_valid;
  reg  [29:0]       regions_12_region;
  reg               regions_13_valid;
  reg  [29:0]       regions_13_region;
  reg               regions_14_valid;
  reg  [29:0]       regions_14_region;
  reg               regions_15_valid;
  reg  [29:0]       regions_15_region;
  reg  [14:0]       state_reg;
  wire [15:0]       valids =
    {regions_15_valid,
     regions_14_valid,
     regions_13_valid,
     regions_12_valid,
     regions_11_valid,
     regions_10_valid,
     regions_9_valid,
     regions_8_valid,
     regions_7_valid,
     regions_6_valid,
     regions_5_valid,
     regions_4_valid,
     regions_3_valid,
     regions_2_valid,
     regions_1_valid,
     regions_0_valid};
  wire              writeTotalHits_0 =
    regions_0_region == io_writeRegion & regions_0_valid;
  wire              writeTotalHits_1 =
    regions_1_region == io_writeRegion & regions_1_valid;
  wire              writeTotalHits_2 =
    regions_2_region == io_writeRegion & regions_2_valid;
  wire              writeTotalHits_3 =
    regions_3_region == io_writeRegion & regions_3_valid;
  wire              writeTotalHits_4 =
    regions_4_region == io_writeRegion & regions_4_valid;
  wire              writeTotalHits_5 =
    regions_5_region == io_writeRegion & regions_5_valid;
  wire              writeTotalHits_6 =
    regions_6_region == io_writeRegion & regions_6_valid;
  wire              writeTotalHits_7 =
    regions_7_region == io_writeRegion & regions_7_valid;
  wire              writeTotalHits_8 =
    regions_8_region == io_writeRegion & regions_8_valid;
  wire              writeTotalHits_9 =
    regions_9_region == io_writeRegion & regions_9_valid;
  wire              writeTotalHits_10 =
    regions_10_region == io_writeRegion & regions_10_valid;
  wire              writeTotalHits_11 =
    regions_11_region == io_writeRegion & regions_11_valid;
  wire              writeTotalHits_12 =
    regions_12_region == io_writeRegion & regions_12_valid;
  wire              writeTotalHits_13 =
    regions_13_region == io_writeRegion & regions_13_valid;
  wire              writeTotalHits_14 =
    regions_14_region == io_writeRegion & regions_14_valid;
  wire              writeTotalHits_15 =
    regions_15_region == io_writeRegion & regions_15_valid;
  wire              writeHit =
    writeTotalHits_0 | writeTotalHits_1 | writeTotalHits_2 | writeTotalHits_3
    | writeTotalHits_4 | writeTotalHits_5 | writeTotalHits_6 | writeTotalHits_7
    | writeTotalHits_8 | writeTotalHits_9 | writeTotalHits_10 | writeTotalHits_11
    | writeTotalHits_12 | writeTotalHits_13 | writeTotalHits_14 | writeTotalHits_15;
  wire [6:0]        _writePointer_T_2 =
    {writeTotalHits_15,
     writeTotalHits_14,
     writeTotalHits_13,
     writeTotalHits_12,
     writeTotalHits_11,
     writeTotalHits_10,
     writeTotalHits_9}
    | {writeTotalHits_7,
       writeTotalHits_6,
       writeTotalHits_5,
       writeTotalHits_4,
       writeTotalHits_3,
       writeTotalHits_2,
       writeTotalHits_1};
  wire [2:0]        _writePointer_T_4 = _writePointer_T_2[6:4] | _writePointer_T_2[2:0];
  wire [14:0]       _writePointer_T_12 =
    ~{regions_14_valid,
      regions_13_valid,
      regions_12_valid,
      regions_11_valid,
      regions_10_valid,
      regions_9_valid,
      regions_8_valid,
      regions_7_valid,
      regions_6_valid,
      regions_5_valid,
      regions_4_valid,
      regions_3_valid,
      regions_2_valid,
      regions_1_valid,
      regions_0_valid};
  wire [3:0]        writePointer =
    writeHit
      ? {|{writeTotalHits_15,
           writeTotalHits_14,
           writeTotalHits_13,
           writeTotalHits_12,
           writeTotalHits_11,
           writeTotalHits_10,
           writeTotalHits_9,
           writeTotalHits_8},
         |(_writePointer_T_2[6:3]),
         |(_writePointer_T_4[2:1]),
         _writePointer_T_4[2] | _writePointer_T_4[0]}
      : (&valids)
          ? {state_reg[14],
             state_reg[14]
               ? {state_reg[13],
                  state_reg[13]
                    ? {state_reg[12], state_reg[12] ? state_reg[11] : state_reg[10]}
                    : {state_reg[9], state_reg[9] ? state_reg[8] : state_reg[7]}}
               : {state_reg[6],
                  state_reg[6]
                    ? {state_reg[5], state_reg[5] ? state_reg[4] : state_reg[3]}
                    : {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]}}}
          : _writePointer_T_12[0]
              ? 4'h0
              : _writePointer_T_12[1]
                  ? 4'h1
                  : _writePointer_T_12[2]
                      ? 4'h2
                      : _writePointer_T_12[3]
                          ? 4'h3
                          : _writePointer_T_12[4]
                              ? 4'h4
                              : _writePointer_T_12[5]
                                  ? 4'h5
                                  : _writePointer_T_12[6]
                                      ? 4'h6
                                      : _writePointer_T_12[7]
                                          ? 4'h7
                                          : _writePointer_T_12[8]
                                              ? 4'h8
                                              : _writePointer_T_12[9]
                                                  ? 4'h9
                                                  : _writePointer_T_12[10]
                                                      ? 4'hA
                                                      : _writePointer_T_12[11]
                                                          ? 4'hB
                                                          : _writePointer_T_12[12]
                                                              ? 4'hC
                                                              : _writePointer_T_12[13]
                                                                  ? 4'hD
                                                                  : {3'h7,
                                                                     ~(_writePointer_T_12[14])};
  wire [4:0]        _GEN =
    5'({1'h0,
        4'({1'h0,
            3'({1'h0, 2'({1'h0, writeTotalHits_0} + {1'h0, writeTotalHits_1})}
               + {1'h0, 2'({1'h0, writeTotalHits_2} + {1'h0, writeTotalHits_3})})}
           + {1'h0,
              3'({1'h0, 2'({1'h0, writeTotalHits_4} + {1'h0, writeTotalHits_5})}
                 + {1'h0, 2'({1'h0, writeTotalHits_6} + {1'h0, writeTotalHits_7})})})}
       + {1'h0,
          4'({1'h0,
              3'({1'h0, 2'({1'h0, writeTotalHits_8} + {1'h0, writeTotalHits_9})}
                 + {1'h0, 2'({1'h0, writeTotalHits_10} + {1'h0, writeTotalHits_11})})}
             + {1'h0,
                3'({1'h0, 2'({1'h0, writeTotalHits_12} + {1'h0, writeTotalHits_13})}
                   + {1'h0,
                      2'({1'h0, writeTotalHits_14} + {1'h0, writeTotalHits_15})})})});
  wire              _GEN_0 = |(_GEN[4:1]);
  wire              _GEN_1 = ~writeHit & (&valids) & io_writeValid;
  wire [15:0]       _GEN_2 =
    {{regions_15_valid},
     {regions_14_valid},
     {regions_13_valid},
     {regions_12_valid},
     {regions_11_valid},
     {regions_10_valid},
     {regions_9_valid},
     {regions_8_valid},
     {regions_7_valid},
     {regions_6_valid},
     {regions_5_valid},
     {regions_4_valid},
     {regions_3_valid},
     {regions_2_valid},
     {regions_1_valid},
     {regions_0_valid}};
  wire [15:0][29:0] _GEN_3 =
    {{regions_15_region},
     {regions_14_region},
     {regions_13_region},
     {regions_12_region},
     {regions_11_region},
     {regions_10_region},
     {regions_9_region},
     {regions_8_region},
     {regions_7_region},
     {regions_6_region},
     {regions_5_region},
     {regions_4_region},
     {regions_3_region},
     {regions_2_region},
     {regions_1_region},
     {regions_0_region}};
  wire              updateTotalHits_0 =
    regions_0_region == io_updateRegion_0 & regions_0_valid;
  wire              updateTotalHits_1 =
    regions_1_region == io_updateRegion_0 & regions_1_valid;
  wire              updateTotalHits_2 =
    regions_2_region == io_updateRegion_0 & regions_2_valid;
  wire              updateTotalHits_3 =
    regions_3_region == io_updateRegion_0 & regions_3_valid;
  wire              updateTotalHits_4 =
    regions_4_region == io_updateRegion_0 & regions_4_valid;
  wire              updateTotalHits_5 =
    regions_5_region == io_updateRegion_0 & regions_5_valid;
  wire              updateTotalHits_6 =
    regions_6_region == io_updateRegion_0 & regions_6_valid;
  wire              updateTotalHits_7 =
    regions_7_region == io_updateRegion_0 & regions_7_valid;
  wire              updateTotalHits_8 =
    regions_8_region == io_updateRegion_0 & regions_8_valid;
  wire              updateTotalHits_9 =
    regions_9_region == io_updateRegion_0 & regions_9_valid;
  wire              updateTotalHits_10 =
    regions_10_region == io_updateRegion_0 & regions_10_valid;
  wire              updateTotalHits_11 =
    regions_11_region == io_updateRegion_0 & regions_11_valid;
  wire              updateTotalHits_12 =
    regions_12_region == io_updateRegion_0 & regions_12_valid;
  wire              updateTotalHits_13 =
    regions_13_region == io_updateRegion_0 & regions_13_valid;
  wire              updateTotalHits_14 =
    regions_14_region == io_updateRegion_0 & regions_14_valid;
  wire              updateTotalHits_15 =
    regions_15_region == io_updateRegion_0 & regions_15_valid;
  wire              updateBypass = io_updateRegion_0 == io_writeRegion & io_writeValid;
  wire [6:0]        _updatePointer_T_2 =
    {updateTotalHits_15,
     updateTotalHits_14,
     updateTotalHits_13,
     updateTotalHits_12,
     updateTotalHits_11,
     updateTotalHits_10,
     updateTotalHits_9}
    | {updateTotalHits_7,
       updateTotalHits_6,
       updateTotalHits_5,
       updateTotalHits_4,
       updateTotalHits_3,
       updateTotalHits_2,
       updateTotalHits_1};
  wire [2:0]        _updatePointer_T_4 =
    _updatePointer_T_2[6:4] | _updatePointer_T_2[2:0];
  wire [4:0]        _GEN_4 =
    5'({1'h0,
        4'({1'h0,
            3'({1'h0, 2'({1'h0, updateTotalHits_0} + {1'h0, updateTotalHits_1})}
               + {1'h0, 2'({1'h0, updateTotalHits_2} + {1'h0, updateTotalHits_3})})}
           + {1'h0,
              3'({1'h0, 2'({1'h0, updateTotalHits_4} + {1'h0, updateTotalHits_5})}
                 + {1'h0, 2'({1'h0, updateTotalHits_6} + {1'h0, updateTotalHits_7})})})}
       + {1'h0,
          4'({1'h0,
              3'({1'h0, 2'({1'h0, updateTotalHits_8} + {1'h0, updateTotalHits_9})}
                 + {1'h0, 2'({1'h0, updateTotalHits_10} + {1'h0, updateTotalHits_11})})}
             + {1'h0,
                3'({1'h0, 2'({1'h0, updateTotalHits_12} + {1'h0, updateTotalHits_13})}
                   + {1'h0,
                      2'({1'h0, updateTotalHits_14} + {1'h0, updateTotalHits_15})})})});
  wire              _GEN_5 = |(_GEN_4[4:1]);
  wire              updateTotalHits_1_0 =
    regions_0_region == io_updateRegion_1 & regions_0_valid;
  wire              updateTotalHits_1_1 =
    regions_1_region == io_updateRegion_1 & regions_1_valid;
  wire              updateTotalHits_1_2 =
    regions_2_region == io_updateRegion_1 & regions_2_valid;
  wire              updateTotalHits_1_3 =
    regions_3_region == io_updateRegion_1 & regions_3_valid;
  wire              updateTotalHits_1_4 =
    regions_4_region == io_updateRegion_1 & regions_4_valid;
  wire              updateTotalHits_1_5 =
    regions_5_region == io_updateRegion_1 & regions_5_valid;
  wire              updateTotalHits_1_6 =
    regions_6_region == io_updateRegion_1 & regions_6_valid;
  wire              updateTotalHits_1_7 =
    regions_7_region == io_updateRegion_1 & regions_7_valid;
  wire              updateTotalHits_1_8 =
    regions_8_region == io_updateRegion_1 & regions_8_valid;
  wire              updateTotalHits_1_9 =
    regions_9_region == io_updateRegion_1 & regions_9_valid;
  wire              updateTotalHits_1_10 =
    regions_10_region == io_updateRegion_1 & regions_10_valid;
  wire              updateTotalHits_1_11 =
    regions_11_region == io_updateRegion_1 & regions_11_valid;
  wire              updateTotalHits_1_12 =
    regions_12_region == io_updateRegion_1 & regions_12_valid;
  wire              updateTotalHits_1_13 =
    regions_13_region == io_updateRegion_1 & regions_13_valid;
  wire              updateTotalHits_1_14 =
    regions_14_region == io_updateRegion_1 & regions_14_valid;
  wire              updateTotalHits_1_15 =
    regions_15_region == io_updateRegion_1 & regions_15_valid;
  wire              updateBypass_1 = io_updateRegion_1 == io_writeRegion & io_writeValid;
  wire [6:0]        _updatePointer_T_13 =
    {updateTotalHits_1_15,
     updateTotalHits_1_14,
     updateTotalHits_1_13,
     updateTotalHits_1_12,
     updateTotalHits_1_11,
     updateTotalHits_1_10,
     updateTotalHits_1_9}
    | {updateTotalHits_1_7,
       updateTotalHits_1_6,
       updateTotalHits_1_5,
       updateTotalHits_1_4,
       updateTotalHits_1_3,
       updateTotalHits_1_2,
       updateTotalHits_1_1};
  wire [2:0]        _updatePointer_T_15 =
    _updatePointer_T_13[6:4] | _updatePointer_T_13[2:0];
  wire [4:0]        _GEN_6 =
    5'({1'h0,
        4'({1'h0,
            3'({1'h0, 2'({1'h0, updateTotalHits_1_0} + {1'h0, updateTotalHits_1_1})}
               + {1'h0, 2'({1'h0, updateTotalHits_1_2} + {1'h0, updateTotalHits_1_3})})}
           + {1'h0,
              3'({1'h0, 2'({1'h0, updateTotalHits_1_4} + {1'h0, updateTotalHits_1_5})}
                 + {1'h0,
                    2'({1'h0, updateTotalHits_1_6} + {1'h0, updateTotalHits_1_7})})})}
       + {1'h0,
          4'({1'h0,
              3'({1'h0, 2'({1'h0, updateTotalHits_1_8} + {1'h0, updateTotalHits_1_9})}
                 + {1'h0,
                    2'({1'h0, updateTotalHits_1_10} + {1'h0, updateTotalHits_1_11})})}
             + {1'h0,
                3'({1'h0, 2'({1'h0, updateTotalHits_1_12} + {1'h0, updateTotalHits_1_13})}
                   + {1'h0,
                      2'({1'h0, updateTotalHits_1_14}
                         + {1'h0, updateTotalHits_1_15})})})});
  wire              _GEN_7 = |(_GEN_6[4:1]);
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if ((|(_GEN[4:1])) & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if ((|(_GEN_4[4:1])) & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if ((|(_GEN_6[4:1])) & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire              _GEN_8 = writePointer == 4'h0;
  wire              _GEN_9 = writePointer == 4'h1;
  wire              _GEN_10 = writePointer == 4'h2;
  wire              _GEN_11 = writePointer == 4'h3;
  wire              _GEN_12 = writePointer == 4'h4;
  wire              _GEN_13 = writePointer == 4'h5;
  wire              _GEN_14 = writePointer == 4'h6;
  wire              _GEN_15 = writePointer == 4'h7;
  wire              _GEN_16 = writePointer == 4'h8;
  wire              _GEN_17 = writePointer == 4'h9;
  wire              _GEN_18 = writePointer == 4'hA;
  wire              _GEN_19 = writePointer == 4'hB;
  wire              _GEN_20 = writePointer == 4'hC;
  wire              _GEN_21 = writePointer == 4'hD;
  wire              _GEN_22 = writePointer == 4'hE;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      regions_0_valid <= 1'h0;
      regions_0_region <= 30'h0;
      regions_1_valid <= 1'h0;
      regions_1_region <= 30'h0;
      regions_2_valid <= 1'h0;
      regions_2_region <= 30'h0;
      regions_3_valid <= 1'h0;
      regions_3_region <= 30'h0;
      regions_4_valid <= 1'h0;
      regions_4_region <= 30'h0;
      regions_5_valid <= 1'h0;
      regions_5_region <= 30'h0;
      regions_6_valid <= 1'h0;
      regions_6_region <= 30'h0;
      regions_7_valid <= 1'h0;
      regions_7_region <= 30'h0;
      regions_8_valid <= 1'h0;
      regions_8_region <= 30'h0;
      regions_9_valid <= 1'h0;
      regions_9_region <= 30'h0;
      regions_10_valid <= 1'h0;
      regions_10_region <= 30'h0;
      regions_11_valid <= 1'h0;
      regions_11_region <= 30'h0;
      regions_12_valid <= 1'h0;
      regions_12_region <= 30'h0;
      regions_13_valid <= 1'h0;
      regions_13_region <= 30'h0;
      regions_14_valid <= 1'h0;
      regions_14_region <= 30'h0;
      regions_15_valid <= 1'h0;
      regions_15_region <= 30'h0;
      state_reg <= 15'h0;
    end
    else begin
      regions_0_valid <= io_writeValid & ~_GEN_2[writePointer] & _GEN_8 | regions_0_valid;
      if (io_writeValid & _GEN_8)
        regions_0_region <= io_writeRegion;
      regions_1_valid <= io_writeValid & ~_GEN_2[writePointer] & _GEN_9 | regions_1_valid;
      if (io_writeValid & _GEN_9)
        regions_1_region <= io_writeRegion;
      regions_2_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_10 | regions_2_valid;
      if (io_writeValid & _GEN_10)
        regions_2_region <= io_writeRegion;
      regions_3_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_11 | regions_3_valid;
      if (io_writeValid & _GEN_11)
        regions_3_region <= io_writeRegion;
      regions_4_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_12 | regions_4_valid;
      if (io_writeValid & _GEN_12)
        regions_4_region <= io_writeRegion;
      regions_5_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_13 | regions_5_valid;
      if (io_writeValid & _GEN_13)
        regions_5_region <= io_writeRegion;
      regions_6_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_14 | regions_6_valid;
      if (io_writeValid & _GEN_14)
        regions_6_region <= io_writeRegion;
      regions_7_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_15 | regions_7_valid;
      if (io_writeValid & _GEN_15)
        regions_7_region <= io_writeRegion;
      regions_8_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_16 | regions_8_valid;
      if (io_writeValid & _GEN_16)
        regions_8_region <= io_writeRegion;
      regions_9_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_17 | regions_9_valid;
      if (io_writeValid & _GEN_17)
        regions_9_region <= io_writeRegion;
      regions_10_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_18 | regions_10_valid;
      if (io_writeValid & _GEN_18)
        regions_10_region <= io_writeRegion;
      regions_11_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_19 | regions_11_valid;
      if (io_writeValid & _GEN_19)
        regions_11_region <= io_writeRegion;
      regions_12_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_20 | regions_12_valid;
      if (io_writeValid & _GEN_20)
        regions_12_region <= io_writeRegion;
      regions_13_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_21 | regions_13_valid;
      if (io_writeValid & _GEN_21)
        regions_13_region <= io_writeRegion;
      regions_14_valid <=
        io_writeValid & ~_GEN_2[writePointer] & _GEN_22 | regions_14_valid;
      if (io_writeValid & _GEN_22)
        regions_14_region <= io_writeRegion;
      regions_15_valid <=
        io_writeValid & ~_GEN_2[writePointer] & (&writePointer) | regions_15_valid;
      if (io_writeValid & (&writePointer))
        regions_15_region <= io_writeRegion;
      if (io_writeValid)
        state_reg <=
          {~(writePointer[3]),
           writePointer[3]
             ? {~(writePointer[2]),
                writePointer[2]
                  ? {~(writePointer[1]),
                     writePointer[1] ? ~(writePointer[0]) : state_reg[11],
                     writePointer[1] ? state_reg[10] : ~(writePointer[0])}
                  : state_reg[12:10],
                writePointer[2]
                  ? state_reg[9:7]
                  : {~(writePointer[1]),
                     writePointer[1] ? ~(writePointer[0]) : state_reg[8],
                     writePointer[1] ? state_reg[7] : ~(writePointer[0])}}
             : state_reg[13:7],
           writePointer[3]
             ? state_reg[6:0]
             : {~(writePointer[2]),
                writePointer[2]
                  ? {~(writePointer[1]),
                     writePointer[1] ? ~(writePointer[0]) : state_reg[4],
                     writePointer[1] ? state_reg[3] : ~(writePointer[0])}
                  : state_reg[5:3],
                writePointer[2]
                  ? state_reg[2:0]
                  : {~(writePointer[1]),
                     writePointer[1] ? ~(writePointer[0]) : state_reg[1],
                     writePointer[1] ? state_reg[0] : ~(writePointer[0])}}};
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:15];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;
        end
        regions_0_valid = _RANDOM[4'h0][0];
        regions_0_region = _RANDOM[4'h0][30:1];
        regions_1_valid = _RANDOM[4'h0][31];
        regions_1_region = _RANDOM[4'h1][29:0];
        regions_2_valid = _RANDOM[4'h1][30];
        regions_2_region = {_RANDOM[4'h1][31], _RANDOM[4'h2][28:0]};
        regions_3_valid = _RANDOM[4'h2][29];
        regions_3_region = {_RANDOM[4'h2][31:30], _RANDOM[4'h3][27:0]};
        regions_4_valid = _RANDOM[4'h3][28];
        regions_4_region = {_RANDOM[4'h3][31:29], _RANDOM[4'h4][26:0]};
        regions_5_valid = _RANDOM[4'h4][27];
        regions_5_region = {_RANDOM[4'h4][31:28], _RANDOM[4'h5][25:0]};
        regions_6_valid = _RANDOM[4'h5][26];
        regions_6_region = {_RANDOM[4'h5][31:27], _RANDOM[4'h6][24:0]};
        regions_7_valid = _RANDOM[4'h6][25];
        regions_7_region = {_RANDOM[4'h6][31:26], _RANDOM[4'h7][23:0]};
        regions_8_valid = _RANDOM[4'h7][24];
        regions_8_region = {_RANDOM[4'h7][31:25], _RANDOM[4'h8][22:0]};
        regions_9_valid = _RANDOM[4'h8][23];
        regions_9_region = {_RANDOM[4'h8][31:24], _RANDOM[4'h9][21:0]};
        regions_10_valid = _RANDOM[4'h9][22];
        regions_10_region = {_RANDOM[4'h9][31:23], _RANDOM[4'hA][20:0]};
        regions_11_valid = _RANDOM[4'hA][21];
        regions_11_region = {_RANDOM[4'hA][31:22], _RANDOM[4'hB][19:0]};
        regions_12_valid = _RANDOM[4'hB][20];
        regions_12_region = {_RANDOM[4'hB][31:21], _RANDOM[4'hC][18:0]};
        regions_13_valid = _RANDOM[4'hC][19];
        regions_13_region = {_RANDOM[4'hC][31:20], _RANDOM[4'hD][17:0]};
        regions_14_valid = _RANDOM[4'hD][18];
        regions_14_region = {_RANDOM[4'hD][31:19], _RANDOM[4'hE][16:0]};
        regions_15_valid = _RANDOM[4'hE][17];
        regions_15_region = {_RANDOM[4'hE][31:18], _RANDOM[4'hF][15:0]};
        state_reg = _RANDOM[4'hF][30:16];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        regions_0_valid = 1'h0;
        regions_0_region = 30'h0;
        regions_1_valid = 1'h0;
        regions_1_region = 30'h0;
        regions_2_valid = 1'h0;
        regions_2_region = 30'h0;
        regions_3_valid = 1'h0;
        regions_3_region = 30'h0;
        regions_4_valid = 1'h0;
        regions_4_region = 30'h0;
        regions_5_valid = 1'h0;
        regions_5_region = 30'h0;
        regions_6_valid = 1'h0;
        regions_6_region = 30'h0;
        regions_7_valid = 1'h0;
        regions_7_region = 30'h0;
        regions_8_valid = 1'h0;
        regions_8_region = 30'h0;
        regions_9_valid = 1'h0;
        regions_9_region = 30'h0;
        regions_10_valid = 1'h0;
        regions_10_region = 30'h0;
        regions_11_valid = 1'h0;
        regions_11_region = 30'h0;
        regions_12_valid = 1'h0;
        regions_12_region = 30'h0;
        regions_13_valid = 1'h0;
        regions_13_region = 30'h0;
        regions_14_valid = 1'h0;
        regions_14_region = 30'h0;
        regions_15_valid = 1'h0;
        regions_15_region = 30'h0;
        state_reg = 15'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_respHit_0 = _GEN_2[io_reqPointer_0];
  assign io_respHit_1 = _GEN_2[io_reqPointer_1];
  assign io_respHit_2 = _GEN_2[io_reqPointer_2];
  assign io_respHit_3 = _GEN_2[io_reqPointer_3];
  assign io_respHit_4 = _GEN_2[io_reqPointer_4];
  assign io_respRegion_0 = _GEN_3[io_reqPointer_0];
  assign io_respRegion_1 = _GEN_3[io_reqPointer_1];
  assign io_respRegion_2 = _GEN_3[io_reqPointer_2];
  assign io_respRegion_3 = _GEN_3[io_reqPointer_3];
  assign io_respRegion_4 = _GEN_3[io_reqPointer_4];
  assign io_updateHit_0 =
    updateTotalHits_0 | updateTotalHits_1 | updateTotalHits_2 | updateTotalHits_3
    | updateTotalHits_4 | updateTotalHits_5 | updateTotalHits_6 | updateTotalHits_7
    | updateTotalHits_8 | updateTotalHits_9 | updateTotalHits_10 | updateTotalHits_11
    | updateTotalHits_12 | updateTotalHits_13 | updateTotalHits_14 | updateTotalHits_15
    | updateBypass;
  assign io_updateHit_1 =
    updateTotalHits_1_0 | updateTotalHits_1_1 | updateTotalHits_1_2 | updateTotalHits_1_3
    | updateTotalHits_1_4 | updateTotalHits_1_5 | updateTotalHits_1_6
    | updateTotalHits_1_7 | updateTotalHits_1_8 | updateTotalHits_1_9
    | updateTotalHits_1_10 | updateTotalHits_1_11 | updateTotalHits_1_12
    | updateTotalHits_1_13 | updateTotalHits_1_14 | updateTotalHits_1_15 | updateBypass_1;
  assign io_updatePointer_0 =
    updateBypass
      ? writePointer
      : {|{updateTotalHits_15,
           updateTotalHits_14,
           updateTotalHits_13,
           updateTotalHits_12,
           updateTotalHits_11,
           updateTotalHits_10,
           updateTotalHits_9,
           updateTotalHits_8},
         |(_updatePointer_T_2[6:3]),
         |(_updatePointer_T_4[2:1]),
         _updatePointer_T_4[2] | _updatePointer_T_4[0]};
  assign io_updatePointer_1 =
    updateBypass_1
      ? writePointer
      : {|{updateTotalHits_1_15,
           updateTotalHits_1_14,
           updateTotalHits_1_13,
           updateTotalHits_1_12,
           updateTotalHits_1_11,
           updateTotalHits_1_10,
           updateTotalHits_1_9,
           updateTotalHits_1_8},
         |(_updatePointer_T_13[6:3]),
         |(_updatePointer_T_15[2:1]),
         _updatePointer_T_15[2] | _updatePointer_T_15[0]};
  assign io_writePointer = writePointer;
endmodule

