Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.58 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.59 secs
 
--> Reading design: Street_Light_sys.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Street_Light_sys.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Street_Light_sys"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Street_Light_sys
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fulladder_st.v" in library work
Compiling verilog file "comparatorgen_st.v" in library work
Module <fulladder_st> compiled
Compiling verilog file "addergen_st.v" in library work
Module <comparatorgen_st> compiled
Compiling verilog file "flopr.v" in library work
Module <addergen_st> compiled
Compiling verilog file "adder.v" in library work
Module <flopr> compiled
Compiling verilog file "timer_st.v" in library work
Module <adder> compiled
Compiling verilog file "Street_Light_sys.v" in library work
Module <timer_st> compiled
Module <Street_Light_sys> compiled
No errors in compilation
Analysis of file <"Street_Light_sys.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Street_Light_sys> in library <work> with parameters.
	BUTTON = "100"
	BUTTON2 = "101"
	HORIZONTAL = "010"
	NBITS = "00000000000000000000000000100000"
	RESET = "000"
	RESET2 = "001"
	VERTICAL = "011"

Analyzing hierarchy for module <timer_st> in library <work> with parameters.
	NBITS = "00000000000000000000000000100000"

Analyzing hierarchy for module <adder> in library <work> with parameters.
	NBITS = "00000000000000000000000000100000"

Analyzing hierarchy for module <flopr> in library <work> with parameters.
	NBITS = "00000000000000000000000000100000"

Analyzing hierarchy for module <addergen_st> in library <work> with parameters.
	NBITS = "00000000000000000000000000100000"

Analyzing hierarchy for module <comparatorgen_st> in library <work> with parameters.
	NBITS = "00000000000000000000000000100000"

Analyzing hierarchy for module <fulladder_st> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Street_Light_sys>.
	BUTTON = 3'b100
	BUTTON2 = 3'b101
	HORIZONTAL = 3'b010
	NBITS = 32'sb00000000000000000000000000100000
	RESET = 3'b000
	RESET2 = 3'b001
	VERTICAL = 3'b011
WARNING:Xst:905 - "Street_Light_sys.v" line 70: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <b>, <buttonpressed>, <timer>, <timer3>, <timer2>, <timer4>
Module <Street_Light_sys> is correct for synthesis.
 
Analyzing module <timer_st> in library <work>.
	NBITS = 32'sb00000000000000000000000000100000
Module <timer_st> is correct for synthesis.
 
Analyzing module <adder> in library <work>.
	NBITS = 32'sb00000000000000000000000000100000
Module <adder> is correct for synthesis.
 
Analyzing module <addergen_st> in library <work>.
	NBITS = 32'sb00000000000000000000000000100000
Module <addergen_st> is correct for synthesis.
 
Analyzing module <fulladder_st> in library <work>.
Module <fulladder_st> is correct for synthesis.
 
Analyzing module <comparatorgen_st> in library <work>.
	NBITS = 32'sb00000000000000000000000000100000
Module <comparatorgen_st> is correct for synthesis.
 
Analyzing module <flopr> in library <work>.
	NBITS = 32'sb00000000000000000000000000100000
Module <flopr> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <reset4> in unit <Street_Light_sys> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <flopr>.
    Related source file is "flopr.v".
    Found 32-bit register for signal <iq>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flopr> synthesized.


Synthesizing Unit <comparatorgen_st>.
    Related source file is "comparatorgen_st.v".
    Found 32-bit xor2 for signal <iresult>.
Unit <comparatorgen_st> synthesized.


Synthesizing Unit <fulladder_st>.
    Related source file is "fulladder_st.v".
    Found 1-bit xor3 for signal <r>.
    Summary:
	inferred   1 Xor(s).
Unit <fulladder_st> synthesized.


Synthesizing Unit <addergen_st>.
    Related source file is "addergen_st.v".
Unit <addergen_st> synthesized.


Synthesizing Unit <adder>.
    Related source file is "adder.v".
Unit <adder> synthesized.


Synthesizing Unit <timer_st>.
    Related source file is "timer_st.v".
Unit <timer_st> synthesized.


Synthesizing Unit <Street_Light_sys>.
    Related source file is "Street_Light_sys.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 71 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <current_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 71 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 71 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 71 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 71 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 71 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 71 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 71 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst:737 - Found 1-bit latch for signal <reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reset2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reset3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <buttonpressed>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <buttonpressed$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 6-bit register for signal <current_state>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <Street_Light_sys> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 32-bit register                                       : 4
 6-bit register                                        : 1
# Latches                                              : 5
 1-bit latch                                           : 5
# Xors                                                 : 256
 1-bit xor2                                            : 128
 1-bit xor3                                            : 128

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134
# Latches                                              : 5
 1-bit latch                                           : 5
# Xors                                                 : 256
 1-bit xor2                                            : 128
 1-bit xor3                                            : 128

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Street_Light_sys> ...

Optimizing unit <flopr> ...

Optimizing unit <addergen_st> ...

Optimizing unit <adder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Street_Light_sys, actual ratio is 17.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Street_Light_sys.ngr
Top Level Output File Name         : Street_Light_sys
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 437
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 40
#      LUT2_D                      : 4
#      LUT2_L                      : 14
#      LUT3                        : 87
#      LUT3_D                      : 7
#      LUT3_L                      : 7
#      LUT4                        : 175
#      LUT4_D                      : 37
#      LUT4_L                      : 21
#      MUXCY                       : 32
#      MUXF5                       : 10
#      VCC                         : 1
# FlipFlops/Latches                : 139
#      FD                          : 4
#      FDR                         : 128
#      FDSE                        : 2
#      LD                          : 2
#      LD_1                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      208  out of    960    21%  
 Number of Slice Flip Flops:            139  out of   1920     7%  
 Number of 4 input LUTs:                393  out of   1920    20%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of     83     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+-------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)         | Load  |
---------------------------------------------+-------------------------------+-------+
clk                                          | BUFGP                         | 134   |
buttonpressed_or0001(buttonpressed_or00011:O)| NONE(*)(buttonpressed_mux0000)| 1     |
buttonpressed_or0000(buttonpressed_or00001:O)| NONE(*)(buttonpressed)        | 1     |
reset3_or0000(reset3_or00001:O)              | NONE(*)(reset3)               | 1     |
reset2_or0000(reset2_or00001:O)              | NONE(*)(reset2)               | 1     |
current_state_4                              | NONE(reset)                   | 1     |
---------------------------------------------+-------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.493ns (Maximum Frequency: 95.303MHz)
   Minimum input arrival time before clock: 4.241ns
   Maximum output required time after clock: 4.620ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.493ns (frequency: 95.303MHz)
  Total number of paths / destination ports: 61446 / 168
-------------------------------------------------------------------------
Delay:               10.493ns (Levels of Logic = 12)
  Source:            timerst2/c2/iq_6 (FF)
  Destination:       timerst2/c2/iq_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timerst2/c2/iq_6 to timerst2/c2/iq_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.792  timerst2/c2/iq_6 (timerst2/c2/iq_6)
     LUT3:I2->O            7   0.704   0.743  timerst2/c1/nextval/blk[9].FA/Mxor_r_xo<0>11_SW0 (N39)
     LUT3:I2->O            1   0.704   0.455  timerst2/c1/nextval/blk[14].FA/Mxor_r_xo<0>11_SW1 (N159)
     LUT4:I2->O            1   0.704   0.455  timerst2/c1/nextval/blk[15].FA/Mxor_r_xo<0>1 (timerst2/c1/inextq<15>)
     LUT4:I2->O            1   0.704   0.424  timerst2/c1/comparator/r_wg_lut<2>_SW0 (N210)
     LUT4:I3->O            1   0.704   0.000  timerst2/c1/comparator/r_wg_lut<2> (timerst2/c1/comparator/r_wg_lut<2>)
     MUXCY:S->O            1   0.464   0.000  timerst2/c1/comparator/r_wg_cy<2> (timerst2/c1/comparator/r_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  timerst2/c1/comparator/r_wg_cy<3> (timerst2/c1/comparator/r_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  timerst2/c1/comparator/r_wg_cy<4> (timerst2/c1/comparator/r_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  timerst2/c1/comparator/r_wg_cy<5> (timerst2/c1/comparator/r_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  timerst2/c1/comparator/r_wg_cy<6> (timerst2/c1/comparator/r_wg_cy<6>)
     MUXCY:CI->O          34   0.459   1.342  timerst2/c1/comparator/r_wg_cy<7> (timer2)
     LUT2:I1->O            1   0.704   0.000  timerst2/c2/iq_mux0000<31>11 (timerst2/c2/iq_mux0000<31>1)
     FDR:D                     0.308          timerst2/c2/iq_31
    ----------------------------------------
    Total                     10.493ns (6.282ns logic, 4.211ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.241ns (Levels of Logic = 3)
  Source:            b (PAD)
  Destination:       current_state_0 (FF)
  Destination Clock: clk rising

  Data Path: b to current_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  b_IBUF (b_IBUF)
     LUT3:I0->O            1   0.704   0.499  next_state<1>_SW0 (N5)
     LUT4:I1->O            1   0.704   0.000  next_state<1> (next_state<1>)
     FD:D                      0.308          current_state_1
    ----------------------------------------
    Total                      4.241ns (2.934ns logic, 1.307ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'buttonpressed_or0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.038ns (Levels of Logic = 2)
  Source:            b (PAD)
  Destination:       buttonpressed_mux0000 (LATCH)
  Destination Clock: buttonpressed_or0001 falling

  Data Path: b to buttonpressed_mux0000
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  b_IBUF (b_IBUF)
     LUT2:I0->O            2   0.704   0.000  buttonpressed_or00011 (buttonpressed_or0001)
     LD:D                      0.308          buttonpressed_mux0000
    ----------------------------------------
    Total                      3.038ns (2.230ns logic, 0.808ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            current_state_2 (FF)
  Destination:       light4 (PAD)
  Source Clock:      clk rising

  Data Path: current_state_2 to light4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             8   0.591   0.757  current_state_2 (current_state_2)
     OBUF:I->O                 3.272          light4_OBUF (light4)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.53 secs
 
--> 

Total memory usage is 274104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :   15 (   0 filtered)

