{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":16
      , "name":"kernel_rFeeder_beta_gap_im"
      , "children":
      [
        {
          "type":"inst"
          , "id":21
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":284
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"106"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":22
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":300
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"106"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":23
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"106"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":24
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"106"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":25
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":348
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"106"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":26
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":364
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"106"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":27
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":380
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"106"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":28
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":396
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"106"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":29
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":424
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":30
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":425
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":31
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":426
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":32
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":427
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":33
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":428
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":34
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":35
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":36
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":431
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":37
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":284
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":38
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":300
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":39
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":40
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":41
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":348
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":42
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":364
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":43
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":380
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":44
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":396
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":45
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":424
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":46
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":425
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":47
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":426
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":48
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":427
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":49
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":428
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":50
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":51
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":52
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":431
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":53
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":284
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":54
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":300
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":55
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":56
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":57
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":348
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":58
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":364
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":59
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":380
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":60
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":396
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"107"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":61
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":424
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":62
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":425
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":63
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":426
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":64
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":427
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":65
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":428
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":66
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":67
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":68
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":431
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"108"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":69
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":284
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"109"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":70
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":300
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"109"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":71
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"109"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":72
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"109"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":73
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":348
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"109"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":74
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":364
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"109"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":75
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":380
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"109"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":76
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":396
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"109"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":77
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":424
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"110"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":78
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":425
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"110"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":79
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":426
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"110"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":80
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":427
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"110"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":81
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":428
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"110"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":82
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"110"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":83
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"110"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":84
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":431
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"110"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":85
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":284
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"111"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":86
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":300
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"111"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":87
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"111"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":88
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"111"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":89
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":348
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"111"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":90
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":364
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"111"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":91
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":380
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"111"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":92
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":396
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"111"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":93
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":424
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"112"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":94
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":425
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"112"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":95
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":426
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"112"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":96
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":427
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"112"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":97
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":428
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"112"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":98
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"112"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":99
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"112"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":100
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":431
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"112"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":101
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":284
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":102
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":300
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":103
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":104
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":105
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":348
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":106
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":364
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":107
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":380
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":108
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":396
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":109
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":424
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"114"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":110
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":425
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"114"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":111
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":426
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"114"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":112
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":427
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"114"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":113
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":428
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"114"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":114
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"114"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":115
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"114"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":116
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":431
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"114"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":117
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":284
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"115"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":118
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":300
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"115"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":119
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"115"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":120
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"115"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":121
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":348
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"115"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":122
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":364
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"115"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":123
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":380
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"115"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":124
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":396
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"115"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":125
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":424
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"116"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":126
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":425
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"116"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":127
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":426
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"116"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":128
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":427
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"116"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":129
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":428
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"116"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":130
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"116"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":131
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"116"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":132
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":431
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"116"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":133
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":284
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"117"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":134
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":300
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"117"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":135
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"117"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":136
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"117"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":137
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":348
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"117"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":138
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":364
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"117"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":139
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":380
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"117"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":140
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":396
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"117"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":141
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":424
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f0_0_ibuffer"
              , "Start Cycle":"118"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":142
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":425
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f1_0_ibuffer"
              , "Start Cycle":"118"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":143
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":426
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f2_0_ibuffer"
              , "Start Cycle":"118"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":144
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":427
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f3_0_ibuffer"
              , "Start Cycle":"118"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":145
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":428
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f4_0_ibuffer"
              , "Start Cycle":"118"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":146
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f5_0_ibuffer"
              , "Start Cycle":"118"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":147
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f6_0_ibuffer"
              , "Start Cycle":"118"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":148
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":431
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_rFeeder_DB_f7_0_ibuffer"
              , "Start Cycle":"118"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":153
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":154
              , "name":"_rFeeder_DB_f0_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                    , "line":177
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":155
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":177
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":163
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":171
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":156
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":177
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":164
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":172
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":157
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":177
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":165
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":173
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":158
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":177
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":166
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":174
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":159
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":177
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":167
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":175
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":160
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":177
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":168
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":176
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":161
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":177
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":169
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":177
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":162
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":177
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":170
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":178
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"3584B requested\n4096B implemented"
                    }
                  ]
                  , "Requested size":"3584 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"8 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":179
              , "name":"_rFeeder_DB_f1_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                    , "line":176
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":180
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":176
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":188
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":196
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":181
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":176
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":189
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":197
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":182
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":176
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":190
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":198
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":183
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":176
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":191
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":199
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":184
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":176
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":192
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":200
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":185
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":176
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":193
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":201
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":186
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":176
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":194
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":202
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":187
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":176
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":195
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":203
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"14336B requested\n16384B implemented"
                    }
                  ]
                  , "Requested size":"14336 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":204
              , "name":"_rFeeder_DB_f2_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                    , "line":175
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":205
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":213
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":221
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":206
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":214
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":222
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":207
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":215
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":223
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":208
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":216
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":224
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":209
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":217
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":225
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":210
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":218
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":226
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":211
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":219
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":227
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":212
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":220
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":228
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"14336B requested\n16384B implemented"
                    }
                  ]
                  , "Requested size":"14336 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":229
              , "name":"_rFeeder_DB_f3_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                    , "line":174
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":230
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":238
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":246
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":231
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":239
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":247
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":232
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":240
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":248
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":233
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":241
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":249
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":234
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":242
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":250
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":235
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":243
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":251
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":236
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":244
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":252
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":237
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":245
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":253
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"14336B requested\n16384B implemented"
                    }
                  ]
                  , "Requested size":"14336 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":254
              , "name":"_rFeeder_DB_f4_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                    , "line":173
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":255
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":263
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":271
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":256
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":264
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":272
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":257
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":265
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":273
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":258
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":266
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":274
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":259
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":267
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":275
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":260
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":268
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":276
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":261
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":269
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":277
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":262
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":270
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":278
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"14336B requested\n16384B implemented"
                    }
                  ]
                  , "Requested size":"14336 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":279
              , "name":"_rFeeder_DB_f5_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                    , "line":172
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":280
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":172
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":288
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":296
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":281
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":172
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":289
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":297
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":282
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":172
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":290
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":298
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":283
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":172
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":291
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":299
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":284
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":172
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":292
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":300
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":285
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":172
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":293
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":301
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":286
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":172
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":294
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":302
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":287
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":172
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":295
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":303
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"14336B requested\n16384B implemented"
                    }
                  ]
                  , "Requested size":"14336 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":304
              , "name":"_rFeeder_DB_f6_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                    , "line":171
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":305
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":171
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":313
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":321
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":306
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":171
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":314
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":322
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":307
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":171
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":315
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":323
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":308
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":171
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":316
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":324
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":309
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":171
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":317
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":325
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":310
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":171
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":318
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":326
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":311
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":171
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":319
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":327
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":312
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":171
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":320
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":328
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"14336B requested\n16384B implemented"
                    }
                  ]
                  , "Requested size":"14336 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":329
              , "name":"_rFeeder_DB_f7_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                    , "line":170
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":330
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":170
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":338
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":346
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":331
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":170
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":339
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":347
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":332
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":170
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":340
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":348
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":333
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":170
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":341
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":349
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":334
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":170
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":342
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":350
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":335
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":170
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":343
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":351
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":336
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":170
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":344
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":352
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":337
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":170
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":345
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":353
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"14336B requested\n16384B implemented"
                    }
                  ]
                  , "Requested size":"14336 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":367
      , "name":"kernel_hFeeder"
      , "children":
      [
        {
          "type":"inst"
          , "id":372
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"112"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":373
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":374
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":375
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"114"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":376
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"113"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":377
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"114"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":378
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"115"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":379
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"116"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":380
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"117"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":381
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"118"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":382
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"119"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":383
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"120"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":384
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"121"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":385
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"122"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":386
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"123"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":387
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"124"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":388
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"125"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":389
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"126"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":390
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"127"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":391
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"128"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":392
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"129"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":393
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"130"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":394
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"131"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":395
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"132"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":396
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"133"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":397
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"134"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":398
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"135"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":399
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"136"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":400
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"137"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":401
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"138"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":402
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"139"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":403
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"140"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":404
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"141"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":405
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"142"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":406
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"143"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":407
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"144"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":408
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"145"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":409
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"146"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":410
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"147"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":411
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"148"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":412
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"149"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":413
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"150"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":414
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"151"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":415
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"152"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":416
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"153"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":417
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"154"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":418
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":631
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"155"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":419
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                , "line":659
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_hFeeder_DB_0_ibuffer"
              , "Start Cycle":"156"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":424
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":425
              , "name":"_hFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                    , "line":534
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":426
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":458
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":482
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":427
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":459
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":483
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":428
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":460
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":484
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":429
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":461
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":485
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":430
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":462
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":486
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":431
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":463
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":487
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":432
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":464
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":488
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":433
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":465
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":489
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":434
                  , "name":"Bank 8"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":466
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":490
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":435
                  , "name":"Bank 9"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":467
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":491
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":436
                  , "name":"Bank 10"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":468
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":492
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":437
                  , "name":"Bank 11"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":469
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":493
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":438
                  , "name":"Bank 12"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":470
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":494
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":439
                  , "name":"Bank 13"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":471
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":495
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":440
                  , "name":"Bank 14"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":472
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":496
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":441
                  , "name":"Bank 15"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":473
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":497
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":442
                  , "name":"Bank 16"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":474
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":498
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":443
                  , "name":"Bank 17"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":475
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":499
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":444
                  , "name":"Bank 18"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":476
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":500
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":445
                  , "name":"Bank 19"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":477
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":501
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":446
                  , "name":"Bank 20"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":478
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":502
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":447
                  , "name":"Bank 21"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":479
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":503
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":448
                  , "name":"Bank 22"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":480
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":504
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":449
                  , "name":"Bank 23"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":481
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":505
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":450
                  , "name":"Bank 24"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":451
                  , "name":"Bank 25"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":452
                  , "name":"Bank 26"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":453
                  , "name":"Bank 27"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":454
                  , "name":"Bank 28"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":455
                  , "name":"Bank 29"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":456
                  , "name":"Bank 30"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":457
                  , "name":"Bank 31"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl"
                        , "line":534
                      }
                    ]
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"14336B requested\n16384B implemented"
                    }
                  ]
                  , "Requested size":"14336 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"32"
                  , "Bank width":"8 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":163
      , "to":29
    }
    , {
      "from":164
      , "to":45
    }
    , {
      "from":165
      , "to":61
    }
    , {
      "from":166
      , "to":77
    }
    , {
      "from":167
      , "to":93
    }
    , {
      "from":168
      , "to":109
    }
    , {
      "from":169
      , "to":125
    }
    , {
      "from":170
      , "to":141
    }
    , {
      "from":21
      , "to":171
    }
    , {
      "from":37
      , "to":172
    }
    , {
      "from":53
      , "to":173
    }
    , {
      "from":69
      , "to":174
    }
    , {
      "from":85
      , "to":175
    }
    , {
      "from":101
      , "to":176
    }
    , {
      "from":117
      , "to":177
    }
    , {
      "from":133
      , "to":178
    }
    , {
      "from":188
      , "to":30
    }
    , {
      "from":189
      , "to":46
    }
    , {
      "from":190
      , "to":62
    }
    , {
      "from":191
      , "to":78
    }
    , {
      "from":192
      , "to":94
    }
    , {
      "from":193
      , "to":110
    }
    , {
      "from":194
      , "to":126
    }
    , {
      "from":195
      , "to":142
    }
    , {
      "from":22
      , "to":196
    }
    , {
      "from":38
      , "to":197
    }
    , {
      "from":54
      , "to":198
    }
    , {
      "from":70
      , "to":199
    }
    , {
      "from":86
      , "to":200
    }
    , {
      "from":102
      , "to":201
    }
    , {
      "from":118
      , "to":202
    }
    , {
      "from":134
      , "to":203
    }
    , {
      "from":213
      , "to":31
    }
    , {
      "from":214
      , "to":47
    }
    , {
      "from":215
      , "to":63
    }
    , {
      "from":216
      , "to":79
    }
    , {
      "from":217
      , "to":95
    }
    , {
      "from":218
      , "to":111
    }
    , {
      "from":219
      , "to":127
    }
    , {
      "from":220
      , "to":143
    }
    , {
      "from":23
      , "to":221
    }
    , {
      "from":39
      , "to":222
    }
    , {
      "from":55
      , "to":223
    }
    , {
      "from":71
      , "to":224
    }
    , {
      "from":87
      , "to":225
    }
    , {
      "from":103
      , "to":226
    }
    , {
      "from":119
      , "to":227
    }
    , {
      "from":135
      , "to":228
    }
    , {
      "from":238
      , "to":32
    }
    , {
      "from":239
      , "to":48
    }
    , {
      "from":240
      , "to":64
    }
    , {
      "from":241
      , "to":80
    }
    , {
      "from":242
      , "to":96
    }
    , {
      "from":243
      , "to":112
    }
    , {
      "from":244
      , "to":128
    }
    , {
      "from":245
      , "to":144
    }
    , {
      "from":24
      , "to":246
    }
    , {
      "from":40
      , "to":247
    }
    , {
      "from":56
      , "to":248
    }
    , {
      "from":72
      , "to":249
    }
    , {
      "from":88
      , "to":250
    }
    , {
      "from":104
      , "to":251
    }
    , {
      "from":120
      , "to":252
    }
    , {
      "from":136
      , "to":253
    }
    , {
      "from":263
      , "to":33
    }
    , {
      "from":264
      , "to":49
    }
    , {
      "from":265
      , "to":65
    }
    , {
      "from":266
      , "to":81
    }
    , {
      "from":267
      , "to":97
    }
    , {
      "from":268
      , "to":113
    }
    , {
      "from":269
      , "to":129
    }
    , {
      "from":270
      , "to":145
    }
    , {
      "from":25
      , "to":271
    }
    , {
      "from":41
      , "to":272
    }
    , {
      "from":57
      , "to":273
    }
    , {
      "from":73
      , "to":274
    }
    , {
      "from":89
      , "to":275
    }
    , {
      "from":105
      , "to":276
    }
    , {
      "from":121
      , "to":277
    }
    , {
      "from":137
      , "to":278
    }
    , {
      "from":288
      , "to":34
    }
    , {
      "from":289
      , "to":50
    }
    , {
      "from":290
      , "to":66
    }
    , {
      "from":291
      , "to":82
    }
    , {
      "from":292
      , "to":98
    }
    , {
      "from":293
      , "to":114
    }
    , {
      "from":294
      , "to":130
    }
    , {
      "from":295
      , "to":146
    }
    , {
      "from":26
      , "to":296
    }
    , {
      "from":42
      , "to":297
    }
    , {
      "from":58
      , "to":298
    }
    , {
      "from":74
      , "to":299
    }
    , {
      "from":90
      , "to":300
    }
    , {
      "from":106
      , "to":301
    }
    , {
      "from":122
      , "to":302
    }
    , {
      "from":138
      , "to":303
    }
    , {
      "from":313
      , "to":35
    }
    , {
      "from":314
      , "to":51
    }
    , {
      "from":315
      , "to":67
    }
    , {
      "from":316
      , "to":83
    }
    , {
      "from":317
      , "to":99
    }
    , {
      "from":318
      , "to":115
    }
    , {
      "from":319
      , "to":131
    }
    , {
      "from":320
      , "to":147
    }
    , {
      "from":27
      , "to":321
    }
    , {
      "from":43
      , "to":322
    }
    , {
      "from":59
      , "to":323
    }
    , {
      "from":75
      , "to":324
    }
    , {
      "from":91
      , "to":325
    }
    , {
      "from":107
      , "to":326
    }
    , {
      "from":123
      , "to":327
    }
    , {
      "from":139
      , "to":328
    }
    , {
      "from":338
      , "to":36
    }
    , {
      "from":339
      , "to":52
    }
    , {
      "from":340
      , "to":68
    }
    , {
      "from":341
      , "to":84
    }
    , {
      "from":342
      , "to":100
    }
    , {
      "from":343
      , "to":116
    }
    , {
      "from":344
      , "to":132
    }
    , {
      "from":345
      , "to":148
    }
    , {
      "from":28
      , "to":346
    }
    , {
      "from":44
      , "to":347
    }
    , {
      "from":60
      , "to":348
    }
    , {
      "from":76
      , "to":349
    }
    , {
      "from":92
      , "to":350
    }
    , {
      "from":108
      , "to":351
    }
    , {
      "from":124
      , "to":352
    }
    , {
      "from":140
      , "to":353
    }
    , {
      "from":458
      , "to":373
    }
    , {
      "from":459
      , "to":375
    }
    , {
      "from":460
      , "to":377
    }
    , {
      "from":461
      , "to":379
    }
    , {
      "from":462
      , "to":381
    }
    , {
      "from":463
      , "to":383
    }
    , {
      "from":464
      , "to":385
    }
    , {
      "from":465
      , "to":387
    }
    , {
      "from":466
      , "to":389
    }
    , {
      "from":467
      , "to":391
    }
    , {
      "from":468
      , "to":393
    }
    , {
      "from":469
      , "to":395
    }
    , {
      "from":470
      , "to":397
    }
    , {
      "from":471
      , "to":399
    }
    , {
      "from":472
      , "to":401
    }
    , {
      "from":473
      , "to":403
    }
    , {
      "from":474
      , "to":405
    }
    , {
      "from":475
      , "to":407
    }
    , {
      "from":476
      , "to":409
    }
    , {
      "from":477
      , "to":411
    }
    , {
      "from":478
      , "to":413
    }
    , {
      "from":479
      , "to":415
    }
    , {
      "from":480
      , "to":417
    }
    , {
      "from":481
      , "to":419
    }
    , {
      "from":372
      , "to":482
    }
    , {
      "from":374
      , "to":483
    }
    , {
      "from":376
      , "to":484
    }
    , {
      "from":378
      , "to":485
    }
    , {
      "from":380
      , "to":486
    }
    , {
      "from":382
      , "to":487
    }
    , {
      "from":384
      , "to":488
    }
    , {
      "from":386
      , "to":489
    }
    , {
      "from":388
      , "to":490
    }
    , {
      "from":390
      , "to":491
    }
    , {
      "from":392
      , "to":492
    }
    , {
      "from":394
      , "to":493
    }
    , {
      "from":396
      , "to":494
    }
    , {
      "from":398
      , "to":495
    }
    , {
      "from":400
      , "to":496
    }
    , {
      "from":402
      , "to":497
    }
    , {
      "from":404
      , "to":498
    }
    , {
      "from":406
      , "to":499
    }
    , {
      "from":408
      , "to":500
    }
    , {
      "from":410
      , "to":501
    }
    , {
      "from":412
      , "to":502
    }
    , {
      "from":414
      , "to":503
    }
    , {
      "from":416
      , "to":504
    }
    , {
      "from":418
      , "to":505
    }
  ]
}
