
---------- Begin Simulation Statistics ----------
final_tick                                63039142500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 339027                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707056                       # Number of bytes of host memory used
host_op_rate                                   572654                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.69                       # Real time elapsed on the host
host_tick_rate                             1379853829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15488534                       # Number of instructions simulated
sim_ops                                      26161897                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063039                       # Number of seconds simulated
sim_ticks                                 63039142500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           1745646                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    15488534                       # Number of instructions committed
system.cpu.committedOps                      26161897                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 88838.381153                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 88838.381153                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  34932584045                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  34932584045                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       393215                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       393215                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8301210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8301210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71575.743240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71575.743240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68306.176452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68306.176452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      8281129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8281129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1437312500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1437312500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        20081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1097065500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1097065500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16061                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16061                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 116014.094001                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 116014.094001                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3786468000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3786468000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88097.569434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88097.569434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87108.373012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87108.373012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7510437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7510437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23244367500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23244367500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       263848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       263848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22978143500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22978143500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       263788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       263788                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    86.539267                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               382                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        33058                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     16075495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16075495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86929.056208                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86929.056208                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86029.283649                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86029.283649                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     15791566                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15791566                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  24681680000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24681680000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017662                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017662                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       283929                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         283929                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         4080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24075209000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24075209000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017408                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017408                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       279849                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       279849                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     16108135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16108135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77966.686357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77966.686357                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89161.075501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 88838.381153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88981.271195                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     15791568                       # number of overall hits
system.cpu.dcache.overall_hits::total        15791568                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  24681680000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24681680000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019653                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       316567                       # number of overall misses
system.cpu.dcache.overall_misses::total        316567                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         4080                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4080                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27861677000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  34932584045                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  62794261045                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019399                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043810                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       312487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       393215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       705702                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued      5714114                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit      2646153                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      8384633                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        476411                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 704678                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             23.377105                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         32921972                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.103136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   514.100077                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.496194                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.502051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          509                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          515                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.497070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.502930                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            705702                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          32921972                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.203213                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16497270                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches            132668                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       559869                       # number of writebacks
system.cpu.dcache.writebacks::total            559869                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8333850                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         36529                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     7774285                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4155                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     22379838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22379838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79903.400309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79903.400309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78903.400309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78903.400309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     22377897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22377897                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1941                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     22379838                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22379838                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79903.400309                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79903.400309                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78903.400309                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78903.400309                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     22377897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22377897                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    155092500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155092500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1941                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     22379838                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22379838                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79903.400309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79903.400309                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78903.400309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78903.400309                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     22377897                       # number of overall hits
system.cpu.icache.overall_hits::total        22377897                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    155092500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155092500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1941                       # number of overall misses
system.cpu.icache.overall_misses::total          1941                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153151500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153151500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1941                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1430                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11530.055641                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         44761617                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.994108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984363                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984363                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          44761617                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           503.994108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22379838                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1430                       # number of writebacks
system.cpu.icache.writebacks::total              1430                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    22379838                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        126078285                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               126078284.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              6365008                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4392252                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1115277                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10505740                       # Number of float alu accesses
system.cpu.num_fp_insts                      10505740                       # number of float instructions
system.cpu.num_fp_register_reads              6354554                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4219180                       # number of times the floating registers were written
system.cpu.num_func_calls                       87960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              26081776                       # Number of integer alu accesses
system.cpu.num_int_insts                     26081776                       # number of integer instructions
system.cpu.num_int_register_reads            66840902                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12453622                       # number of times the integer registers were written
system.cpu.num_load_insts                     8333817                       # Number of load instructions
system.cpu.num_mem_refs                      16108098                       # number of memory refs
system.cpu.num_store_insts                    7774281                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18700      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                   9963991     38.09%     38.16% # Class of executed instruction
system.cpu.op_class::IntMult                       54      0.00%     38.16% # Class of executed instruction
system.cpu.op_class::IntDiv                     37338      0.14%     38.30% # Class of executed instruction
system.cpu.op_class::FloatAdd                     897      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1616      0.01%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5650      0.02%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6708      0.03%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11742      0.04%     38.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6342      0.02%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShift                    757      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   3      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::MemRead                  4140854     15.83%     54.26% # Class of executed instruction
system.cpu.op_class::MemWrite                 1495400      5.72%     59.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4192963     16.03%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            6278881     24.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   26161897                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     63039142500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86543.350908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86543.350908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76543.350908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76543.350908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    147729500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147729500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.879444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.879444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130659500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130659500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.879444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.879444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1707                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        263788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            263788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85858.913160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85858.913160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75858.913160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75858.913160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               879                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   879                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  22573081000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22573081000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.996668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          262909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              262909                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  19943991000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19943991000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       262909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         262909                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        48699                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       393215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        441914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112122.174139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 89266.951017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91510.507449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 102122.174139                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 79266.951017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81510.507449                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher         4713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   4741422500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  34680389004                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39421811504                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.868355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.988014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.974828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        42288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       388502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          430790                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4318542500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  30795369004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35113911504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.868355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.988014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.974828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        42288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       388502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       430790                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1429                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1429                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       559869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       559869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       559869                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           559869                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           312487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       393215                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               707643                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86543.350908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89497.942313                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 89266.951017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89361.641982                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76543.350908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79497.942313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 79266.951017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79361.641982                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  234                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7290                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher         4713                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12237                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    147729500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27314503500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  34680389004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62142622004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.879444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.976671                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.988014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.982707                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1707                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             305197                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       388502                       # number of demand (read+write) misses
system.l2.demand_misses::total                 695406                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130659500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24262533500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  30795369004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55188562004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.879444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.976671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.988014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        305197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       388502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            695406                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          312487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       393215                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              707643                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 86543.350908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89497.942313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 89266.951017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89361.641982                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76543.350908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79497.942313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 79266.951017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79361.641982                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 234                       # number of overall hits
system.l2.overall_hits::.cpu.data                7290                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher         4713                       # number of overall hits
system.l2.overall_hits::total                   12237                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    147729500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27314503500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  34680389004                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62142622004                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.879444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.976671                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.988014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.982707                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1707                       # number of overall misses
system.l2.overall_misses::.cpu.data            305197                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       388502                       # number of overall misses
system.l2.overall_misses::total                695406                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    130659500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24262533500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  30795369004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55188562004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.879444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.976671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.988014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       305197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       388502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           695406                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         662945                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         5192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         9266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        10080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          840                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3471                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.032074                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 12005633                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       3.036871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        99.662398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     17245.659450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 13374.762107                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.526296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.408165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.937595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         24620                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8148                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.751343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.248657                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    695713                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  12005633                       # Number of tag accesses
system.l2.tags.tagsinuse                 30723.120826                       # Cycle average of tags in use
system.l2.tags.total_refs                     1413740                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              525973                       # number of writebacks
system.l2.writebacks::total                    525973                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      51613.12                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                37868.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    525972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    305088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples    388502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     19118.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       705.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    706.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       533.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    533.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.69                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         9.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1733018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1733018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1733018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         309848885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    394423639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             706005543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      533988989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1733018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        309848885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    394423639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1239994532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      533988989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            533988989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       219493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.087237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   235.675678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.172695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        62056     28.27%     28.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26958     12.28%     40.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        43472     19.81%     60.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20771      9.46%     69.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34248     15.60%     85.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1629      0.74%     86.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4410      2.01%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1207      0.55%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24742     11.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       219493                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               44499008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                44505984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    6976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33661056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             33662208                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       109248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         109248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19532608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     24864128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44505984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33662208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33662208                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       305197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher       388502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35674.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38676.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     37233.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       109248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19525632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher     24864128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1733018.497197990771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 309738223.358606100082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 394423639.249217212200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60896232                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11803836004                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher  14465269818                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       525972                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2704359.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     33661056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 533970715.099749267101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1422417391988                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        31508                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1883330                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             495174                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        31508                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          305197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       388502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              695406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525972                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    82.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             44956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             52707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             50152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            52488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            47404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33571                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000809978750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        31508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.067284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.288726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.088031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        31502     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  532069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  159548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    695406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                695406                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      695406                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 80.96                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   562906                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    109                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3476485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   63039127500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             26330002054                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  13293183304                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        31508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.692713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.665294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.970064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20646     65.53%     65.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              401      1.27%     66.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9962     31.62%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              495      1.57%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   525972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525972                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     525972                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                83.43                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  438839                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           6837490860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                780816120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     14699044290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            557.198533                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    165754836                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1708980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  11792504740                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2978133843                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   14156093816                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  32237675265                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            396212160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                414987045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1143700800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2482649400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4040028720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2954527380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            35125317705                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          47008270348                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1372614660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7015818210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                786456720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     14421025650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            557.196841                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    172694536                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1708200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  11808797998                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3168981635                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   14552166052                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  31628302279                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            400408320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                417988890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1216945440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2481771180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4038184800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2970193020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35125211040                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          46606081912                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1372865220                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2053206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2053206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2053206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     78168192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     78168192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78168192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3565500904                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3686534458                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            695406                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  695406    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              695406                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       662400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1357800                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             432497                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525972                       # Transaction distribution
system.membus.trans_dist::CleanEvict           136422                       # Transaction distribution
system.membus.trans_dist::ReadExReq            262909                       # Transaction distribution
system.membus.trans_dist::ReadExResp           262909                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        432497                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2116082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2121394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     80996544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               81212288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63039142500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1448560735                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2911500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1058553000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  33662272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1370588                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000410                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1370026     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    562      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1370588                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       706109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          550                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1413751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            550                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          662945                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            443855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1085842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          281781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           263788                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          263788                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       441914                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
