Info: Start Nativelink Simulation process
Info: NativeLink has detected VHDL design -- VHDL simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cycloneii
Quartus root          :  /opt/altera/altera7.2/quartus/linux/
Quartus sim root      :  /opt/altera/altera7.2/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  testing_lab1.vho
Sim SDF file          :  testing_lab1__vhdl.sdo
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /opt/altera/altera7.2/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File testing_lab1_run_msim_rtl_vhdl.do already exists - backing up current file as testing_lab1_run_msim_rtl_vhdl.do.bak11
Probing transcript
ModelSim-Altera Info: # do testing_lab1_run_msim_rtl_vhdl.do 
ModelSim-Altera Info: # if {[file exists rtl_work]} {
ModelSim-Altera Info: # 	vdel -lib rtl_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib rtl_work
ModelSim-Altera Info: # vmap work rtl_work
ModelSim-Altera Info: # Copying /opt/altera/altera7.2/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied /opt/altera/altera7.2/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1test/raminfr.vhd}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
ModelSim-Altera Info: # -- Loading package standard
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package numeric_std
ModelSim-Altera Info: # -- Compiling entity raminfr
ModelSim-Altera Info: # -- Compiling architecture rtl of raminfr
ModelSim-Altera Info: # vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1test/hexdecoder.vhd}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
ModelSim-Altera Info: # -- Loading package standard
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package numeric_std
ModelSim-Altera Info: # -- Compiling entity hexdecoder
ModelSim-Altera Info: # -- Compiling architecture rtl2 of hexdecoder
ModelSim-Altera Info: # vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1test/lab1.vhd}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
ModelSim-Altera Info: # -- Loading package standard
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package numeric_std
ModelSim-Altera Info: # -- Compiling entity lab1
ModelSim-Altera Info: # -- Compiling architecture rtl1 of lab1
ModelSim-Altera Info: # vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1test/ctrl.vhd}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
ModelSim-Altera Info: # -- Loading package standard
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package numeric_std
ModelSim-Altera Info: # -- Compiling entity ctrl
ModelSim-Altera Info: # -- Compiling architecture ctrlarch of ctrl
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {/home/user2/spring12/asc2171/csee4840/lab1test/simulation/modelsim/lab1.vht}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 6.1g Compiler 2006.08 Aug 12 2006
ModelSim-Altera Info: # -- Loading package standard
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Compiling entity lab1_vhd_tst
ModelSim-Altera Info: # -- Compiling architecture lab1_arch of lab1_vhd_tst
ModelSim-Altera Warning: # ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1test/simulation/modelsim/lab1.vht(87): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: [4] /home/user2/spring12/asc2171/csee4840/lab1test/simulation/modelsim/lab1.vht(89): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L lpm -L altera -L altera_mf -L sgate -L cycloneii -L rtl_work -L work lab1_vhd_tst
ModelSim-Altera Info: # vsim -L lpm -L altera -L altera_mf -L sgate -L cycloneii -L rtl_work -L work -t 1ps lab1_vhd_tst 
ModelSim-Altera Info: # //  ModelSim ALTERA 6.1g Aug 12 2006 Linux 2.6.18-274.3.1.el5
ModelSim-Altera Info: # //
ModelSim-Altera Info: # //  Copyright 2006 Mentor Graphics Corporation
ModelSim-Altera Info: # //              All Rights Reserved.
ModelSim-Altera Info: # //
ModelSim-Altera Info: # //  THIS WORK CONTAINS TRADE SECRET AND 
ModelSim-Altera Info: # //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
ModelSim-Altera Info: # //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
ModelSim-Altera Info: # //  AND IS SUBJECT TO LICENSE TERMS.
ModelSim-Altera Info: # //
ModelSim-Altera Info: # Loading /opt/altera/altera7.2/modelsim_ae/linuxaloem/../std.standard
ModelSim-Altera Info: # Loading /opt/altera/altera7.2/modelsim_ae/linuxaloem/../ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading rtl_work.lab1_vhd_tst(lab1_arch)
ModelSim-Altera Info: # Loading /opt/altera/altera7.2/modelsim_ae/linuxaloem/../ieee.numeric_std(body)
ModelSim-Altera Info: # Loading rtl_work.lab1(rtl1)
ModelSim-Altera Info: # Loading rtl_work.ctrl(ctrlarch)
ModelSim-Altera Info: # Loading rtl_work.raminfr(rtl)
ModelSim-Altera Info: # Loading rtl_work.hexdecoder(rtl2)
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.workspace
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.signals.interior.cs
ModelSim-Altera Info: # run 10 sec
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /lab1_vhd_tst/i1/raminfrunit
ModelSim-Altera Info: # Break key hit 
ModelSim-Altera Info: # Simulation stop requested.
Info: NativeLink simulation flow was successful
