;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #12, @200
	SUB @121, 106
	SUB 12, @10
	DAT #530, #320
	ADD -207, <-120
	SPL 0, <-2
	CMP @-127, 100
	ADD -207, <-120
	SLT 321, 41
	SUB @121, 103
	SUB @121, 103
	SUB @127, 106
	SUB @121, 106
	SPL 300, 96
	SUB @12, @10
	SUB <12, @910
	SUB -7, <-60
	CMP 12, @10
	CMP @-127, 100
	DJN 0, <-2
	SUB #32, @4
	SUB 12, @10
	JMP 12, <10
	SPL 12, <10
	MOV #0, -0
	DJN 12, <10
	SUB 12, @10
	DJN 12, <10
	CMP @127, 106
	CMP @127, 106
	CMP #0, -0
	JMP -6, <-60
	JMP -7, @-60
	CMP -207, <-120
	JMP 12, <10
	SUB @-127, 100
	CMP @-127, 100
	SUB @-127, 100
	MOV -7, <-20
	CMP 12, @10
	CMP -207, <-140
	CMP 300, 96
	CMP -207, <-120
	DJN -1, @-20
	SPL 0, <-2
	DJN -1, @-20
