\hypertarget{struct_m_g_p_i_ox___config_type}{}\doxysection{MGPIOx\+\_\+\+Config\+Type Struct Reference}
\label{struct_m_g_p_i_ox___config_type}\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}


MDIO Configuration structure for a speific PIN initialization.  




{\ttfamily \#include $<$GPIO\+\_\+interface.\+h$>$}

\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_ab8f886862c77663ad284ad853db50fe1}{VAR}} (\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) Port
\item 
\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a8f80e4fc6ab34dcad26b7314ac75ee46}{VAR}} (\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) Pin
\item 
\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_a4241853969dadbf4a7a08cfeb3d91777}{VAR}} (\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) Mode
\item 
\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_ab065ed2a7eca0631a70911077b32e1ac}{VAR}} (\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) Output\+Type
\item 
\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_ade7a4c3be9f01a6bf7ecb157a0129c32}{VAR}} (\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) Output\+Speed
\item 
\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_abccb5fd4b5688b0de21fe5a8d096dcc7}{VAR}} (\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) Input\+Type
\item 
\mbox{\hyperlink{struct_m_g_p_i_ox___config_type_aae6383cc61ea577595a0a34ecf12f223}{VAR}} (\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) AF\+\_\+\+Type
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MDIO Configuration structure for a speific PIN initialization. 



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_aae6383cc61ea577595a0a34ecf12f223}\label{struct_m_g_p_i_ox___config_type_aae6383cc61ea577595a0a34ecf12f223}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!VAR@{VAR}}
\index{VAR@{VAR}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily MGPIOx\+\_\+\+Config\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Configures a speific GPIO Alternative function \mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_abccb5fd4b5688b0de21fe5a8d096dcc7}\label{struct_m_g_p_i_ox___config_type_abccb5fd4b5688b0de21fe5a8d096dcc7}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!VAR@{VAR}}
\index{VAR@{VAR}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily MGPIOx\+\_\+\+Config\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Configures a speific GPIO input type \mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_a4241853969dadbf4a7a08cfeb3d91777}\label{struct_m_g_p_i_ox___config_type_a4241853969dadbf4a7a08cfeb3d91777}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!VAR@{VAR}}
\index{VAR@{VAR}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily MGPIOx\+\_\+\+Config\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Configures a speific GPIO mode \mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_ade7a4c3be9f01a6bf7ecb157a0129c32}\label{struct_m_g_p_i_ox___config_type_ade7a4c3be9f01a6bf7ecb157a0129c32}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!VAR@{VAR}}
\index{VAR@{VAR}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily MGPIOx\+\_\+\+Config\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Configures a speific GPIO output\textquotesingle{}s speed \mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_ab065ed2a7eca0631a70911077b32e1ac}\label{struct_m_g_p_i_ox___config_type_ab065ed2a7eca0631a70911077b32e1ac}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!VAR@{VAR}}
\index{VAR@{VAR}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily MGPIOx\+\_\+\+Config\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Configures a speific GPIO output\textquotesingle{}s type \mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_a8f80e4fc6ab34dcad26b7314ac75ee46}\label{struct_m_g_p_i_ox___config_type_a8f80e4fc6ab34dcad26b7314ac75ee46}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!VAR@{VAR}}
\index{VAR@{VAR}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily MGPIOx\+\_\+\+Config\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Configures a speific GPIO pin \mbox{\Hypertarget{struct_m_g_p_i_ox___config_type_ab8f886862c77663ad284ad853db50fe1}\label{struct_m_g_p_i_ox___config_type_ab8f886862c77663ad284ad853db50fe1}} 
\index{MGPIOx\_ConfigType@{MGPIOx\_ConfigType}!VAR@{VAR}}
\index{VAR@{VAR}!MGPIOx\_ConfigType@{MGPIOx\_ConfigType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily MGPIOx\+\_\+\+Config\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Configures a speific GPIO port 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+COTS/\+MCAL/\+GPIO/\mbox{\hyperlink{_g_p_i_o__interface_8h}{GPIO\+\_\+interface.\+h}}\end{DoxyCompactItemize}
