#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 16 17:35:09 2020
# Process ID: 15420
# Current directory: D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log fir_filter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_filter.tcl
# Log file: D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.runs/synth_1/fir_filter.vds
# Journal file: D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fir_filter.tcl -notrace
Command: synth_design -top fir_filter -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 362.379 ; gain = 100.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_filter' [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:18]
ERROR: [Synth 8-690] width mismatch in assignment; target has 33 bits, source has 28 bits [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:77]
ERROR: [Synth 8-285] failed synthesizing module 'fir_filter' [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 418.957 ; gain = 157.105
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat May 16 17:35:19 2020...
