
This research project aims to implement and compare side channel attacks on the processor cache: Flush & Reload / Prefetch & Reload.


All sources and tests for F&R and P&R can be found in their respective files.
