/** @file

  Boot Setting File for Platform Configuration.

  Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
  This program and the accompanying materials
  are licensed and made available under the terms and conditions of the BSD License
  which accompanies this distribution.  The full text of the license may be found at
  http://opensource.org/licenses/bsd-license.php

  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.

  This file is automatically generated. Please do NOT modify !!!

**/



GlobalDataDef
    SKUID = 0, "DEFAULT"
EndGlobalData


StructDef

    Find "DNVUPD_T"
        $gPlatformFspPkgTokenSpaceGuid_Revision                        1 bytes    $_DEFAULT_ = 0x01
        Skip 55 bytes
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdFsptPort80RouteDisable   1 bytes    $_DEFAULT_ = 0x01

    Find "DNVUPD_M"
        $gPlatformFspPkgTokenSpaceGuid_Revision                        1 bytes    $_DEFAULT_ = 0x01
        Skip 31 bytes
        $gHarrisonvilleFspPkgTokenSpaceGuid_StackBase                  4 bytes    $_DEFAULT_ = 0xFEFB0000
        $gHarrisonvilleFspPkgTokenSpaceGuid_StackSize                  4 bytes    $_DEFAULT_ = 0x4FF00
        $gHarrisonvilleFspPkgTokenSpaceGuid_BootLoaderTolumSize        4 bytes    $_DEFAULT_ = 0x00000000
        $gHarrisonvilleFspPkgTokenSpaceGuid_Bootmode                   4 bytes    $_DEFAULT_ = 0x00000000
        Skip 8 bytes
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSmmTsegSize             1 bytes    $_DEFAULT_ = 0x02
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdFspDebugPrintErrorLevel   1 bytes    $_DEFAULT_ = 0x02
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSpdSmbusAddress_0_0     1 bytes    $_DEFAULT_ = 0xA0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSpdSmbusAddress_0_1     1 bytes    $_DEFAULT_ = 0xA2
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSpdSmbusAddress_1_0     1 bytes    $_DEFAULT_ = 0xA4
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSpdSmbusAddress_1_1     1 bytes    $_DEFAULT_ = 0xA6
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMrcRmtSupport           1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMrcRmtCpgcExpLoopCntValue   1 bytes    $_DEFAULT_ = 12
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMrcRmtCpgcNumBursts     1 bytes    $_DEFAULT_ = 6
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMemoryPreservation      1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdFastBoot                1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEccSupport              1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdHsuartDevice            1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMemoryDown              1 bytes    $_DEFAULT_ = 0
        Skip 4 bytes
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableSATA0             1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableSATA1             1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableIQAT              1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSmbusSpdWriteDisable    1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableMeShutdown        1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableXhci              1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdDdrFreq                 1 bytes    $_DEFAULT_ = 6
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMmioSize                1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMeHeciCommunication     1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdHsioLanesNumber         1 bytes    $_DEFAULT_ = 20
        Skip 4 bytes
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdCustomerRevision       32 bytes    $_DEFAULT_ = 0x76,0x65,0x72,0x73,0x69,0x6F,0x6E,0x20,0x78,0x78,0x78,0x00
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdHalfWidthEnable         1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdTclIdle                 1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdInterleaveMode          1 bytes    $_DEFAULT_ = 3
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMemoryThermalThrottling   1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSkipMemoryTest          1 bytes    $_DEFAULT_ = 0
        Skip 4 bytes
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port1Pin            1 bytes    $_DEFAULT_ = 8
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port2Pin            1 bytes    $_DEFAULT_ = 8
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port3Pin            1 bytes    $_DEFAULT_ = 8
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port4Pin            1 bytes    $_DEFAULT_ = 8
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port1Pin            1 bytes    $_DEFAULT_ = 8
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port2Pin            1 bytes    $_DEFAULT_ = 8
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port3Pin            1 bytes    $_DEFAULT_ = 8
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port4Pin            1 bytes    $_DEFAULT_ = 8
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdIOxAPIC0_199            1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdDmapX16                 1 bytes    $_DEFAULT_ = 0x0

    Find "DNVUPD_S"
        $gPlatformFspPkgTokenSpaceGuid_Revision                        1 bytes    $_DEFAULT_ = 0x01
        Skip 23 bytes
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdBifurcationPcie0        1 bytes    $_DEFAULT_ = 4
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdBifurcationPcie1        1 bytes    $_DEFAULT_ = 3
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdActiveCoreCount         1 bytes    $_DEFAULT_ = 0
        Skip 8 bytes
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnablePcie0             1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnablePcie1             1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableEmmc              1 bytes    $_DEFAULT_ = 1
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableGbE               1 bytes    $_DEFAULT_ = 1
        Skip 8 bytes
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0DeEmphasis   1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1DeEmphasis   1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2DeEmphasis   1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3DeEmphasis   1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4DeEmphasis   1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5DeEmphasis   1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6DeEmphasis   1 bytes    $_DEFAULT_ = 0
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7DeEmphasis   1 bytes    $_DEFAULT_ = 0
        Skip 5 bytes
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0LinkSpeed   1 bytes    $_DEFAULT_ = 0x03
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1LinkSpeed   1 bytes    $_DEFAULT_ = 0x03
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2LinkSpeed   1 bytes    $_DEFAULT_ = 0x03
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3LinkSpeed   1 bytes    $_DEFAULT_ = 0x03
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4LinkSpeed   1 bytes    $_DEFAULT_ = 0x03
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5LinkSpeed   1 bytes    $_DEFAULT_ = 0x03
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6LinkSpeed   1 bytes    $_DEFAULT_ = 0x03
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7LinkSpeed   1 bytes    $_DEFAULT_ = 0x03
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0Aspm       1 bytes    $_DEFAULT_ = 0x02
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1Aspm       1 bytes    $_DEFAULT_ = 0x02
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2Aspm       1 bytes    $_DEFAULT_ = 0x02
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3Aspm       1 bytes    $_DEFAULT_ = 0x02
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4Aspm       1 bytes    $_DEFAULT_ = 0x02
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5Aspm       1 bytes    $_DEFAULT_ = 0x02
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6Aspm       1 bytes    $_DEFAULT_ = 0x02
        $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7Aspm       1 bytes    $_DEFAULT_ = 0x02

EndStruct


List &EN_DIS
    Selection 0x1 , "Enabled"
    Selection 0x0 , "Disabled"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3Aspm
    Selection 0 , "Disabled"
    Selection 2 , "L1"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5Aspm
    Selection 0 , "Disabled"
    Selection 2 , "L1"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdBifurcationPcie1
    Selection 0 , "X2X2X2X2"
    Selection 1 , "X2X2X4"
    Selection 2 , "X4X2X2"
    Selection 3 , "X4X4"
    Selection 4 , "X8"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdBifurcationPcie0
    Selection 0 , "X2X2X2X2"
    Selection 1 , "X2X2X4"
    Selection 2 , "X4X2X2"
    Selection 3 , "X4X4"
    Selection 4 , "X8"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdHsioLanesNumber
    Selection 6 , "6"
    Selection 8 , "8"
    Selection 10 , "10"
    Selection 12 , "12"
    Selection 20 , "20"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdActiveCoreCount
    Selection 0 , "ALL"
    Selection 1 , "1"
    Selection 2 , "2"
    Selection 3 , "3"
    Selection 4 , "4"
    Selection 5 , "5"
    Selection 6 , "6"
    Selection 7 , "7"
    Selection 8 , "8"
    Selection 9 , "9"
    Selection 10 , "10"
    Selection 11 , "11"
    Selection 12 , "12"
    Selection 13 , "13"
    Selection 14 , "14"
    Selection 15 , "15"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1Aspm
    Selection 0 , "Disabled"
    Selection 2 , "L1"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0Aspm
    Selection 0 , "Disabled"
    Selection 2 , "L1"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdMrcRmtCpgcExpLoopCntValue
    Selection 1 , "1"
    Selection 2 , "2"
    Selection 3 , "3"
    Selection 4 , "4"
    Selection 5 , "5"
    Selection 6 , "6"
    Selection 7 , "7"
    Selection 8 , "8"
    Selection 9 , "9"
    Selection 10 , "10"
    Selection 11 , "11"
    Selection 12 , "12"
    Selection 13 , "13"
    Selection 14 , "14"
    Selection 15 , "15"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdMmioSize
    Selection 0 , "2048M"
    Selection 1 , "1024M"
    Selection 2 , "3072M"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2LinkSpeed
    Selection 1 , "GEN1"
    Selection 2 , "GEN2"
    Selection 3 , "GEN3"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port4Pin
    Selection 0 , "OC Pin 0"
    Selection 8 , "No pin mapped"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4DeEmphasis
    Selection 0 , "6dB"
    Selection 1 , "3.5dB"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdSmmTsegSize
    Selection 2 , "2 MB"
    Selection 4 , "4 MB"
    Selection 8 , "8 MB"
    Selection 16 , "16 MB"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3LinkSpeed
    Selection 1 , "GEN1"
    Selection 2 , "GEN2"
    Selection 3 , "GEN3"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3DeEmphasis
    Selection 0 , "6dB"
    Selection 1 , "3.5dB"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2Aspm
    Selection 0 , "Disabled"
    Selection 2 , "L1"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4Aspm
    Selection 0 , "Disabled"
    Selection 2 , "L1"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port1Pin
    Selection 0 , "OC Pin 0"
    Selection 8 , "No pin mapped"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0DeEmphasis
    Selection 0 , "6dB"
    Selection 1 , "3.5dB"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6LinkSpeed
    Selection 1 , "GEN1"
    Selection 2 , "GEN2"
    Selection 3 , "GEN3"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2DeEmphasis
    Selection 0 , "6dB"
    Selection 1 , "3.5dB"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1DeEmphasis
    Selection 0 , "6dB"
    Selection 1 , "3.5dB"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdDdrFreq
    Selection 15 , "Auto"
    Selection 3 , "1600"
    Selection 4 , "1866"
    Selection 5 , "2133"
    Selection 6 , "2400"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdMrcRmtCpgcNumBursts
    Selection 1 , "1"
    Selection 2 , "2"
    Selection 3 , "3"
    Selection 4 , "4"
    Selection 5 , "5"
    Selection 6 , "6"
    Selection 7 , "7"
    Selection 8 , "8"
    Selection 9 , "9"
    Selection 10 , "10"
    Selection 11 , "11"
    Selection 12 , "12"
    Selection 13 , "13"
    Selection 14 , "14"
    Selection 15 , "15"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4LinkSpeed
    Selection 1 , "GEN1"
    Selection 2 , "GEN2"
    Selection 3 , "GEN3"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6Aspm
    Selection 0 , "Disabled"
    Selection 2 , "L1"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port2Pin
    Selection 0 , "OC Pin 0"
    Selection 8 , "No pin mapped"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdFsptPort80RouteDisable
    Selection 0 , "VPD-Style"
    Selection 1 , "Enable Port80 Output[Default]"
    Selection 2 , "Disable Port80 Output"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdInterleaveMode
    Selection 0 , "DISABLED"
    Selection 1 , "MODE0"
    Selection 2 , "MODE1"
    Selection 3 , "MODE2"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdFspDebugPrintErrorLevel
    Selection 0 , "NO DEBUG"
    Selection 1 , "MIN DEBUG"
    Selection 2 , "MED DEBUG"
    Selection 3 , "VERBOSE DEBUG"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7LinkSpeed
    Selection 1 , "GEN1"
    Selection 2 , "GEN2"
    Selection 3 , "GEN3"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port4Pin
    Selection 0 , "OC Pin 0"
    Selection 8 , "No pin mapped"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port1Pin
    Selection 0 , "OC Pin 0"
    Selection 8 , "No pin mapped"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7Aspm
    Selection 0 , "Disabled"
    Selection 2 , "L1"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port2Pin
    Selection 0 , "OC Pin 0"
    Selection 8 , "No pin mapped"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port3Pin
    Selection 0 , "OC Pin 0"
    Selection 8 , "No pin mapped"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5DeEmphasis
    Selection 0 , "6dB"
    Selection 1 , "3.5dB"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7DeEmphasis
    Selection 0 , "6dB"
    Selection 1 , "3.5dB"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5LinkSpeed
    Selection 1 , "GEN1"
    Selection 2 , "GEN2"
    Selection 3 , "GEN3"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdSmbusSpdWriteDisable
    Selection 0 , "Force Enable"
    Selection 1 , "Force Disable"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6DeEmphasis
    Selection 0 , "6dB"
    Selection 1 , "3.5dB"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1LinkSpeed
    Selection 1 , "GEN1"
    Selection 2 , "GEN2"
    Selection 3 , "GEN3"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port3Pin
    Selection 0 , "OC Pin 0"
    Selection 8 , "No pin mapped"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableGbE
    Selection 0 , "Disable LAN 0 & LAN 1"
    Selection 1 , "Enable LAN 0 & LAN 1"
    Selection 2 , "Disable LAN 1 only"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdHsuartDevice
    Selection 0 , "HSUART0"
    Selection 1 , "HSUART1"
    Selection 2 , "HSUART2"
EndList

List &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0LinkSpeed
    Selection 1 , "GEN1"
    Selection 2 , "GEN2"
    Selection 3 , "GEN3"
EndList

BeginInfoBlock
    PPVer       "0.1"
    Description "Harrisonville platform"
EndInfoBlock

Page "SoC"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdBifurcationPcie0, "PCIe Controller 0 Bifurcation", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdBifurcationPcie0,
        Help "Configure PCI Express controller 0 bifurcation."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdBifurcationPcie1, "PCIe Controller 1 Bifurcation", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdBifurcationPcie1,
        Help "Configure PCI Express controller 1 bifurcation."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdActiveCoreCount, "Active Core Count", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdActiveCoreCount,
        Help "Select # of Active Cores (Default: 0, 0:ALL, 1..15 = 1..15 Cores)"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnablePcie0, "PCIe Controller 0", &EN_DIS,
        Help "Enable / Disable PCI Express controller 0"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnablePcie1, "PCIe Controller 1", &EN_DIS,
        Help "Enable / Disable PCI Express controller 1"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableEmmc, "Embedded Multi-Media Controller (eMMC)", &EN_DIS,
        Help "Enable / Disable Embedded Multi-Media controller"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableGbE, "LAN Controllers", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableGbE,
        Help "Enable / Disable LAN controllers, refer to FSP Integration Guide for details."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0DeEmphasis, "PCIe Root Port 0 DeEmphasis", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0DeEmphasis,
        Help "Desired DeEmphasis level for PCIE root port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1DeEmphasis, "PCIe Root Port 1 DeEmphasis", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1DeEmphasis,
        Help "Desired DeEmphasis level for PCIE root port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2DeEmphasis, "PCIe Root Port 2 DeEmphasis", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2DeEmphasis,
        Help "Desired DeEmphasis level for PCIE root port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3DeEmphasis, "PCIe Root Port 3 DeEmphasis", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3DeEmphasis,
        Help "Desired DeEmphasis level for PCIE root port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4DeEmphasis, "PCIe Root Port 4 DeEmphasis", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4DeEmphasis,
        Help "Desired DeEmphasis level for PCIE root port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5DeEmphasis, "PCIe Root Port 5 DeEmphasis", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5DeEmphasis,
        Help "Desired DeEmphasis level for PCIE root port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6DeEmphasis, "PCIe Root Port 6 DeEmphasis", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6DeEmphasis,
        Help "Desired DeEmphasis level for PCIE root port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7DeEmphasis, "PCIe Root Port 7 DeEmphasis", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7DeEmphasis,
        Help "Desired DeEmphasis level for PCIE root port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdFsptPort80RouteDisable, "Disable Port80 output in FSP-T", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdFsptPort80RouteDisable,
        Help "Select Port80 Control in FSP-T (0:VPD-Style, 1:Enable Port80 Output, 2:Disable Port80 Output, refer to FSP Integration Guide for details"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0LinkSpeed, "PCIe Root Port 0 Link Speed", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0LinkSpeed,
        Help "Upper limit on link operational speed for PCI Express RootPort"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1LinkSpeed, "PCIe Root Port 1 Link Speed", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1LinkSpeed,
        Help "Upper limit on link operational speed for PCI Express RootPort"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2LinkSpeed, "PCIe Root Port 2 Link Speed", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2LinkSpeed,
        Help "Upper limit on link operational speed for PCI Express RootPort"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3LinkSpeed, "PCIe Root Port 3 Link Speed", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3LinkSpeed,
        Help "Upper limit on link operational speed for PCI Express RootPort"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4LinkSpeed, "PCIe Root Port 4 Link Speed", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4LinkSpeed,
        Help "Upper limit on link operational speed for PCI Express RootPort"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5LinkSpeed, "PCIe Root Port 5 Link Speed", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5LinkSpeed,
        Help "Upper limit on link operational speed for PCI Express RootPort"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6LinkSpeed, "PCIe Root Port 6 Link Speed", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6LinkSpeed,
        Help "Upper limit on link operational speed for PCI Express RootPort"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7LinkSpeed, "PCIe Root Port 7 Link Speed", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7LinkSpeed,
        Help "Upper limit on link operational speed for PCI Express RootPort"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0Aspm, "PCIe Root Port 0 ASPM", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort0Aspm,
        Help "Enable PCI Express Active State Power Management settings"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1Aspm, "PCIe Root Port 1 ASPM", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort1Aspm,
        Help "Enable PCI Express Active State Power Management settings"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2Aspm, "PCIe Root Port 2 ASPM", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort2Aspm,
        Help "Enable PCI Express Active State Power Management settings"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3Aspm, "PCIe Root Port 3 ASPM", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort3Aspm,
        Help "Enable PCI Express Active State Power Management settings"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4Aspm, "PCIe Root Port 4 ASPM", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort4Aspm,
        Help "Enable PCI Express Active State Power Management settings"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5Aspm, "PCIe Root Port 5 ASPM", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort5Aspm,
        Help "Enable PCI Express Active State Power Management settings"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6Aspm, "PCIe Root Port 6 ASPM", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort6Aspm,
        Help "Enable PCI Express Active State Power Management settings"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7Aspm, "PCIe Root Port 7 ASPM", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdPcieRootPort7Aspm,
        Help "Enable PCI Express Active State Power Management settings"
EndPage

Page "Platform Specific"
    EditText $gHarrisonvilleFspPkgTokenSpaceGuid_PcdCustomerRevision, "Customer Revision",
        Help "The Customer can set this revision string for their own purpose."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdHalfWidthEnable, "32-Bit bus mode", &EN_DIS,
        Help "Enable/Disable 32-Bit bus memory mode."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdTclIdle, "TCL Performance", &EN_DIS,
        Help "Enable/Disable Tcl timing for performance."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdInterleaveMode, "Interleave Mode", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdInterleaveMode,
        Help "Select Interleave Mode"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMemoryThermalThrottling, "Memory Thermal Throttling", &EN_DIS,
        Help "Enable/disable Memory Thermal Throttling management mode"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSkipMemoryTest, "Memory Test", &EN_DIS,
        Help "Enable / Disable Memory Test, refer to FSP Integration Guide for details."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port1Pin, "USB2 Port 1 OC Pin", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port1Pin,
        Help "Map selected OC pin to the port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port2Pin, "USB2 Port 2 OC Pin", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port2Pin,
        Help "Map selected OC pin to the port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port3Pin, "USB2 Port 3 OC Pin", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port3Pin,
        Help "Map selected OC pin to the port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port4Pin, "USB2 Port 4 OC Pin", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port4Pin,
        Help "Map selected OC pin to the port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port1Pin, "USB3 Port 1 OC Pin", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port1Pin,
        Help "Map selected OC pin to the port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port2Pin, "USB3 Port 2 OC Pin", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port2Pin,
        Help "Map selected OC pin to the port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port3Pin, "USB3 Port 3 OC Pin", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port3Pin,
        Help "Map selected OC pin to the port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port4Pin, "USB3 Port 4 OC Pin", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb3Port4Pin,
        Help "Map selected OC pin to the port"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdIOxAPIC0_199, "IOxAPIC 0-199", &EN_DIS,
        Help "Enable/disable IOxAPIC 24-119 entries"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdDmapX16, "DMAP_X16", &EN_DIS,
        Help "Enable/Disable DMAP_X16 dynamic MRC field indicating memory device width is x16 or not"
EndPage

Page "MRC & Early SoC"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSmmTsegSize, "Tseg Size", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdSmmTsegSize,
        Help "Size of SMRAM memory reserved."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdFspDebugPrintErrorLevel, "FSP Debug Print Level", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdFspDebugPrintErrorLevel,
        Help "Select the FSP debug message print level."
    EditNum $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSpdSmbusAddress_0_0, "Channel 0 DIMM 0 SPD SMBus Address", HEX,
        Help "SPD SMBus Address of each DIMM slot."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSpdSmbusAddress_0_1, "Channel 0 DIMM 1 SPD SMBus Address", HEX,
        Help "SPD SMBus Address of each DIMM slot."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSpdSmbusAddress_1_0, "Channel 1 DIMM 0 SPD SMBus Address", HEX,
        Help "SPD SMBus Address of each DIMM slot."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSpdSmbusAddress_1_1, "Channel 1 DIMM 1 SPD SMBus Address", HEX,
        Help "SPD SMBus Address of each DIMM slot."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMrcRmtSupport, "Enable Rank Margin Tool", &EN_DIS,
        Help "Enable/disable Rank Margin Tool."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMrcRmtCpgcExpLoopCntValue, "RMT CPGC exp_loop_cnt", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdMrcRmtCpgcExpLoopCntValue,
        Help "Set the CPGC exp_loop_cnt field for RMT execution 2^(exp_loop_cnt -1)."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMrcRmtCpgcNumBursts, "RMT CPGC num_bursts", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdMrcRmtCpgcNumBursts,
        Help "Set the CPGC num_bursts field for RMT execution 2^(num_bursts -1)."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMemoryPreservation, "Preserve Memory Across Reset", &EN_DIS,
        Help "Enable/disable memory preservation across reset."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdFastBoot, "Fast Boot", &EN_DIS,
        Help "Enable/disable Fast Boot function. Once enabled, all following boots will use the presaved MRC data to improve the boot performance."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEccSupport, "ECC Support", &EN_DIS,
        Help "Enable/disable ECC Support."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdHsuartDevice, "HSUART Device", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdHsuartDevice,
        Help "Select the PCI High Speed UART Device for Serial Port."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMemoryDown, "Memory Down", &EN_DIS,
        Help "Enable/disable Memory Down function."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableSATA0, "SATA Controller 0", &EN_DIS,
        Help "Enable/disable SATA Controller 0."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableSATA1, "SATA Controller 1", &EN_DIS,
        Help "Enable/disable SATA Controller 1."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableIQAT, "Intel Quick Assist Technology", &EN_DIS,
        Help "Enable/disable Intel Quick Assist Technology."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSmbusSpdWriteDisable, "SPD Write Disable", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdSmbusSpdWriteDisable,
        Help "Select SMBus SPD Write Enable State (Default: 0 = [FORCE_ENABLE], 1 = [FORCE_DISABLE])"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableMeShutdown, "ME_SHUTDOWN Message", &EN_DIS,
        Help "Enable/Disable sending ME_SHUTDOWN message to ME, refer to FSP Integration Guide for details."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdEnableXhci, "XHCI Controller", &EN_DIS,
        Help "Enable / Disable XHCI controller"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdDdrFreq, "Memory Frequency", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdDdrFreq,
        Help "Set DDR Memory Frequency, refer to FSP Integration Guide for details."
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMmioSize, "MMIO Size", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdMmioSize,
        Help "Set memory mapped IO space size"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMeHeciCommunication, "ME HECI Communication", &EN_DIS,
        Help "Enable/Disable ME HECI communication"
    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdHsioLanesNumber, "HSIO Lanes Number", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdHsioLanesNumber,
        Help "HSIO lanes number of SKU"
EndPage

