Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 26 08:49:43 2021
| Host         : DESKTOP-OA2P2AF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dds_top_timing_summary_routed.rpt -pb dds_top_timing_summary_routed.pb -rpx dds_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dds_top
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 93 register/latch pins with no clock driven by root clock pin: sweep_top/dac_clk_gen/clk_100k_buf_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 32 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -41.789    -3335.389                    445                 1484        0.115        0.000                      0                 1484        7.000        0.000                       0                  1069  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                     -40.737     -568.838                     16                  664        0.121        0.000                      0                  664        7.000        0.000                       0                   907  
  clk_out1_clk_wiz_0_1       14.410        0.000                      0                  241        0.121        0.000                      0                  241       12.000        0.000                       0                   159  
  clkfbout_clk_wiz_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  sys_clk                    -9.191    -2641.540                    426                  716        0.115        0.000                      0                  716  
sys_clk               clk_out1_clk_wiz_0_1      -41.789     -125.012                      3                   67        0.121        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           16  Failing Endpoints,  Worst Slack      -40.737ns,  Total Violation     -568.838ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -40.737ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/d2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        60.535ns  (logic 40.892ns (67.551%)  route 19.643ns (32.449%))
  Logic Levels:           235  (CARRY4=204 LDCE=1 LUT1=1 LUT2=3 LUT3=21 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 24.639 - 20.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516     5.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375     8.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605     8.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105     9.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000     9.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000     9.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    10.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    11.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    11.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    11.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    12.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    12.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    13.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    13.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    13.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    15.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    16.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    16.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    16.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    17.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    18.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    18.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    18.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    18.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    19.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    20.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    20.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    20.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    20.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    22.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    22.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    22.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    23.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    23.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    24.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    24.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    24.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    25.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    26.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    26.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    26.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    28.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    28.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    28.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    28.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    30.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    30.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    31.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    31.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    32.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    33.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    33.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    33.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    34.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    35.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    35.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    35.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    37.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    37.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    37.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    37.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    38.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    39.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    39.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    39.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    39.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    41.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    41.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    42.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    42.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    44.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    44.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    44.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    45.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    46.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    46.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    46.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    47.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    48.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    48.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    48.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    49.674    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.772 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.772    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.870 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.870    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.019 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.755    50.774    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X74Y144        LUT3 (Prop_lut3_I0_O)        0.275    51.049 r  calculate_top/input_res_reg[2]_i_42/O
                         net (fo=1, routed)           0.000    51.049    calculate_top/input_res_reg[2]_i_42_n_0
    SLICE_X74Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.493 r  calculate_top/input_res_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.493    calculate_top/input_res_reg[2]_i_35_n_0
    SLICE_X74Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.593 r  calculate_top/input_res_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.593    calculate_top/input_res_reg[2]_i_30_n_0
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.693 r  calculate_top/input_res_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.693    calculate_top/input_res_reg[2]_i_25_n_0
    SLICE_X74Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.793 r  calculate_top/input_res_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.793    calculate_top/input_res_reg[2]_i_20_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.893 r  calculate_top/input_res_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.893    calculate_top/input_res_reg[2]_i_15_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.993 r  calculate_top/input_res_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.001    51.993    calculate_top/input_res_reg[2]_i_10_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.093 r  calculate_top/input_res_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.093    calculate_top/input_res_reg[2]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.193 r  calculate_top/input_res_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.193    calculate_top/input_res_reg[2]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.343 r  calculate_top/input_res_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.743    53.087    calculate_top/input_res_reg[2]_i_1_n_2
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.277    53.364 r  calculate_top/input_res_reg[1]_i_42/O
                         net (fo=1, routed)           0.000    53.364    calculate_top/input_res_reg[1]_i_42_n_0
    SLICE_X77Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.821 r  calculate_top/input_res_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.821    calculate_top/input_res_reg[1]_i_35_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.919 r  calculate_top/input_res_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.919    calculate_top/input_res_reg[1]_i_30_n_0
    SLICE_X77Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.017 r  calculate_top/input_res_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.017    calculate_top/input_res_reg[1]_i_25_n_0
    SLICE_X77Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.115 r  calculate_top/input_res_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.115    calculate_top/input_res_reg[1]_i_20_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.213 r  calculate_top/input_res_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.213    calculate_top/input_res_reg[1]_i_15_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.311 r  calculate_top/input_res_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001    54.311    calculate_top/input_res_reg[1]_i_10_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.409 r  calculate_top/input_res_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.409    calculate_top/input_res_reg[1]_i_5_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.507 r  calculate_top/input_res_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.507    calculate_top/input_res_reg[1]_i_2_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.656 r  calculate_top/input_res_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.868    55.524    calculate_top/input_res_reg[1]_i_1_n_2
    SLICE_X78Y144        LUT3 (Prop_lut3_I0_O)        0.275    55.799 r  calculate_top/input_res_reg[0]_i_42/O
                         net (fo=1, routed)           0.000    55.799    calculate_top/input_res_reg[0]_i_42_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    56.222 r  calculate_top/input_res_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.222    calculate_top/input_res_reg[0]_i_34_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.322 r  calculate_top/input_res_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.322    calculate_top/input_res_reg[0]_i_29_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.422 r  calculate_top/input_res_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.422    calculate_top/input_res_reg[0]_i_24_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.522 r  calculate_top/input_res_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.522    calculate_top/input_res_reg[0]_i_19_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.622 r  calculate_top/input_res_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.622    calculate_top/input_res_reg[0]_i_14_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.722 r  calculate_top/input_res_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    56.723    calculate_top/input_res_reg[0]_i_9_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.823 r  calculate_top/input_res_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.823    calculate_top/input_res_reg[0]_i_4_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.923 r  calculate_top/input_res_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.923    calculate_top/input_res_reg[0]_i_2_n_0
    SLICE_X78Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.130 f  calculate_top/input_res_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    57.130    calculate_top/input_res_reg[0]_i_1_n_3
    SLICE_X78Y152        LDCE (DToQ_ldce_D_Q)         0.294    57.424 f  calculate_top/input_res_reg[0]/Q
                         net (fo=1, routed)           0.842    58.266    calculate_top/input_res[0]
    SLICE_X73Y136        LUT2 (Prop_lut2_I0_O)        0.105    58.371 f  calculate_top/d4[0]_i_7/O
                         net (fo=2, routed)           0.384    58.754    calculate_top/d4[0]_i_7_n_0
    SLICE_X72Y136        LUT6 (Prop_lut6_I5_O)        0.105    58.859 f  calculate_top/d4[0]_i_1/O
                         net (fo=15, routed)          0.300    59.160    calculate_top/d4[3]_i_7__0_0[0]
    SLICE_X75Y136        LUT1 (Prop_lut1_I0_O)        0.105    59.265 r  calculate_top/d2[3]_i_69__0/O
                         net (fo=1, routed)           0.000    59.265    calculate_top/d2[3]_i_69__0_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    59.705 r  calculate_top/d2_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.705    calculate_top/d2_reg[3]_i_45_n_0
    SLICE_X75Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    59.970 r  calculate_top/d2_reg[3]_i_21__0/O[1]
                         net (fo=9, routed)           0.560    60.530    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[0]_0[1]
    SLICE_X75Y139        LUT4 (Prop_lut4_I0_O)        0.250    60.780 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_20__0/O
                         net (fo=7, routed)           0.512    61.291    vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_20__0_n_0
    SLICE_X73Y139        LUT5 (Prop_lut5_I0_O)        0.126    61.417 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_55/O
                         net (fo=14, routed)          0.455    61.872    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_19__0
    SLICE_X72Y139        LUT3 (Prop_lut3_I0_O)        0.275    62.147 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_54/O
                         net (fo=3, routed)           0.456    62.603    vga_top_inst/RI_pix_inst/ri_inst/d21[4]
    SLICE_X73Y137        LUT2 (Prop_lut2_I0_O)        0.105    62.708 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_57__0/O
                         net (fo=1, routed)           0.000    62.708    vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_57__0_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    63.040 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    63.040    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_33__0_n_0
    SLICE_X73Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.138 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000    63.138    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_14__0_n_0
    SLICE_X73Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.236 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_3__0/CO[3]
                         net (fo=13, routed)          1.123    64.359    vga_top_inst/RI_pix_inst/ri_inst/CO[0]
    SLICE_X72Y141        LUT5 (Prop_lut5_I1_O)        0.105    64.464 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_13__0/O
                         net (fo=1, routed)           0.000    64.464    calculate_top/d2_reg[3]_0[0]
    SLICE_X72Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    64.904 r  calculate_top/d2_reg[3]_i_2__0/CO[3]
                         net (fo=4, routed)           0.533    65.437    calculate_top/d2_reg[3]_i_2__0_n_0
    SLICE_X72Y139        LUT6 (Prop_lut6_I0_O)        0.105    65.542 r  calculate_top/d2[0]_i_1__0/O
                         net (fo=1, routed)           0.000    65.542    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_0[0]
    SLICE_X72Y139        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.320    24.639    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X72Y139        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[0]/C
                         clock pessimism              0.172    24.811    
                         clock uncertainty           -0.035    24.776    
    SLICE_X72Y139        FDCE (Setup_fdce_C_D)        0.030    24.806    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.806    
                         arrival time                         -65.542    
  -------------------------------------------------------------------
                         slack                                -40.737    

Slack (VIOLATED) :        -40.733ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        60.533ns  (logic 40.892ns (67.553%)  route 19.641ns (32.447%))
  Logic Levels:           235  (CARRY4=204 LDCE=1 LUT1=1 LUT2=3 LUT3=21 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 24.639 - 20.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516     5.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375     8.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605     8.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105     9.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000     9.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000     9.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    10.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    11.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    11.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    11.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    12.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    12.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    13.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    13.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    13.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    15.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    16.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    16.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    16.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    17.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    18.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    18.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    18.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    18.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    19.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    20.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    20.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    20.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    20.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    22.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    22.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    22.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    23.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    23.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    24.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    24.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    24.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    25.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    26.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    26.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    26.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    28.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    28.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    28.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    28.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    30.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    30.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    31.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    31.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    32.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    33.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    33.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    33.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    34.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    35.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    35.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    35.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    37.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    37.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    37.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    37.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    38.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    39.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    39.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    39.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    39.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    41.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    41.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    42.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    42.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    44.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    44.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    44.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    45.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    46.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    46.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    46.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    47.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    48.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    48.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    48.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    49.674    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.772 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.772    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.870 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.870    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.019 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.755    50.774    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X74Y144        LUT3 (Prop_lut3_I0_O)        0.275    51.049 r  calculate_top/input_res_reg[2]_i_42/O
                         net (fo=1, routed)           0.000    51.049    calculate_top/input_res_reg[2]_i_42_n_0
    SLICE_X74Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.493 r  calculate_top/input_res_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.493    calculate_top/input_res_reg[2]_i_35_n_0
    SLICE_X74Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.593 r  calculate_top/input_res_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.593    calculate_top/input_res_reg[2]_i_30_n_0
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.693 r  calculate_top/input_res_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.693    calculate_top/input_res_reg[2]_i_25_n_0
    SLICE_X74Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.793 r  calculate_top/input_res_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.793    calculate_top/input_res_reg[2]_i_20_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.893 r  calculate_top/input_res_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.893    calculate_top/input_res_reg[2]_i_15_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.993 r  calculate_top/input_res_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.001    51.993    calculate_top/input_res_reg[2]_i_10_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.093 r  calculate_top/input_res_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.093    calculate_top/input_res_reg[2]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.193 r  calculate_top/input_res_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.193    calculate_top/input_res_reg[2]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.343 r  calculate_top/input_res_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.743    53.087    calculate_top/input_res_reg[2]_i_1_n_2
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.277    53.364 r  calculate_top/input_res_reg[1]_i_42/O
                         net (fo=1, routed)           0.000    53.364    calculate_top/input_res_reg[1]_i_42_n_0
    SLICE_X77Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.821 r  calculate_top/input_res_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.821    calculate_top/input_res_reg[1]_i_35_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.919 r  calculate_top/input_res_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.919    calculate_top/input_res_reg[1]_i_30_n_0
    SLICE_X77Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.017 r  calculate_top/input_res_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.017    calculate_top/input_res_reg[1]_i_25_n_0
    SLICE_X77Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.115 r  calculate_top/input_res_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.115    calculate_top/input_res_reg[1]_i_20_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.213 r  calculate_top/input_res_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.213    calculate_top/input_res_reg[1]_i_15_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.311 r  calculate_top/input_res_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001    54.311    calculate_top/input_res_reg[1]_i_10_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.409 r  calculate_top/input_res_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.409    calculate_top/input_res_reg[1]_i_5_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.507 r  calculate_top/input_res_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.507    calculate_top/input_res_reg[1]_i_2_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.656 r  calculate_top/input_res_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.868    55.524    calculate_top/input_res_reg[1]_i_1_n_2
    SLICE_X78Y144        LUT3 (Prop_lut3_I0_O)        0.275    55.799 r  calculate_top/input_res_reg[0]_i_42/O
                         net (fo=1, routed)           0.000    55.799    calculate_top/input_res_reg[0]_i_42_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    56.222 r  calculate_top/input_res_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.222    calculate_top/input_res_reg[0]_i_34_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.322 r  calculate_top/input_res_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.322    calculate_top/input_res_reg[0]_i_29_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.422 r  calculate_top/input_res_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.422    calculate_top/input_res_reg[0]_i_24_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.522 r  calculate_top/input_res_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.522    calculate_top/input_res_reg[0]_i_19_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.622 r  calculate_top/input_res_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.622    calculate_top/input_res_reg[0]_i_14_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.722 r  calculate_top/input_res_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    56.723    calculate_top/input_res_reg[0]_i_9_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.823 r  calculate_top/input_res_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.823    calculate_top/input_res_reg[0]_i_4_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.923 r  calculate_top/input_res_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.923    calculate_top/input_res_reg[0]_i_2_n_0
    SLICE_X78Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.130 f  calculate_top/input_res_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    57.130    calculate_top/input_res_reg[0]_i_1_n_3
    SLICE_X78Y152        LDCE (DToQ_ldce_D_Q)         0.294    57.424 f  calculate_top/input_res_reg[0]/Q
                         net (fo=1, routed)           0.842    58.266    calculate_top/input_res[0]
    SLICE_X73Y136        LUT2 (Prop_lut2_I0_O)        0.105    58.371 f  calculate_top/d4[0]_i_7/O
                         net (fo=2, routed)           0.384    58.754    calculate_top/d4[0]_i_7_n_0
    SLICE_X72Y136        LUT6 (Prop_lut6_I5_O)        0.105    58.859 f  calculate_top/d4[0]_i_1/O
                         net (fo=15, routed)          0.300    59.160    calculate_top/d4[3]_i_7__0_0[0]
    SLICE_X75Y136        LUT1 (Prop_lut1_I0_O)        0.105    59.265 r  calculate_top/d2[3]_i_69__0/O
                         net (fo=1, routed)           0.000    59.265    calculate_top/d2[3]_i_69__0_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    59.705 r  calculate_top/d2_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.705    calculate_top/d2_reg[3]_i_45_n_0
    SLICE_X75Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    59.970 r  calculate_top/d2_reg[3]_i_21__0/O[1]
                         net (fo=9, routed)           0.560    60.530    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[0]_0[1]
    SLICE_X75Y139        LUT4 (Prop_lut4_I0_O)        0.250    60.780 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_20__0/O
                         net (fo=7, routed)           0.512    61.291    vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_20__0_n_0
    SLICE_X73Y139        LUT5 (Prop_lut5_I0_O)        0.126    61.417 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_55/O
                         net (fo=14, routed)          0.455    61.872    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_19__0
    SLICE_X72Y139        LUT3 (Prop_lut3_I0_O)        0.275    62.147 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_54/O
                         net (fo=3, routed)           0.456    62.603    vga_top_inst/RI_pix_inst/ri_inst/d21[4]
    SLICE_X73Y137        LUT2 (Prop_lut2_I0_O)        0.105    62.708 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_57__0/O
                         net (fo=1, routed)           0.000    62.708    vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_57__0_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    63.040 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    63.040    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_33__0_n_0
    SLICE_X73Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.138 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000    63.138    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_14__0_n_0
    SLICE_X73Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.236 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_3__0/CO[3]
                         net (fo=13, routed)          1.123    64.359    vga_top_inst/RI_pix_inst/ri_inst/CO[0]
    SLICE_X72Y141        LUT5 (Prop_lut5_I1_O)        0.105    64.464 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_13__0/O
                         net (fo=1, routed)           0.000    64.464    calculate_top/d2_reg[3]_0[0]
    SLICE_X72Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    64.904 r  calculate_top/d2_reg[3]_i_2__0/CO[3]
                         net (fo=4, routed)           0.531    65.436    calculate_top/d2_reg[3]_i_2__0_n_0
    SLICE_X72Y139        LUT6 (Prop_lut6_I4_O)        0.105    65.541 r  calculate_top/d2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    65.541    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_0[1]
    SLICE_X72Y139        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.320    24.639    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X72Y139        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[1]/C
                         clock pessimism              0.172    24.811    
                         clock uncertainty           -0.035    24.776    
    SLICE_X72Y139        FDCE (Setup_fdce_C_D)        0.032    24.808    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[1]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                         -65.541    
  -------------------------------------------------------------------
                         slack                                -40.733    

Slack (VIOLATED) :        -40.733ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        60.533ns  (logic 40.892ns (67.553%)  route 19.641ns (32.447%))
  Logic Levels:           235  (CARRY4=204 LDCE=1 LUT1=1 LUT2=3 LUT3=21 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 24.639 - 20.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516     5.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375     8.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605     8.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105     9.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000     9.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000     9.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    10.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    11.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    11.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    11.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    12.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    12.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    13.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    13.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    13.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    15.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    16.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    16.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    16.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    17.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    18.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    18.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    18.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    18.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    19.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    20.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    20.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    20.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    20.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    22.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    22.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    22.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    23.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    23.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    24.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    24.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    24.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    25.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    26.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    26.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    26.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    28.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    28.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    28.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    28.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    30.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    30.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    31.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    31.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    32.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    33.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    33.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    33.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    34.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    35.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    35.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    35.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    37.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    37.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    37.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    37.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    38.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    39.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    39.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    39.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    39.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    41.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    41.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    42.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    42.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    44.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    44.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    44.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    45.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    46.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    46.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    46.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    47.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    48.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    48.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    48.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    49.674    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.772 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.772    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.870 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.870    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.019 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.755    50.774    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X74Y144        LUT3 (Prop_lut3_I0_O)        0.275    51.049 r  calculate_top/input_res_reg[2]_i_42/O
                         net (fo=1, routed)           0.000    51.049    calculate_top/input_res_reg[2]_i_42_n_0
    SLICE_X74Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.493 r  calculate_top/input_res_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.493    calculate_top/input_res_reg[2]_i_35_n_0
    SLICE_X74Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.593 r  calculate_top/input_res_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.593    calculate_top/input_res_reg[2]_i_30_n_0
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.693 r  calculate_top/input_res_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.693    calculate_top/input_res_reg[2]_i_25_n_0
    SLICE_X74Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.793 r  calculate_top/input_res_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.793    calculate_top/input_res_reg[2]_i_20_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.893 r  calculate_top/input_res_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.893    calculate_top/input_res_reg[2]_i_15_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.993 r  calculate_top/input_res_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.001    51.993    calculate_top/input_res_reg[2]_i_10_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.093 r  calculate_top/input_res_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.093    calculate_top/input_res_reg[2]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.193 r  calculate_top/input_res_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.193    calculate_top/input_res_reg[2]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.343 r  calculate_top/input_res_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.743    53.087    calculate_top/input_res_reg[2]_i_1_n_2
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.277    53.364 r  calculate_top/input_res_reg[1]_i_42/O
                         net (fo=1, routed)           0.000    53.364    calculate_top/input_res_reg[1]_i_42_n_0
    SLICE_X77Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.821 r  calculate_top/input_res_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.821    calculate_top/input_res_reg[1]_i_35_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.919 r  calculate_top/input_res_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.919    calculate_top/input_res_reg[1]_i_30_n_0
    SLICE_X77Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.017 r  calculate_top/input_res_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.017    calculate_top/input_res_reg[1]_i_25_n_0
    SLICE_X77Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.115 r  calculate_top/input_res_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.115    calculate_top/input_res_reg[1]_i_20_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.213 r  calculate_top/input_res_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.213    calculate_top/input_res_reg[1]_i_15_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.311 r  calculate_top/input_res_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001    54.311    calculate_top/input_res_reg[1]_i_10_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.409 r  calculate_top/input_res_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.409    calculate_top/input_res_reg[1]_i_5_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.507 r  calculate_top/input_res_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.507    calculate_top/input_res_reg[1]_i_2_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.656 r  calculate_top/input_res_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.868    55.524    calculate_top/input_res_reg[1]_i_1_n_2
    SLICE_X78Y144        LUT3 (Prop_lut3_I0_O)        0.275    55.799 r  calculate_top/input_res_reg[0]_i_42/O
                         net (fo=1, routed)           0.000    55.799    calculate_top/input_res_reg[0]_i_42_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    56.222 r  calculate_top/input_res_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.222    calculate_top/input_res_reg[0]_i_34_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.322 r  calculate_top/input_res_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.322    calculate_top/input_res_reg[0]_i_29_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.422 r  calculate_top/input_res_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.422    calculate_top/input_res_reg[0]_i_24_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.522 r  calculate_top/input_res_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.522    calculate_top/input_res_reg[0]_i_19_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.622 r  calculate_top/input_res_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.622    calculate_top/input_res_reg[0]_i_14_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.722 r  calculate_top/input_res_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    56.723    calculate_top/input_res_reg[0]_i_9_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.823 r  calculate_top/input_res_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.823    calculate_top/input_res_reg[0]_i_4_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.923 r  calculate_top/input_res_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.923    calculate_top/input_res_reg[0]_i_2_n_0
    SLICE_X78Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.130 f  calculate_top/input_res_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    57.130    calculate_top/input_res_reg[0]_i_1_n_3
    SLICE_X78Y152        LDCE (DToQ_ldce_D_Q)         0.294    57.424 f  calculate_top/input_res_reg[0]/Q
                         net (fo=1, routed)           0.842    58.266    calculate_top/input_res[0]
    SLICE_X73Y136        LUT2 (Prop_lut2_I0_O)        0.105    58.371 f  calculate_top/d4[0]_i_7/O
                         net (fo=2, routed)           0.384    58.754    calculate_top/d4[0]_i_7_n_0
    SLICE_X72Y136        LUT6 (Prop_lut6_I5_O)        0.105    58.859 f  calculate_top/d4[0]_i_1/O
                         net (fo=15, routed)          0.300    59.160    calculate_top/d4[3]_i_7__0_0[0]
    SLICE_X75Y136        LUT1 (Prop_lut1_I0_O)        0.105    59.265 r  calculate_top/d2[3]_i_69__0/O
                         net (fo=1, routed)           0.000    59.265    calculate_top/d2[3]_i_69__0_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    59.705 r  calculate_top/d2_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.705    calculate_top/d2_reg[3]_i_45_n_0
    SLICE_X75Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    59.970 r  calculate_top/d2_reg[3]_i_21__0/O[1]
                         net (fo=9, routed)           0.560    60.530    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[0]_0[1]
    SLICE_X75Y139        LUT4 (Prop_lut4_I0_O)        0.250    60.780 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_20__0/O
                         net (fo=7, routed)           0.512    61.291    vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_20__0_n_0
    SLICE_X73Y139        LUT5 (Prop_lut5_I0_O)        0.126    61.417 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_55/O
                         net (fo=14, routed)          0.455    61.872    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_19__0
    SLICE_X72Y139        LUT3 (Prop_lut3_I0_O)        0.275    62.147 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_54/O
                         net (fo=3, routed)           0.456    62.603    vga_top_inst/RI_pix_inst/ri_inst/d21[4]
    SLICE_X73Y137        LUT2 (Prop_lut2_I0_O)        0.105    62.708 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_57__0/O
                         net (fo=1, routed)           0.000    62.708    vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_57__0_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    63.040 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    63.040    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_33__0_n_0
    SLICE_X73Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.138 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000    63.138    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_14__0_n_0
    SLICE_X73Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.236 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_3__0/CO[3]
                         net (fo=13, routed)          1.123    64.359    vga_top_inst/RI_pix_inst/ri_inst/CO[0]
    SLICE_X72Y141        LUT5 (Prop_lut5_I1_O)        0.105    64.464 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_13__0/O
                         net (fo=1, routed)           0.000    64.464    calculate_top/d2_reg[3]_0[0]
    SLICE_X72Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    64.904 r  calculate_top/d2_reg[3]_i_2__0/CO[3]
                         net (fo=4, routed)           0.531    65.435    calculate_top/d2_reg[3]_i_2__0_n_0
    SLICE_X72Y139        LUT6 (Prop_lut6_I1_O)        0.105    65.540 r  calculate_top/d2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    65.540    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_0[2]
    SLICE_X72Y139        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.320    24.639    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X72Y139        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[2]/C
                         clock pessimism              0.172    24.811    
                         clock uncertainty           -0.035    24.776    
    SLICE_X72Y139        FDCE (Setup_fdce_C_D)        0.032    24.808    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[2]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                         -65.540    
  -------------------------------------------------------------------
                         slack                                -40.733    

Slack (VIOLATED) :        -40.708ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        60.508ns  (logic 40.892ns (67.582%)  route 19.616ns (32.418%))
  Logic Levels:           235  (CARRY4=204 LDCE=1 LUT1=1 LUT2=3 LUT3=21 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 24.640 - 20.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516     5.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375     8.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605     8.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105     9.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000     9.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000     9.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    10.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    11.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    11.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    11.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    12.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    12.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    13.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    13.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    13.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    15.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    16.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    16.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    16.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    17.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    18.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    18.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    18.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    18.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    19.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    20.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    20.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    20.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    20.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    22.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    22.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    22.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    23.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    23.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    24.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    24.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    24.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    25.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    26.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    26.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    26.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    28.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    28.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    28.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    28.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    30.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    30.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    31.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    31.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    32.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    33.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    33.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    33.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    34.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    35.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    35.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    35.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    37.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    37.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    37.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    37.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    38.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    39.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    39.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    39.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    39.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    41.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    41.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    42.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    42.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    44.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    44.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    44.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    45.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    46.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    46.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    46.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    47.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    48.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    48.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    48.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    49.674    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.772 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.772    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.870 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.870    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.019 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.755    50.774    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X74Y144        LUT3 (Prop_lut3_I0_O)        0.275    51.049 r  calculate_top/input_res_reg[2]_i_42/O
                         net (fo=1, routed)           0.000    51.049    calculate_top/input_res_reg[2]_i_42_n_0
    SLICE_X74Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.493 r  calculate_top/input_res_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.493    calculate_top/input_res_reg[2]_i_35_n_0
    SLICE_X74Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.593 r  calculate_top/input_res_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.593    calculate_top/input_res_reg[2]_i_30_n_0
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.693 r  calculate_top/input_res_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.693    calculate_top/input_res_reg[2]_i_25_n_0
    SLICE_X74Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.793 r  calculate_top/input_res_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.793    calculate_top/input_res_reg[2]_i_20_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.893 r  calculate_top/input_res_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.893    calculate_top/input_res_reg[2]_i_15_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.993 r  calculate_top/input_res_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.001    51.993    calculate_top/input_res_reg[2]_i_10_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.093 r  calculate_top/input_res_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.093    calculate_top/input_res_reg[2]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.193 r  calculate_top/input_res_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.193    calculate_top/input_res_reg[2]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.343 r  calculate_top/input_res_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.743    53.087    calculate_top/input_res_reg[2]_i_1_n_2
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.277    53.364 r  calculate_top/input_res_reg[1]_i_42/O
                         net (fo=1, routed)           0.000    53.364    calculate_top/input_res_reg[1]_i_42_n_0
    SLICE_X77Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.821 r  calculate_top/input_res_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.821    calculate_top/input_res_reg[1]_i_35_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.919 r  calculate_top/input_res_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.919    calculate_top/input_res_reg[1]_i_30_n_0
    SLICE_X77Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.017 r  calculate_top/input_res_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.017    calculate_top/input_res_reg[1]_i_25_n_0
    SLICE_X77Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.115 r  calculate_top/input_res_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.115    calculate_top/input_res_reg[1]_i_20_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.213 r  calculate_top/input_res_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.213    calculate_top/input_res_reg[1]_i_15_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.311 r  calculate_top/input_res_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001    54.311    calculate_top/input_res_reg[1]_i_10_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.409 r  calculate_top/input_res_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.409    calculate_top/input_res_reg[1]_i_5_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.507 r  calculate_top/input_res_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.507    calculate_top/input_res_reg[1]_i_2_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.656 r  calculate_top/input_res_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.868    55.524    calculate_top/input_res_reg[1]_i_1_n_2
    SLICE_X78Y144        LUT3 (Prop_lut3_I0_O)        0.275    55.799 r  calculate_top/input_res_reg[0]_i_42/O
                         net (fo=1, routed)           0.000    55.799    calculate_top/input_res_reg[0]_i_42_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    56.222 r  calculate_top/input_res_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.222    calculate_top/input_res_reg[0]_i_34_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.322 r  calculate_top/input_res_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.322    calculate_top/input_res_reg[0]_i_29_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.422 r  calculate_top/input_res_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.422    calculate_top/input_res_reg[0]_i_24_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.522 r  calculate_top/input_res_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.522    calculate_top/input_res_reg[0]_i_19_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.622 r  calculate_top/input_res_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.622    calculate_top/input_res_reg[0]_i_14_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.722 r  calculate_top/input_res_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    56.723    calculate_top/input_res_reg[0]_i_9_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.823 r  calculate_top/input_res_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.823    calculate_top/input_res_reg[0]_i_4_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.923 r  calculate_top/input_res_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.923    calculate_top/input_res_reg[0]_i_2_n_0
    SLICE_X78Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.130 f  calculate_top/input_res_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    57.130    calculate_top/input_res_reg[0]_i_1_n_3
    SLICE_X78Y152        LDCE (DToQ_ldce_D_Q)         0.294    57.424 f  calculate_top/input_res_reg[0]/Q
                         net (fo=1, routed)           0.842    58.266    calculate_top/input_res[0]
    SLICE_X73Y136        LUT2 (Prop_lut2_I0_O)        0.105    58.371 f  calculate_top/d4[0]_i_7/O
                         net (fo=2, routed)           0.384    58.754    calculate_top/d4[0]_i_7_n_0
    SLICE_X72Y136        LUT6 (Prop_lut6_I5_O)        0.105    58.859 f  calculate_top/d4[0]_i_1/O
                         net (fo=15, routed)          0.300    59.160    calculate_top/d4[3]_i_7__0_0[0]
    SLICE_X75Y136        LUT1 (Prop_lut1_I0_O)        0.105    59.265 r  calculate_top/d2[3]_i_69__0/O
                         net (fo=1, routed)           0.000    59.265    calculate_top/d2[3]_i_69__0_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    59.705 r  calculate_top/d2_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.705    calculate_top/d2_reg[3]_i_45_n_0
    SLICE_X75Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    59.970 r  calculate_top/d2_reg[3]_i_21__0/O[1]
                         net (fo=9, routed)           0.560    60.530    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[0]_0[1]
    SLICE_X75Y139        LUT4 (Prop_lut4_I0_O)        0.250    60.780 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_20__0/O
                         net (fo=7, routed)           0.512    61.291    vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_20__0_n_0
    SLICE_X73Y139        LUT5 (Prop_lut5_I0_O)        0.126    61.417 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_55/O
                         net (fo=14, routed)          0.455    61.872    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_19__0
    SLICE_X72Y139        LUT3 (Prop_lut3_I0_O)        0.275    62.147 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_54/O
                         net (fo=3, routed)           0.456    62.603    vga_top_inst/RI_pix_inst/ri_inst/d21[4]
    SLICE_X73Y137        LUT2 (Prop_lut2_I0_O)        0.105    62.708 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_57__0/O
                         net (fo=1, routed)           0.000    62.708    vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_57__0_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    63.040 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    63.040    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_33__0_n_0
    SLICE_X73Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.138 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000    63.138    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_14__0_n_0
    SLICE_X73Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.236 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_i_3__0/CO[3]
                         net (fo=13, routed)          1.123    64.359    vga_top_inst/RI_pix_inst/ri_inst/CO[0]
    SLICE_X72Y141        LUT5 (Prop_lut5_I1_O)        0.105    64.464 r  vga_top_inst/RI_pix_inst/ri_inst/d2[3]_i_13__0/O
                         net (fo=1, routed)           0.000    64.464    calculate_top/d2_reg[3]_0[0]
    SLICE_X72Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    64.904 r  calculate_top/d2_reg[3]_i_2__0/CO[3]
                         net (fo=4, routed)           0.505    65.410    calculate_top/d2_reg[3]_i_2__0_n_0
    SLICE_X73Y140        LUT6 (Prop_lut6_I0_O)        0.105    65.515 r  calculate_top/d2[3]_i_1__0/O
                         net (fo=1, routed)           0.000    65.515    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]_0[3]
    SLICE_X73Y140        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.321    24.640    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X73Y140        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]/C
                         clock pessimism              0.172    24.812    
                         clock uncertainty           -0.035    24.777    
    SLICE_X73Y140        FDCE (Setup_fdce_C_D)        0.030    24.807    vga_top_inst/RI_pix_inst/ri_inst/d2_reg[3]
  -------------------------------------------------------------------
                         required time                         24.807    
                         arrival time                         -65.515    
  -------------------------------------------------------------------
                         slack                                -40.708    

Slack (VIOLATED) :        -39.587ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/d3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        59.383ns  (logic 40.498ns (68.198%)  route 18.885ns (31.802%))
  Logic Levels:           231  (CARRY4=202 LDCE=1 LUT2=3 LUT3=20 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 24.636 - 20.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516     5.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375     8.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605     8.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105     9.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000     9.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000     9.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    10.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    11.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    11.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    11.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    12.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    12.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    13.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    13.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    13.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    15.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    16.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    16.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    16.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    17.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    18.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    18.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    18.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    18.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    19.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    20.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    20.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    20.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    20.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    22.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    22.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    22.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    23.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    23.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    24.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    24.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    24.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    25.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    26.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    26.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    26.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    28.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    28.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    28.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    28.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    30.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    30.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    31.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    31.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    32.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    33.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    33.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    33.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    34.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    35.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    35.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    35.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    37.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    37.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    37.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    37.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    38.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    39.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    39.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    39.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    39.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    41.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    41.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    42.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    42.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    44.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    44.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    44.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    45.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    46.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    46.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    46.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    47.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    48.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    48.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    48.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    49.674    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.772 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.772    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.870 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.870    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.019 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.755    50.774    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X74Y144        LUT3 (Prop_lut3_I0_O)        0.275    51.049 r  calculate_top/input_res_reg[2]_i_42/O
                         net (fo=1, routed)           0.000    51.049    calculate_top/input_res_reg[2]_i_42_n_0
    SLICE_X74Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.493 r  calculate_top/input_res_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.493    calculate_top/input_res_reg[2]_i_35_n_0
    SLICE_X74Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.593 r  calculate_top/input_res_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.593    calculate_top/input_res_reg[2]_i_30_n_0
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.693 r  calculate_top/input_res_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.693    calculate_top/input_res_reg[2]_i_25_n_0
    SLICE_X74Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.793 r  calculate_top/input_res_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.793    calculate_top/input_res_reg[2]_i_20_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.893 r  calculate_top/input_res_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.893    calculate_top/input_res_reg[2]_i_15_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.993 r  calculate_top/input_res_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.001    51.993    calculate_top/input_res_reg[2]_i_10_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.093 r  calculate_top/input_res_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.093    calculate_top/input_res_reg[2]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.193 r  calculate_top/input_res_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.193    calculate_top/input_res_reg[2]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.343 r  calculate_top/input_res_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.743    53.087    calculate_top/input_res_reg[2]_i_1_n_2
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.277    53.364 r  calculate_top/input_res_reg[1]_i_42/O
                         net (fo=1, routed)           0.000    53.364    calculate_top/input_res_reg[1]_i_42_n_0
    SLICE_X77Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.821 r  calculate_top/input_res_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.821    calculate_top/input_res_reg[1]_i_35_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.919 r  calculate_top/input_res_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.919    calculate_top/input_res_reg[1]_i_30_n_0
    SLICE_X77Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.017 r  calculate_top/input_res_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.017    calculate_top/input_res_reg[1]_i_25_n_0
    SLICE_X77Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.115 r  calculate_top/input_res_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.115    calculate_top/input_res_reg[1]_i_20_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.213 r  calculate_top/input_res_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.213    calculate_top/input_res_reg[1]_i_15_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.311 r  calculate_top/input_res_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001    54.311    calculate_top/input_res_reg[1]_i_10_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.409 r  calculate_top/input_res_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.409    calculate_top/input_res_reg[1]_i_5_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.507 r  calculate_top/input_res_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.507    calculate_top/input_res_reg[1]_i_2_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.656 r  calculate_top/input_res_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.868    55.524    calculate_top/input_res_reg[1]_i_1_n_2
    SLICE_X78Y144        LUT3 (Prop_lut3_I0_O)        0.275    55.799 r  calculate_top/input_res_reg[0]_i_42/O
                         net (fo=1, routed)           0.000    55.799    calculate_top/input_res_reg[0]_i_42_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    56.222 r  calculate_top/input_res_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.222    calculate_top/input_res_reg[0]_i_34_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.322 r  calculate_top/input_res_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.322    calculate_top/input_res_reg[0]_i_29_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.422 r  calculate_top/input_res_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.422    calculate_top/input_res_reg[0]_i_24_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.522 r  calculate_top/input_res_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.522    calculate_top/input_res_reg[0]_i_19_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.622 r  calculate_top/input_res_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.622    calculate_top/input_res_reg[0]_i_14_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.722 r  calculate_top/input_res_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    56.723    calculate_top/input_res_reg[0]_i_9_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.823 r  calculate_top/input_res_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.823    calculate_top/input_res_reg[0]_i_4_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.923 r  calculate_top/input_res_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.923    calculate_top/input_res_reg[0]_i_2_n_0
    SLICE_X78Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.130 r  calculate_top/input_res_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    57.130    calculate_top/input_res_reg[0]_i_1_n_3
    SLICE_X78Y152        LDCE (DToQ_ldce_D_Q)         0.294    57.424 r  calculate_top/input_res_reg[0]/Q
                         net (fo=1, routed)           0.842    58.266    calculate_top/input_res[0]
    SLICE_X73Y136        LUT2 (Prop_lut2_I0_O)        0.105    58.371 r  calculate_top/d4[0]_i_7/O
                         net (fo=2, routed)           0.384    58.754    calculate_top/d4[0]_i_7_n_0
    SLICE_X72Y136        LUT6 (Prop_lut6_I5_O)        0.105    58.859 r  calculate_top/d4[0]_i_1/O
                         net (fo=15, routed)          0.712    59.571    calculate_top/d4[3]_i_7__0_0[0]
    SLICE_X81Y133        LUT5 (Prop_lut5_I1_O)        0.105    59.676 r  calculate_top/d3[3]_i_49__0/O
                         net (fo=1, routed)           0.271    59.947    calculate_top/d3[3]_i_49__0_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    60.383 r  calculate_top/d3_reg[3]_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    60.383    calculate_top/d3_reg[3]_i_35__0_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    60.643 r  calculate_top/d3_reg[3]_i_21/O[3]
                         net (fo=3, routed)           0.703    61.345    calculate_top_n_56
    SLICE_X80Y135        LUT4 (Prop_lut4_I2_O)        0.257    61.602 r  d3[3]_i_26/O
                         net (fo=1, routed)           0.000    61.602    d3[3]_i_26_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    62.082 r  d3_reg[3]_i_19/O[2]
                         net (fo=1, routed)           0.379    62.462    calculate_top/d3_reg[3]_i_2__0_0[2]
    SLICE_X75Y135        LUT2 (Prop_lut2_I1_O)        0.244    62.706 r  calculate_top/d3[3]_i_7/O
                         net (fo=1, routed)           0.000    62.706    calculate_top/d3[3]_i_7_n_0
    SLICE_X75Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    62.912 r  calculate_top/d3_reg[3]_i_2__0/O[3]
                         net (fo=6, routed)           0.566    63.478    vga_top_inst/RI_pix_inst/ri_inst/d3_reg[1]_1[3]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.257    63.735 r  vga_top_inst/RI_pix_inst/ri_inst/d3[1]_i_1__0/O
                         net (fo=2, routed)           0.550    64.285    vga_top_inst/RI_pix_inst/ri_inst/d3[1]_i_1__0_n_0
    SLICE_X73Y135        LUT6 (Prop_lut6_I0_O)        0.105    64.390 r  vga_top_inst/RI_pix_inst/ri_inst/d3[0]_i_1__0/O
                         net (fo=1, routed)           0.000    64.390    vga_top_inst/RI_pix_inst/ri_inst/d3[0]_i_1__0_n_0
    SLICE_X73Y135        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.317    24.636    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X73Y135        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[0]/C
                         clock pessimism              0.172    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X73Y135        FDCE (Setup_fdce_C_D)        0.030    24.803    vga_top_inst/RI_pix_inst/ri_inst/d3_reg[0]
  -------------------------------------------------------------------
                         required time                         24.803    
                         arrival time                         -64.390    
  -------------------------------------------------------------------
                         slack                                -39.587    

Slack (VIOLATED) :        -39.259ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/d3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        58.997ns  (logic 40.393ns (68.467%)  route 18.604ns (31.533%))
  Logic Levels:           230  (CARRY4=202 LDCE=1 LUT2=3 LUT3=20 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 24.635 - 20.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516     5.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375     8.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605     8.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105     9.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000     9.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000     9.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    10.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    11.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    11.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    11.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    12.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    12.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    13.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    13.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    13.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    15.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    16.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    16.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    16.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    17.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    18.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    18.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    18.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    18.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    19.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    20.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    20.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    20.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    20.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    22.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    22.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    22.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    23.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    23.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    24.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    24.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    24.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    25.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    26.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    26.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    26.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    28.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    28.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    28.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    28.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    30.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    30.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    31.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    31.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    32.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    33.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    33.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    33.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    34.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    35.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    35.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    35.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    37.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    37.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    37.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    37.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    38.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    39.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    39.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    39.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    39.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    41.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    41.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    42.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    42.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    44.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    44.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    44.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    45.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    46.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    46.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    46.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    47.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    48.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    48.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    48.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    49.674    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.772 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.772    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.870 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.870    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.019 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.755    50.774    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X74Y144        LUT3 (Prop_lut3_I0_O)        0.275    51.049 r  calculate_top/input_res_reg[2]_i_42/O
                         net (fo=1, routed)           0.000    51.049    calculate_top/input_res_reg[2]_i_42_n_0
    SLICE_X74Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.493 r  calculate_top/input_res_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.493    calculate_top/input_res_reg[2]_i_35_n_0
    SLICE_X74Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.593 r  calculate_top/input_res_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.593    calculate_top/input_res_reg[2]_i_30_n_0
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.693 r  calculate_top/input_res_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.693    calculate_top/input_res_reg[2]_i_25_n_0
    SLICE_X74Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.793 r  calculate_top/input_res_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.793    calculate_top/input_res_reg[2]_i_20_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.893 r  calculate_top/input_res_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.893    calculate_top/input_res_reg[2]_i_15_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.993 r  calculate_top/input_res_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.001    51.993    calculate_top/input_res_reg[2]_i_10_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.093 r  calculate_top/input_res_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.093    calculate_top/input_res_reg[2]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.193 r  calculate_top/input_res_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.193    calculate_top/input_res_reg[2]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.343 r  calculate_top/input_res_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.743    53.087    calculate_top/input_res_reg[2]_i_1_n_2
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.277    53.364 r  calculate_top/input_res_reg[1]_i_42/O
                         net (fo=1, routed)           0.000    53.364    calculate_top/input_res_reg[1]_i_42_n_0
    SLICE_X77Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.821 r  calculate_top/input_res_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.821    calculate_top/input_res_reg[1]_i_35_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.919 r  calculate_top/input_res_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.919    calculate_top/input_res_reg[1]_i_30_n_0
    SLICE_X77Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.017 r  calculate_top/input_res_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.017    calculate_top/input_res_reg[1]_i_25_n_0
    SLICE_X77Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.115 r  calculate_top/input_res_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.115    calculate_top/input_res_reg[1]_i_20_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.213 r  calculate_top/input_res_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.213    calculate_top/input_res_reg[1]_i_15_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.311 r  calculate_top/input_res_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001    54.311    calculate_top/input_res_reg[1]_i_10_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.409 r  calculate_top/input_res_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.409    calculate_top/input_res_reg[1]_i_5_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.507 r  calculate_top/input_res_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.507    calculate_top/input_res_reg[1]_i_2_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.656 r  calculate_top/input_res_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.868    55.524    calculate_top/input_res_reg[1]_i_1_n_2
    SLICE_X78Y144        LUT3 (Prop_lut3_I0_O)        0.275    55.799 r  calculate_top/input_res_reg[0]_i_42/O
                         net (fo=1, routed)           0.000    55.799    calculate_top/input_res_reg[0]_i_42_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    56.222 r  calculate_top/input_res_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.222    calculate_top/input_res_reg[0]_i_34_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.322 r  calculate_top/input_res_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.322    calculate_top/input_res_reg[0]_i_29_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.422 r  calculate_top/input_res_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.422    calculate_top/input_res_reg[0]_i_24_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.522 r  calculate_top/input_res_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.522    calculate_top/input_res_reg[0]_i_19_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.622 r  calculate_top/input_res_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.622    calculate_top/input_res_reg[0]_i_14_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.722 r  calculate_top/input_res_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    56.723    calculate_top/input_res_reg[0]_i_9_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.823 r  calculate_top/input_res_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.823    calculate_top/input_res_reg[0]_i_4_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.923 r  calculate_top/input_res_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.923    calculate_top/input_res_reg[0]_i_2_n_0
    SLICE_X78Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.130 r  calculate_top/input_res_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    57.130    calculate_top/input_res_reg[0]_i_1_n_3
    SLICE_X78Y152        LDCE (DToQ_ldce_D_Q)         0.294    57.424 r  calculate_top/input_res_reg[0]/Q
                         net (fo=1, routed)           0.842    58.266    calculate_top/input_res[0]
    SLICE_X73Y136        LUT2 (Prop_lut2_I0_O)        0.105    58.371 r  calculate_top/d4[0]_i_7/O
                         net (fo=2, routed)           0.384    58.754    calculate_top/d4[0]_i_7_n_0
    SLICE_X72Y136        LUT6 (Prop_lut6_I5_O)        0.105    58.859 r  calculate_top/d4[0]_i_1/O
                         net (fo=15, routed)          0.712    59.571    calculate_top/d4[3]_i_7__0_0[0]
    SLICE_X81Y133        LUT5 (Prop_lut5_I1_O)        0.105    59.676 r  calculate_top/d3[3]_i_49__0/O
                         net (fo=1, routed)           0.271    59.947    calculate_top/d3[3]_i_49__0_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    60.383 r  calculate_top/d3_reg[3]_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    60.383    calculate_top/d3_reg[3]_i_35__0_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    60.643 r  calculate_top/d3_reg[3]_i_21/O[3]
                         net (fo=3, routed)           0.703    61.345    calculate_top_n_56
    SLICE_X80Y135        LUT4 (Prop_lut4_I2_O)        0.257    61.602 r  d3[3]_i_26/O
                         net (fo=1, routed)           0.000    61.602    d3[3]_i_26_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    62.082 r  d3_reg[3]_i_19/O[2]
                         net (fo=1, routed)           0.379    62.462    calculate_top/d3_reg[3]_i_2__0_0[2]
    SLICE_X75Y135        LUT2 (Prop_lut2_I1_O)        0.244    62.706 r  calculate_top/d3[3]_i_7/O
                         net (fo=1, routed)           0.000    62.706    calculate_top/d3[3]_i_7_n_0
    SLICE_X75Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    62.912 r  calculate_top/d3_reg[3]_i_2__0/O[3]
                         net (fo=6, routed)           0.566    63.478    vga_top_inst/RI_pix_inst/ri_inst/d3_reg[1]_1[3]
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.257    63.735 r  vga_top_inst/RI_pix_inst/ri_inst/d3[1]_i_1__0/O
                         net (fo=2, routed)           0.269    64.004    vga_top_inst/RI_pix_inst/ri_inst/d3[1]_i_1__0_n_0
    SLICE_X72Y134        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.316    24.635    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X72Y134        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[1]/C
                         clock pessimism              0.172    24.807    
                         clock uncertainty           -0.035    24.772    
    SLICE_X72Y134        FDCE (Setup_fdce_C_D)       -0.027    24.745    vga_top_inst/RI_pix_inst/ri_inst/d3_reg[1]
  -------------------------------------------------------------------
                         required time                         24.745    
                         arrival time                         -64.004    
  -------------------------------------------------------------------
                         slack                                -39.259    

Slack (VIOLATED) :        -38.989ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/d3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        58.786ns  (logic 40.102ns (68.217%)  route 18.684ns (31.783%))
  Logic Levels:           230  (CARRY4=202 LDCE=1 LUT2=3 LUT3=20 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 24.636 - 20.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516     5.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375     8.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605     8.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105     9.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000     9.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000     9.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    10.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    11.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    11.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    11.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    12.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    12.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    13.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    13.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    13.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    15.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    16.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    16.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    16.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    17.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    18.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    18.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    18.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    18.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    19.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    20.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    20.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    20.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    20.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    22.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    22.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    22.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    23.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    23.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    24.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    24.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    24.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    25.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    26.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    26.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    26.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    28.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    28.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    28.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    28.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    30.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    30.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    31.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    31.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    32.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    33.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    33.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    33.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    34.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    35.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    35.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    35.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    37.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    37.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    37.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    37.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    38.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    39.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    39.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    39.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    39.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    41.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    41.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    42.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    42.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    44.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    44.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    44.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    45.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    46.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    46.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    46.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    47.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    48.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    48.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    48.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    49.674    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.772 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.772    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.870 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.870    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.019 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.755    50.774    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X74Y144        LUT3 (Prop_lut3_I0_O)        0.275    51.049 r  calculate_top/input_res_reg[2]_i_42/O
                         net (fo=1, routed)           0.000    51.049    calculate_top/input_res_reg[2]_i_42_n_0
    SLICE_X74Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.493 r  calculate_top/input_res_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.493    calculate_top/input_res_reg[2]_i_35_n_0
    SLICE_X74Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.593 r  calculate_top/input_res_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.593    calculate_top/input_res_reg[2]_i_30_n_0
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.693 r  calculate_top/input_res_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.693    calculate_top/input_res_reg[2]_i_25_n_0
    SLICE_X74Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.793 r  calculate_top/input_res_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.793    calculate_top/input_res_reg[2]_i_20_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.893 r  calculate_top/input_res_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.893    calculate_top/input_res_reg[2]_i_15_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.993 r  calculate_top/input_res_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.001    51.993    calculate_top/input_res_reg[2]_i_10_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.093 r  calculate_top/input_res_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.093    calculate_top/input_res_reg[2]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.193 r  calculate_top/input_res_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.193    calculate_top/input_res_reg[2]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.343 r  calculate_top/input_res_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.743    53.087    calculate_top/input_res_reg[2]_i_1_n_2
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.277    53.364 r  calculate_top/input_res_reg[1]_i_42/O
                         net (fo=1, routed)           0.000    53.364    calculate_top/input_res_reg[1]_i_42_n_0
    SLICE_X77Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.821 r  calculate_top/input_res_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.821    calculate_top/input_res_reg[1]_i_35_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.919 r  calculate_top/input_res_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.919    calculate_top/input_res_reg[1]_i_30_n_0
    SLICE_X77Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.017 r  calculate_top/input_res_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.017    calculate_top/input_res_reg[1]_i_25_n_0
    SLICE_X77Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.115 r  calculate_top/input_res_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.115    calculate_top/input_res_reg[1]_i_20_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.213 r  calculate_top/input_res_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.213    calculate_top/input_res_reg[1]_i_15_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.311 r  calculate_top/input_res_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001    54.311    calculate_top/input_res_reg[1]_i_10_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.409 r  calculate_top/input_res_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.409    calculate_top/input_res_reg[1]_i_5_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.507 r  calculate_top/input_res_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.507    calculate_top/input_res_reg[1]_i_2_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.656 r  calculate_top/input_res_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.868    55.524    calculate_top/input_res_reg[1]_i_1_n_2
    SLICE_X78Y144        LUT3 (Prop_lut3_I0_O)        0.275    55.799 r  calculate_top/input_res_reg[0]_i_42/O
                         net (fo=1, routed)           0.000    55.799    calculate_top/input_res_reg[0]_i_42_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    56.222 r  calculate_top/input_res_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.222    calculate_top/input_res_reg[0]_i_34_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.322 r  calculate_top/input_res_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.322    calculate_top/input_res_reg[0]_i_29_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.422 r  calculate_top/input_res_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.422    calculate_top/input_res_reg[0]_i_24_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.522 r  calculate_top/input_res_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.522    calculate_top/input_res_reg[0]_i_19_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.622 r  calculate_top/input_res_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.622    calculate_top/input_res_reg[0]_i_14_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.722 r  calculate_top/input_res_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    56.723    calculate_top/input_res_reg[0]_i_9_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.823 r  calculate_top/input_res_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.823    calculate_top/input_res_reg[0]_i_4_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.923 r  calculate_top/input_res_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.923    calculate_top/input_res_reg[0]_i_2_n_0
    SLICE_X78Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.130 r  calculate_top/input_res_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    57.130    calculate_top/input_res_reg[0]_i_1_n_3
    SLICE_X78Y152        LDCE (DToQ_ldce_D_Q)         0.294    57.424 r  calculate_top/input_res_reg[0]/Q
                         net (fo=1, routed)           0.842    58.266    calculate_top/input_res[0]
    SLICE_X73Y136        LUT2 (Prop_lut2_I0_O)        0.105    58.371 r  calculate_top/d4[0]_i_7/O
                         net (fo=2, routed)           0.384    58.754    calculate_top/d4[0]_i_7_n_0
    SLICE_X72Y136        LUT6 (Prop_lut6_I5_O)        0.105    58.859 r  calculate_top/d4[0]_i_1/O
                         net (fo=15, routed)          0.712    59.571    calculate_top/d4[3]_i_7__0_0[0]
    SLICE_X81Y133        LUT5 (Prop_lut5_I1_O)        0.105    59.676 r  calculate_top/d3[3]_i_49__0/O
                         net (fo=1, routed)           0.271    59.947    calculate_top/d3[3]_i_49__0_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    60.383 r  calculate_top/d3_reg[3]_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    60.383    calculate_top/d3_reg[3]_i_35__0_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    60.643 r  calculate_top/d3_reg[3]_i_21/O[3]
                         net (fo=3, routed)           0.703    61.345    calculate_top_n_56
    SLICE_X80Y135        LUT4 (Prop_lut4_I2_O)        0.257    61.602 r  d3[3]_i_26/O
                         net (fo=1, routed)           0.000    61.602    d3[3]_i_26_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191    61.793 r  d3_reg[3]_i_19/O[1]
                         net (fo=1, routed)           0.576    62.369    calculate_top/d3_reg[3]_i_2__0_0[1]
    SLICE_X75Y135        LUT2 (Prop_lut2_I1_O)        0.245    62.614 r  calculate_top/d3[3]_i_8/O
                         net (fo=1, routed)           0.000    62.614    calculate_top/d3[3]_i_8_n_0
    SLICE_X75Y135        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    62.821 r  calculate_top/d3_reg[3]_i_2__0/O[2]
                         net (fo=6, routed)           0.719    63.540    vga_top_inst/RI_pix_inst/ri_inst/d3_reg[1]_1[2]
    SLICE_X73Y135        LUT6 (Prop_lut6_I0_O)        0.253    63.793 r  vga_top_inst/RI_pix_inst/ri_inst/d3[2]_i_1__0/O
                         net (fo=2, routed)           0.000    63.793    vga_top_inst/RI_pix_inst/ri_inst/d3[2]_i_1__0_n_0
    SLICE_X73Y135        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.317    24.636    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X73Y135        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[2]/C
                         clock pessimism              0.172    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X73Y135        FDCE (Setup_fdce_C_D)        0.032    24.805    vga_top_inst/RI_pix_inst/ri_inst/d3_reg[2]
  -------------------------------------------------------------------
                         required time                         24.805    
                         arrival time                         -63.793    
  -------------------------------------------------------------------
                         slack                                -38.989    

Slack (VIOLATED) :        -38.856ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/d3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        58.656ns  (logic 40.393ns (68.864%)  route 18.263ns (31.136%))
  Logic Levels:           230  (CARRY4=202 LDCE=1 LUT2=3 LUT3=20 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 24.638 - 20.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516     5.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375     8.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605     8.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105     9.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000     9.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000     9.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    10.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    11.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    11.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    11.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    12.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    12.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    13.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    13.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    13.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    15.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    16.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    16.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    16.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    17.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    18.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    18.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    18.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    18.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    19.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    20.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    20.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    20.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    20.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    22.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    22.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    22.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    23.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    23.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    24.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    24.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    24.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    25.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    26.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    26.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    26.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    28.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    28.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    28.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    28.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    30.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    30.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    31.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    31.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    32.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    33.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    33.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    33.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    34.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    35.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    35.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    35.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    37.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    37.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    37.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    37.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    38.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    39.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    39.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    39.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    39.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    41.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    41.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    42.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    42.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    44.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    44.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    44.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    45.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    46.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    46.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    46.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    47.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    48.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    48.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    48.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    49.674    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.772 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.772    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.870 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.870    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.019 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.755    50.774    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X74Y144        LUT3 (Prop_lut3_I0_O)        0.275    51.049 r  calculate_top/input_res_reg[2]_i_42/O
                         net (fo=1, routed)           0.000    51.049    calculate_top/input_res_reg[2]_i_42_n_0
    SLICE_X74Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.493 r  calculate_top/input_res_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.493    calculate_top/input_res_reg[2]_i_35_n_0
    SLICE_X74Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.593 r  calculate_top/input_res_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.593    calculate_top/input_res_reg[2]_i_30_n_0
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.693 r  calculate_top/input_res_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.693    calculate_top/input_res_reg[2]_i_25_n_0
    SLICE_X74Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.793 r  calculate_top/input_res_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.793    calculate_top/input_res_reg[2]_i_20_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.893 r  calculate_top/input_res_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.893    calculate_top/input_res_reg[2]_i_15_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.993 r  calculate_top/input_res_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.001    51.993    calculate_top/input_res_reg[2]_i_10_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.093 r  calculate_top/input_res_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.093    calculate_top/input_res_reg[2]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.193 r  calculate_top/input_res_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.193    calculate_top/input_res_reg[2]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.343 r  calculate_top/input_res_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.743    53.087    calculate_top/input_res_reg[2]_i_1_n_2
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.277    53.364 r  calculate_top/input_res_reg[1]_i_42/O
                         net (fo=1, routed)           0.000    53.364    calculate_top/input_res_reg[1]_i_42_n_0
    SLICE_X77Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.821 r  calculate_top/input_res_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.821    calculate_top/input_res_reg[1]_i_35_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.919 r  calculate_top/input_res_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.919    calculate_top/input_res_reg[1]_i_30_n_0
    SLICE_X77Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.017 r  calculate_top/input_res_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.017    calculate_top/input_res_reg[1]_i_25_n_0
    SLICE_X77Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.115 r  calculate_top/input_res_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.115    calculate_top/input_res_reg[1]_i_20_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.213 r  calculate_top/input_res_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.213    calculate_top/input_res_reg[1]_i_15_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.311 r  calculate_top/input_res_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001    54.311    calculate_top/input_res_reg[1]_i_10_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.409 r  calculate_top/input_res_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.409    calculate_top/input_res_reg[1]_i_5_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.507 r  calculate_top/input_res_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.507    calculate_top/input_res_reg[1]_i_2_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.656 r  calculate_top/input_res_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.868    55.524    calculate_top/input_res_reg[1]_i_1_n_2
    SLICE_X78Y144        LUT3 (Prop_lut3_I0_O)        0.275    55.799 r  calculate_top/input_res_reg[0]_i_42/O
                         net (fo=1, routed)           0.000    55.799    calculate_top/input_res_reg[0]_i_42_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    56.222 r  calculate_top/input_res_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.222    calculate_top/input_res_reg[0]_i_34_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.322 r  calculate_top/input_res_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.322    calculate_top/input_res_reg[0]_i_29_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.422 r  calculate_top/input_res_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.422    calculate_top/input_res_reg[0]_i_24_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.522 r  calculate_top/input_res_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.522    calculate_top/input_res_reg[0]_i_19_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.622 r  calculate_top/input_res_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.622    calculate_top/input_res_reg[0]_i_14_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.722 r  calculate_top/input_res_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    56.723    calculate_top/input_res_reg[0]_i_9_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.823 r  calculate_top/input_res_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.823    calculate_top/input_res_reg[0]_i_4_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.923 r  calculate_top/input_res_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.923    calculate_top/input_res_reg[0]_i_2_n_0
    SLICE_X78Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.130 r  calculate_top/input_res_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    57.130    calculate_top/input_res_reg[0]_i_1_n_3
    SLICE_X78Y152        LDCE (DToQ_ldce_D_Q)         0.294    57.424 r  calculate_top/input_res_reg[0]/Q
                         net (fo=1, routed)           0.842    58.266    calculate_top/input_res[0]
    SLICE_X73Y136        LUT2 (Prop_lut2_I0_O)        0.105    58.371 r  calculate_top/d4[0]_i_7/O
                         net (fo=2, routed)           0.384    58.754    calculate_top/d4[0]_i_7_n_0
    SLICE_X72Y136        LUT6 (Prop_lut6_I5_O)        0.105    58.859 r  calculate_top/d4[0]_i_1/O
                         net (fo=15, routed)          0.712    59.571    calculate_top/d4[3]_i_7__0_0[0]
    SLICE_X81Y133        LUT5 (Prop_lut5_I1_O)        0.105    59.676 r  calculate_top/d3[3]_i_49__0/O
                         net (fo=1, routed)           0.271    59.947    calculate_top/d3[3]_i_49__0_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    60.383 r  calculate_top/d3_reg[3]_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    60.383    calculate_top/d3_reg[3]_i_35__0_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    60.643 r  calculate_top/d3_reg[3]_i_21/O[3]
                         net (fo=3, routed)           0.703    61.345    calculate_top_n_56
    SLICE_X80Y135        LUT4 (Prop_lut4_I2_O)        0.257    61.602 r  d3[3]_i_26/O
                         net (fo=1, routed)           0.000    61.602    d3[3]_i_26_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    62.082 r  d3_reg[3]_i_19/O[2]
                         net (fo=1, routed)           0.379    62.462    calculate_top/d3_reg[3]_i_2__0_0[2]
    SLICE_X75Y135        LUT2 (Prop_lut2_I1_O)        0.244    62.706 r  calculate_top/d3[3]_i_7/O
                         net (fo=1, routed)           0.000    62.706    calculate_top/d3[3]_i_7_n_0
    SLICE_X75Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    62.912 r  calculate_top/d3_reg[3]_i_2__0/O[3]
                         net (fo=6, routed)           0.494    63.406    vga_top_inst/RI_pix_inst/ri_inst/d3_reg[1]_1[3]
    SLICE_X77Y135        LUT6 (Prop_lut6_I4_O)        0.257    63.663 r  vga_top_inst/RI_pix_inst/ri_inst/d3[3]_i_1__0/O
                         net (fo=1, routed)           0.000    63.663    vga_top_inst/RI_pix_inst/ri_inst/d3[3]_i_1__0_n_0
    SLICE_X77Y135        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.319    24.638    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X77Y135        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[3]/C
                         clock pessimism              0.172    24.810    
                         clock uncertainty           -0.035    24.775    
    SLICE_X77Y135        FDCE (Setup_fdce_C_D)        0.033    24.808    vga_top_inst/RI_pix_inst/ri_inst/d3_reg[3]
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                         -63.663    
  -------------------------------------------------------------------
                         slack                                -38.856    

Slack (VIOLATED) :        -34.848ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/d4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        54.600ns  (logic 38.148ns (69.868%)  route 16.452ns (30.132%))
  Logic Levels:           222  (CARRY4=198 LDCE=1 LUT2=2 LUT3=20 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 24.638 - 20.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516     5.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375     8.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605     8.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105     9.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000     9.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000     9.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    10.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    11.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    11.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    11.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    12.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    12.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    13.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    13.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    13.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    15.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    16.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    16.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    16.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    17.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    18.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    18.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    18.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    18.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    19.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    20.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    20.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    20.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    20.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    22.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    22.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    22.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    23.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    23.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    24.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    24.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    24.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    25.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    26.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    26.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    26.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    28.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    28.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    28.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    28.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    30.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    30.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    31.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    31.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    32.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    33.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    33.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    33.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    34.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    35.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    35.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    35.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    37.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    37.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    37.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    37.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    38.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    39.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    39.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    39.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    39.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    41.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    41.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    42.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    42.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    44.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    44.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    44.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    45.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    46.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    46.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    46.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    47.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    48.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    48.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    48.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    49.674    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.772 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.772    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.870 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.870    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.019 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.755    50.774    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X74Y144        LUT3 (Prop_lut3_I0_O)        0.275    51.049 r  calculate_top/input_res_reg[2]_i_42/O
                         net (fo=1, routed)           0.000    51.049    calculate_top/input_res_reg[2]_i_42_n_0
    SLICE_X74Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.493 r  calculate_top/input_res_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.493    calculate_top/input_res_reg[2]_i_35_n_0
    SLICE_X74Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.593 r  calculate_top/input_res_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.593    calculate_top/input_res_reg[2]_i_30_n_0
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.693 r  calculate_top/input_res_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.693    calculate_top/input_res_reg[2]_i_25_n_0
    SLICE_X74Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.793 r  calculate_top/input_res_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.793    calculate_top/input_res_reg[2]_i_20_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.893 r  calculate_top/input_res_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.893    calculate_top/input_res_reg[2]_i_15_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.993 r  calculate_top/input_res_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.001    51.993    calculate_top/input_res_reg[2]_i_10_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.093 r  calculate_top/input_res_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.093    calculate_top/input_res_reg[2]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.193 r  calculate_top/input_res_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.193    calculate_top/input_res_reg[2]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.343 r  calculate_top/input_res_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.743    53.087    calculate_top/input_res_reg[2]_i_1_n_2
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.277    53.364 r  calculate_top/input_res_reg[1]_i_42/O
                         net (fo=1, routed)           0.000    53.364    calculate_top/input_res_reg[1]_i_42_n_0
    SLICE_X77Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.821 r  calculate_top/input_res_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.821    calculate_top/input_res_reg[1]_i_35_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.919 r  calculate_top/input_res_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.919    calculate_top/input_res_reg[1]_i_30_n_0
    SLICE_X77Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.017 r  calculate_top/input_res_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.017    calculate_top/input_res_reg[1]_i_25_n_0
    SLICE_X77Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.115 r  calculate_top/input_res_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.115    calculate_top/input_res_reg[1]_i_20_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.213 r  calculate_top/input_res_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.213    calculate_top/input_res_reg[1]_i_15_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.311 r  calculate_top/input_res_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001    54.311    calculate_top/input_res_reg[1]_i_10_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.409 r  calculate_top/input_res_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.409    calculate_top/input_res_reg[1]_i_5_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.507 r  calculate_top/input_res_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.507    calculate_top/input_res_reg[1]_i_2_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.656 r  calculate_top/input_res_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.868    55.524    calculate_top/input_res_reg[1]_i_1_n_2
    SLICE_X78Y144        LUT3 (Prop_lut3_I0_O)        0.275    55.799 r  calculate_top/input_res_reg[0]_i_42/O
                         net (fo=1, routed)           0.000    55.799    calculate_top/input_res_reg[0]_i_42_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    56.222 r  calculate_top/input_res_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.222    calculate_top/input_res_reg[0]_i_34_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.322 r  calculate_top/input_res_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.322    calculate_top/input_res_reg[0]_i_29_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.422 r  calculate_top/input_res_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.422    calculate_top/input_res_reg[0]_i_24_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.522 r  calculate_top/input_res_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.522    calculate_top/input_res_reg[0]_i_19_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.622 r  calculate_top/input_res_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.622    calculate_top/input_res_reg[0]_i_14_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.722 r  calculate_top/input_res_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    56.723    calculate_top/input_res_reg[0]_i_9_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.823 r  calculate_top/input_res_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.823    calculate_top/input_res_reg[0]_i_4_n_0
    SLICE_X78Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.923 r  calculate_top/input_res_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.923    calculate_top/input_res_reg[0]_i_2_n_0
    SLICE_X78Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.130 r  calculate_top/input_res_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    57.130    calculate_top/input_res_reg[0]_i_1_n_3
    SLICE_X78Y152        LDCE (DToQ_ldce_D_Q)         0.294    57.424 r  calculate_top/input_res_reg[0]/Q
                         net (fo=1, routed)           0.842    58.266    calculate_top/input_res[0]
    SLICE_X73Y136        LUT2 (Prop_lut2_I0_O)        0.105    58.371 r  calculate_top/d4[0]_i_7/O
                         net (fo=2, routed)           0.384    58.754    calculate_top/d4[0]_i_7_n_0
    SLICE_X72Y136        LUT6 (Prop_lut6_I5_O)        0.105    58.859 r  calculate_top/d4[0]_i_1/O
                         net (fo=15, routed)          0.748    59.607    vga_top_inst/RI_pix_inst/ri_inst/d4_reg[3]_0[0]
    SLICE_X78Y131        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.319    24.638    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X78Y131        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d4_reg[0]/C
                         clock pessimism              0.172    24.810    
                         clock uncertainty           -0.035    24.775    
    SLICE_X78Y131        FDCE (Setup_fdce_C_D)       -0.015    24.760    vga_top_inst/RI_pix_inst/ri_inst/d4_reg[0]
  -------------------------------------------------------------------
                         required time                         24.760    
                         arrival time                         -59.607    
  -------------------------------------------------------------------
                         slack                                -34.848    

Slack (VIOLATED) :        -31.943ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/d4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        51.781ns  (logic 36.565ns (70.614%)  route 15.217ns (29.386%))
  Logic Levels:           212  (CARRY4=189 LDCE=1 LUT2=1 LUT3=20 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 24.637 - 20.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516     5.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375     8.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605     8.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105     9.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000     9.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000     9.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    10.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    11.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    11.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    11.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    12.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    12.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    13.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    13.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    13.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    15.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    16.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    16.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    16.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    17.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    18.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    18.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    18.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    18.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    19.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    20.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    20.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    20.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    20.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    22.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    22.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    22.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    23.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    23.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    23.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    24.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    24.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    24.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    25.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    26.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    26.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    26.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    27.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    28.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    28.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    28.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    28.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    30.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    30.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    31.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    31.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    32.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    33.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    33.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    33.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    34.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    35.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    35.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    35.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    37.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    37.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    37.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    37.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    38.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    39.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    39.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    39.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    39.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    41.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    41.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    42.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    42.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    44.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    44.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    44.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    45.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    46.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    46.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    46.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    47.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    47.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    48.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    48.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    48.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    49.674    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.772 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.772    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.870 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.870    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.019 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.755    50.774    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X74Y144        LUT3 (Prop_lut3_I0_O)        0.275    51.049 r  calculate_top/input_res_reg[2]_i_42/O
                         net (fo=1, routed)           0.000    51.049    calculate_top/input_res_reg[2]_i_42_n_0
    SLICE_X74Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.493 r  calculate_top/input_res_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.493    calculate_top/input_res_reg[2]_i_35_n_0
    SLICE_X74Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.593 r  calculate_top/input_res_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.593    calculate_top/input_res_reg[2]_i_30_n_0
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.693 r  calculate_top/input_res_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.693    calculate_top/input_res_reg[2]_i_25_n_0
    SLICE_X74Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.793 r  calculate_top/input_res_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.793    calculate_top/input_res_reg[2]_i_20_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.893 r  calculate_top/input_res_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.893    calculate_top/input_res_reg[2]_i_15_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.993 r  calculate_top/input_res_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.001    51.993    calculate_top/input_res_reg[2]_i_10_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.093 r  calculate_top/input_res_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.093    calculate_top/input_res_reg[2]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.193 r  calculate_top/input_res_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.193    calculate_top/input_res_reg[2]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.343 r  calculate_top/input_res_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.743    53.087    calculate_top/input_res_reg[2]_i_1_n_2
    SLICE_X77Y144        LUT3 (Prop_lut3_I0_O)        0.277    53.364 r  calculate_top/input_res_reg[1]_i_42/O
                         net (fo=1, routed)           0.000    53.364    calculate_top/input_res_reg[1]_i_42_n_0
    SLICE_X77Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.821 r  calculate_top/input_res_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.821    calculate_top/input_res_reg[1]_i_35_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.919 r  calculate_top/input_res_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.919    calculate_top/input_res_reg[1]_i_30_n_0
    SLICE_X77Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.017 r  calculate_top/input_res_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.017    calculate_top/input_res_reg[1]_i_25_n_0
    SLICE_X77Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.115 r  calculate_top/input_res_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.115    calculate_top/input_res_reg[1]_i_20_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.213 r  calculate_top/input_res_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.213    calculate_top/input_res_reg[1]_i_15_n_0
    SLICE_X77Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.311 r  calculate_top/input_res_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.001    54.311    calculate_top/input_res_reg[1]_i_10_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.409 r  calculate_top/input_res_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.409    calculate_top/input_res_reg[1]_i_5_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.507 r  calculate_top/input_res_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.507    calculate_top/input_res_reg[1]_i_2_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.656 f  calculate_top/input_res_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.000    54.656    calculate_top/input_res_reg[1]_i_1_n_2
    SLICE_X77Y152        LDCE (DToQ_ldce_D_Q)         0.316    54.972 f  calculate_top/input_res_reg[1]/Q
                         net (fo=6, routed)           0.356    55.328    calculate_top/input_res[1]
    SLICE_X76Y153        LUT3 (Prop_lut3_I0_O)        0.105    55.433 r  calculate_top/d4[3]_i_7__0/O
                         net (fo=13, routed)          1.250    56.684    calculate_top/d2[3]_i_68__0_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I5_O)        0.105    56.789 r  calculate_top/d4[1]_i_1/O
                         net (fo=1, routed)           0.000    56.789    vga_top_inst/RI_pix_inst/ri_inst/d4_reg[3]_0[1]
    SLICE_X76Y133        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.318    24.637    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X76Y133        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d4_reg[1]/C
                         clock pessimism              0.172    24.809    
                         clock uncertainty           -0.035    24.774    
    SLICE_X76Y133        FDCE (Setup_fdce_C_D)        0.072    24.846    vga_top_inst/RI_pix_inst/ri_inst/d4_reg[1]
  -------------------------------------------------------------------
                         required time                         24.846    
                         arrival time                         -56.789    
  -------------------------------------------------------------------
                         slack                                -31.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_top_inst/RO_pix_inst/num4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RO_pix_inst/temp_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.596     1.679    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X81Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/num4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.141     1.820 r  vga_top_inst/RO_pix_inst/num4_reg[10]/Q
                         net (fo=1, routed)           0.055     1.876    vga_top_inst/RO_pix_inst/num4_reg_n_0_[10]
    SLICE_X81Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.867     2.205    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X81Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[58]/C
                         clock pessimism             -0.525     1.679    
    SLICE_X81Y110        FDRE (Hold_fdre_C_D)         0.075     1.754    vga_top_inst/RO_pix_inst/temp_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_top_inst/RO_pix_inst/num4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RO_pix_inst/temp_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.592     1.675    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X79Y113        FDRE                                         r  vga_top_inst/RO_pix_inst/num4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.816 r  vga_top_inst/RO_pix_inst/num4_reg[15]/Q
                         net (fo=1, routed)           0.055     1.872    vga_top_inst/RO_pix_inst/num4_reg_n_0_[15]
    SLICE_X79Y113        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.862     2.200    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X79Y113        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[63]/C
                         clock pessimism             -0.524     1.675    
    SLICE_X79Y113        FDRE (Hold_fdre_C_D)         0.075     1.750    vga_top_inst/RO_pix_inst/temp_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga_top_inst/RO_pix_inst/num4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RO_pix_inst/temp_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.596     1.679    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X81Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/num4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.141     1.820 r  vga_top_inst/RO_pix_inst/num4_reg[11]/Q
                         net (fo=1, routed)           0.055     1.876    vga_top_inst/RO_pix_inst/num4_reg_n_0_[11]
    SLICE_X81Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.867     2.205    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X81Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[59]/C
                         clock pessimism             -0.525     1.679    
    SLICE_X81Y110        FDRE (Hold_fdre_C_D)         0.071     1.750    vga_top_inst/RO_pix_inst/temp_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_top_inst/RO_pix_inst/num4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RO_pix_inst/temp_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.600     1.683    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X82Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/num4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141     1.824 r  vga_top_inst/RO_pix_inst/num4_reg[3]/Q
                         net (fo=1, routed)           0.057     1.881    vga_top_inst/RO_pix_inst/num4_reg_n_0_[3]
    SLICE_X82Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.871     2.209    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X82Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[51]/C
                         clock pessimism             -0.525     1.683    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.071     1.754    vga_top_inst/RO_pix_inst/temp_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_top_inst/RO_pix_inst/num4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RO_pix_inst/temp_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.600     1.683    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X82Y111        FDRE                                         r  vga_top_inst/RO_pix_inst/num4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141     1.824 r  vga_top_inst/RO_pix_inst/num4_reg[5]/Q
                         net (fo=1, routed)           0.057     1.881    vga_top_inst/RO_pix_inst/num4_reg_n_0_[5]
    SLICE_X82Y111        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.871     2.209    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X82Y111        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[53]/C
                         clock pessimism             -0.525     1.683    
    SLICE_X82Y111        FDRE (Hold_fdre_C_D)         0.071     1.754    vga_top_inst/RO_pix_inst/temp_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_top_inst/RI_pix_inst/num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/temp_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.551     1.634    vga_top_inst/RI_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X68Y124        FDRE                                         r  vga_top_inst/RI_pix_inst/num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_fdre_C_Q)         0.141     1.775 r  vga_top_inst/RI_pix_inst/num1_reg[0]/Q
                         net (fo=1, routed)           0.064     1.839    vga_top_inst/RI_pix_inst/p_40_out[96]
    SLICE_X68Y124        FDRE                                         r  vga_top_inst/RI_pix_inst/temp_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.820     2.157    vga_top_inst/RI_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X68Y124        FDRE                                         r  vga_top_inst/RI_pix_inst/temp_reg[96]/C
                         clock pessimism             -0.522     1.634    
    SLICE_X68Y124        FDRE (Hold_fdre_C_D)         0.075     1.709    vga_top_inst/RI_pix_inst/temp_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_top_inst/vmin_pix_inst/num1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vmin_pix_inst/temp_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.566     1.649    vga_top_inst/vmin_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  vga_top_inst/vmin_pix_inst/num1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  vga_top_inst/vmin_pix_inst/num1_reg[15]/Q
                         net (fo=1, routed)           0.064     1.854    vga_top_inst/vmin_pix_inst/num1_reg_n_0_[15]
    SLICE_X64Y94         FDRE                                         r  vga_top_inst/vmin_pix_inst/temp_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.838     2.175    vga_top_inst/vmin_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  vga_top_inst/vmin_pix_inst/temp_reg[95]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.075     1.724    vga_top_inst/vmin_pix_inst/temp_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_top_inst/RO_pix_inst/num4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RO_pix_inst/temp_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.600     1.683    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X82Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/num4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141     1.824 r  vga_top_inst/RO_pix_inst/num4_reg[2]/Q
                         net (fo=1, routed)           0.064     1.888    vga_top_inst/RO_pix_inst/num4_reg_n_0_[2]
    SLICE_X82Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.871     2.209    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X82Y110        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[50]/C
                         clock pessimism             -0.525     1.683    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.075     1.758    vga_top_inst/RO_pix_inst/temp_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_top_inst/RO_pix_inst/num4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RO_pix_inst/temp_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.600     1.683    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X82Y111        FDRE                                         r  vga_top_inst/RO_pix_inst/num4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141     1.824 r  vga_top_inst/RO_pix_inst/num4_reg[4]/Q
                         net (fo=1, routed)           0.064     1.888    vga_top_inst/RO_pix_inst/num4_reg_n_0_[4]
    SLICE_X82Y111        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.871     2.209    vga_top_inst/RO_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X82Y111        FDRE                                         r  vga_top_inst/RO_pix_inst/temp_reg[52]/C
                         clock pessimism             -0.525     1.683    
    SLICE_X82Y111        FDRE (Hold_fdre_C_D)         0.075     1.758    vga_top_inst/RO_pix_inst/temp_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga_top_inst/vmax_pix_inst/num2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/temp_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.490%)  route 0.310ns (62.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.606     1.689    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X89Y98         FDRE                                         r  vga_top_inst/vmax_pix_inst/num2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  vga_top_inst/vmax_pix_inst/num2_reg[8]/Q
                         net (fo=2, routed)           0.310     2.140    vga_top_inst/vmax_pix_inst/ri_inst/temp_reg[63][8]
    SLICE_X83Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.185 r  vga_top_inst/vmax_pix_inst/ri_inst/temp[72]_i_1__1/O
                         net (fo=1, routed)           0.000     2.185    vga_top_inst/vmax_pix_inst/ri_inst_n_45
    SLICE_X83Y100        FDRE                                         r  vga_top_inst/vmax_pix_inst/temp_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.874     2.212    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y100        FDRE                                         r  vga_top_inst/vmax_pix_inst/temp_reg[72]/C
                         clock pessimism             -0.253     1.958    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.092     2.050    vga_top_inst/vmax_pix_inst/temp_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y42    vga_top_inst/freq_chart_inst/chart_ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2   sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X85Y85    adc_samp_top/ad_data_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X85Y85    adc_samp_top/ad_data_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X84Y85    adc_samp_top/ad_data_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X85Y81    adc_samp_top/ad_data_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X85Y81    adc_samp_top/ad_data_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X84Y85    adc_samp_top/ad_data_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X84Y85    adc_samp_top/ad_data_reg_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y110   vga_top_inst/RO_pix_inst/num3_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y110   vga_top_inst/RO_pix_inst/temp_reg[113]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y110   vga_top_inst/RO_pix_inst/temp_reg[148]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y110   vga_top_inst/RO_pix_inst/temp_reg[149]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y110   vga_top_inst/RO_pix_inst/temp_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X85Y85    adc_samp_top/ad_data_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X85Y85    adc_samp_top/ad_data_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y85    adc_samp_top/ad_data_reg_reg[11]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X85Y81    adc_samp_top/ad_data_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X85Y81    adc_samp_top/ad_data_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y81    adc_samp_top/ad_data_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y81    adc_samp_top/ad_data_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y81    adc_samp_top/ad_data_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y81    adc_samp_top/ad_data_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y103   vga_top_inst/vmax_pix_inst/temp_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y103   vga_top_inst/vmax_pix_inst/temp_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.410ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/freq_chart_inst/out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.472ns  (logic 1.168ns (11.154%)  route 9.304ns (88.846%))
  Logic Levels:           7  (LUT3=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 29.641 - 25.000 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568     5.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439     4.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433     5.363 f  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704     6.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105     6.172 f  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811     6.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105     7.088 f  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.086     8.173    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X78Y104        LUT6 (Prop_lut6_I5_O)        0.105     8.278 r  vga_top_inst/vga_ctrl_inst/temp[146]_i_3/O
                         net (fo=83, routed)          2.800    11.078    vga_top_inst/vga_ctrl_inst/cnt_h_reg[10]_1
    SLICE_X65Y116        LUT3 (Prop_lut3_I2_O)        0.105    11.183 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_4/O
                         net (fo=167, routed)         2.414    13.598    vga_top_inst/vga_ctrl_inst/pix_y[1]
    SLICE_X72Y107        LUT6 (Prop_lut6_I4_O)        0.105    13.703 r  vga_top_inst/vga_ctrl_inst/out_i_15/O
                         net (fo=1, routed)           0.775    14.477    vga_top_inst/vga_ctrl_inst/out_i_15_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I0_O)        0.105    14.582 r  vga_top_inst/vga_ctrl_inst/out_i_7/O
                         net (fo=1, routed)           0.714    15.297    vga_top_inst/vga_ctrl_inst/out_i_7_n_0
    SLICE_X72Y106        LUT6 (Prop_lut6_I5_O)        0.105    15.402 r  vga_top_inst/vga_ctrl_inst/out_i_1/O
                         net (fo=1, routed)           0.000    15.402    vga_top_inst/freq_chart_inst/out1_out
    SLICE_X72Y106        FDCE                                         r  vga_top_inst/freq_chart_inst/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.322    29.641    vga_top_inst/freq_chart_inst/clk_out1
    SLICE_X72Y106        FDCE                                         r  vga_top_inst/freq_chart_inst/out_reg/C
                         clock pessimism              0.238    29.879    
                         clock uncertainty           -0.098    29.781    
    SLICE_X72Y106        FDCE (Setup_fdce_C_D)        0.030    29.811    vga_top_inst/freq_chart_inst/out_reg
  -------------------------------------------------------------------
                         required time                         29.811    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                 14.410    

Slack (MET) :             16.151ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 1.168ns (14.159%)  route 7.081ns (85.841%))
  Logic Levels:           7  (LUT3=2 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 29.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568     5.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439     4.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433     5.363 f  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704     6.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105     6.172 f  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811     6.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105     7.088 f  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.693     8.781    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.105     8.886 r  vga_top_inst/vga_ctrl_inst/temp[6]_i_2/O
                         net (fo=93, routed)          0.692     9.577    vga_top_inst/vga_ctrl_inst/cnt_v_reg[8]_0[0]
    SLICE_X78Y107        LUT6 (Prop_lut6_I1_O)        0.105     9.682 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_22/O
                         net (fo=1, routed)           0.682    10.365    vga_top_inst/vga_ctrl_inst/ram_reg_i_22_n_0
    SLICE_X78Y107        LUT6 (Prop_lut6_I3_O)        0.105    10.470 f  vga_top_inst/vga_ctrl_inst/ram_reg_i_10/O
                         net (fo=19, routed)          1.104    11.574    vga_top_inst/vga_ctrl_inst/freq_chart_inst/select_flag__30
    SLICE_X74Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.679 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_9/O
                         net (fo=3, routed)           0.787    12.466    vga_top_inst/vga_ctrl_inst/ram_reg_i_9_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.105    12.571 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_2/O
                         net (fo=1, routed)           0.608    13.179    vga_top_inst/freq_chart_inst/chart_ram/ADDRBWRADDR[6]
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.361    29.680    vga_top_inst/freq_chart_inst/chart_ram/clk_out1
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.238    29.918    
                         clock uncertainty           -0.098    29.820    
    RAMB18_X2Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    29.330    vga_top_inst/freq_chart_inst/chart_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         29.330    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 16.151    

Slack (MET) :             16.326ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.168ns (14.466%)  route 6.906ns (85.534%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 29.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568     5.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439     4.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433     5.363 f  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704     6.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105     6.172 f  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811     6.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105     7.088 f  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.693     8.781    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.105     8.886 r  vga_top_inst/vga_ctrl_inst/temp[6]_i_2/O
                         net (fo=93, routed)          0.692     9.577    vga_top_inst/vga_ctrl_inst/cnt_v_reg[8]_0[0]
    SLICE_X78Y107        LUT6 (Prop_lut6_I1_O)        0.105     9.682 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_22/O
                         net (fo=1, routed)           0.682    10.365    vga_top_inst/vga_ctrl_inst/ram_reg_i_22_n_0
    SLICE_X78Y107        LUT6 (Prop_lut6_I3_O)        0.105    10.470 f  vga_top_inst/vga_ctrl_inst/ram_reg_i_10/O
                         net (fo=19, routed)          1.104    11.574    vga_top_inst/vga_ctrl_inst/freq_chart_inst/select_flag__30
    SLICE_X74Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.679 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_9/O
                         net (fo=3, routed)           0.528    12.207    vga_top_inst/vga_ctrl_inst/ram_reg_i_9_n_0
    SLICE_X77Y104        LUT2 (Prop_lut2_I0_O)        0.105    12.312 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_3/O
                         net (fo=1, routed)           0.692    13.004    vga_top_inst/freq_chart_inst/chart_ram/ADDRBWRADDR[5]
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.361    29.680    vga_top_inst/freq_chart_inst/chart_ram/clk_out1
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.238    29.918    
                         clock uncertainty           -0.098    29.820    
    RAMB18_X2Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    29.330    vga_top_inst/freq_chart_inst/chart_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         29.330    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                 16.326    

Slack (MET) :             16.421ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 1.168ns (14.638%)  route 6.811ns (85.362%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 29.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568     5.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439     4.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433     5.363 f  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704     6.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105     6.172 f  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811     6.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105     7.088 f  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.693     8.781    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.105     8.886 r  vga_top_inst/vga_ctrl_inst/temp[6]_i_2/O
                         net (fo=93, routed)          0.692     9.577    vga_top_inst/vga_ctrl_inst/cnt_v_reg[8]_0[0]
    SLICE_X78Y107        LUT6 (Prop_lut6_I1_O)        0.105     9.682 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_22/O
                         net (fo=1, routed)           0.682    10.365    vga_top_inst/vga_ctrl_inst/ram_reg_i_22_n_0
    SLICE_X78Y107        LUT6 (Prop_lut6_I3_O)        0.105    10.470 f  vga_top_inst/vga_ctrl_inst/ram_reg_i_10/O
                         net (fo=19, routed)          1.104    11.574    vga_top_inst/vga_ctrl_inst/freq_chart_inst/select_flag__30
    SLICE_X74Y105        LUT6 (Prop_lut6_I3_O)        0.105    11.679 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_9/O
                         net (fo=3, routed)           0.468    12.146    vga_top_inst/vga_ctrl_inst/ram_reg_i_9_n_0
    SLICE_X77Y105        LUT6 (Prop_lut6_I0_O)        0.105    12.251 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_1/O
                         net (fo=1, routed)           0.658    12.909    vga_top_inst/freq_chart_inst/chart_ram/ADDRBWRADDR[7]
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.361    29.680    vga_top_inst/freq_chart_inst/chart_ram/clk_out1
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.238    29.918    
                         clock uncertainty           -0.098    29.820    
    RAMB18_X2Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    29.330    vga_top_inst/freq_chart_inst/chart_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         29.330    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                 16.421    

Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 1.063ns (14.706%)  route 6.165ns (85.294%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 29.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568     5.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439     4.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433     5.363 f  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704     6.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105     6.172 f  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811     6.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105     7.088 f  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.693     8.781    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.105     8.886 r  vga_top_inst/vga_ctrl_inst/temp[6]_i_2/O
                         net (fo=93, routed)          0.692     9.577    vga_top_inst/vga_ctrl_inst/cnt_v_reg[8]_0[0]
    SLICE_X78Y107        LUT6 (Prop_lut6_I1_O)        0.105     9.682 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_22/O
                         net (fo=1, routed)           0.682    10.365    vga_top_inst/vga_ctrl_inst/ram_reg_i_22_n_0
    SLICE_X78Y107        LUT6 (Prop_lut6_I3_O)        0.105    10.470 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_10/O
                         net (fo=19, routed)          1.009    11.478    vga_top_inst/vga_ctrl_inst/freq_chart_inst/select_flag__30
    SLICE_X73Y105        LUT6 (Prop_lut6_I5_O)        0.105    11.583 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_4/O
                         net (fo=1, routed)           0.575    12.158    vga_top_inst/freq_chart_inst/chart_ram/ADDRBWRADDR[4]
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.361    29.680    vga_top_inst/freq_chart_inst/chart_ram/clk_out1
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.238    29.918    
                         clock uncertainty           -0.098    29.820    
    RAMB18_X2Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    29.330    vga_top_inst/freq_chart_inst/chart_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         29.330    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.561ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 1.063ns (15.544%)  route 5.776ns (84.456%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 29.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568     5.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439     4.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433     5.363 f  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704     6.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105     6.172 f  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811     6.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105     7.088 f  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.693     8.781    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.105     8.886 r  vga_top_inst/vga_ctrl_inst/temp[6]_i_2/O
                         net (fo=93, routed)          0.692     9.577    vga_top_inst/vga_ctrl_inst/cnt_v_reg[8]_0[0]
    SLICE_X78Y107        LUT6 (Prop_lut6_I1_O)        0.105     9.682 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_22/O
                         net (fo=1, routed)           0.682    10.365    vga_top_inst/vga_ctrl_inst/ram_reg_i_22_n_0
    SLICE_X78Y107        LUT6 (Prop_lut6_I3_O)        0.105    10.470 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_10/O
                         net (fo=19, routed)          0.589    11.058    vga_top_inst/vga_ctrl_inst/freq_chart_inst/select_flag__30
    SLICE_X72Y105        LUT3 (Prop_lut3_I0_O)        0.105    11.163 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_7/O
                         net (fo=1, routed)           0.606    11.769    vga_top_inst/freq_chart_inst/chart_ram/ADDRBWRADDR[1]
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.361    29.680    vga_top_inst/freq_chart_inst/chart_ram/clk_out1
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.238    29.918    
                         clock uncertainty           -0.098    29.820    
    RAMB18_X2Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    29.330    vga_top_inst/freq_chart_inst/chart_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         29.330    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                 17.561    

Slack (MET) :             17.587ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 1.063ns (15.602%)  route 5.750ns (84.398%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 29.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568     5.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439     4.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433     5.363 f  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704     6.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105     6.172 f  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811     6.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105     7.088 f  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.693     8.781    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.105     8.886 r  vga_top_inst/vga_ctrl_inst/temp[6]_i_2/O
                         net (fo=93, routed)          0.692     9.577    vga_top_inst/vga_ctrl_inst/cnt_v_reg[8]_0[0]
    SLICE_X78Y107        LUT6 (Prop_lut6_I1_O)        0.105     9.682 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_22/O
                         net (fo=1, routed)           0.682    10.365    vga_top_inst/vga_ctrl_inst/ram_reg_i_22_n_0
    SLICE_X78Y107        LUT6 (Prop_lut6_I3_O)        0.105    10.470 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_10/O
                         net (fo=19, routed)          0.593    11.063    vga_top_inst/vga_ctrl_inst/freq_chart_inst/select_flag__30
    SLICE_X72Y105        LUT2 (Prop_lut2_I0_O)        0.105    11.168 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_8/O
                         net (fo=1, routed)           0.575    11.743    vga_top_inst/freq_chart_inst/chart_ram/ADDRBWRADDR[0]
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.361    29.680    vga_top_inst/freq_chart_inst/chart_ram/clk_out1
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.238    29.918    
                         clock uncertainty           -0.098    29.820    
    RAMB18_X2Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    29.330    vga_top_inst/freq_chart_inst/chart_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         29.330    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                 17.587    

Slack (MET) :             17.599ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 1.063ns (15.629%)  route 5.738ns (84.371%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 29.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568     5.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439     4.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433     5.363 f  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704     6.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105     6.172 f  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811     6.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105     7.088 f  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.693     8.781    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.105     8.886 r  vga_top_inst/vga_ctrl_inst/temp[6]_i_2/O
                         net (fo=93, routed)          0.692     9.577    vga_top_inst/vga_ctrl_inst/cnt_v_reg[8]_0[0]
    SLICE_X78Y107        LUT6 (Prop_lut6_I1_O)        0.105     9.682 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_22/O
                         net (fo=1, routed)           0.682    10.365    vga_top_inst/vga_ctrl_inst/ram_reg_i_22_n_0
    SLICE_X78Y107        LUT6 (Prop_lut6_I3_O)        0.105    10.470 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_10/O
                         net (fo=19, routed)          0.562    11.032    vga_top_inst/vga_ctrl_inst/freq_chart_inst/select_flag__30
    SLICE_X74Y104        LUT5 (Prop_lut5_I0_O)        0.105    11.137 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_5/O
                         net (fo=1, routed)           0.595    11.731    vga_top_inst/freq_chart_inst/chart_ram/ADDRBWRADDR[3]
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.361    29.680    vga_top_inst/freq_chart_inst/chart_ram/clk_out1
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.238    29.918    
                         clock uncertainty           -0.098    29.820    
    RAMB18_X2Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    29.330    vga_top_inst/freq_chart_inst/chart_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         29.330    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 17.599    

Slack (MET) :             17.694ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.063ns (15.852%)  route 5.643ns (84.148%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 29.680 - 25.000 ) 
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568     5.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439     4.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433     5.363 f  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704     6.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105     6.172 f  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811     6.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105     7.088 f  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.693     8.781    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.105     8.886 r  vga_top_inst/vga_ctrl_inst/temp[6]_i_2/O
                         net (fo=93, routed)          0.692     9.577    vga_top_inst/vga_ctrl_inst/cnt_v_reg[8]_0[0]
    SLICE_X78Y107        LUT6 (Prop_lut6_I1_O)        0.105     9.682 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_22/O
                         net (fo=1, routed)           0.682    10.365    vga_top_inst/vga_ctrl_inst/ram_reg_i_22_n_0
    SLICE_X78Y107        LUT6 (Prop_lut6_I3_O)        0.105    10.470 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_10/O
                         net (fo=19, routed)          0.589    11.059    vga_top_inst/vga_ctrl_inst/freq_chart_inst/select_flag__30
    SLICE_X72Y105        LUT4 (Prop_lut4_I3_O)        0.105    11.164 r  vga_top_inst/vga_ctrl_inst/ram_reg_i_6/O
                         net (fo=1, routed)           0.472    11.636    vga_top_inst/freq_chart_inst/chart_ram/ADDRBWRADDR[2]
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.361    29.680    vga_top_inst/freq_chart_inst/chart_ram/clk_out1
    RAMB18_X2Y42         RAMB18E1                                     r  vga_top_inst/freq_chart_inst/chart_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.238    29.918    
                         clock uncertainty           -0.098    29.820    
    RAMB18_X2Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.490    29.330    vga_top_inst/freq_chart_inst/chart_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         29.330    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                 17.694    

Slack (MET) :             18.318ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.589ns (9.325%)  route 5.727ns (90.675%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 29.666 - 25.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568     5.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.447     4.938    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X83Y106        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.379     5.317 r  vga_top_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=73, routed)          0.961     6.278    vga_top_inst/vga_ctrl_inst/cnt_v_reg[0]_0[0]
    SLICE_X83Y107        LUT4 (Prop_lut4_I0_O)        0.105     6.383 f  vga_top_inst/vga_ctrl_inst/reg_temp[18]_i_4/O
                         net (fo=1, routed)           0.436     6.819    vga_top_inst/vga_ctrl_inst/reg_temp[18]_i_4_n_0
    SLICE_X80Y107        LUT6 (Prop_lut6_I3_O)        0.105     6.924 r  vga_top_inst/vga_ctrl_inst/reg_temp[18]_i_1/O
                         net (fo=191, routed)         4.331    11.254    vga_top_inst/vmax_pix_inst/ri_inst/update_flag
    SLICE_X83Y88         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.347    29.666    vga_top_inst/vmax_pix_inst/ri_inst/clk_out1
    SLICE_X83Y88         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[0]/C
                         clock pessimism              0.172    29.838    
                         clock uncertainty           -0.098    29.740    
    SLICE_X83Y88         FDCE (Setup_fdce_C_CE)      -0.168    29.572    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         29.572    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                 18.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/ri_inst/q4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.398%)  route 0.299ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.565     1.648    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X70Y90         FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDCE (Prop_fdce_C_Q)         0.164     1.812 r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.299     2.112    vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg_n_0_[4]
    SLICE_X69Y100        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/q4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.837     2.174    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X69Y100        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/q4_reg[0]/C
                         clock pessimism             -0.253     1.920    
    SLICE_X69Y100        FDCE (Hold_fdce_C_D)         0.070     1.990    vga_top_inst/vpp_pix_inst/ri_inst/q4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/ri_inst/kilo_flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.564     1.647    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X68Y103        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDCE (Prop_fdce_C_Q)         0.141     1.788 r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.064     1.852    vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg_n_0_[0]
    SLICE_X68Y103        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/kilo_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.836     2.173    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X68Y103        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/kilo_flag_reg[0]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X68Y103        FDCE (Hold_fdce_C_D)         0.075     1.722    vga_top_inst/vpp_pix_inst/ri_inst/kilo_flag_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/q1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584     1.667    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X75Y129        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDCE (Prop_fdce_C_Q)         0.141     1.808 r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[19]/Q
                         net (fo=1, routed)           0.098     1.906    vga_top_inst/RI_pix_inst/ri_inst/p_0_in[3]
    SLICE_X76Y128        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/q1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.854     2.191    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X76Y128        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/q1_reg[3]/C
                         clock pessimism             -0.510     1.680    
    SLICE_X76Y128        FDCE (Hold_fdce_C_D)         0.059     1.739    vga_top_inst/RI_pix_inst/ri_inst/q1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmin_pix_inst/ri_inst/q4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.565     1.648    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X69Y91         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDCE (Prop_fdce_C_Q)         0.141     1.789 r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[6]/Q
                         net (fo=1, routed)           0.115     1.904    vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg_n_0_[6]
    SLICE_X69Y92         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/q4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.837     2.174    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X69Y92         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/q4_reg[2]/C
                         clock pessimism             -0.509     1.664    
    SLICE_X69Y92         FDCE (Hold_fdce_C_D)         0.072     1.736    vga_top_inst/vmin_pix_inst/ri_inst/q4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmin_pix_inst/ri_inst/q2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.565     1.648    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.789 r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[13]/Q
                         net (fo=1, routed)           0.115     1.904    vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg_n_0_[13]
    SLICE_X69Y92         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/q2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.837     2.174    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X69Y92         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/q2_reg[1]/C
                         clock pessimism             -0.509     1.664    
    SLICE_X69Y92         FDCE (Hold_fdce_C_D)         0.070     1.734    vga_top_inst/vmin_pix_inst/ri_inst/q2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.604     1.687    vga_top_inst/vmax_pix_inst/ri_inst/clk_out1
    SLICE_X82Y93         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[9]/Q
                         net (fo=1, routed)           0.118     1.947    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg_n_0_[9]
    SLICE_X82Y93         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.876     2.213    vga_top_inst/vmax_pix_inst/ri_inst/clk_out1
    SLICE_X82Y93         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[1]/C
                         clock pessimism             -0.525     1.687    
    SLICE_X82Y93         FDCE (Hold_fdce_C_D)         0.070     1.757    vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/q4_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.007%)  route 0.114ns (40.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.585     1.668    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X74Y130        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDCE (Prop_fdce_C_Q)         0.164     1.832 r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.114     1.946    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg_n_0_[7]
    SLICE_X75Y130        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/q4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.855     2.193    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X75Y130        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/q4_reg[3]/C
                         clock pessimism             -0.511     1.681    
    SLICE_X75Y130        FDCE (Hold_fdce_C_D)         0.070     1.751    vga_top_inst/RI_pix_inst/ri_inst/q4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmin_pix_inst/ri_inst/kilo_flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.564     1.647    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X71Y89         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.170     1.958    vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg_n_0_[0]
    SLICE_X67Y90         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/kilo_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.837     2.174    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X67Y90         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/kilo_flag_reg[0]/C
                         clock pessimism             -0.487     1.686    
    SLICE_X67Y90         FDCE (Hold_fdce_C_D)         0.070     1.756    vga_top_inst/vmin_pix_inst/ri_inst/kilo_flag_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/ri_inst/q2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.488%)  route 0.176ns (55.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.564     1.647    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X64Y104        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDCE (Prop_fdce_C_Q)         0.141     1.788 r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[13]/Q
                         net (fo=1, routed)           0.176     1.964    vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg_n_0_[13]
    SLICE_X63Y104        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/q2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.834     2.172    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X63Y104        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/q2_reg[1]/C
                         clock pessimism             -0.487     1.684    
    SLICE_X63Y104        FDCE (Hold_fdce_C_D)         0.070     1.754    vga_top_inst/vpp_pix_inst/ri_inst/q2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.454%)  route 0.176ns (55.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.563     1.646    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X69Y108        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDCE (Prop_fdce_C_Q)         0.141     1.787 r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[16]/Q
                         net (fo=1, routed)           0.176     1.964    vga_top_inst/vpp_pix_inst/ri_inst/p_0_in[0]
    SLICE_X66Y109        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.835     2.172    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X66Y109        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[0]/C
                         clock pessimism             -0.487     1.684    
    SLICE_X66Y109        FDCE (Hold_fdce_C_D)         0.063     1.747    vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y42    vga_top_inst/freq_chart_inst/chart_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y0   vga_top_inst/vga_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X83Y93    vga_top_inst/vmax_pix_inst/ri_inst/kilo_flag_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X86Y95    vga_top_inst/vmax_pix_inst/ri_inst/q1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X84Y90    vga_top_inst/vmax_pix_inst/ri_inst/q1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X84Y90    vga_top_inst/vmax_pix_inst/ri_inst/q1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X77Y92    vga_top_inst/vmax_pix_inst/ri_inst/q2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X76Y93    vga_top_inst/vmax_pix_inst/ri_inst/q2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X77Y90    vga_top_inst/vmax_pix_inst/ri_inst/q2_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X80Y93    vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X80Y94    vga_top_inst/vmax_pix_inst/ri_inst/q4_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X81Y94    vga_top_inst/vmax_pix_inst/ri_inst/q4_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X80Y93    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X67Y90    vga_top_inst/vmin_pix_inst/ri_inst/kilo_flag_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X70Y89    vga_top_inst/vmin_pix_inst/ri_inst/q4_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X71Y89    vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X70Y89    vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X77Y92    vga_top_inst/vmax_pix_inst/ri_inst/q2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X76Y93    vga_top_inst/vmax_pix_inst/ri_inst/q2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X83Y93    vga_top_inst/vmax_pix_inst/ri_inst/kilo_flag_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X84Y90    vga_top_inst/vmax_pix_inst/ri_inst/q1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X84Y90    vga_top_inst/vmax_pix_inst/ri_inst/q1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X84Y93    vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X82Y93    vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X82Y93    vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X82Y94    vga_top_inst/vmax_pix_inst/ri_inst/q4_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X83Y88    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X82Y93    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X84Y90    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3   vga_top_inst/vga_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  sys_clk

Setup :          426  Failing Endpoints,  Worst Slack       -9.191ns,  Total Violation    -2641.540ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.191ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@80.000ns - clk_out1_clk_wiz_0_1 rise@75.000ns)
  Data Path Delay:        13.906ns  (logic 1.689ns (12.146%)  route 12.217ns (87.854%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 84.664 - 80.000 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 79.930 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     75.000    75.000 r  
    U22                                               0.000    75.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    75.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    76.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    78.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568    80.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    79.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433    80.363 r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704    81.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105    81.172 r  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811    81.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105    82.088 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.123    83.211    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X77Y107        LUT5 (Prop_lut5_I3_O)        0.105    83.316 f  vga_top_inst/vga_ctrl_inst/pix_data_i_6/O
                         net (fo=8, routed)           0.836    84.152    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_1[4]
    SLICE_X77Y109        LUT6 (Prop_lut6_I0_O)        0.105    84.257 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_12/O
                         net (fo=13, routed)          1.919    86.176    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.105    86.281 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_2__0/O
                         net (fo=152, routed)         2.968    89.248    vga_top_inst/vga_ctrl_inst/vmax_pix_inst/select_flag
    SLICE_X76Y98         LUT2 (Prop_lut2_I0_O)        0.105    89.353 r  vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0/O
                         net (fo=171, routed)         2.917    92.270    vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I4_O)        0.105    92.375 r  vga_top_inst/vga_ctrl_inst/num2[2]_i_7__1/O
                         net (fo=1, routed)           0.000    92.375    vga_top_inst/vga_ctrl_inst/num2[2]_i_7__1_n_0
    SLICE_X79Y99         MUXF7 (Prop_muxf7_I0_O)      0.178    92.553 r  vga_top_inst/vga_ctrl_inst/num2_reg[2]_i_4__1/O
                         net (fo=1, routed)           0.000    92.553    vga_top_inst/vga_ctrl_inst/num2_reg[2]_i_4__1_n_0
    SLICE_X79Y99         MUXF8 (Prop_muxf8_I1_O)      0.079    92.632 r  vga_top_inst/vga_ctrl_inst/num2_reg[2]_i_2__1/O
                         net (fo=1, routed)           0.940    93.572    vga_top_inst/vga_ctrl_inst/num2_reg[2]_i_2__1_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I5_O)        0.264    93.836 r  vga_top_inst/vga_ctrl_inst/num2[2]_i_1__1/O
                         net (fo=1, routed)           0.000    93.836    vga_top_inst/vmax_pix_inst/num2_reg[14]_0[1]
    SLICE_X80Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   80.000    80.000 r  
    U22                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    81.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    83.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.345    84.664    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num2_reg[2]/C
                         clock pessimism              0.172    84.836    
                         clock uncertainty           -0.263    84.573    
    SLICE_X80Y99         FDRE (Setup_fdre_C_D)        0.072    84.645    vga_top_inst/vmax_pix_inst/num2_reg[2]
  -------------------------------------------------------------------
                         required time                         84.645    
                         arrival time                         -93.836    
  -------------------------------------------------------------------
                         slack                                 -9.191    

Slack (VIOLATED) :        -8.782ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@80.000ns - clk_out1_clk_wiz_0_1 rise@75.000ns)
  Data Path Delay:        13.484ns  (logic 1.715ns (12.719%)  route 11.769ns (87.281%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 84.646 - 80.000 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 79.930 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     75.000    75.000 r  
    U22                                               0.000    75.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    75.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    76.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    78.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568    80.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    79.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433    80.363 r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704    81.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105    81.172 r  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811    81.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105    82.088 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.123    83.211    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X77Y107        LUT5 (Prop_lut5_I3_O)        0.105    83.316 f  vga_top_inst/vga_ctrl_inst/pix_data_i_6/O
                         net (fo=8, routed)           0.836    84.152    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_1[4]
    SLICE_X77Y109        LUT6 (Prop_lut6_I0_O)        0.105    84.257 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_12/O
                         net (fo=13, routed)          1.919    86.176    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.105    86.281 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_2__0/O
                         net (fo=152, routed)         2.968    89.248    vga_top_inst/vga_ctrl_inst/vmax_pix_inst/select_flag
    SLICE_X76Y98         LUT2 (Prop_lut2_I0_O)        0.105    89.353 r  vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0/O
                         net (fo=171, routed)         2.499    91.852    vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0_n_0
    SLICE_X78Y99         LUT6 (Prop_lut6_I2_O)        0.105    91.957 r  vga_top_inst/vga_ctrl_inst/num3[1]_i_6__1/O
                         net (fo=1, routed)           0.000    91.957    vga_top_inst/vga_ctrl_inst/num3[1]_i_6__1_n_0
    SLICE_X78Y99         MUXF7 (Prop_muxf7_I1_O)      0.206    92.163 r  vga_top_inst/vga_ctrl_inst/num3_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.000    92.163    vga_top_inst/vga_ctrl_inst/num3_reg[1]_i_3__1_n_0
    SLICE_X78Y99         MUXF8 (Prop_muxf8_I0_O)      0.082    92.245 r  vga_top_inst/vga_ctrl_inst/num3_reg[1]_i_2__1/O
                         net (fo=1, routed)           0.909    93.155    vga_top_inst/vga_ctrl_inst/num3_reg[1]_i_2__1_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.259    93.414 r  vga_top_inst/vga_ctrl_inst/num3[1]_i_1__1/O
                         net (fo=1, routed)           0.000    93.414    vga_top_inst/vmax_pix_inst/num3_reg[14]_0[0]
    SLICE_X78Y101        FDRE                                         r  vga_top_inst/vmax_pix_inst/num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   80.000    80.000 r  
    U22                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    81.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    83.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.327    84.646    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X78Y101        FDRE                                         r  vga_top_inst/vmax_pix_inst/num3_reg[1]/C
                         clock pessimism              0.172    84.818    
                         clock uncertainty           -0.263    84.555    
    SLICE_X78Y101        FDRE (Setup_fdre_C_D)        0.076    84.631    vga_top_inst/vmax_pix_inst/num3_reg[1]
  -------------------------------------------------------------------
                         required time                         84.631    
                         arrival time                         -93.414    
  -------------------------------------------------------------------
                         slack                                 -8.782    

Slack (VIOLATED) :        -8.603ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@80.000ns - clk_out1_clk_wiz_0_1 rise@75.000ns)
  Data Path Delay:        13.281ns  (logic 1.716ns (12.921%)  route 11.565ns (87.079%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 84.669 - 80.000 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 79.930 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     75.000    75.000 r  
    U22                                               0.000    75.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    75.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    76.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    78.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568    80.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    79.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433    80.363 r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704    81.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105    81.172 r  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811    81.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105    82.088 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.123    83.211    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X77Y107        LUT5 (Prop_lut5_I3_O)        0.105    83.316 f  vga_top_inst/vga_ctrl_inst/pix_data_i_6/O
                         net (fo=8, routed)           0.836    84.152    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_1[4]
    SLICE_X77Y109        LUT6 (Prop_lut6_I0_O)        0.105    84.257 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_12/O
                         net (fo=13, routed)          1.919    86.176    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.105    86.281 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_2__0/O
                         net (fo=152, routed)         2.968    89.248    vga_top_inst/vga_ctrl_inst/vmax_pix_inst/select_flag
    SLICE_X76Y98         LUT2 (Prop_lut2_I0_O)        0.105    89.353 r  vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0/O
                         net (fo=171, routed)         2.224    91.578    vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I3_O)        0.105    91.683 r  vga_top_inst/vga_ctrl_inst/num4[8]_i_7__1/O
                         net (fo=1, routed)           0.000    91.683    vga_top_inst/vga_ctrl_inst/num4[8]_i_7__1_n_0
    SLICE_X82Y98         MUXF7 (Prop_muxf7_I0_O)      0.199    91.882 r  vga_top_inst/vga_ctrl_inst/num4_reg[8]_i_5__1/O
                         net (fo=1, routed)           0.000    91.882    vga_top_inst/vga_ctrl_inst/num4_reg[8]_i_5__1_n_0
    SLICE_X82Y98         MUXF8 (Prop_muxf8_I0_O)      0.085    91.967 r  vga_top_inst/vga_ctrl_inst/num4_reg[8]_i_4__1/O
                         net (fo=1, routed)           0.980    92.947    vga_top_inst/vga_ctrl_inst/num4_reg[8]_i_4__1_n_0
    SLICE_X85Y98         LUT6 (Prop_lut6_I5_O)        0.264    93.211 r  vga_top_inst/vga_ctrl_inst/num4[8]_i_1__2/O
                         net (fo=1, routed)           0.000    93.211    vga_top_inst/vmax_pix_inst/num4_reg[14]_0[7]
    SLICE_X85Y98         FDRE                                         r  vga_top_inst/vmax_pix_inst/num4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   80.000    80.000 r  
    U22                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    81.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    83.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.350    84.669    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X85Y98         FDRE                                         r  vga_top_inst/vmax_pix_inst/num4_reg[8]/C
                         clock pessimism              0.172    84.841    
                         clock uncertainty           -0.263    84.578    
    SLICE_X85Y98         FDRE (Setup_fdre_C_D)        0.030    84.608    vga_top_inst/vmax_pix_inst/num4_reg[8]
  -------------------------------------------------------------------
                         required time                         84.608    
                         arrival time                         -93.211    
  -------------------------------------------------------------------
                         slack                                 -8.603    

Slack (VIOLATED) :        -8.574ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@80.000ns - clk_out1_clk_wiz_0_1 rise@75.000ns)
  Data Path Delay:        13.242ns  (logic 1.710ns (12.913%)  route 11.532ns (87.087%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 84.660 - 80.000 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 79.930 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     75.000    75.000 r  
    U22                                               0.000    75.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    75.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    76.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    78.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568    80.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    79.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433    80.363 r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704    81.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105    81.172 r  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811    81.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105    82.088 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.123    83.211    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X77Y107        LUT5 (Prop_lut5_I3_O)        0.105    83.316 f  vga_top_inst/vga_ctrl_inst/pix_data_i_6/O
                         net (fo=8, routed)           0.836    84.152    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_1[4]
    SLICE_X77Y109        LUT6 (Prop_lut6_I0_O)        0.105    84.257 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_12/O
                         net (fo=13, routed)          1.919    86.176    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.105    86.281 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_2__0/O
                         net (fo=152, routed)         3.386    89.666    vga_top_inst/vga_ctrl_inst/vmax_pix_inst/select_flag
    SLICE_X76Y98         LUT4 (Prop_lut4_I3_O)        0.105    89.771 r  vga_top_inst/vga_ctrl_inst/num4[15]_i_7__0/O
                         net (fo=85, routed)          1.854    91.625    vga_top_inst/vga_ctrl_inst/num4[15]_i_7__0_n_0
    SLICE_X78Y93         LUT6 (Prop_lut6_I5_O)        0.105    91.730 r  vga_top_inst/vga_ctrl_inst/num3[3]_i_5__1/O
                         net (fo=1, routed)           0.000    91.730    vga_top_inst/vga_ctrl_inst/num3[3]_i_5__1_n_0
    SLICE_X78Y93         MUXF7 (Prop_muxf7_I0_O)      0.201    91.931 r  vga_top_inst/vga_ctrl_inst/num3_reg[3]_i_3__1/O
                         net (fo=1, routed)           0.000    91.931    vga_top_inst/vga_ctrl_inst/num3_reg[3]_i_3__1_n_0
    SLICE_X78Y93         MUXF8 (Prop_muxf8_I0_O)      0.082    92.013 r  vga_top_inst/vga_ctrl_inst/num3_reg[3]_i_2__1/O
                         net (fo=1, routed)           0.900    92.914    vga_top_inst/vga_ctrl_inst/num3_reg[3]_i_2__1_n_0
    SLICE_X79Y94         LUT6 (Prop_lut6_I5_O)        0.259    93.173 r  vga_top_inst/vga_ctrl_inst/num3[3]_i_1__1/O
                         net (fo=1, routed)           0.000    93.173    vga_top_inst/vmax_pix_inst/num3_reg[14]_0[2]
    SLICE_X79Y94         FDRE                                         r  vga_top_inst/vmax_pix_inst/num3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   80.000    80.000 r  
    U22                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    81.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    83.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.341    84.660    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X79Y94         FDRE                                         r  vga_top_inst/vmax_pix_inst/num3_reg[3]/C
                         clock pessimism              0.172    84.832    
                         clock uncertainty           -0.263    84.569    
    SLICE_X79Y94         FDRE (Setup_fdre_C_D)        0.030    84.599    vga_top_inst/vmax_pix_inst/num3_reg[3]
  -------------------------------------------------------------------
                         required time                         84.599    
                         arrival time                         -93.172    
  -------------------------------------------------------------------
                         slack                                 -8.574    

Slack (VIOLATED) :        -8.565ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@80.000ns - clk_out1_clk_wiz_0_1 rise@75.000ns)
  Data Path Delay:        13.244ns  (logic 1.689ns (12.753%)  route 11.555ns (87.247%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 84.671 - 80.000 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 79.930 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     75.000    75.000 r  
    U22                                               0.000    75.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    75.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    76.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    78.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568    80.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    79.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433    80.363 r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704    81.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105    81.172 r  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811    81.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105    82.088 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.123    83.211    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X77Y107        LUT5 (Prop_lut5_I3_O)        0.105    83.316 f  vga_top_inst/vga_ctrl_inst/pix_data_i_6/O
                         net (fo=8, routed)           0.836    84.152    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_1[4]
    SLICE_X77Y109        LUT6 (Prop_lut6_I0_O)        0.105    84.257 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_12/O
                         net (fo=13, routed)          1.919    86.176    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.105    86.281 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_2__0/O
                         net (fo=152, routed)         2.968    89.248    vga_top_inst/vga_ctrl_inst/vmax_pix_inst/select_flag
    SLICE_X76Y98         LUT2 (Prop_lut2_I0_O)        0.105    89.353 r  vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0/O
                         net (fo=171, routed)         2.523    91.876    vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I3_O)        0.105    91.981 r  vga_top_inst/vga_ctrl_inst/num2[7]_i_7__1/O
                         net (fo=1, routed)           0.000    91.981    vga_top_inst/vga_ctrl_inst/num2[7]_i_7__1_n_0
    SLICE_X86Y98         MUXF7 (Prop_muxf7_I0_O)      0.178    92.159 r  vga_top_inst/vga_ctrl_inst/num2_reg[7]_i_4__1/O
                         net (fo=1, routed)           0.000    92.159    vga_top_inst/vga_ctrl_inst/num2_reg[7]_i_4__1_n_0
    SLICE_X86Y98         MUXF8 (Prop_muxf8_I1_O)      0.079    92.238 r  vga_top_inst/vga_ctrl_inst/num2_reg[7]_i_2__1/O
                         net (fo=1, routed)           0.673    92.911    vga_top_inst/vga_ctrl_inst/num2_reg[7]_i_2__1_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I5_O)        0.264    93.175 r  vga_top_inst/vga_ctrl_inst/num2[7]_i_1__1/O
                         net (fo=1, routed)           0.000    93.175    vga_top_inst/vmax_pix_inst/num2_reg[14]_0[6]
    SLICE_X86Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   80.000    80.000 r  
    U22                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    81.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    83.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.352    84.671    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num2_reg[7]/C
                         clock pessimism              0.172    84.843    
                         clock uncertainty           -0.263    84.580    
    SLICE_X86Y99         FDRE (Setup_fdre_C_D)        0.030    84.610    vga_top_inst/vmax_pix_inst/num2_reg[7]
  -------------------------------------------------------------------
                         required time                         84.610    
                         arrival time                         -93.174    
  -------------------------------------------------------------------
                         slack                                 -8.565    

Slack (VIOLATED) :        -8.459ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@80.000ns - clk_out1_clk_wiz_0_1 rise@75.000ns)
  Data Path Delay:        13.120ns  (logic 1.679ns (12.797%)  route 11.441ns (87.203%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.650ns = ( 84.650 - 80.000 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 79.930 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     75.000    75.000 r  
    U22                                               0.000    75.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    75.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    76.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    78.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568    80.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    79.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433    80.363 r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704    81.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105    81.172 r  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811    81.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105    82.088 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.123    83.211    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X77Y107        LUT5 (Prop_lut5_I3_O)        0.105    83.316 f  vga_top_inst/vga_ctrl_inst/pix_data_i_6/O
                         net (fo=8, routed)           0.836    84.152    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_1[4]
    SLICE_X77Y109        LUT6 (Prop_lut6_I0_O)        0.105    84.257 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_12/O
                         net (fo=13, routed)          1.919    86.176    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.105    86.281 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_2__0/O
                         net (fo=152, routed)         2.968    89.248    vga_top_inst/vga_ctrl_inst/vmax_pix_inst/select_flag
    SLICE_X76Y98         LUT2 (Prop_lut2_I0_O)        0.105    89.353 r  vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0/O
                         net (fo=171, routed)         2.590    91.944    vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0_n_0
    SLICE_X80Y100        LUT6 (Prop_lut6_I5_O)        0.105    92.049 r  vga_top_inst/vga_ctrl_inst/num4[14]_i_12__1/O
                         net (fo=1, routed)           0.000    92.049    vga_top_inst/vga_ctrl_inst/num4[14]_i_12__1_n_0
    SLICE_X80Y100        MUXF7 (Prop_muxf7_I1_O)      0.178    92.227 r  vga_top_inst/vga_ctrl_inst/num4_reg[14]_i_8__1/O
                         net (fo=1, routed)           0.000    92.227    vga_top_inst/vga_ctrl_inst/num4_reg[14]_i_8__1_n_0
    SLICE_X80Y100        MUXF8 (Prop_muxf8_I1_O)      0.074    92.301 r  vga_top_inst/vga_ctrl_inst/num4_reg[14]_i_6__1/O
                         net (fo=1, routed)           0.491    92.791    vga_top_inst/vga_ctrl_inst/num4_reg[14]_i_6__1_n_0
    SLICE_X81Y100        LUT6 (Prop_lut6_I5_O)        0.259    93.050 r  vga_top_inst/vga_ctrl_inst/num4[14]_i_1__1/O
                         net (fo=1, routed)           0.000    93.050    vga_top_inst/vmax_pix_inst/num4_reg[14]_0[13]
    SLICE_X81Y100        FDRE                                         r  vga_top_inst/vmax_pix_inst/num4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   80.000    80.000 r  
    U22                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    81.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    83.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.331    84.650    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  vga_top_inst/vmax_pix_inst/num4_reg[14]/C
                         clock pessimism              0.172    84.822    
                         clock uncertainty           -0.263    84.559    
    SLICE_X81Y100        FDRE (Setup_fdre_C_D)        0.032    84.591    vga_top_inst/vmax_pix_inst/num4_reg[14]
  -------------------------------------------------------------------
                         required time                         84.591    
                         arrival time                         -93.050    
  -------------------------------------------------------------------
                         slack                                 -8.459    

Slack (VIOLATED) :        -8.375ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@80.000ns - clk_out1_clk_wiz_0_1 rise@75.000ns)
  Data Path Delay:        13.053ns  (logic 1.679ns (12.863%)  route 11.374ns (87.137%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 84.669 - 80.000 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 79.930 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     75.000    75.000 r  
    U22                                               0.000    75.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    75.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    76.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    78.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568    80.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    79.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433    80.363 r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704    81.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105    81.172 r  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811    81.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105    82.088 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.123    83.211    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X77Y107        LUT5 (Prop_lut5_I3_O)        0.105    83.316 f  vga_top_inst/vga_ctrl_inst/pix_data_i_6/O
                         net (fo=8, routed)           0.836    84.152    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_1[4]
    SLICE_X77Y109        LUT6 (Prop_lut6_I0_O)        0.105    84.257 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_12/O
                         net (fo=13, routed)          1.919    86.176    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.105    86.281 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_2__0/O
                         net (fo=152, routed)         2.968    89.248    vga_top_inst/vga_ctrl_inst/vmax_pix_inst/select_flag
    SLICE_X76Y98         LUT2 (Prop_lut2_I0_O)        0.105    89.353 r  vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0/O
                         net (fo=171, routed)         2.353    91.706    vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I3_O)        0.105    91.811 r  vga_top_inst/vga_ctrl_inst/num3[8]_i_8__1/O
                         net (fo=1, routed)           0.000    91.811    vga_top_inst/vga_ctrl_inst/num3[8]_i_8__1_n_0
    SLICE_X84Y98         MUXF7 (Prop_muxf7_I1_O)      0.178    91.989 r  vga_top_inst/vga_ctrl_inst/num3_reg[8]_i_4__1/O
                         net (fo=1, routed)           0.000    91.989    vga_top_inst/vga_ctrl_inst/num3_reg[8]_i_4__1_n_0
    SLICE_X84Y98         MUXF8 (Prop_muxf8_I1_O)      0.074    92.063 r  vga_top_inst/vga_ctrl_inst/num3_reg[8]_i_2__1/O
                         net (fo=1, routed)           0.661    92.724    vga_top_inst/vga_ctrl_inst/num3_reg[8]_i_2__1_n_0
    SLICE_X85Y99         LUT6 (Prop_lut6_I5_O)        0.259    92.983 r  vga_top_inst/vga_ctrl_inst/num3[8]_i_1__1/O
                         net (fo=1, routed)           0.000    92.983    vga_top_inst/vmax_pix_inst/num3_reg[14]_0[7]
    SLICE_X85Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   80.000    80.000 r  
    U22                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    81.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    83.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.350    84.669    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X85Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num3_reg[8]/C
                         clock pessimism              0.172    84.841    
                         clock uncertainty           -0.263    84.578    
    SLICE_X85Y99         FDRE (Setup_fdre_C_D)        0.030    84.608    vga_top_inst/vmax_pix_inst/num3_reg[8]
  -------------------------------------------------------------------
                         required time                         84.608    
                         arrival time                         -92.983    
  -------------------------------------------------------------------
                         slack                                 -8.375    

Slack (VIOLATED) :        -8.277ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@80.000ns - clk_out1_clk_wiz_0_1 rise@75.000ns)
  Data Path Delay:        12.999ns  (logic 1.689ns (12.993%)  route 11.310ns (87.007%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 84.671 - 80.000 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 79.930 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     75.000    75.000 r  
    U22                                               0.000    75.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    75.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    76.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    78.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568    80.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    79.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433    80.363 r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704    81.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105    81.172 r  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811    81.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105    82.088 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.123    83.211    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X77Y107        LUT5 (Prop_lut5_I3_O)        0.105    83.316 f  vga_top_inst/vga_ctrl_inst/pix_data_i_6/O
                         net (fo=8, routed)           0.836    84.152    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_1[4]
    SLICE_X77Y109        LUT6 (Prop_lut6_I0_O)        0.105    84.257 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_12/O
                         net (fo=13, routed)          1.919    86.176    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.105    86.281 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_2__0/O
                         net (fo=152, routed)         2.968    89.248    vga_top_inst/vga_ctrl_inst/vmax_pix_inst/select_flag
    SLICE_X76Y98         LUT2 (Prop_lut2_I0_O)        0.105    89.353 r  vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0/O
                         net (fo=171, routed)         2.420    91.773    vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0_n_0
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.105    91.878 r  vga_top_inst/vga_ctrl_inst/num2[11]_i_7__1/O
                         net (fo=1, routed)           0.000    91.878    vga_top_inst/vga_ctrl_inst/num2[11]_i_7__1_n_0
    SLICE_X89Y99         MUXF7 (Prop_muxf7_I0_O)      0.178    92.056 r  vga_top_inst/vga_ctrl_inst/num2_reg[11]_i_4__1/O
                         net (fo=1, routed)           0.000    92.056    vga_top_inst/vga_ctrl_inst/num2_reg[11]_i_4__1_n_0
    SLICE_X89Y99         MUXF8 (Prop_muxf8_I1_O)      0.079    92.135 r  vga_top_inst/vga_ctrl_inst/num2_reg[11]_i_2__1/O
                         net (fo=1, routed)           0.530    92.665    vga_top_inst/vga_ctrl_inst/num2_reg[11]_i_2__1_n_0
    SLICE_X88Y99         LUT6 (Prop_lut6_I5_O)        0.264    92.929 r  vga_top_inst/vga_ctrl_inst/num2[11]_i_1__1/O
                         net (fo=1, routed)           0.000    92.929    vga_top_inst/vmax_pix_inst/num2_reg[14]_0[10]
    SLICE_X88Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   80.000    80.000 r  
    U22                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    81.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    83.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.352    84.671    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X88Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num2_reg[11]/C
                         clock pessimism              0.172    84.843    
                         clock uncertainty           -0.263    84.580    
    SLICE_X88Y99         FDRE (Setup_fdre_C_D)        0.072    84.652    vga_top_inst/vmax_pix_inst/num2_reg[11]
  -------------------------------------------------------------------
                         required time                         84.652    
                         arrival time                         -92.929    
  -------------------------------------------------------------------
                         slack                                 -8.277    

Slack (VIOLATED) :        -8.230ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@80.000ns - clk_out1_clk_wiz_0_1 rise@75.000ns)
  Data Path Delay:        12.910ns  (logic 1.716ns (13.293%)  route 11.194ns (86.707%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 84.671 - 80.000 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 79.930 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     75.000    75.000 r  
    U22                                               0.000    75.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    75.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    76.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    78.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568    80.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    79.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433    80.363 r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704    81.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105    81.172 r  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811    81.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105    82.088 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.123    83.211    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X77Y107        LUT5 (Prop_lut5_I3_O)        0.105    83.316 f  vga_top_inst/vga_ctrl_inst/pix_data_i_6/O
                         net (fo=8, routed)           0.836    84.152    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_1[4]
    SLICE_X77Y109        LUT6 (Prop_lut6_I0_O)        0.105    84.257 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_12/O
                         net (fo=13, routed)          1.919    86.176    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.105    86.281 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_2__0/O
                         net (fo=152, routed)         2.968    89.248    vga_top_inst/vga_ctrl_inst/vmax_pix_inst/select_flag
    SLICE_X76Y98         LUT2 (Prop_lut2_I0_O)        0.105    89.353 r  vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0/O
                         net (fo=171, routed)         2.041    91.394    vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I4_O)        0.105    91.499 r  vga_top_inst/vga_ctrl_inst/num2[5]_i_5__1/O
                         net (fo=1, routed)           0.000    91.499    vga_top_inst/vga_ctrl_inst/num2[5]_i_5__1_n_0
    SLICE_X85Y97         MUXF7 (Prop_muxf7_I0_O)      0.199    91.698 r  vga_top_inst/vga_ctrl_inst/num2_reg[5]_i_3__1/O
                         net (fo=1, routed)           0.000    91.698    vga_top_inst/vga_ctrl_inst/num2_reg[5]_i_3__1_n_0
    SLICE_X85Y97         MUXF8 (Prop_muxf8_I0_O)      0.085    91.783 r  vga_top_inst/vga_ctrl_inst/num2_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.793    92.576    vga_top_inst/vga_ctrl_inst/num2_reg[5]_i_2__1_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I5_O)        0.264    92.840 r  vga_top_inst/vga_ctrl_inst/num2[5]_i_1__1/O
                         net (fo=1, routed)           0.000    92.840    vga_top_inst/vmax_pix_inst/num2_reg[14]_0[4]
    SLICE_X86Y96         FDRE                                         r  vga_top_inst/vmax_pix_inst/num2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   80.000    80.000 r  
    U22                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    81.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    83.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.352    84.671    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X86Y96         FDRE                                         r  vga_top_inst/vmax_pix_inst/num2_reg[5]/C
                         clock pessimism              0.172    84.843    
                         clock uncertainty           -0.263    84.580    
    SLICE_X86Y96         FDRE (Setup_fdre_C_D)        0.030    84.610    vga_top_inst/vmax_pix_inst/num2_reg[5]
  -------------------------------------------------------------------
                         required time                         84.610    
                         arrival time                         -92.840    
  -------------------------------------------------------------------
                         slack                                 -8.230    

Slack (VIOLATED) :        -8.198ns  (required time - arrival time)
  Source:                 vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@80.000ns - clk_out1_clk_wiz_0_1 rise@75.000ns)
  Data Path Delay:        12.878ns  (logic 1.715ns (13.317%)  route 11.163ns (86.683%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 84.669 - 80.000 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 79.930 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     75.000    75.000 r  
    U22                                               0.000    75.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    75.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    76.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    78.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.568    80.059    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.698 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.410    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.491 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    79.930    vga_top_inst/vga_ctrl_inst/clk_out1
    SLICE_X78Y103        FDCE                                         r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.433    80.363 r  vga_top_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=41, routed)          0.704    81.067    vga_top_inst/vga_ctrl_inst/Q[0]
    SLICE_X78Y103        LUT3 (Prop_lut3_I2_O)        0.105    81.172 r  vga_top_inst/vga_ctrl_inst/cnt_h[10]_i_2/O
                         net (fo=16, routed)          0.811    81.983    vga_top_inst/vga_ctrl_inst/cnt_h_reg[2]_0
    SLICE_X81Y105        LUT6 (Prop_lut6_I3_O)        0.105    82.088 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_14/O
                         net (fo=18, routed)          1.123    83.211    vga_top_inst/vga_ctrl_inst/temp[12]_i_14_n_0
    SLICE_X77Y107        LUT5 (Prop_lut5_I3_O)        0.105    83.316 f  vga_top_inst/vga_ctrl_inst/pix_data_i_6/O
                         net (fo=8, routed)           0.836    84.152    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_1[4]
    SLICE_X77Y109        LUT6 (Prop_lut6_I0_O)        0.105    84.257 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_12/O
                         net (fo=13, routed)          1.919    86.176    vga_top_inst/vga_ctrl_inst/cnt_h_reg[8]_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.105    86.281 r  vga_top_inst/vga_ctrl_inst/temp[12]_i_2__0/O
                         net (fo=152, routed)         2.968    89.248    vga_top_inst/vga_ctrl_inst/vmax_pix_inst/select_flag
    SLICE_X76Y98         LUT2 (Prop_lut2_I0_O)        0.105    89.353 r  vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0/O
                         net (fo=171, routed)         2.345    91.698    vga_top_inst/vga_ctrl_inst/temp[73]_i_4__0_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I4_O)        0.105    91.803 r  vga_top_inst/vga_ctrl_inst/num4[7]_i_7__1/O
                         net (fo=1, routed)           0.000    91.803    vga_top_inst/vga_ctrl_inst/num4[7]_i_7__1_n_0
    SLICE_X84Y99         MUXF7 (Prop_muxf7_I1_O)      0.206    92.009 r  vga_top_inst/vga_ctrl_inst/num4_reg[7]_i_4__1/O
                         net (fo=1, routed)           0.000    92.009    vga_top_inst/vga_ctrl_inst/num4_reg[7]_i_4__1_n_0
    SLICE_X84Y99         MUXF8 (Prop_muxf8_I0_O)      0.082    92.091 r  vga_top_inst/vga_ctrl_inst/num4_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.458    92.549    vga_top_inst/vga_ctrl_inst/num4_reg[7]_i_3__1_n_0
    SLICE_X85Y99         LUT6 (Prop_lut6_I5_O)        0.259    92.808 r  vga_top_inst/vga_ctrl_inst/num4[7]_i_1__2/O
                         net (fo=1, routed)           0.000    92.808    vga_top_inst/vmax_pix_inst/num4_reg[14]_0[6]
    SLICE_X85Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   80.000    80.000 r  
    U22                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    81.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    83.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.350    84.669    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X85Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num4_reg[7]/C
                         clock pessimism              0.172    84.841    
                         clock uncertainty           -0.263    84.578    
    SLICE_X85Y99         FDRE (Setup_fdre_C_D)        0.032    84.610    vga_top_inst/vmax_pix_inst/num4_reg[7]
  -------------------------------------------------------------------
                         required time                         84.610    
                         arrival time                         -92.808    
  -------------------------------------------------------------------
                         slack                                 -8.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga_top_inst/RI_pix_inst/ri_inst/q2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/RI_pix_inst/num2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.297%)  route 0.549ns (74.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.585     1.668    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X73Y132        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/q2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDCE (Prop_fdce_C_Q)         0.141     1.809 r  vga_top_inst/RI_pix_inst/ri_inst/q2_reg[3]/Q
                         net (fo=16, routed)          0.549     2.359    vga_top_inst/vga_ctrl_inst/num2_reg[2][3]
    SLICE_X72Y128        LUT6 (Prop_lut6_I4_O)        0.045     2.404 r  vga_top_inst/vga_ctrl_inst/num2[11]_i_1/O
                         net (fo=1, routed)           0.000     2.404    vga_top_inst/RI_pix_inst/num2_reg[14]_0[10]
    SLICE_X72Y128        FDRE                                         r  vga_top_inst/RI_pix_inst/num2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.850     2.188    vga_top_inst/RI_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X72Y128        FDRE                                         r  vga_top_inst/RI_pix_inst/num2_reg[11]/C
                         clock pessimism             -0.253     1.934    
                         clock uncertainty            0.263     2.197    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.092     2.289    vga_top_inst/RI_pix_inst/num2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_top_inst/RI_pix_inst/ri_inst/q4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/RI_pix_inst/num4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.398%)  route 0.576ns (75.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.585     1.668    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X75Y130        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/q4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130        FDCE (Prop_fdce_C_Q)         0.141     1.809 r  vga_top_inst/RI_pix_inst/ri_inst/q4_reg[3]/Q
                         net (fo=16, routed)          0.576     2.386    vga_top_inst/vga_ctrl_inst/num4_reg[2][3]
    SLICE_X70Y128        LUT6 (Prop_lut6_I4_O)        0.045     2.431 r  vga_top_inst/vga_ctrl_inst/num4[7]_i_1/O
                         net (fo=1, routed)           0.000     2.431    vga_top_inst/RI_pix_inst/D[6]
    SLICE_X70Y128        FDRE                                         r  vga_top_inst/RI_pix_inst/num4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.824     2.161    vga_top_inst/RI_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X70Y128        FDRE                                         r  vga_top_inst/RI_pix_inst/num4_reg[7]/C
                         clock pessimism             -0.253     1.907    
                         clock uncertainty            0.263     2.170    
    SLICE_X70Y128        FDRE (Hold_fdre_C_D)         0.121     2.291    vga_top_inst/RI_pix_inst/num4_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/num1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.251ns (32.382%)  route 0.524ns (67.618%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.565     1.648    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X65Y100        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDCE (Prop_fdce_C_Q)         0.141     1.789 r  vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[1]/Q
                         net (fo=30, routed)          0.524     2.313    vga_top_inst/vpp_pix_inst/d1[1]
    SLICE_X63Y112        LUT5 (Prop_lut5_I2_O)        0.045     2.358 r  vga_top_inst/vpp_pix_inst/i_/num1[14]_i_3/O
                         net (fo=1, routed)           0.000     2.358    vga_top_inst/vpp_pix_inst/i_/num1[14]_i_3_n_0
    SLICE_X63Y112        MUXF7 (Prop_muxf7_I1_O)      0.065     2.423 r  vga_top_inst/vpp_pix_inst/i_/num1_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.423    vga_top_inst/vpp_pix_inst/num1[14]
    SLICE_X63Y112        FDRE                                         r  vga_top_inst/vpp_pix_inst/num1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.830     2.168    vga_top_inst/vpp_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X63Y112        FDRE                                         r  vga_top_inst/vpp_pix_inst/num1_reg[14]/C
                         clock pessimism             -0.253     1.914    
                         clock uncertainty            0.263     2.177    
    SLICE_X63Y112        FDRE (Hold_fdre_C_D)         0.105     2.282    vga_top_inst/vpp_pix_inst/num1_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_top_inst/RI_pix_inst/ri_inst/q3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/RI_pix_inst/num3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.316%)  route 0.579ns (75.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.583     1.666    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X73Y130        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDCE (Prop_fdce_C_Q)         0.141     1.807 f  vga_top_inst/RI_pix_inst/ri_inst/q3_reg[1]/Q
                         net (fo=32, routed)          0.579     2.386    vga_top_inst/RI_pix_inst/ri_inst/q3_reg[3]_0[1]
    SLICE_X70Y126        LUT6 (Prop_lut6_I0_O)        0.045     2.431 r  vga_top_inst/RI_pix_inst/ri_inst/num3[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.431    vga_top_inst/RI_pix_inst/ri_inst_n_33
    SLICE_X70Y126        FDRE                                         r  vga_top_inst/RI_pix_inst/num3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.821     2.158    vga_top_inst/RI_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X70Y126        FDRE                                         r  vga_top_inst/RI_pix_inst/num3_reg[0]/C
                         clock pessimism             -0.253     1.904    
                         clock uncertainty            0.263     2.167    
    SLICE_X70Y126        FDRE (Hold_fdre_C_D)         0.120     2.287    vga_top_inst/RI_pix_inst/num3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_top_inst/vmin_pix_inst/ri_inst/q2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmin_pix_inst/num2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.062%)  route 0.587ns (75.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.566     1.649    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X69Y93         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/q2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  vga_top_inst/vmin_pix_inst/ri_inst/q2_reg[3]/Q
                         net (fo=16, routed)          0.587     2.377    vga_top_inst/vga_ctrl_inst/num2_reg[2]_0[3]
    SLICE_X68Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.422 r  vga_top_inst/vga_ctrl_inst/num2[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.422    vga_top_inst/vmin_pix_inst/num2_reg[14]_0[12]
    SLICE_X68Y95         FDRE                                         r  vga_top_inst/vmin_pix_inst/num2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.838     2.175    vga_top_inst/vmin_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X68Y95         FDRE                                         r  vga_top_inst/vmin_pix_inst/num2_reg[13]/C
                         clock pessimism             -0.253     1.921    
                         clock uncertainty            0.263     2.184    
    SLICE_X68Y95         FDRE (Hold_fdre_C_D)         0.091     2.275    vga_top_inst/vmin_pix_inst/num2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/num1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.248ns (31.839%)  route 0.531ns (68.161%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.565     1.648    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X65Y100        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDCE (Prop_fdce_C_Q)         0.141     1.789 r  vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[1]/Q
                         net (fo=30, routed)          0.531     2.320    vga_top_inst/vpp_pix_inst/d1[1]
    SLICE_X61Y113        LUT6 (Prop_lut6_I2_O)        0.045     2.365 r  vga_top_inst/vpp_pix_inst/i_/num1[13]_i_2/O
                         net (fo=1, routed)           0.000     2.365    vga_top_inst/vpp_pix_inst/i_/num1[13]_i_2_n_0
    SLICE_X61Y113        MUXF7 (Prop_muxf7_I0_O)      0.062     2.427 r  vga_top_inst/vpp_pix_inst/i_/num1_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.427    vga_top_inst/vpp_pix_inst/num1[13]
    SLICE_X61Y113        FDRE                                         r  vga_top_inst/vpp_pix_inst/num1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.827     2.165    vga_top_inst/vpp_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X61Y113        FDRE                                         r  vga_top_inst/vpp_pix_inst/num1_reg[13]/C
                         clock pessimism             -0.253     1.911    
                         clock uncertainty            0.263     2.174    
    SLICE_X61Y113        FDRE (Hold_fdre_C_D)         0.105     2.279    vga_top_inst/vpp_pix_inst/num1_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/num3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.070%)  route 0.620ns (76.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.604     1.687    vga_top_inst/vmax_pix_inst/ri_inst/clk_out1
    SLICE_X82Y93         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  vga_top_inst/vmax_pix_inst/ri_inst/q3_reg[3]/Q
                         net (fo=16, routed)          0.620     2.448    vga_top_inst/vga_ctrl_inst/num3_reg[2]_1[3]
    SLICE_X88Y99         LUT6 (Prop_lut6_I4_O)        0.045     2.493 r  vga_top_inst/vga_ctrl_inst/num3[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.493    vga_top_inst/vmax_pix_inst/num3_reg[14]_0[6]
    SLICE_X88Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.878     2.215    vga_top_inst/vmax_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X88Y99         FDRE                                         r  vga_top_inst/vmax_pix_inst/num3_reg[7]/C
                         clock pessimism             -0.253     1.961    
                         clock uncertainty            0.263     2.224    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.121     2.345    vga_top_inst/vmax_pix_inst/num3_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_top_inst/vmin_pix_inst/ri_inst/q2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmin_pix_inst/num2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.357ns (45.890%)  route 0.421ns (54.110%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.565     1.648    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X69Y92         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDCE (Prop_fdce_C_Q)         0.141     1.789 r  vga_top_inst/vmin_pix_inst/ri_inst/q2_reg[1]/Q
                         net (fo=32, routed)          0.193     1.982    vga_top_inst/vga_ctrl_inst/num2_reg[2]_0[1]
    SLICE_X67Y97         MUXF7 (Prop_muxf7_S_O)       0.085     2.067 r  vga_top_inst/vga_ctrl_inst/num2_reg[7]_i_4__0/O
                         net (fo=1, routed)           0.000     2.067    vga_top_inst/vga_ctrl_inst/num2_reg[7]_i_4__0_n_0
    SLICE_X67Y97         MUXF8 (Prop_muxf8_I1_O)      0.019     2.086 r  vga_top_inst/vga_ctrl_inst/num2_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.228     2.314    vga_top_inst/vga_ctrl_inst/num2_reg[7]_i_2__0_n_0
    SLICE_X67Y98         LUT6 (Prop_lut6_I5_O)        0.112     2.426 r  vga_top_inst/vga_ctrl_inst/num2[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.426    vga_top_inst/vmin_pix_inst/num2_reg[14]_0[6]
    SLICE_X67Y98         FDRE                                         r  vga_top_inst/vmin_pix_inst/num2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.839     2.176    vga_top_inst/vmin_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X67Y98         FDRE                                         r  vga_top_inst/vmin_pix_inst/num2_reg[7]/C
                         clock pessimism             -0.253     1.922    
                         clock uncertainty            0.263     2.185    
    SLICE_X67Y98         FDRE (Hold_fdre_C_D)         0.092     2.277    vga_top_inst/vmin_pix_inst/num2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/num1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.274ns (35.034%)  route 0.508ns (64.966%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.563     1.646    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X66Y109        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDCE (Prop_fdce_C_Q)         0.164     1.810 r  vga_top_inst/vpp_pix_inst/ri_inst/q1_reg[0]/Q
                         net (fo=30, routed)          0.508     2.318    vga_top_inst/vpp_pix_inst/d1[0]
    SLICE_X59Y116        LUT6 (Prop_lut6_I4_O)        0.045     2.363 r  vga_top_inst/vpp_pix_inst/i_/num1[10]_i_3/O
                         net (fo=1, routed)           0.000     2.363    vga_top_inst/vpp_pix_inst/i_/num1[10]_i_3_n_0
    SLICE_X59Y116        MUXF7 (Prop_muxf7_I1_O)      0.065     2.428 r  vga_top_inst/vpp_pix_inst/i_/num1_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.428    vga_top_inst/vpp_pix_inst/num1[10]
    SLICE_X59Y116        FDRE                                         r  vga_top_inst/vpp_pix_inst/num1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.826     2.163    vga_top_inst/vpp_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X59Y116        FDRE                                         r  vga_top_inst/vpp_pix_inst/num1_reg[10]/C
                         clock pessimism             -0.253     1.909    
                         clock uncertainty            0.263     2.172    
    SLICE_X59Y116        FDRE (Hold_fdre_C_D)         0.105     2.277    vga_top_inst/vpp_pix_inst/num1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_top_inst/vmin_pix_inst/ri_inst/q1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_top_inst/vmin_pix_inst/num1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.248ns (30.183%)  route 0.574ns (69.817%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.627     1.711    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.395 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.058    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.084 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.564     1.647    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X64Y89         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/q1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  vga_top_inst/vmin_pix_inst/ri_inst/q1_reg[0]/Q
                         net (fo=30, routed)          0.574     2.362    vga_top_inst/vga_ctrl_inst/num1_reg[2]_2[0]
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.045     2.407 r  vga_top_inst/vga_ctrl_inst/num1[6]_i_2/O
                         net (fo=1, routed)           0.000     2.407    vga_top_inst/vga_ctrl_inst/num1[6]_i_2_n_0
    SLICE_X62Y89         MUXF7 (Prop_muxf7_I0_O)      0.062     2.469 r  vga_top_inst/vga_ctrl_inst/num1_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.469    vga_top_inst/vmin_pix_inst/D[5]
    SLICE_X62Y89         FDRE                                         r  vga_top_inst/vmin_pix_inst/num1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.835     2.172    vga_top_inst/vmin_pix_inst/sys_clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  vga_top_inst/vmin_pix_inst/num1_reg[6]/C
                         clock pessimism             -0.253     1.918    
                         clock uncertainty            0.263     2.181    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.134     2.315    vga_top_inst/vmin_pix_inst/num1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack      -41.789ns,  Total Violation     -125.012ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -41.789ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        46.534ns  (logic 33.532ns (72.059%)  route 13.002ns (27.941%))
  Logic Levels:           193  (CARRY4=171 LDCE=1 LUT2=2 LUT3=17 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 29.769 - 25.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 25.007 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516    25.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375    28.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605    28.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105    29.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000    29.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    29.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    29.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000    29.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    29.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    29.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    30.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    30.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    30.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    31.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    31.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    31.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    31.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    32.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    32.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    33.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    33.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    33.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    34.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    34.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    34.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    35.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    36.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    36.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    36.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    36.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    37.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    37.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    38.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    38.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    38.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    38.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    38.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    39.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    39.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    40.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    40.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    40.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    40.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    40.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    41.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    41.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    42.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    42.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    42.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    43.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    43.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    43.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    44.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    44.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    44.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    45.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    46.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    46.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    46.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    48.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    48.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    48.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    48.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    50.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    51.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    51.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    53.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    53.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    53.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    55.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    55.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    55.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    57.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    57.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    57.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    57.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    58.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    59.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    59.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    59.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    59.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    61.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    61.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    62.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    62.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    62.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    63.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    64.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    64.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    64.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    65.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    66.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    66.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    66.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    66.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    66.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    67.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    67.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    68.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    68.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    68.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    69.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    69.673    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.771 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.771    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.869 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.869    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    70.018 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.000    70.018    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X75Y152        LDCE (DToQ_ldce_D_Q)         0.316    70.334 r  calculate_top/input_res_reg[3]/Q
                         net (fo=8, routed)           0.542    70.877    calculate_top/input_res[3]
    SLICE_X76Y152        LUT6 (Prop_lut6_I0_O)        0.105    70.982 f  calculate_top/reg_temp[3]_i_5/O
                         net (fo=1, routed)           0.130    71.112    calculate_top/reg_temp[3]_i_5_n_0
    SLICE_X76Y152        LUT6 (Prop_lut6_I5_O)        0.105    71.217 r  calculate_top/reg_temp[3]_i_3/O
                         net (fo=3, routed)           0.220    71.436    calculate_top/reg_temp[3]_i_3_0[0]
    SLICE_X76Y152        LUT2 (Prop_lut2_I1_O)        0.105    71.541 r  calculate_top/reg_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    71.541    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[3]_0[1]
    SLICE_X76Y152        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.450    29.769    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X76Y152        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[2]/C
                         clock pessimism              0.172    29.941    
                         clock uncertainty           -0.263    29.678    
    SLICE_X76Y152        FDCE (Setup_fdce_C_D)        0.074    29.752    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         29.752    
                         arrival time                         -71.541    
  -------------------------------------------------------------------
                         slack                                -41.789    

Slack (VIOLATED) :        -41.758ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        46.535ns  (logic 33.533ns (72.060%)  route 13.002ns (27.940%))
  Logic Levels:           193  (CARRY4=171 LDCE=1 LUT2=2 LUT3=17 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 29.769 - 25.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 25.007 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516    25.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375    28.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605    28.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105    29.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000    29.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    29.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    29.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000    29.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    29.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    29.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    30.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    30.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    30.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    31.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    31.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    31.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    31.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    32.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    32.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    33.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    33.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    33.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    34.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    34.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    34.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    35.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    36.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    36.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    36.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    36.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    37.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    37.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    38.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    38.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    38.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    38.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    38.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    39.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    39.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    40.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    40.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    40.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    40.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    40.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    41.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    41.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    42.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    42.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    42.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    43.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    43.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    43.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    44.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    44.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    44.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    45.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    46.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    46.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    46.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    48.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    48.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    48.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    48.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    50.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    51.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    51.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    53.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    53.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    53.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    55.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    55.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    55.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    57.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    57.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    57.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    57.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    58.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    59.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    59.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    59.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    59.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    61.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    61.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    62.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    62.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    62.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    63.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    64.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    64.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    64.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    65.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    66.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    66.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    66.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    66.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    66.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    67.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    67.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    68.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    68.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    68.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    69.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    69.673    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.771 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.771    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.869 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.869    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    70.018 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.000    70.018    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X75Y152        LDCE (DToQ_ldce_D_Q)         0.316    70.334 r  calculate_top/input_res_reg[3]/Q
                         net (fo=8, routed)           0.542    70.877    calculate_top/input_res[3]
    SLICE_X76Y152        LUT6 (Prop_lut6_I0_O)        0.105    70.982 f  calculate_top/reg_temp[3]_i_5/O
                         net (fo=1, routed)           0.130    71.112    calculate_top/reg_temp[3]_i_5_n_0
    SLICE_X76Y152        LUT6 (Prop_lut6_I5_O)        0.105    71.217 r  calculate_top/reg_temp[3]_i_3/O
                         net (fo=3, routed)           0.220    71.436    calculate_top/reg_temp[3]_i_3_0[0]
    SLICE_X76Y152        LUT2 (Prop_lut2_I1_O)        0.106    71.542 r  calculate_top/reg_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    71.542    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[3]_0[2]
    SLICE_X76Y152        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.450    29.769    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X76Y152        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[3]/C
                         clock pessimism              0.172    29.941    
                         clock uncertainty           -0.263    29.678    
    SLICE_X76Y152        FDCE (Setup_fdce_C_D)        0.106    29.784    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         29.784    
                         arrival time                         -71.542    
  -------------------------------------------------------------------
                         slack                                -41.758    

Slack (VIOLATED) :        -41.464ns  (required time - arrival time)
  Source:                 calculate_top/input_res1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        46.209ns  (logic 33.427ns (72.338%)  route 12.782ns (27.662%))
  Logic Levels:           192  (CARRY4=171 LDCE=1 LUT2=1 LUT3=17 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 29.769 - 25.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 25.007 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.516    25.007    calculate_top/sys_clk_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  calculate_top/input_res1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      3.375    28.382 r  calculate_top/input_res1/P[21]
                         net (fo=2, routed)           0.605    28.987    calculate_top/input_res1_n_84
    SLICE_X78Y77         LUT2 (Prop_lut2_I1_O)        0.105    29.092 r  calculate_top/input_res_reg[15]_i_324/O
                         net (fo=1, routed)           0.000    29.092    calculate_top/input_res_reg[15]_i_324_n_0
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    29.515 r  calculate_top/input_res_reg[15]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.515    calculate_top/input_res_reg[15]_i_287_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.615 r  calculate_top/input_res_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    29.615    calculate_top/input_res_reg[15]_i_208_n_0
    SLICE_X78Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.715 r  calculate_top/input_res_reg[15]_i_177/CO[3]
                         net (fo=1, routed)           0.000    29.715    calculate_top/input_res_reg[15]_i_177_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.815 r  calculate_top/input_res_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    29.815    calculate_top/input_res_reg[15]_i_172_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.915 r  calculate_top/input_res_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    29.915    calculate_top/input_res_reg[15]_i_167_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.015 r  calculate_top/input_res_reg[15]_i_162/CO[3]
                         net (fo=1, routed)           0.000    30.015    calculate_top/input_res_reg[15]_i_162_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.115 r  calculate_top/input_res_reg[15]_i_157/CO[3]
                         net (fo=1, routed)           0.000    30.115    calculate_top/input_res_reg[15]_i_157_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.215 r  calculate_top/input_res_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.215    calculate_top/input_res_reg[15]_i_154_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    30.422 r  calculate_top/input_res_reg[15]_i_153/CO[0]
                         net (fo=35, routed)          0.785    31.208    calculate_top/input_res_reg[15]_i_153_n_3
    SLICE_X77Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.672    31.880 r  calculate_top/input_res_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    31.880    calculate_top/input_res_reg[15]_i_282_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.978 r  calculate_top/input_res_reg[15]_i_203/CO[3]
                         net (fo=1, routed)           0.000    31.978    calculate_top/input_res_reg[15]_i_203_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.076 r  calculate_top/input_res_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.076    calculate_top/input_res_reg[15]_i_148_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.174 r  calculate_top/input_res_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    32.174    calculate_top/input_res_reg[15]_i_122_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.272 r  calculate_top/input_res_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    32.272    calculate_top/input_res_reg[15]_i_117_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.370 r  calculate_top/input_res_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.370    calculate_top/input_res_reg[15]_i_112_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.468 r  calculate_top/input_res_reg[15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    32.468    calculate_top/input_res_reg[15]_i_107_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.566 r  calculate_top/input_res_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    32.566    calculate_top/input_res_reg[15]_i_104_n_0
    SLICE_X77Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.698 r  calculate_top/input_res_reg[15]_i_103/CO[1]
                         net (fo=35, routed)          0.731    33.428    calculate_top/input_res_reg[15]_i_103_n_2
    SLICE_X76Y77         LUT3 (Prop_lut3_I0_O)        0.275    33.703 r  calculate_top/input_res_reg[15]_i_314/O
                         net (fo=1, routed)           0.000    33.703    calculate_top/input_res_reg[15]_i_314_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.147 r  calculate_top/input_res_reg[15]_i_277/CO[3]
                         net (fo=1, routed)           0.000    34.147    calculate_top/input_res_reg[15]_i_277_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.247 r  calculate_top/input_res_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    34.247    calculate_top/input_res_reg[15]_i_198_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.347 r  calculate_top/input_res_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.347    calculate_top/input_res_reg[15]_i_143_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.447 r  calculate_top/input_res_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    34.447    calculate_top/input_res_reg[15]_i_98_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.547 r  calculate_top/input_res_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.547    calculate_top/input_res_reg[15]_i_77_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.647 r  calculate_top/input_res_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    34.647    calculate_top/input_res_reg[15]_i_72_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.747 r  calculate_top/input_res_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000    34.747    calculate_top/input_res_reg[15]_i_67_n_0
    SLICE_X76Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.847 r  calculate_top/input_res_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.847    calculate_top/input_res_reg[15]_i_64_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.978 r  calculate_top/input_res_reg[15]_i_63/CO[1]
                         net (fo=35, routed)          0.776    35.755    calculate_top/input_res_reg[15]_i_63_n_2
    SLICE_X72Y78         LUT3 (Prop_lut3_I0_O)        0.277    36.032 r  calculate_top/input_res_reg[15]_i_311/O
                         net (fo=1, routed)           0.000    36.032    calculate_top/input_res_reg[15]_i_311_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.489 r  calculate_top/input_res_reg[15]_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.489    calculate_top/input_res_reg[15]_i_272_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.587 r  calculate_top/input_res_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    36.587    calculate_top/input_res_reg[15]_i_193_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.685 r  calculate_top/input_res_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    36.685    calculate_top/input_res_reg[15]_i_138_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.783 r  calculate_top/input_res_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.783    calculate_top/input_res_reg[15]_i_93_n_0
    SLICE_X72Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.881 r  calculate_top/input_res_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.881    calculate_top/input_res_reg[15]_i_58_n_0
    SLICE_X72Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.979 r  calculate_top/input_res_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.979    calculate_top/input_res_reg[15]_i_42_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.077 r  calculate_top/input_res_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.077    calculate_top/input_res_reg[15]_i_37_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.175 r  calculate_top/input_res_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.175    calculate_top/input_res_reg[15]_i_34_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    37.307 r  calculate_top/input_res_reg[15]_i_33/CO[1]
                         net (fo=35, routed)          0.609    37.915    calculate_top/input_res_reg[15]_i_33_n_2
    SLICE_X75Y81         LUT3 (Prop_lut3_I0_O)        0.275    38.190 r  calculate_top/input_res_reg[15]_i_308/O
                         net (fo=1, routed)           0.000    38.190    calculate_top/input_res_reg[15]_i_308_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.647 r  calculate_top/input_res_reg[15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    38.647    calculate_top/input_res_reg[15]_i_267_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.745 r  calculate_top/input_res_reg[15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    38.745    calculate_top/input_res_reg[15]_i_188_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.843 r  calculate_top/input_res_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    38.843    calculate_top/input_res_reg[15]_i_133_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.941 r  calculate_top/input_res_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.941    calculate_top/input_res_reg[15]_i_88_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.039 r  calculate_top/input_res_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    39.039    calculate_top/input_res_reg[15]_i_53_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.137 r  calculate_top/input_res_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.137    calculate_top/input_res_reg[15]_i_28_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.235 r  calculate_top/input_res_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.235    calculate_top/input_res_reg[15]_i_17_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.333 r  calculate_top/input_res_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.333    calculate_top/input_res_reg[15]_i_14_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    39.465 r  calculate_top/input_res_reg[15]_i_13/CO[1]
                         net (fo=35, routed)          0.703    40.168    calculate_top/input_res_reg[15]_i_13_n_2
    SLICE_X73Y82         LUT3 (Prop_lut3_I0_O)        0.275    40.443 r  calculate_top/input_res_reg[15]_i_305/O
                         net (fo=1, routed)           0.000    40.443    calculate_top/input_res_reg[15]_i_305_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.900 r  calculate_top/input_res_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    40.900    calculate_top/input_res_reg[15]_i_262_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.998 r  calculate_top/input_res_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    40.998    calculate_top/input_res_reg[15]_i_183_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.096 r  calculate_top/input_res_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    41.096    calculate_top/input_res_reg[15]_i_128_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.194 r  calculate_top/input_res_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    41.194    calculate_top/input_res_reg[15]_i_83_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.292 r  calculate_top/input_res_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.292    calculate_top/input_res_reg[15]_i_48_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.390 r  calculate_top/input_res_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.390    calculate_top/input_res_reg[15]_i_23_n_0
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.488 r  calculate_top/input_res_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.488    calculate_top/input_res_reg[15]_i_8_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.586 r  calculate_top/input_res_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.586    calculate_top/input_res_reg[15]_i_4_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.718 r  calculate_top/input_res_reg[15]_i_3/CO[1]
                         net (fo=35, routed)          0.584    42.303    calculate_top/input_res_reg[15]_i_3_n_2
    SLICE_X74Y88         LUT3 (Prop_lut3_I0_O)        0.275    42.578 r  calculate_top/input_res_reg[15]_i_302/O
                         net (fo=1, routed)           0.000    42.578    calculate_top/input_res_reg[15]_i_302_n_0
    SLICE_X74Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    43.022 r  calculate_top/input_res_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    43.022    calculate_top/input_res_reg[15]_i_261_n_0
    SLICE_X74Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.122 r  calculate_top/input_res_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.122    calculate_top/input_res_reg[15]_i_182_n_0
    SLICE_X74Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.222 r  calculate_top/input_res_reg[15]_i_127/CO[3]
                         net (fo=1, routed)           0.000    43.222    calculate_top/input_res_reg[15]_i_127_n_0
    SLICE_X74Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.322 r  calculate_top/input_res_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    43.322    calculate_top/input_res_reg[15]_i_82_n_0
    SLICE_X74Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.422 r  calculate_top/input_res_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.422    calculate_top/input_res_reg[15]_i_47_n_0
    SLICE_X74Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.522 r  calculate_top/input_res_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.522    calculate_top/input_res_reg[15]_i_22_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.622 r  calculate_top/input_res_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.622    calculate_top/input_res_reg[15]_i_7_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    43.722 r  calculate_top/input_res_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.722    calculate_top/input_res_reg[15]_i_2_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    43.872 r  calculate_top/input_res_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.485    44.357    calculate_top/input_res_reg[15]_i_1_n_2
    SLICE_X75Y94         LUT3 (Prop_lut3_I0_O)        0.277    44.634 r  calculate_top/input_res_reg[14]_i_42/O
                         net (fo=1, routed)           0.000    44.634    calculate_top/input_res_reg[14]_i_42_n_0
    SLICE_X75Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.091 r  calculate_top/input_res_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.091    calculate_top/input_res_reg[14]_i_35_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.189 r  calculate_top/input_res_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.189    calculate_top/input_res_reg[14]_i_30_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.287 r  calculate_top/input_res_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.287    calculate_top/input_res_reg[14]_i_25_n_0
    SLICE_X75Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.385 r  calculate_top/input_res_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.385    calculate_top/input_res_reg[14]_i_20_n_0
    SLICE_X75Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.483 r  calculate_top/input_res_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.483    calculate_top/input_res_reg[14]_i_15_n_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.581 r  calculate_top/input_res_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    45.581    calculate_top/input_res_reg[14]_i_10_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.679 r  calculate_top/input_res_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.679    calculate_top/input_res_reg[14]_i_5_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.777 r  calculate_top/input_res_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.777    calculate_top/input_res_reg[14]_i_2_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    45.926 r  calculate_top/input_res_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.573    46.500    calculate_top/input_res_reg[14]_i_1_n_2
    SLICE_X76Y100        LUT3 (Prop_lut3_I0_O)        0.275    46.775 r  calculate_top/input_res_reg[13]_i_42/O
                         net (fo=1, routed)           0.000    46.775    calculate_top/input_res_reg[13]_i_42_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.219 r  calculate_top/input_res_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.219    calculate_top/input_res_reg[13]_i_35_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.319 r  calculate_top/input_res_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.319    calculate_top/input_res_reg[13]_i_30_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.419 r  calculate_top/input_res_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.419    calculate_top/input_res_reg[13]_i_25_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.519 r  calculate_top/input_res_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.519    calculate_top/input_res_reg[13]_i_20_n_0
    SLICE_X76Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.619 r  calculate_top/input_res_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.619    calculate_top/input_res_reg[13]_i_15_n_0
    SLICE_X76Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.719 r  calculate_top/input_res_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.719    calculate_top/input_res_reg[13]_i_10_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.819 r  calculate_top/input_res_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.819    calculate_top/input_res_reg[13]_i_5_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.919 r  calculate_top/input_res_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.919    calculate_top/input_res_reg[13]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    48.069 r  calculate_top/input_res_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.599    48.668    calculate_top/input_res_reg[13]_i_1_n_2
    SLICE_X75Y104        LUT3 (Prop_lut3_I0_O)        0.277    48.945 r  calculate_top/input_res_reg[12]_i_42/O
                         net (fo=1, routed)           0.000    48.945    calculate_top/input_res_reg[12]_i_42_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.402 r  calculate_top/input_res_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.402    calculate_top/input_res_reg[12]_i_35_n_0
    SLICE_X75Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.500 r  calculate_top/input_res_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.500    calculate_top/input_res_reg[12]_i_30_n_0
    SLICE_X75Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.598 r  calculate_top/input_res_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.598    calculate_top/input_res_reg[12]_i_25_n_0
    SLICE_X75Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.696 r  calculate_top/input_res_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.696    calculate_top/input_res_reg[12]_i_20_n_0
    SLICE_X75Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.794 r  calculate_top/input_res_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.794    calculate_top/input_res_reg[12]_i_15_n_0
    SLICE_X75Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.892 r  calculate_top/input_res_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.892    calculate_top/input_res_reg[12]_i_10_n_0
    SLICE_X75Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.990 r  calculate_top/input_res_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.990    calculate_top/input_res_reg[12]_i_5_n_0
    SLICE_X75Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.088 r  calculate_top/input_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.088    calculate_top/input_res_reg[12]_i_2_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    50.237 r  calculate_top/input_res_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.732    50.969    calculate_top/input_res_reg[12]_i_1_n_2
    SLICE_X74Y107        LUT3 (Prop_lut3_I0_O)        0.275    51.244 r  calculate_top/input_res_reg[11]_i_42/O
                         net (fo=1, routed)           0.000    51.244    calculate_top/input_res_reg[11]_i_42_n_0
    SLICE_X74Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    51.688 r  calculate_top/input_res_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.688    calculate_top/input_res_reg[11]_i_35_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.788 r  calculate_top/input_res_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.788    calculate_top/input_res_reg[11]_i_30_n_0
    SLICE_X74Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.888 r  calculate_top/input_res_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.888    calculate_top/input_res_reg[11]_i_25_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.988 r  calculate_top/input_res_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.988    calculate_top/input_res_reg[11]_i_20_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.088 r  calculate_top/input_res_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.088    calculate_top/input_res_reg[11]_i_15_n_0
    SLICE_X74Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.188 r  calculate_top/input_res_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.188    calculate_top/input_res_reg[11]_i_10_n_0
    SLICE_X74Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.288 r  calculate_top/input_res_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.288    calculate_top/input_res_reg[11]_i_5_n_0
    SLICE_X74Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.388 r  calculate_top/input_res_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.388    calculate_top/input_res_reg[11]_i_2_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    52.538 r  calculate_top/input_res_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    53.246    calculate_top/input_res_reg[11]_i_1_n_2
    SLICE_X73Y110        LUT3 (Prop_lut3_I0_O)        0.277    53.523 r  calculate_top/input_res_reg[10]_i_42/O
                         net (fo=1, routed)           0.000    53.523    calculate_top/input_res_reg[10]_i_42_n_0
    SLICE_X73Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.980 r  calculate_top/input_res_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.980    calculate_top/input_res_reg[10]_i_35_n_0
    SLICE_X73Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.078 r  calculate_top/input_res_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.078    calculate_top/input_res_reg[10]_i_30_n_0
    SLICE_X73Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.176 r  calculate_top/input_res_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.176    calculate_top/input_res_reg[10]_i_25_n_0
    SLICE_X73Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.274 r  calculate_top/input_res_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.274    calculate_top/input_res_reg[10]_i_20_n_0
    SLICE_X73Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.372 r  calculate_top/input_res_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.372    calculate_top/input_res_reg[10]_i_15_n_0
    SLICE_X73Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.470 r  calculate_top/input_res_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.470    calculate_top/input_res_reg[10]_i_10_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.568 r  calculate_top/input_res_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.568    calculate_top/input_res_reg[10]_i_5_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.666 r  calculate_top/input_res_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.666    calculate_top/input_res_reg[10]_i_2_n_0
    SLICE_X73Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    54.815 r  calculate_top/input_res_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.619    55.434    calculate_top/input_res_reg[10]_i_1_n_2
    SLICE_X75Y113        LUT3 (Prop_lut3_I0_O)        0.275    55.709 r  calculate_top/input_res_reg[9]_i_42/O
                         net (fo=1, routed)           0.000    55.709    calculate_top/input_res_reg[9]_i_42_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.166 r  calculate_top/input_res_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.166    calculate_top/input_res_reg[9]_i_35_n_0
    SLICE_X75Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.264 r  calculate_top/input_res_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.264    calculate_top/input_res_reg[9]_i_30_n_0
    SLICE_X75Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.362 r  calculate_top/input_res_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.362    calculate_top/input_res_reg[9]_i_25_n_0
    SLICE_X75Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.460 r  calculate_top/input_res_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.460    calculate_top/input_res_reg[9]_i_20_n_0
    SLICE_X75Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.558 r  calculate_top/input_res_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.558    calculate_top/input_res_reg[9]_i_15_n_0
    SLICE_X75Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.656 r  calculate_top/input_res_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.656    calculate_top/input_res_reg[9]_i_10_n_0
    SLICE_X75Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.754 r  calculate_top/input_res_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.754    calculate_top/input_res_reg[9]_i_5_n_0
    SLICE_X75Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.852 r  calculate_top/input_res_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.852    calculate_top/input_res_reg[9]_i_2_n_0
    SLICE_X75Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    57.001 r  calculate_top/input_res_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.541    57.542    calculate_top/input_res_reg[9]_i_1_n_2
    SLICE_X74Y119        LUT3 (Prop_lut3_I0_O)        0.275    57.817 r  calculate_top/input_res_reg[8]_i_42/O
                         net (fo=1, routed)           0.000    57.817    calculate_top/input_res_reg[8]_i_42_n_0
    SLICE_X74Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    58.261 r  calculate_top/input_res_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.261    calculate_top/input_res_reg[8]_i_35_n_0
    SLICE_X74Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.361 r  calculate_top/input_res_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.361    calculate_top/input_res_reg[8]_i_30_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.461 r  calculate_top/input_res_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.461    calculate_top/input_res_reg[8]_i_25_n_0
    SLICE_X74Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.561 r  calculate_top/input_res_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.561    calculate_top/input_res_reg[8]_i_20_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.661 r  calculate_top/input_res_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.661    calculate_top/input_res_reg[8]_i_15_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.761 r  calculate_top/input_res_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.008    58.769    calculate_top/input_res_reg[8]_i_10_n_0
    SLICE_X74Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.869 r  calculate_top/input_res_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.869    calculate_top/input_res_reg[8]_i_5_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    58.969 r  calculate_top/input_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.969    calculate_top/input_res_reg[8]_i_2_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    59.119 r  calculate_top/input_res_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.583    59.702    calculate_top/input_res_reg[8]_i_1_n_2
    SLICE_X73Y126        LUT3 (Prop_lut3_I0_O)        0.277    59.979 r  calculate_top/input_res_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    59.979    calculate_top/input_res_reg[7]_i_42_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    60.436 r  calculate_top/input_res_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.436    calculate_top/input_res_reg[7]_i_35_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.534 r  calculate_top/input_res_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.534    calculate_top/input_res_reg[7]_i_30_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.632 r  calculate_top/input_res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.632    calculate_top/input_res_reg[7]_i_25_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.730 r  calculate_top/input_res_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.730    calculate_top/input_res_reg[7]_i_20_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.828 r  calculate_top/input_res_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.828    calculate_top/input_res_reg[7]_i_15_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    60.926 r  calculate_top/input_res_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.926    calculate_top/input_res_reg[7]_i_10_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.024 r  calculate_top/input_res_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.024    calculate_top/input_res_reg[7]_i_5_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.122 r  calculate_top/input_res_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.122    calculate_top/input_res_reg[7]_i_2_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    61.271 r  calculate_top/input_res_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.592    61.863    calculate_top/input_res_reg[7]_i_1_n_2
    SLICE_X74Y132        LUT3 (Prop_lut3_I0_O)        0.275    62.138 r  calculate_top/input_res_reg[6]_i_42/O
                         net (fo=1, routed)           0.000    62.138    calculate_top/input_res_reg[6]_i_42_n_0
    SLICE_X74Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    62.582 r  calculate_top/input_res_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.582    calculate_top/input_res_reg[6]_i_35_n_0
    SLICE_X74Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.682 r  calculate_top/input_res_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.682    calculate_top/input_res_reg[6]_i_30_n_0
    SLICE_X74Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.782 r  calculate_top/input_res_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.782    calculate_top/input_res_reg[6]_i_25_n_0
    SLICE_X74Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.882 r  calculate_top/input_res_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.882    calculate_top/input_res_reg[6]_i_20_n_0
    SLICE_X74Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    62.982 r  calculate_top/input_res_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.982    calculate_top/input_res_reg[6]_i_15_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.082 r  calculate_top/input_res_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.082    calculate_top/input_res_reg[6]_i_10_n_0
    SLICE_X74Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.182 r  calculate_top/input_res_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    calculate_top/input_res_reg[6]_i_5_n_0
    SLICE_X74Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.282 r  calculate_top/input_res_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.282    calculate_top/input_res_reg[6]_i_2_n_0
    SLICE_X74Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    63.432 r  calculate_top/input_res_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.659    64.092    calculate_top/input_res_reg[6]_i_1_n_2
    SLICE_X76Y134        LUT3 (Prop_lut3_I0_O)        0.277    64.369 r  calculate_top/input_res_reg[5]_i_42/O
                         net (fo=1, routed)           0.000    64.369    calculate_top/input_res_reg[5]_i_42_n_0
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.813 r  calculate_top/input_res_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.813    calculate_top/input_res_reg[5]_i_35_n_0
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.913 r  calculate_top/input_res_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.913    calculate_top/input_res_reg[5]_i_30_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.013 r  calculate_top/input_res_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.013    calculate_top/input_res_reg[5]_i_25_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.113 r  calculate_top/input_res_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.113    calculate_top/input_res_reg[5]_i_20_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.213 r  calculate_top/input_res_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    calculate_top/input_res_reg[5]_i_15_n_0
    SLICE_X76Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.313 r  calculate_top/input_res_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.313    calculate_top/input_res_reg[5]_i_10_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.413 r  calculate_top/input_res_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.413    calculate_top/input_res_reg[5]_i_5_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.513 r  calculate_top/input_res_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.513    calculate_top/input_res_reg[5]_i_2_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    65.663 r  calculate_top/input_res_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.464    66.127    calculate_top/input_res_reg[5]_i_1_n_2
    SLICE_X76Y143        LUT3 (Prop_lut3_I0_O)        0.277    66.404 r  calculate_top/input_res_reg[4]_i_42/O
                         net (fo=1, routed)           0.000    66.404    calculate_top/input_res_reg[4]_i_42_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    66.848 r  calculate_top/input_res_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.848    calculate_top/input_res_reg[4]_i_35_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    66.948 r  calculate_top/input_res_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.948    calculate_top/input_res_reg[4]_i_30_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.048 r  calculate_top/input_res_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.048    calculate_top/input_res_reg[4]_i_25_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.148 r  calculate_top/input_res_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.148    calculate_top/input_res_reg[4]_i_20_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.248 r  calculate_top/input_res_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.248    calculate_top/input_res_reg[4]_i_15_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.348 r  calculate_top/input_res_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.348    calculate_top/input_res_reg[4]_i_10_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.448 r  calculate_top/input_res_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.001    67.448    calculate_top/input_res_reg[4]_i_5_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    67.548 r  calculate_top/input_res_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.548    calculate_top/input_res_reg[4]_i_2_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    67.698 r  calculate_top/input_res_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.750    68.449    calculate_top/input_res_reg[4]_i_1_n_2
    SLICE_X75Y144        LUT3 (Prop_lut3_I0_O)        0.277    68.726 r  calculate_top/input_res_reg[3]_i_42/O
                         net (fo=1, routed)           0.000    68.726    calculate_top/input_res_reg[3]_i_42_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    69.183 r  calculate_top/input_res_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.183    calculate_top/input_res_reg[3]_i_35_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.281 r  calculate_top/input_res_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.281    calculate_top/input_res_reg[3]_i_30_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.379 r  calculate_top/input_res_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.379    calculate_top/input_res_reg[3]_i_25_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.477 r  calculate_top/input_res_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.477    calculate_top/input_res_reg[3]_i_20_n_0
    SLICE_X75Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.575 r  calculate_top/input_res_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.575    calculate_top/input_res_reg[3]_i_15_n_0
    SLICE_X75Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.673 r  calculate_top/input_res_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.001    69.673    calculate_top/input_res_reg[3]_i_10_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.771 r  calculate_top/input_res_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.771    calculate_top/input_res_reg[3]_i_5_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.869 r  calculate_top/input_res_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.869    calculate_top/input_res_reg[3]_i_2_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149    70.018 r  calculate_top/input_res_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.000    70.018    calculate_top/input_res_reg[3]_i_1_n_2
    SLICE_X75Y152        LDCE (DToQ_ldce_D_Q)         0.316    70.334 r  calculate_top/input_res_reg[3]/Q
                         net (fo=8, routed)           0.542    70.877    calculate_top/input_res[3]
    SLICE_X76Y152        LUT6 (Prop_lut6_I0_O)        0.105    70.982 f  calculate_top/reg_temp[3]_i_5/O
                         net (fo=1, routed)           0.130    71.112    calculate_top/reg_temp[3]_i_5_n_0
    SLICE_X76Y152        LUT6 (Prop_lut6_I5_O)        0.105    71.217 r  calculate_top/reg_temp[3]_i_3/O
                         net (fo=3, routed)           0.000    71.217    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[3]_0[0]
    SLICE_X76Y152        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.450    29.769    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X76Y152        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[0]/C
                         clock pessimism              0.172    29.941    
                         clock uncertainty           -0.263    29.678    
    SLICE_X76Y152        FDCE (Setup_fdce_C_D)        0.074    29.752    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         29.752    
                         arrival time                         -71.217    
  -------------------------------------------------------------------
                         slack                                -41.464    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 calculate_top/vpp_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        3.216ns  (logic 0.761ns (23.662%)  route 2.455ns (76.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.572ns = ( 29.572 - 25.000 ) 
    Source Clock Delay      (SCD):    4.927ns = ( 24.927 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.436    24.927    calculate_top/sys_clk_IBUF_BUFG
    SLICE_X77Y79         FDRE                                         r  calculate_top/vpp_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.379    25.306 r  calculate_top/vpp_in_reg[9]/Q
                         net (fo=24, routed)          2.219    27.525    calculate_top/vppin[9]
    SLICE_X69Y102        LUT4 (Prop_lut4_I2_O)        0.115    27.640 r  calculate_top/reg_temp[0]_i_2/O
                         net (fo=1, routed)           0.236    27.876    calculate_top/reg_temp[0]_i_2_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I3_O)        0.267    28.143 r  calculate_top/reg_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    28.143    vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[0]_0[0]
    SLICE_X68Y103        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.253    29.572    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X68Y103        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[0]/C
                         clock pessimism              0.172    29.744    
                         clock uncertainty           -0.263    29.481    
    SLICE_X68Y103        FDCE (Setup_fdce_C_D)        0.030    29.511    vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         29.511    
                         arrival time                         -28.143    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 calculate_top/in_current_min_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        3.146ns  (logic 0.643ns (20.439%)  route 2.503ns (79.561%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 29.584 - 25.000 ) 
    Source Clock Delay      (SCD):    4.938ns = ( 24.938 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.447    24.938    calculate_top/sys_clk_IBUF_BUFG
    SLICE_X80Y84         FDSE                                         r  calculate_top/in_current_min_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDSE (Prop_fdse_C_Q)         0.433    25.371 r  calculate_top/in_current_min_reg[4]/Q
                         net (fo=27, routed)          1.971    27.342    calculate_top/vppmin[4]
    SLICE_X71Y88         LUT4 (Prop_lut4_I0_O)        0.105    27.447 r  calculate_top/reg_temp[0]_i_2__0/O
                         net (fo=1, routed)           0.532    27.979    calculate_top/reg_temp[0]_i_2__0_n_0
    SLICE_X71Y89         LUT6 (Prop_lut6_I3_O)        0.105    28.084 r  calculate_top/reg_temp[0]_i_1__1/O
                         net (fo=1, routed)           0.000    28.084    vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[0]_0[0]
    SLICE_X71Y89         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.265    29.584    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X71Y89         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[0]/C
                         clock pessimism              0.172    29.756    
                         clock uncertainty           -0.263    29.493    
    SLICE_X71Y89         FDCE (Setup_fdce_C_D)        0.030    29.523    vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                         -28.084    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 calculate_top/in_current_max_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        2.973ns  (logic 0.827ns (27.818%)  route 2.146ns (72.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 29.666 - 25.000 ) 
    Source Clock Delay      (SCD):    4.937ns = ( 24.937 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.446    24.937    calculate_top/sys_clk_IBUF_BUFG
    SLICE_X80Y83         FDSE                                         r  calculate_top/in_current_max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDSE (Prop_fdse_C_Q)         0.433    25.370 r  calculate_top/in_current_max_reg[8]/Q
                         net (fo=29, routed)          1.511    26.880    calculate_top/in_current_max_reg[11]_0[8]
    SLICE_X83Y86         LUT4 (Prop_lut4_I3_O)        0.119    26.999 r  calculate_top/reg_temp[0]_i_2__1/O
                         net (fo=1, routed)           0.635    27.635    calculate_top/reg_temp[0]_i_2__1_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.275    27.910 r  calculate_top/reg_temp[0]_i_1__2/O
                         net (fo=1, routed)           0.000    27.910    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[0]_0[0]
    SLICE_X83Y88         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.347    29.666    vga_top_inst/vmax_pix_inst/ri_inst/clk_out1
    SLICE_X83Y88         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[0]/C
                         clock pessimism              0.172    29.838    
                         clock uncertainty           -0.263    29.575    
    SLICE_X83Y88         FDCE (Setup_fdce_C_D)        0.032    29.607    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         29.607    
                         arrival time                         -27.910    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.973ns  (logic 0.379ns (19.213%)  route 1.594ns (80.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 29.569 - 25.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 24.854 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.363    24.854    vga_top_inst/vpp_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X63Y103        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.379    25.233 r  vga_top_inst/vpp_pix_inst/ri_inst/d2_reg[0]/Q
                         net (fo=1, routed)           1.594    26.827    vga_top_inst/vpp_pix_inst/ri_inst/d2[0]
    SLICE_X65Y103        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.250    29.569    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X65Y103        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[12]/C
                         clock pessimism              0.172    29.741    
                         clock uncertainty           -0.263    29.478    
    SLICE_X65Y103        FDCE (Setup_fdce_C_D)       -0.070    29.408    vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         29.408    
                         arrival time                         -26.827    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/d4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.893ns  (logic 0.433ns (22.873%)  route 1.460ns (77.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 29.569 - 25.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 24.854 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.363    24.854    vga_top_inst/vpp_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X66Y102        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/d4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDCE (Prop_fdce_C_Q)         0.433    25.287 r  vga_top_inst/vpp_pix_inst/ri_inst/d4_reg[3]/Q
                         net (fo=1, routed)           1.460    26.747    vga_top_inst/vpp_pix_inst/ri_inst/d4[3]
    SLICE_X65Y102        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.250    29.569    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X65Y102        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[7]/C
                         clock pessimism              0.172    29.741    
                         clock uncertainty           -0.263    29.478    
    SLICE_X65Y102        FDCE (Setup_fdce_C_D)       -0.067    29.411    vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         29.411    
                         arrival time                         -26.747    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/d4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.239%)  route 1.430ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 29.569 - 25.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 24.854 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.363    24.854    vga_top_inst/vpp_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.433    25.287 r  vga_top_inst/vpp_pix_inst/ri_inst/d4_reg[1]/Q
                         net (fo=1, routed)           1.430    26.717    vga_top_inst/vpp_pix_inst/ri_inst/d4[1]
    SLICE_X64Y101        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.250    29.569    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X64Y101        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[5]/C
                         clock pessimism              0.172    29.741    
                         clock uncertainty           -0.263    29.478    
    SLICE_X64Y101        FDCE (Setup_fdce_C_D)       -0.059    29.419    vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         29.419    
                         arrival time                         -26.717    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 vga_top_inst/RI_pix_inst/ri_inst/d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.824ns  (logic 0.379ns (20.779%)  route 1.445ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 29.634 - 25.000 ) 
    Source Clock Delay      (SCD):    4.921ns = ( 24.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.430    24.921    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X72Y139        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y139        FDCE (Prop_fdce_C_Q)         0.379    25.300 r  vga_top_inst/RI_pix_inst/ri_inst/d2_reg[2]/Q
                         net (fo=1, routed)           1.445    26.745    vga_top_inst/RI_pix_inst/ri_inst/d2[2]
    SLICE_X73Y132        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    U22                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    26.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.242    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         1.458    29.777    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.612 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.242    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.319 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         1.315    29.634    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X73Y132        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[14]/C
                         clock pessimism              0.172    29.806    
                         clock uncertainty           -0.263    29.543    
    SLICE_X73Y132        FDCE (Setup_fdce_C_D)       -0.072    29.471    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         29.471    
                         arrival time                         -26.745    
  -------------------------------------------------------------------
                         slack                                  2.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_top_inst/vmin_pix_inst/ri_inst/d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.892%)  route 0.605ns (81.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.594     1.677    vga_top_inst/vmin_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X75Y92         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDCE (Prop_fdce_C_Q)         0.141     1.818 r  vga_top_inst/vmin_pix_inst/ri_inst/d3_reg[0]/Q
                         net (fo=1, routed)           0.605     2.424    vga_top_inst/vmin_pix_inst/ri_inst/d3[0]
    SLICE_X74Y94         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.868     2.205    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X74Y94         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[8]/C
                         clock pessimism             -0.253     1.951    
                         clock uncertainty            0.263     2.214    
    SLICE_X74Y94         FDCE (Hold_fdce_C_D)         0.089     2.303    vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga_top_inst/vmin_pix_inst/ri_inst/d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.688%)  route 0.613ns (81.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.594     1.677    vga_top_inst/vmin_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X75Y92         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDCE (Prop_fdce_C_Q)         0.141     1.818 r  vga_top_inst/vmin_pix_inst/ri_inst/d3_reg[3]/Q
                         net (fo=1, routed)           0.613     2.432    vga_top_inst/vmin_pix_inst/ri_inst/d3[3]
    SLICE_X74Y93         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.868     2.205    vga_top_inst/vmin_pix_inst/ri_inst/clk_out1
    SLICE_X74Y93         FDCE                                         r  vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[11]/C
                         clock pessimism             -0.253     1.951    
                         clock uncertainty            0.263     2.214    
    SLICE_X74Y93         FDCE (Hold_fdce_C_D)         0.089     2.303    vga_top_inst/vmin_pix_inst/ri_inst/reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga_top_inst/vmax_pix_inst/ri_inst/d4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.164ns (21.588%)  route 0.596ns (78.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.598     1.681    vga_top_inst/vmax_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X80Y89         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDCE (Prop_fdce_C_Q)         0.164     1.845 r  vga_top_inst/vmax_pix_inst/ri_inst/d4_reg[0]/Q
                         net (fo=1, routed)           0.596     2.441    vga_top_inst/vmax_pix_inst/ri_inst/d4[0]
    SLICE_X80Y90         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.871     2.208    vga_top_inst/vmax_pix_inst/ri_inst/clk_out1
    SLICE_X80Y90         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[4]/C
                         clock pessimism             -0.253     1.954    
                         clock uncertainty            0.263     2.217    
    SLICE_X80Y90         FDCE (Hold_fdce_C_D)         0.090     2.307    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.164ns (22.346%)  route 0.570ns (77.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.565     1.648    vga_top_inst/vpp_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X66Y102        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDCE (Prop_fdce_C_Q)         0.164     1.812 r  vga_top_inst/vpp_pix_inst/ri_inst/d3_reg[0]/Q
                         net (fo=1, routed)           0.570     2.382    vga_top_inst/vpp_pix_inst/ri_inst/d3[0]
    SLICE_X67Y103        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.836     2.173    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X67Y103        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[8]/C
                         clock pessimism             -0.253     1.919    
                         clock uncertainty            0.263     2.182    
    SLICE_X67Y103        FDCE (Hold_fdce_C_D)         0.060     2.242    vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_top_inst/RI_pix_inst/ri_inst/d4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.164ns (22.480%)  route 0.566ns (77.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.589     1.672    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X78Y131        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y131        FDCE (Prop_fdce_C_Q)         0.164     1.836 r  vga_top_inst/RI_pix_inst/ri_inst/d4_reg[0]/Q
                         net (fo=1, routed)           0.566     2.402    vga_top_inst/RI_pix_inst/ri_inst/d4[0]
    SLICE_X73Y126        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.847     2.185    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X73Y126        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[4]/C
                         clock pessimism             -0.253     1.931    
                         clock uncertainty            0.263     2.194    
    SLICE_X73Y126        FDCE (Hold_fdce_C_D)         0.059     2.253    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_top_inst/RI_pix_inst/ri_inst/d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.829%)  route 0.608ns (81.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.589     1.672    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X77Y135        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDCE (Prop_fdce_C_Q)         0.141     1.813 r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[3]/Q
                         net (fo=1, routed)           0.608     2.421    vga_top_inst/RI_pix_inst/ri_inst/d3[3]
    SLICE_X72Y135        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.857     2.195    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X72Y135        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[11]/C
                         clock pessimism             -0.253     1.941    
                         clock uncertainty            0.263     2.204    
    SLICE_X72Y135        FDCE (Hold_fdce_C_D)         0.066     2.270    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_top_inst/RI_pix_inst/ri_inst/d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.183%)  route 0.634ns (81.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.587     1.670    vga_top_inst/RI_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X73Y135        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDCE (Prop_fdce_C_Q)         0.141     1.811 r  vga_top_inst/RI_pix_inst/ri_inst/d3_reg[0]/Q
                         net (fo=1, routed)           0.634     2.446    vga_top_inst/RI_pix_inst/ri_inst/d3[0]
    SLICE_X74Y133        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.859     2.196    vga_top_inst/RI_pix_inst/ri_inst/CLK
    SLICE_X74Y133        FDCE                                         r  vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[8]/C
                         clock pessimism             -0.253     1.942    
                         clock uncertainty            0.263     2.205    
    SLICE_X74Y133        FDCE (Hold_fdce_C_D)         0.089     2.294    vga_top_inst/RI_pix_inst/ri_inst/reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_top_inst/vmax_pix_inst/ri_inst/d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.720%)  route 0.594ns (82.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.602     1.685    vga_top_inst/vmax_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X83Y89         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDCE (Prop_fdce_C_Q)         0.128     1.813 r  vga_top_inst/vmax_pix_inst/ri_inst/d1_reg[2]/Q
                         net (fo=1, routed)           0.594     2.408    vga_top_inst/vmax_pix_inst/ri_inst/d1[2]
    SLICE_X84Y89         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.874     2.211    vga_top_inst/vmax_pix_inst/ri_inst/clk_out1
    SLICE_X84Y89         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[18]/C
                         clock pessimism             -0.253     1.957    
                         clock uncertainty            0.263     2.220    
    SLICE_X84Y89         FDCE (Hold_fdce_C_D)         0.033     2.253    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_top_inst/vmax_pix_inst/ri_inst/d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.164ns (21.073%)  route 0.614ns (78.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.597     1.680    vga_top_inst/vmax_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X78Y92         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDCE (Prop_fdce_C_Q)         0.164     1.844 r  vga_top_inst/vmax_pix_inst/ri_inst/d2_reg[3]/Q
                         net (fo=1, routed)           0.614     2.459    vga_top_inst/vmax_pix_inst/ri_inst/d2[3]
    SLICE_X78Y90         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.869     2.206    vga_top_inst/vmax_pix_inst/ri_inst/clk_out1
    SLICE_X78Y90         FDCE                                         r  vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[15]/C
                         clock pessimism             -0.253     1.952    
                         clock uncertainty            0.263     2.215    
    SLICE_X78Y90         FDCE (Hold_fdce_C_D)         0.088     2.303    vga_top_inst/vmax_pix_inst/ri_inst/reg_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_top_inst/vpp_pix_inst/ri_inst/d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.548%)  route 0.619ns (81.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.565     1.648    vga_top_inst/vpp_pix_inst/ri_inst/sys_clk_IBUF_BUFG
    SLICE_X68Y102        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDCE (Prop_fdce_C_Q)         0.141     1.789 r  vga_top_inst/vpp_pix_inst/ri_inst/d3_reg[2]/Q
                         net (fo=1, routed)           0.619     2.409    vga_top_inst/vpp_pix_inst/ri_inst/d3[2]
    SLICE_X69Y102        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=907, routed)         0.901     2.238    vga_top_inst/vga_clk_gen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.592 r  vga_top_inst/vga_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.308    vga_top_inst/vga_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.337 r  vga_top_inst/vga_clk_gen/inst/clkout1_buf/O
                         net (fo=158, routed)         0.837     2.174    vga_top_inst/vpp_pix_inst/ri_inst/clk_out1
    SLICE_X69Y102        FDCE                                         r  vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[10]/C
                         clock pessimism             -0.253     1.920    
                         clock uncertainty            0.263     2.183    
    SLICE_X69Y102        FDCE (Hold_fdce_C_D)         0.070     2.253    vga_top_inst/vpp_pix_inst/ri_inst/reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.156    





