<stg><name>Loop_LSTM_TS_proc232</name>


<trans_list>

<trans id="1295" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="47" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="64">
<![CDATA[
entry:0  %input_x_V = alloca [28 x i16], align 2

]]></Node>
<StgValue><ssdm name="input_x_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="12544" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i12544* %input_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
entry:2  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %entry ], [ false, %LSTM_TS ], [ true, %.exit ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12544" op_0_bw="12544" op_1_bw="0" op_2_bw="12544" op_3_bw="0" op_4_bw="12544" op_5_bw="0">
<![CDATA[
rewind_header:1  %input_1_V_load_rewin = phi i12544 [ undef, %entry ], [ %input_1_V_load_phi, %LSTM_TS ], [ undef, %.exit ]

]]></Node>
<StgValue><ssdm name="input_1_V_load_rewin"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:2  %its_0_i_i261 = phi i5 [ 0, %entry ], [ %its, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="its_0_i_i261"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:67  br i1 %do_init, label %rewind_init, label %LSTM_TS

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
rewind_init:0  %input_1_V_read = call i12544 @_ssdm_op_Read.ap_fifo.i12544P(i12544* %input_1_V)

]]></Node>
<StgValue><ssdm name="input_1_V_read"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:1  br label %LSTM_TS

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
LSTM_TS:4  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %its_0_i_i261, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="10">
<![CDATA[
LSTM_TS:5  %zext_ln469 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln469"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
LSTM_TS:6  %shl_ln469_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %its_0_i_i261, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln469_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="7">
<![CDATA[
LSTM_TS:7  %zext_ln469_1 = zext i7 %shl_ln469_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln469_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:8  %sub_ln469 = sub i11 %zext_ln469, %zext_ln469_1

]]></Node>
<StgValue><ssdm name="sub_ln469"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:9  %empty = trunc i11 %sub_ln469 to i10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:10  %tmp = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %sub_ln469, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:11  %empty_116 = or i15 %tmp, 15

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:12  %icmp_ln203 = icmp ugt i15 %tmp, %empty_116

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:13  %tmp_536 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:14  %trunc_ln203 = trunc i15 %empty_116 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:16  %sub_ln203 = sub i14 %tmp_536, %trunc_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:17  %sub_ln203_1 = sub i14 -3841, %tmp_536

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:18  %sub_ln203_2 = sub i14 %trunc_ln203, %tmp_536

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:19  %select_ln203 = select i1 %icmp_ln203, i14 %sub_ln203, i14 %sub_ln203_2

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:22  %sub_ln203_3 = sub i14 -3841, %select_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:31  %or_ln203 = or i11 %sub_ln469, 1

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:32  %empty_117 = trunc i11 %or_ln203 to i10

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:33  %tmp_86 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %or_ln203, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:34  %empty_118 = or i15 %tmp_86, 15

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:35  %icmp_ln203_1 = icmp ugt i15 %tmp_86, %empty_118

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:36  %tmp_538 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_117, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:37  %trunc_ln203_2 = trunc i15 %empty_118 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:39  %sub_ln203_4 = sub i14 %tmp_538, %trunc_ln203_2

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:40  %sub_ln203_5 = sub i14 -3841, %tmp_538

]]></Node>
<StgValue><ssdm name="sub_ln203_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:41  %sub_ln203_6 = sub i14 %trunc_ln203_2, %tmp_538

]]></Node>
<StgValue><ssdm name="sub_ln203_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:42  %select_ln203_3 = select i1 %icmp_ln203_1, i14 %sub_ln203_4, i14 %sub_ln203_6

]]></Node>
<StgValue><ssdm name="select_ln203_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:45  %sub_ln203_7 = sub i14 -3841, %select_ln203_3

]]></Node>
<StgValue><ssdm name="sub_ln203_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12544" op_0_bw="12544" op_1_bw="0" op_2_bw="12544" op_3_bw="0">
<![CDATA[
LSTM_TS:0  %input_1_V_load_phi = phi i12544 [ %input_1_V_read, %rewind_init ], [ %input_1_V_load_rewin, %rewind_header ]

]]></Node>
<StgValue><ssdm name="input_1_V_load_phi"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:15  %tmp_537 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:20  %select_ln203_1 = select i1 %icmp_ln203, i12544 %tmp_537, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:21  %select_ln203_2 = select i1 %icmp_ln203, i14 %sub_ln203_1, i14 %tmp_536

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:23  %zext_ln203 = zext i14 %select_ln203_2 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:24  %zext_ln203_1 = zext i14 %sub_ln203_3 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:25  %lshr_ln203 = lshr i12544 %select_ln203_1, %zext_ln203

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:26  %lshr_ln203_1 = lshr i12544 -1, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="lshr_ln203_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:27  %and_ln203 = and i12544 %lshr_ln203, %lshr_ln203_1

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:28  %trunc_ln203_1 = trunc i12544 %and_ln203 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:29  %input_x_V_addr = getelementptr [28 x i16]* %input_x_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_x_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:30  store i16 %trunc_ln203_1, i16* %input_x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:38  %tmp_539 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:43  %select_ln203_4 = select i1 %icmp_ln203_1, i12544 %tmp_539, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:44  %select_ln203_5 = select i1 %icmp_ln203_1, i14 %sub_ln203_5, i14 %tmp_538

]]></Node>
<StgValue><ssdm name="select_ln203_5"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:46  %zext_ln203_2 = zext i14 %select_ln203_5 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:47  %zext_ln203_3 = zext i14 %sub_ln203_7 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:48  %lshr_ln203_2 = lshr i12544 %select_ln203_4, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:49  %lshr_ln203_3 = lshr i12544 -1, %zext_ln203_3

]]></Node>
<StgValue><ssdm name="lshr_ln203_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:50  %and_ln203_1 = and i12544 %lshr_ln203_2, %lshr_ln203_3

]]></Node>
<StgValue><ssdm name="and_ln203_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:51  %trunc_ln203_3 = trunc i12544 %and_ln203_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:52  %input_x_V_addr_1 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_x_V_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:53  store i16 %trunc_ln203_3, i16* %input_x_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:54  %or_ln203_1 = or i11 %sub_ln469, 2

]]></Node>
<StgValue><ssdm name="or_ln203_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:55  %empty_119 = trunc i11 %or_ln203_1 to i10

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:56  %tmp_87 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %or_ln203_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:57  %empty_120 = or i15 %tmp_87, 15

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:58  %icmp_ln203_2 = icmp ugt i15 %tmp_87, %empty_120

]]></Node>
<StgValue><ssdm name="icmp_ln203_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:59  %tmp_540 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_119, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:60  %trunc_ln203_4 = trunc i15 %empty_120 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:62  %sub_ln203_8 = sub i14 %tmp_540, %trunc_ln203_4

]]></Node>
<StgValue><ssdm name="sub_ln203_8"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:63  %sub_ln203_9 = sub i14 -3841, %tmp_540

]]></Node>
<StgValue><ssdm name="sub_ln203_9"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:64  %sub_ln203_10 = sub i14 %trunc_ln203_4, %tmp_540

]]></Node>
<StgValue><ssdm name="sub_ln203_10"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:65  %select_ln203_6 = select i1 %icmp_ln203_2, i14 %sub_ln203_8, i14 %sub_ln203_10

]]></Node>
<StgValue><ssdm name="select_ln203_6"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:68  %sub_ln203_11 = sub i14 -3841, %select_ln203_6

]]></Node>
<StgValue><ssdm name="sub_ln203_11"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:77  %or_ln203_2 = or i11 %sub_ln469, 3

]]></Node>
<StgValue><ssdm name="or_ln203_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:78  %empty_121 = trunc i11 %or_ln203_2 to i10

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:79  %tmp_88 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %or_ln203_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:80  %empty_122 = or i15 %tmp_88, 15

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:81  %icmp_ln203_3 = icmp ugt i15 %tmp_88, %empty_122

]]></Node>
<StgValue><ssdm name="icmp_ln203_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:82  %tmp_542 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_121, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:83  %trunc_ln203_6 = trunc i15 %empty_122 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_6"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:85  %sub_ln203_12 = sub i14 %tmp_542, %trunc_ln203_6

]]></Node>
<StgValue><ssdm name="sub_ln203_12"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:86  %sub_ln203_13 = sub i14 -3841, %tmp_542

]]></Node>
<StgValue><ssdm name="sub_ln203_13"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:87  %sub_ln203_14 = sub i14 %trunc_ln203_6, %tmp_542

]]></Node>
<StgValue><ssdm name="sub_ln203_14"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:88  %select_ln203_9 = select i1 %icmp_ln203_3, i14 %sub_ln203_12, i14 %sub_ln203_14

]]></Node>
<StgValue><ssdm name="select_ln203_9"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:91  %sub_ln203_15 = sub i14 -3841, %select_ln203_9

]]></Node>
<StgValue><ssdm name="sub_ln203_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:61  %tmp_541 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:66  %select_ln203_7 = select i1 %icmp_ln203_2, i12544 %tmp_541, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_7"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:67  %select_ln203_8 = select i1 %icmp_ln203_2, i14 %sub_ln203_9, i14 %tmp_540

]]></Node>
<StgValue><ssdm name="select_ln203_8"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:69  %zext_ln203_4 = zext i14 %select_ln203_8 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:70  %zext_ln203_5 = zext i14 %sub_ln203_11 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:71  %lshr_ln203_4 = lshr i12544 %select_ln203_7, %zext_ln203_4

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:72  %lshr_ln203_5 = lshr i12544 -1, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="lshr_ln203_5"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:73  %and_ln203_2 = and i12544 %lshr_ln203_4, %lshr_ln203_5

]]></Node>
<StgValue><ssdm name="and_ln203_2"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:74  %trunc_ln203_5 = trunc i12544 %and_ln203_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_5"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:75  %input_x_V_addr_2 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_x_V_addr_2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:76  store i16 %trunc_ln203_5, i16* %input_x_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:84  %tmp_543 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:89  %select_ln203_10 = select i1 %icmp_ln203_3, i12544 %tmp_543, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_10"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:90  %select_ln203_11 = select i1 %icmp_ln203_3, i14 %sub_ln203_13, i14 %tmp_542

]]></Node>
<StgValue><ssdm name="select_ln203_11"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:92  %zext_ln203_6 = zext i14 %select_ln203_11 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:93  %zext_ln203_7 = zext i14 %sub_ln203_15 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:94  %lshr_ln203_6 = lshr i12544 %select_ln203_10, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:95  %lshr_ln203_7 = lshr i12544 -1, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="lshr_ln203_7"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:96  %and_ln203_3 = and i12544 %lshr_ln203_6, %lshr_ln203_7

]]></Node>
<StgValue><ssdm name="and_ln203_3"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:97  %trunc_ln203_7 = trunc i12544 %and_ln203_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_7"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:98  %input_x_V_addr_3 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_x_V_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:99  store i16 %trunc_ln203_7, i16* %input_x_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:100  %add_ln203 = add i11 %sub_ln469, 4

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:101  %empty_123 = trunc i11 %add_ln203 to i10

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:102  %tmp_89 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:103  %empty_124 = or i15 %tmp_89, 15

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:104  %icmp_ln203_4 = icmp ugt i15 %tmp_89, %empty_124

]]></Node>
<StgValue><ssdm name="icmp_ln203_4"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:105  %tmp_544 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_123, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:106  %trunc_ln203_8 = trunc i15 %empty_124 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_8"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:108  %sub_ln203_16 = sub i14 %tmp_544, %trunc_ln203_8

]]></Node>
<StgValue><ssdm name="sub_ln203_16"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:109  %sub_ln203_17 = sub i14 -3841, %tmp_544

]]></Node>
<StgValue><ssdm name="sub_ln203_17"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:110  %sub_ln203_18 = sub i14 %trunc_ln203_8, %tmp_544

]]></Node>
<StgValue><ssdm name="sub_ln203_18"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:111  %select_ln203_12 = select i1 %icmp_ln203_4, i14 %sub_ln203_16, i14 %sub_ln203_18

]]></Node>
<StgValue><ssdm name="select_ln203_12"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:114  %sub_ln203_19 = sub i14 -3841, %select_ln203_12

]]></Node>
<StgValue><ssdm name="sub_ln203_19"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:123  %add_ln203_1 = add i11 %sub_ln469, 5

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:124  %empty_125 = trunc i11 %add_ln203_1 to i10

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:125  %tmp_90 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:126  %empty_126 = or i15 %tmp_90, 15

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:127  %icmp_ln203_5 = icmp ugt i15 %tmp_90, %empty_126

]]></Node>
<StgValue><ssdm name="icmp_ln203_5"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:128  %tmp_546 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_125, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:129  %trunc_ln203_10 = trunc i15 %empty_126 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_10"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:131  %sub_ln203_20 = sub i14 %tmp_546, %trunc_ln203_10

]]></Node>
<StgValue><ssdm name="sub_ln203_20"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:132  %sub_ln203_21 = sub i14 -3841, %tmp_546

]]></Node>
<StgValue><ssdm name="sub_ln203_21"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:133  %sub_ln203_22 = sub i14 %trunc_ln203_10, %tmp_546

]]></Node>
<StgValue><ssdm name="sub_ln203_22"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:134  %select_ln203_15 = select i1 %icmp_ln203_5, i14 %sub_ln203_20, i14 %sub_ln203_22

]]></Node>
<StgValue><ssdm name="select_ln203_15"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:137  %sub_ln203_23 = sub i14 -3841, %select_ln203_15

]]></Node>
<StgValue><ssdm name="sub_ln203_23"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:107  %tmp_545 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:112  %select_ln203_13 = select i1 %icmp_ln203_4, i12544 %tmp_545, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_13"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:113  %select_ln203_14 = select i1 %icmp_ln203_4, i14 %sub_ln203_17, i14 %tmp_544

]]></Node>
<StgValue><ssdm name="select_ln203_14"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:115  %zext_ln203_8 = zext i14 %select_ln203_14 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:116  %zext_ln203_9 = zext i14 %sub_ln203_19 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:117  %lshr_ln203_8 = lshr i12544 %select_ln203_13, %zext_ln203_8

]]></Node>
<StgValue><ssdm name="lshr_ln203_8"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:118  %lshr_ln203_9 = lshr i12544 -1, %zext_ln203_9

]]></Node>
<StgValue><ssdm name="lshr_ln203_9"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:119  %and_ln203_4 = and i12544 %lshr_ln203_8, %lshr_ln203_9

]]></Node>
<StgValue><ssdm name="and_ln203_4"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:120  %trunc_ln203_9 = trunc i12544 %and_ln203_4 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_9"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:121  %input_x_V_addr_4 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_x_V_addr_4"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:122  store i16 %trunc_ln203_9, i16* %input_x_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:130  %tmp_547 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:135  %select_ln203_16 = select i1 %icmp_ln203_5, i12544 %tmp_547, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_16"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:136  %select_ln203_17 = select i1 %icmp_ln203_5, i14 %sub_ln203_21, i14 %tmp_546

]]></Node>
<StgValue><ssdm name="select_ln203_17"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:138  %zext_ln203_10 = zext i14 %select_ln203_17 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:139  %zext_ln203_11 = zext i14 %sub_ln203_23 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:140  %lshr_ln203_10 = lshr i12544 %select_ln203_16, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="lshr_ln203_10"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:141  %lshr_ln203_11 = lshr i12544 -1, %zext_ln203_11

]]></Node>
<StgValue><ssdm name="lshr_ln203_11"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:142  %and_ln203_5 = and i12544 %lshr_ln203_10, %lshr_ln203_11

]]></Node>
<StgValue><ssdm name="and_ln203_5"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:143  %trunc_ln203_11 = trunc i12544 %and_ln203_5 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_11"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:144  %input_x_V_addr_5 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_x_V_addr_5"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:145  store i16 %trunc_ln203_11, i16* %input_x_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:146  %add_ln203_2 = add i11 %sub_ln469, 6

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:147  %empty_127 = trunc i11 %add_ln203_2 to i10

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:148  %tmp_91 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:149  %empty_128 = or i15 %tmp_91, 15

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:150  %icmp_ln203_6 = icmp ugt i15 %tmp_91, %empty_128

]]></Node>
<StgValue><ssdm name="icmp_ln203_6"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:151  %tmp_548 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_127, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:152  %trunc_ln203_12 = trunc i15 %empty_128 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_12"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:154  %sub_ln203_24 = sub i14 %tmp_548, %trunc_ln203_12

]]></Node>
<StgValue><ssdm name="sub_ln203_24"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:155  %sub_ln203_25 = sub i14 -3841, %tmp_548

]]></Node>
<StgValue><ssdm name="sub_ln203_25"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:156  %sub_ln203_26 = sub i14 %trunc_ln203_12, %tmp_548

]]></Node>
<StgValue><ssdm name="sub_ln203_26"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:157  %select_ln203_18 = select i1 %icmp_ln203_6, i14 %sub_ln203_24, i14 %sub_ln203_26

]]></Node>
<StgValue><ssdm name="select_ln203_18"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:160  %sub_ln203_27 = sub i14 -3841, %select_ln203_18

]]></Node>
<StgValue><ssdm name="sub_ln203_27"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:169  %add_ln203_3 = add i11 %sub_ln469, 7

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:170  %empty_129 = trunc i11 %add_ln203_3 to i10

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:171  %tmp_92 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_3, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:172  %empty_130 = or i15 %tmp_92, 15

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:173  %icmp_ln203_7 = icmp ugt i15 %tmp_92, %empty_130

]]></Node>
<StgValue><ssdm name="icmp_ln203_7"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:174  %tmp_550 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_129, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:175  %trunc_ln203_14 = trunc i15 %empty_130 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_14"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:177  %sub_ln203_28 = sub i14 %tmp_550, %trunc_ln203_14

]]></Node>
<StgValue><ssdm name="sub_ln203_28"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:178  %sub_ln203_29 = sub i14 -3841, %tmp_550

]]></Node>
<StgValue><ssdm name="sub_ln203_29"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:179  %sub_ln203_30 = sub i14 %trunc_ln203_14, %tmp_550

]]></Node>
<StgValue><ssdm name="sub_ln203_30"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:180  %select_ln203_21 = select i1 %icmp_ln203_7, i14 %sub_ln203_28, i14 %sub_ln203_30

]]></Node>
<StgValue><ssdm name="select_ln203_21"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:183  %sub_ln203_31 = sub i14 -3841, %select_ln203_21

]]></Node>
<StgValue><ssdm name="sub_ln203_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:153  %tmp_549 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:158  %select_ln203_19 = select i1 %icmp_ln203_6, i12544 %tmp_549, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_19"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:159  %select_ln203_20 = select i1 %icmp_ln203_6, i14 %sub_ln203_25, i14 %tmp_548

]]></Node>
<StgValue><ssdm name="select_ln203_20"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:161  %zext_ln203_12 = zext i14 %select_ln203_20 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:162  %zext_ln203_13 = zext i14 %sub_ln203_27 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:163  %lshr_ln203_12 = lshr i12544 %select_ln203_19, %zext_ln203_12

]]></Node>
<StgValue><ssdm name="lshr_ln203_12"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:164  %lshr_ln203_13 = lshr i12544 -1, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="lshr_ln203_13"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:165  %and_ln203_6 = and i12544 %lshr_ln203_12, %lshr_ln203_13

]]></Node>
<StgValue><ssdm name="and_ln203_6"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:166  %trunc_ln203_13 = trunc i12544 %and_ln203_6 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_13"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:167  %input_x_V_addr_6 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_x_V_addr_6"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:168  store i16 %trunc_ln203_13, i16* %input_x_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:176  %tmp_551 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:181  %select_ln203_22 = select i1 %icmp_ln203_7, i12544 %tmp_551, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_22"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:182  %select_ln203_23 = select i1 %icmp_ln203_7, i14 %sub_ln203_29, i14 %tmp_550

]]></Node>
<StgValue><ssdm name="select_ln203_23"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:184  %zext_ln203_14 = zext i14 %select_ln203_23 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:185  %zext_ln203_15 = zext i14 %sub_ln203_31 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:186  %lshr_ln203_14 = lshr i12544 %select_ln203_22, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="lshr_ln203_14"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:187  %lshr_ln203_15 = lshr i12544 -1, %zext_ln203_15

]]></Node>
<StgValue><ssdm name="lshr_ln203_15"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:188  %and_ln203_7 = and i12544 %lshr_ln203_14, %lshr_ln203_15

]]></Node>
<StgValue><ssdm name="and_ln203_7"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:189  %trunc_ln203_15 = trunc i12544 %and_ln203_7 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_15"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:190  %input_x_V_addr_7 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_x_V_addr_7"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:191  store i16 %trunc_ln203_15, i16* %input_x_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:192  %add_ln203_4 = add i11 %sub_ln469, 8

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:193  %empty_131 = trunc i11 %add_ln203_4 to i10

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:194  %tmp_93 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:195  %empty_132 = or i15 %tmp_93, 15

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:196  %icmp_ln203_8 = icmp ugt i15 %tmp_93, %empty_132

]]></Node>
<StgValue><ssdm name="icmp_ln203_8"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:197  %tmp_552 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_131, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:198  %trunc_ln203_16 = trunc i15 %empty_132 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_16"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:200  %sub_ln203_32 = sub i14 %tmp_552, %trunc_ln203_16

]]></Node>
<StgValue><ssdm name="sub_ln203_32"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:201  %sub_ln203_33 = sub i14 -3841, %tmp_552

]]></Node>
<StgValue><ssdm name="sub_ln203_33"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:202  %sub_ln203_34 = sub i14 %trunc_ln203_16, %tmp_552

]]></Node>
<StgValue><ssdm name="sub_ln203_34"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:203  %select_ln203_24 = select i1 %icmp_ln203_8, i14 %sub_ln203_32, i14 %sub_ln203_34

]]></Node>
<StgValue><ssdm name="select_ln203_24"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:206  %sub_ln203_35 = sub i14 -3841, %select_ln203_24

]]></Node>
<StgValue><ssdm name="sub_ln203_35"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:215  %add_ln203_5 = add i11 %sub_ln469, 9

]]></Node>
<StgValue><ssdm name="add_ln203_5"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:216  %empty_133 = trunc i11 %add_ln203_5 to i10

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:217  %tmp_94 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_5, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:218  %empty_134 = or i15 %tmp_94, 15

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:219  %icmp_ln203_9 = icmp ugt i15 %tmp_94, %empty_134

]]></Node>
<StgValue><ssdm name="icmp_ln203_9"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:220  %tmp_554 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_133, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:221  %trunc_ln203_18 = trunc i15 %empty_134 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_18"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:223  %sub_ln203_36 = sub i14 %tmp_554, %trunc_ln203_18

]]></Node>
<StgValue><ssdm name="sub_ln203_36"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:224  %sub_ln203_37 = sub i14 -3841, %tmp_554

]]></Node>
<StgValue><ssdm name="sub_ln203_37"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:225  %sub_ln203_38 = sub i14 %trunc_ln203_18, %tmp_554

]]></Node>
<StgValue><ssdm name="sub_ln203_38"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:226  %select_ln203_27 = select i1 %icmp_ln203_9, i14 %sub_ln203_36, i14 %sub_ln203_38

]]></Node>
<StgValue><ssdm name="select_ln203_27"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:229  %sub_ln203_39 = sub i14 -3841, %select_ln203_27

]]></Node>
<StgValue><ssdm name="sub_ln203_39"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:199  %tmp_553 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:204  %select_ln203_25 = select i1 %icmp_ln203_8, i12544 %tmp_553, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_25"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:205  %select_ln203_26 = select i1 %icmp_ln203_8, i14 %sub_ln203_33, i14 %tmp_552

]]></Node>
<StgValue><ssdm name="select_ln203_26"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:207  %zext_ln203_16 = zext i14 %select_ln203_26 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:208  %zext_ln203_17 = zext i14 %sub_ln203_35 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:209  %lshr_ln203_16 = lshr i12544 %select_ln203_25, %zext_ln203_16

]]></Node>
<StgValue><ssdm name="lshr_ln203_16"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:210  %lshr_ln203_17 = lshr i12544 -1, %zext_ln203_17

]]></Node>
<StgValue><ssdm name="lshr_ln203_17"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:211  %and_ln203_8 = and i12544 %lshr_ln203_16, %lshr_ln203_17

]]></Node>
<StgValue><ssdm name="and_ln203_8"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:212  %trunc_ln203_17 = trunc i12544 %and_ln203_8 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_17"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:213  %input_x_V_addr_8 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_x_V_addr_8"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:214  store i16 %trunc_ln203_17, i16* %input_x_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:222  %tmp_555 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:227  %select_ln203_28 = select i1 %icmp_ln203_9, i12544 %tmp_555, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_28"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:228  %select_ln203_29 = select i1 %icmp_ln203_9, i14 %sub_ln203_37, i14 %tmp_554

]]></Node>
<StgValue><ssdm name="select_ln203_29"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:230  %zext_ln203_18 = zext i14 %select_ln203_29 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:231  %zext_ln203_19 = zext i14 %sub_ln203_39 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:232  %lshr_ln203_18 = lshr i12544 %select_ln203_28, %zext_ln203_18

]]></Node>
<StgValue><ssdm name="lshr_ln203_18"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:233  %lshr_ln203_19 = lshr i12544 -1, %zext_ln203_19

]]></Node>
<StgValue><ssdm name="lshr_ln203_19"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:234  %and_ln203_9 = and i12544 %lshr_ln203_18, %lshr_ln203_19

]]></Node>
<StgValue><ssdm name="and_ln203_9"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:235  %trunc_ln203_19 = trunc i12544 %and_ln203_9 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_19"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:236  %input_x_V_addr_9 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_x_V_addr_9"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:237  store i16 %trunc_ln203_19, i16* %input_x_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:238  %add_ln203_6 = add i11 %sub_ln469, 10

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:239  %empty_135 = trunc i11 %add_ln203_6 to i10

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:240  %tmp_95 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:241  %empty_136 = or i15 %tmp_95, 15

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:242  %icmp_ln203_10 = icmp ugt i15 %tmp_95, %empty_136

]]></Node>
<StgValue><ssdm name="icmp_ln203_10"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:243  %tmp_556 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_135, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:244  %trunc_ln203_20 = trunc i15 %empty_136 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_20"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:246  %sub_ln203_40 = sub i14 %tmp_556, %trunc_ln203_20

]]></Node>
<StgValue><ssdm name="sub_ln203_40"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:247  %sub_ln203_41 = sub i14 -3841, %tmp_556

]]></Node>
<StgValue><ssdm name="sub_ln203_41"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:248  %sub_ln203_42 = sub i14 %trunc_ln203_20, %tmp_556

]]></Node>
<StgValue><ssdm name="sub_ln203_42"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:249  %select_ln203_30 = select i1 %icmp_ln203_10, i14 %sub_ln203_40, i14 %sub_ln203_42

]]></Node>
<StgValue><ssdm name="select_ln203_30"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:252  %sub_ln203_43 = sub i14 -3841, %select_ln203_30

]]></Node>
<StgValue><ssdm name="sub_ln203_43"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:261  %add_ln203_7 = add i11 %sub_ln469, 11

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:262  %empty_137 = trunc i11 %add_ln203_7 to i10

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:263  %tmp_96 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_7, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:264  %empty_138 = or i15 %tmp_96, 15

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:265  %icmp_ln203_11 = icmp ugt i15 %tmp_96, %empty_138

]]></Node>
<StgValue><ssdm name="icmp_ln203_11"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:266  %tmp_558 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_137, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:267  %trunc_ln203_22 = trunc i15 %empty_138 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_22"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:269  %sub_ln203_44 = sub i14 %tmp_558, %trunc_ln203_22

]]></Node>
<StgValue><ssdm name="sub_ln203_44"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:270  %sub_ln203_45 = sub i14 -3841, %tmp_558

]]></Node>
<StgValue><ssdm name="sub_ln203_45"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:271  %sub_ln203_46 = sub i14 %trunc_ln203_22, %tmp_558

]]></Node>
<StgValue><ssdm name="sub_ln203_46"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:272  %select_ln203_33 = select i1 %icmp_ln203_11, i14 %sub_ln203_44, i14 %sub_ln203_46

]]></Node>
<StgValue><ssdm name="select_ln203_33"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:275  %sub_ln203_47 = sub i14 -3841, %select_ln203_33

]]></Node>
<StgValue><ssdm name="sub_ln203_47"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:245  %tmp_557 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:250  %select_ln203_31 = select i1 %icmp_ln203_10, i12544 %tmp_557, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_31"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:251  %select_ln203_32 = select i1 %icmp_ln203_10, i14 %sub_ln203_41, i14 %tmp_556

]]></Node>
<StgValue><ssdm name="select_ln203_32"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:253  %zext_ln203_20 = zext i14 %select_ln203_32 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:254  %zext_ln203_21 = zext i14 %sub_ln203_43 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_21"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:255  %lshr_ln203_20 = lshr i12544 %select_ln203_31, %zext_ln203_20

]]></Node>
<StgValue><ssdm name="lshr_ln203_20"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:256  %lshr_ln203_21 = lshr i12544 -1, %zext_ln203_21

]]></Node>
<StgValue><ssdm name="lshr_ln203_21"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:257  %and_ln203_10 = and i12544 %lshr_ln203_20, %lshr_ln203_21

]]></Node>
<StgValue><ssdm name="and_ln203_10"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:258  %trunc_ln203_21 = trunc i12544 %and_ln203_10 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_21"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:259  %input_x_V_addr_10 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_x_V_addr_10"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:260  store i16 %trunc_ln203_21, i16* %input_x_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:268  %tmp_559 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:273  %select_ln203_34 = select i1 %icmp_ln203_11, i12544 %tmp_559, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_34"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:274  %select_ln203_35 = select i1 %icmp_ln203_11, i14 %sub_ln203_45, i14 %tmp_558

]]></Node>
<StgValue><ssdm name="select_ln203_35"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:276  %zext_ln203_22 = zext i14 %select_ln203_35 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_22"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:277  %zext_ln203_23 = zext i14 %sub_ln203_47 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_23"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:278  %lshr_ln203_22 = lshr i12544 %select_ln203_34, %zext_ln203_22

]]></Node>
<StgValue><ssdm name="lshr_ln203_22"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:279  %lshr_ln203_23 = lshr i12544 -1, %zext_ln203_23

]]></Node>
<StgValue><ssdm name="lshr_ln203_23"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:280  %and_ln203_11 = and i12544 %lshr_ln203_22, %lshr_ln203_23

]]></Node>
<StgValue><ssdm name="and_ln203_11"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:281  %trunc_ln203_23 = trunc i12544 %and_ln203_11 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_23"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:282  %input_x_V_addr_11 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_x_V_addr_11"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:283  store i16 %trunc_ln203_23, i16* %input_x_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:284  %add_ln203_8 = add i11 %sub_ln469, 12

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:285  %empty_139 = trunc i11 %add_ln203_8 to i10

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:286  %tmp_97 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_8, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:287  %empty_140 = or i15 %tmp_97, 15

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:288  %icmp_ln203_12 = icmp ugt i15 %tmp_97, %empty_140

]]></Node>
<StgValue><ssdm name="icmp_ln203_12"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:289  %tmp_560 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_139, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:290  %trunc_ln203_24 = trunc i15 %empty_140 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_24"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:292  %sub_ln203_48 = sub i14 %tmp_560, %trunc_ln203_24

]]></Node>
<StgValue><ssdm name="sub_ln203_48"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:293  %sub_ln203_49 = sub i14 -3841, %tmp_560

]]></Node>
<StgValue><ssdm name="sub_ln203_49"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:294  %sub_ln203_50 = sub i14 %trunc_ln203_24, %tmp_560

]]></Node>
<StgValue><ssdm name="sub_ln203_50"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:295  %select_ln203_36 = select i1 %icmp_ln203_12, i14 %sub_ln203_48, i14 %sub_ln203_50

]]></Node>
<StgValue><ssdm name="select_ln203_36"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:298  %sub_ln203_51 = sub i14 -3841, %select_ln203_36

]]></Node>
<StgValue><ssdm name="sub_ln203_51"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:307  %add_ln203_9 = add i11 %sub_ln469, 13

]]></Node>
<StgValue><ssdm name="add_ln203_9"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:308  %empty_141 = trunc i11 %add_ln203_9 to i10

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:309  %tmp_98 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_9, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:310  %empty_142 = or i15 %tmp_98, 15

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:311  %icmp_ln203_13 = icmp ugt i15 %tmp_98, %empty_142

]]></Node>
<StgValue><ssdm name="icmp_ln203_13"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:312  %tmp_562 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_141, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:313  %trunc_ln203_26 = trunc i15 %empty_142 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_26"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:315  %sub_ln203_52 = sub i14 %tmp_562, %trunc_ln203_26

]]></Node>
<StgValue><ssdm name="sub_ln203_52"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:316  %sub_ln203_53 = sub i14 -3841, %tmp_562

]]></Node>
<StgValue><ssdm name="sub_ln203_53"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:317  %sub_ln203_54 = sub i14 %trunc_ln203_26, %tmp_562

]]></Node>
<StgValue><ssdm name="sub_ln203_54"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:318  %select_ln203_39 = select i1 %icmp_ln203_13, i14 %sub_ln203_52, i14 %sub_ln203_54

]]></Node>
<StgValue><ssdm name="select_ln203_39"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:321  %sub_ln203_55 = sub i14 -3841, %select_ln203_39

]]></Node>
<StgValue><ssdm name="sub_ln203_55"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:291  %tmp_561 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:296  %select_ln203_37 = select i1 %icmp_ln203_12, i12544 %tmp_561, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_37"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:297  %select_ln203_38 = select i1 %icmp_ln203_12, i14 %sub_ln203_49, i14 %tmp_560

]]></Node>
<StgValue><ssdm name="select_ln203_38"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:299  %zext_ln203_24 = zext i14 %select_ln203_38 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_24"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:300  %zext_ln203_25 = zext i14 %sub_ln203_51 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_25"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:301  %lshr_ln203_24 = lshr i12544 %select_ln203_37, %zext_ln203_24

]]></Node>
<StgValue><ssdm name="lshr_ln203_24"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:302  %lshr_ln203_25 = lshr i12544 -1, %zext_ln203_25

]]></Node>
<StgValue><ssdm name="lshr_ln203_25"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:303  %and_ln203_12 = and i12544 %lshr_ln203_24, %lshr_ln203_25

]]></Node>
<StgValue><ssdm name="and_ln203_12"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:304  %trunc_ln203_25 = trunc i12544 %and_ln203_12 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_25"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:305  %input_x_V_addr_12 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_x_V_addr_12"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:306  store i16 %trunc_ln203_25, i16* %input_x_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:314  %tmp_563 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:319  %select_ln203_40 = select i1 %icmp_ln203_13, i12544 %tmp_563, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_40"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:320  %select_ln203_41 = select i1 %icmp_ln203_13, i14 %sub_ln203_53, i14 %tmp_562

]]></Node>
<StgValue><ssdm name="select_ln203_41"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:322  %zext_ln203_26 = zext i14 %select_ln203_41 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_26"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:323  %zext_ln203_27 = zext i14 %sub_ln203_55 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_27"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:324  %lshr_ln203_26 = lshr i12544 %select_ln203_40, %zext_ln203_26

]]></Node>
<StgValue><ssdm name="lshr_ln203_26"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:325  %lshr_ln203_27 = lshr i12544 -1, %zext_ln203_27

]]></Node>
<StgValue><ssdm name="lshr_ln203_27"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:326  %and_ln203_13 = and i12544 %lshr_ln203_26, %lshr_ln203_27

]]></Node>
<StgValue><ssdm name="and_ln203_13"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:327  %trunc_ln203_27 = trunc i12544 %and_ln203_13 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_27"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:328  %input_x_V_addr_13 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_x_V_addr_13"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:329  store i16 %trunc_ln203_27, i16* %input_x_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:330  %add_ln203_10 = add i11 %sub_ln469, 14

]]></Node>
<StgValue><ssdm name="add_ln203_10"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:331  %empty_143 = trunc i11 %add_ln203_10 to i10

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:332  %tmp_99 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_10, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:333  %empty_144 = or i15 %tmp_99, 15

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:334  %icmp_ln203_14 = icmp ugt i15 %tmp_99, %empty_144

]]></Node>
<StgValue><ssdm name="icmp_ln203_14"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:335  %tmp_564 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_143, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:336  %trunc_ln203_28 = trunc i15 %empty_144 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_28"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:338  %sub_ln203_56 = sub i14 %tmp_564, %trunc_ln203_28

]]></Node>
<StgValue><ssdm name="sub_ln203_56"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:339  %sub_ln203_57 = sub i14 -3841, %tmp_564

]]></Node>
<StgValue><ssdm name="sub_ln203_57"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:340  %sub_ln203_58 = sub i14 %trunc_ln203_28, %tmp_564

]]></Node>
<StgValue><ssdm name="sub_ln203_58"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:341  %select_ln203_42 = select i1 %icmp_ln203_14, i14 %sub_ln203_56, i14 %sub_ln203_58

]]></Node>
<StgValue><ssdm name="select_ln203_42"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:344  %sub_ln203_59 = sub i14 -3841, %select_ln203_42

]]></Node>
<StgValue><ssdm name="sub_ln203_59"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:353  %add_ln203_11 = add i11 %sub_ln469, 15

]]></Node>
<StgValue><ssdm name="add_ln203_11"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:354  %empty_145 = trunc i11 %add_ln203_11 to i10

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:355  %tmp_100 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_11, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:356  %empty_146 = or i15 %tmp_100, 15

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:357  %icmp_ln203_15 = icmp ugt i15 %tmp_100, %empty_146

]]></Node>
<StgValue><ssdm name="icmp_ln203_15"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:358  %tmp_566 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_145, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:359  %trunc_ln203_30 = trunc i15 %empty_146 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_30"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:361  %sub_ln203_60 = sub i14 %tmp_566, %trunc_ln203_30

]]></Node>
<StgValue><ssdm name="sub_ln203_60"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:362  %sub_ln203_61 = sub i14 -3841, %tmp_566

]]></Node>
<StgValue><ssdm name="sub_ln203_61"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:363  %sub_ln203_62 = sub i14 %trunc_ln203_30, %tmp_566

]]></Node>
<StgValue><ssdm name="sub_ln203_62"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:364  %select_ln203_45 = select i1 %icmp_ln203_15, i14 %sub_ln203_60, i14 %sub_ln203_62

]]></Node>
<StgValue><ssdm name="select_ln203_45"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:367  %sub_ln203_63 = sub i14 -3841, %select_ln203_45

]]></Node>
<StgValue><ssdm name="sub_ln203_63"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:337  %tmp_565 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:342  %select_ln203_43 = select i1 %icmp_ln203_14, i12544 %tmp_565, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_43"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:343  %select_ln203_44 = select i1 %icmp_ln203_14, i14 %sub_ln203_57, i14 %tmp_564

]]></Node>
<StgValue><ssdm name="select_ln203_44"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:345  %zext_ln203_28 = zext i14 %select_ln203_44 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_28"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:346  %zext_ln203_29 = zext i14 %sub_ln203_59 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_29"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:347  %lshr_ln203_28 = lshr i12544 %select_ln203_43, %zext_ln203_28

]]></Node>
<StgValue><ssdm name="lshr_ln203_28"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:348  %lshr_ln203_29 = lshr i12544 -1, %zext_ln203_29

]]></Node>
<StgValue><ssdm name="lshr_ln203_29"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:349  %and_ln203_14 = and i12544 %lshr_ln203_28, %lshr_ln203_29

]]></Node>
<StgValue><ssdm name="and_ln203_14"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:350  %trunc_ln203_29 = trunc i12544 %and_ln203_14 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_29"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:351  %input_x_V_addr_14 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_x_V_addr_14"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:352  store i16 %trunc_ln203_29, i16* %input_x_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:360  %tmp_567 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:365  %select_ln203_46 = select i1 %icmp_ln203_15, i12544 %tmp_567, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_46"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:366  %select_ln203_47 = select i1 %icmp_ln203_15, i14 %sub_ln203_61, i14 %tmp_566

]]></Node>
<StgValue><ssdm name="select_ln203_47"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:368  %zext_ln203_30 = zext i14 %select_ln203_47 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_30"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:369  %zext_ln203_31 = zext i14 %sub_ln203_63 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_31"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:370  %lshr_ln203_30 = lshr i12544 %select_ln203_46, %zext_ln203_30

]]></Node>
<StgValue><ssdm name="lshr_ln203_30"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:371  %lshr_ln203_31 = lshr i12544 -1, %zext_ln203_31

]]></Node>
<StgValue><ssdm name="lshr_ln203_31"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:372  %and_ln203_15 = and i12544 %lshr_ln203_30, %lshr_ln203_31

]]></Node>
<StgValue><ssdm name="and_ln203_15"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:373  %trunc_ln203_31 = trunc i12544 %and_ln203_15 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_31"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:374  %input_x_V_addr_15 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_x_V_addr_15"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:375  store i16 %trunc_ln203_31, i16* %input_x_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:376  %add_ln203_12 = add i11 %sub_ln469, 16

]]></Node>
<StgValue><ssdm name="add_ln203_12"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:377  %empty_147 = trunc i11 %add_ln203_12 to i10

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:378  %tmp_101 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_12, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:379  %empty_148 = or i15 %tmp_101, 15

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:380  %icmp_ln203_16 = icmp ugt i15 %tmp_101, %empty_148

]]></Node>
<StgValue><ssdm name="icmp_ln203_16"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:381  %tmp_568 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_147, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:382  %trunc_ln203_32 = trunc i15 %empty_148 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_32"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:384  %sub_ln203_64 = sub i14 %tmp_568, %trunc_ln203_32

]]></Node>
<StgValue><ssdm name="sub_ln203_64"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:385  %sub_ln203_65 = sub i14 -3841, %tmp_568

]]></Node>
<StgValue><ssdm name="sub_ln203_65"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:386  %sub_ln203_66 = sub i14 %trunc_ln203_32, %tmp_568

]]></Node>
<StgValue><ssdm name="sub_ln203_66"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:387  %select_ln203_48 = select i1 %icmp_ln203_16, i14 %sub_ln203_64, i14 %sub_ln203_66

]]></Node>
<StgValue><ssdm name="select_ln203_48"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:390  %sub_ln203_67 = sub i14 -3841, %select_ln203_48

]]></Node>
<StgValue><ssdm name="sub_ln203_67"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:399  %add_ln203_13 = add i11 %sub_ln469, 17

]]></Node>
<StgValue><ssdm name="add_ln203_13"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:400  %empty_149 = trunc i11 %add_ln203_13 to i10

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:401  %tmp_102 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_13, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:402  %empty_150 = or i15 %tmp_102, 15

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:403  %icmp_ln203_17 = icmp ugt i15 %tmp_102, %empty_150

]]></Node>
<StgValue><ssdm name="icmp_ln203_17"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:404  %tmp_570 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_149, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:405  %trunc_ln203_34 = trunc i15 %empty_150 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_34"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:407  %sub_ln203_68 = sub i14 %tmp_570, %trunc_ln203_34

]]></Node>
<StgValue><ssdm name="sub_ln203_68"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:408  %sub_ln203_69 = sub i14 -3841, %tmp_570

]]></Node>
<StgValue><ssdm name="sub_ln203_69"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:409  %sub_ln203_70 = sub i14 %trunc_ln203_34, %tmp_570

]]></Node>
<StgValue><ssdm name="sub_ln203_70"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:410  %select_ln203_51 = select i1 %icmp_ln203_17, i14 %sub_ln203_68, i14 %sub_ln203_70

]]></Node>
<StgValue><ssdm name="select_ln203_51"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:413  %sub_ln203_71 = sub i14 -3841, %select_ln203_51

]]></Node>
<StgValue><ssdm name="sub_ln203_71"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:383  %tmp_569 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:388  %select_ln203_49 = select i1 %icmp_ln203_16, i12544 %tmp_569, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_49"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:389  %select_ln203_50 = select i1 %icmp_ln203_16, i14 %sub_ln203_65, i14 %tmp_568

]]></Node>
<StgValue><ssdm name="select_ln203_50"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:391  %zext_ln203_32 = zext i14 %select_ln203_50 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_32"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:392  %zext_ln203_33 = zext i14 %sub_ln203_67 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_33"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:393  %lshr_ln203_32 = lshr i12544 %select_ln203_49, %zext_ln203_32

]]></Node>
<StgValue><ssdm name="lshr_ln203_32"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:394  %lshr_ln203_33 = lshr i12544 -1, %zext_ln203_33

]]></Node>
<StgValue><ssdm name="lshr_ln203_33"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:395  %and_ln203_16 = and i12544 %lshr_ln203_32, %lshr_ln203_33

]]></Node>
<StgValue><ssdm name="and_ln203_16"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:396  %trunc_ln203_33 = trunc i12544 %and_ln203_16 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_33"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:397  %input_x_V_addr_16 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_x_V_addr_16"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:398  store i16 %trunc_ln203_33, i16* %input_x_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:406  %tmp_571 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="466" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:411  %select_ln203_52 = select i1 %icmp_ln203_17, i12544 %tmp_571, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_52"/></StgValue>
</operation>

<operation id="467" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:412  %select_ln203_53 = select i1 %icmp_ln203_17, i14 %sub_ln203_69, i14 %tmp_570

]]></Node>
<StgValue><ssdm name="select_ln203_53"/></StgValue>
</operation>

<operation id="468" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:414  %zext_ln203_34 = zext i14 %select_ln203_53 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_34"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:415  %zext_ln203_35 = zext i14 %sub_ln203_71 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_35"/></StgValue>
</operation>

<operation id="470" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:416  %lshr_ln203_34 = lshr i12544 %select_ln203_52, %zext_ln203_34

]]></Node>
<StgValue><ssdm name="lshr_ln203_34"/></StgValue>
</operation>

<operation id="471" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:417  %lshr_ln203_35 = lshr i12544 -1, %zext_ln203_35

]]></Node>
<StgValue><ssdm name="lshr_ln203_35"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:418  %and_ln203_17 = and i12544 %lshr_ln203_34, %lshr_ln203_35

]]></Node>
<StgValue><ssdm name="and_ln203_17"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:419  %trunc_ln203_35 = trunc i12544 %and_ln203_17 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_35"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:420  %input_x_V_addr_17 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_x_V_addr_17"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:421  store i16 %trunc_ln203_35, i16* %input_x_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:422  %add_ln203_14 = add i11 %sub_ln469, 18

]]></Node>
<StgValue><ssdm name="add_ln203_14"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:423  %empty_151 = trunc i11 %add_ln203_14 to i10

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:424  %tmp_103 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_14, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:425  %empty_152 = or i15 %tmp_103, 15

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:426  %icmp_ln203_18 = icmp ugt i15 %tmp_103, %empty_152

]]></Node>
<StgValue><ssdm name="icmp_ln203_18"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:427  %tmp_572 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_151, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:428  %trunc_ln203_36 = trunc i15 %empty_152 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_36"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:430  %sub_ln203_72 = sub i14 %tmp_572, %trunc_ln203_36

]]></Node>
<StgValue><ssdm name="sub_ln203_72"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:431  %sub_ln203_73 = sub i14 -3841, %tmp_572

]]></Node>
<StgValue><ssdm name="sub_ln203_73"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:432  %sub_ln203_74 = sub i14 %trunc_ln203_36, %tmp_572

]]></Node>
<StgValue><ssdm name="sub_ln203_74"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:433  %select_ln203_54 = select i1 %icmp_ln203_18, i14 %sub_ln203_72, i14 %sub_ln203_74

]]></Node>
<StgValue><ssdm name="select_ln203_54"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:436  %sub_ln203_75 = sub i14 -3841, %select_ln203_54

]]></Node>
<StgValue><ssdm name="sub_ln203_75"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:445  %add_ln203_15 = add i11 %sub_ln469, 19

]]></Node>
<StgValue><ssdm name="add_ln203_15"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:446  %empty_153 = trunc i11 %add_ln203_15 to i10

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:447  %tmp_104 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_15, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:448  %empty_154 = or i15 %tmp_104, 15

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:449  %icmp_ln203_19 = icmp ugt i15 %tmp_104, %empty_154

]]></Node>
<StgValue><ssdm name="icmp_ln203_19"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:450  %tmp_574 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_153, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:451  %trunc_ln203_38 = trunc i15 %empty_154 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_38"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:453  %sub_ln203_76 = sub i14 %tmp_574, %trunc_ln203_38

]]></Node>
<StgValue><ssdm name="sub_ln203_76"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:454  %sub_ln203_77 = sub i14 -3841, %tmp_574

]]></Node>
<StgValue><ssdm name="sub_ln203_77"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:455  %sub_ln203_78 = sub i14 %trunc_ln203_38, %tmp_574

]]></Node>
<StgValue><ssdm name="sub_ln203_78"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:456  %select_ln203_57 = select i1 %icmp_ln203_19, i14 %sub_ln203_76, i14 %sub_ln203_78

]]></Node>
<StgValue><ssdm name="select_ln203_57"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:459  %sub_ln203_79 = sub i14 -3841, %select_ln203_57

]]></Node>
<StgValue><ssdm name="sub_ln203_79"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:429  %tmp_573 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:434  %select_ln203_55 = select i1 %icmp_ln203_18, i12544 %tmp_573, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_55"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:435  %select_ln203_56 = select i1 %icmp_ln203_18, i14 %sub_ln203_73, i14 %tmp_572

]]></Node>
<StgValue><ssdm name="select_ln203_56"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:437  %zext_ln203_36 = zext i14 %select_ln203_56 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_36"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:438  %zext_ln203_37 = zext i14 %sub_ln203_75 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_37"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:439  %lshr_ln203_36 = lshr i12544 %select_ln203_55, %zext_ln203_36

]]></Node>
<StgValue><ssdm name="lshr_ln203_36"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:440  %lshr_ln203_37 = lshr i12544 -1, %zext_ln203_37

]]></Node>
<StgValue><ssdm name="lshr_ln203_37"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:441  %and_ln203_18 = and i12544 %lshr_ln203_36, %lshr_ln203_37

]]></Node>
<StgValue><ssdm name="and_ln203_18"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:442  %trunc_ln203_37 = trunc i12544 %and_ln203_18 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_37"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:443  %input_x_V_addr_18 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_x_V_addr_18"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:444  store i16 %trunc_ln203_37, i16* %input_x_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:452  %tmp_575 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:457  %select_ln203_58 = select i1 %icmp_ln203_19, i12544 %tmp_575, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_58"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:458  %select_ln203_59 = select i1 %icmp_ln203_19, i14 %sub_ln203_77, i14 %tmp_574

]]></Node>
<StgValue><ssdm name="select_ln203_59"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:460  %zext_ln203_38 = zext i14 %select_ln203_59 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_38"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:461  %zext_ln203_39 = zext i14 %sub_ln203_79 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_39"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:462  %lshr_ln203_38 = lshr i12544 %select_ln203_58, %zext_ln203_38

]]></Node>
<StgValue><ssdm name="lshr_ln203_38"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:463  %lshr_ln203_39 = lshr i12544 -1, %zext_ln203_39

]]></Node>
<StgValue><ssdm name="lshr_ln203_39"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:464  %and_ln203_19 = and i12544 %lshr_ln203_38, %lshr_ln203_39

]]></Node>
<StgValue><ssdm name="and_ln203_19"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:465  %trunc_ln203_39 = trunc i12544 %and_ln203_19 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_39"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:466  %input_x_V_addr_19 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_x_V_addr_19"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:467  store i16 %trunc_ln203_39, i16* %input_x_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:468  %add_ln203_16 = add i11 %sub_ln469, 20

]]></Node>
<StgValue><ssdm name="add_ln203_16"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:469  %empty_155 = trunc i11 %add_ln203_16 to i10

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:470  %tmp_105 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_16, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:471  %empty_156 = or i15 %tmp_105, 15

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:472  %icmp_ln203_20 = icmp ugt i15 %tmp_105, %empty_156

]]></Node>
<StgValue><ssdm name="icmp_ln203_20"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:473  %tmp_576 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_155, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:474  %trunc_ln203_40 = trunc i15 %empty_156 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_40"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:476  %sub_ln203_80 = sub i14 %tmp_576, %trunc_ln203_40

]]></Node>
<StgValue><ssdm name="sub_ln203_80"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:477  %sub_ln203_81 = sub i14 -3841, %tmp_576

]]></Node>
<StgValue><ssdm name="sub_ln203_81"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:478  %sub_ln203_82 = sub i14 %trunc_ln203_40, %tmp_576

]]></Node>
<StgValue><ssdm name="sub_ln203_82"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:479  %select_ln203_60 = select i1 %icmp_ln203_20, i14 %sub_ln203_80, i14 %sub_ln203_82

]]></Node>
<StgValue><ssdm name="select_ln203_60"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:482  %sub_ln203_83 = sub i14 -3841, %select_ln203_60

]]></Node>
<StgValue><ssdm name="sub_ln203_83"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:491  %add_ln203_17 = add i11 %sub_ln469, 21

]]></Node>
<StgValue><ssdm name="add_ln203_17"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:492  %empty_157 = trunc i11 %add_ln203_17 to i10

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:493  %tmp_106 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_17, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:494  %empty_158 = or i15 %tmp_106, 15

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:495  %icmp_ln203_21 = icmp ugt i15 %tmp_106, %empty_158

]]></Node>
<StgValue><ssdm name="icmp_ln203_21"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:496  %tmp_578 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_157, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:497  %trunc_ln203_42 = trunc i15 %empty_158 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_42"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:499  %sub_ln203_84 = sub i14 %tmp_578, %trunc_ln203_42

]]></Node>
<StgValue><ssdm name="sub_ln203_84"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:500  %sub_ln203_85 = sub i14 -3841, %tmp_578

]]></Node>
<StgValue><ssdm name="sub_ln203_85"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:501  %sub_ln203_86 = sub i14 %trunc_ln203_42, %tmp_578

]]></Node>
<StgValue><ssdm name="sub_ln203_86"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:502  %select_ln203_63 = select i1 %icmp_ln203_21, i14 %sub_ln203_84, i14 %sub_ln203_86

]]></Node>
<StgValue><ssdm name="select_ln203_63"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:505  %sub_ln203_87 = sub i14 -3841, %select_ln203_63

]]></Node>
<StgValue><ssdm name="sub_ln203_87"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="546" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:475  %tmp_577 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:480  %select_ln203_61 = select i1 %icmp_ln203_20, i12544 %tmp_577, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_61"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:481  %select_ln203_62 = select i1 %icmp_ln203_20, i14 %sub_ln203_81, i14 %tmp_576

]]></Node>
<StgValue><ssdm name="select_ln203_62"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:483  %zext_ln203_40 = zext i14 %select_ln203_62 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_40"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:484  %zext_ln203_41 = zext i14 %sub_ln203_83 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_41"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:485  %lshr_ln203_40 = lshr i12544 %select_ln203_61, %zext_ln203_40

]]></Node>
<StgValue><ssdm name="lshr_ln203_40"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:486  %lshr_ln203_41 = lshr i12544 -1, %zext_ln203_41

]]></Node>
<StgValue><ssdm name="lshr_ln203_41"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:487  %and_ln203_20 = and i12544 %lshr_ln203_40, %lshr_ln203_41

]]></Node>
<StgValue><ssdm name="and_ln203_20"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:488  %trunc_ln203_41 = trunc i12544 %and_ln203_20 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_41"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:489  %input_x_V_addr_20 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_x_V_addr_20"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:490  store i16 %trunc_ln203_41, i16* %input_x_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="557" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:498  %tmp_579 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="558" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:503  %select_ln203_64 = select i1 %icmp_ln203_21, i12544 %tmp_579, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_64"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:504  %select_ln203_65 = select i1 %icmp_ln203_21, i14 %sub_ln203_85, i14 %tmp_578

]]></Node>
<StgValue><ssdm name="select_ln203_65"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:506  %zext_ln203_42 = zext i14 %select_ln203_65 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_42"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:507  %zext_ln203_43 = zext i14 %sub_ln203_87 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_43"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:508  %lshr_ln203_42 = lshr i12544 %select_ln203_64, %zext_ln203_42

]]></Node>
<StgValue><ssdm name="lshr_ln203_42"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:509  %lshr_ln203_43 = lshr i12544 -1, %zext_ln203_43

]]></Node>
<StgValue><ssdm name="lshr_ln203_43"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:510  %and_ln203_21 = and i12544 %lshr_ln203_42, %lshr_ln203_43

]]></Node>
<StgValue><ssdm name="and_ln203_21"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:511  %trunc_ln203_43 = trunc i12544 %and_ln203_21 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_43"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:512  %input_x_V_addr_21 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_x_V_addr_21"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:513  store i16 %trunc_ln203_43, i16* %input_x_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:514  %add_ln203_18 = add i11 %sub_ln469, 22

]]></Node>
<StgValue><ssdm name="add_ln203_18"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:515  %empty_159 = trunc i11 %add_ln203_18 to i10

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:516  %tmp_107 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_18, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:517  %empty_160 = or i15 %tmp_107, 15

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:518  %icmp_ln203_22 = icmp ugt i15 %tmp_107, %empty_160

]]></Node>
<StgValue><ssdm name="icmp_ln203_22"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:519  %tmp_580 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_159, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:520  %trunc_ln203_44 = trunc i15 %empty_160 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_44"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:522  %sub_ln203_88 = sub i14 %tmp_580, %trunc_ln203_44

]]></Node>
<StgValue><ssdm name="sub_ln203_88"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:523  %sub_ln203_89 = sub i14 -3841, %tmp_580

]]></Node>
<StgValue><ssdm name="sub_ln203_89"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:524  %sub_ln203_90 = sub i14 %trunc_ln203_44, %tmp_580

]]></Node>
<StgValue><ssdm name="sub_ln203_90"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:525  %select_ln203_66 = select i1 %icmp_ln203_22, i14 %sub_ln203_88, i14 %sub_ln203_90

]]></Node>
<StgValue><ssdm name="select_ln203_66"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:528  %sub_ln203_91 = sub i14 -3841, %select_ln203_66

]]></Node>
<StgValue><ssdm name="sub_ln203_91"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:537  %add_ln203_19 = add i11 %sub_ln469, 23

]]></Node>
<StgValue><ssdm name="add_ln203_19"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:538  %empty_161 = trunc i11 %add_ln203_19 to i10

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:539  %tmp_108 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_19, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:540  %empty_162 = or i15 %tmp_108, 15

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:541  %icmp_ln203_23 = icmp ugt i15 %tmp_108, %empty_162

]]></Node>
<StgValue><ssdm name="icmp_ln203_23"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:542  %tmp_582 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_161, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:543  %trunc_ln203_46 = trunc i15 %empty_162 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_46"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:545  %sub_ln203_92 = sub i14 %tmp_582, %trunc_ln203_46

]]></Node>
<StgValue><ssdm name="sub_ln203_92"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:546  %sub_ln203_93 = sub i14 -3841, %tmp_582

]]></Node>
<StgValue><ssdm name="sub_ln203_93"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:547  %sub_ln203_94 = sub i14 %trunc_ln203_46, %tmp_582

]]></Node>
<StgValue><ssdm name="sub_ln203_94"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:548  %select_ln203_69 = select i1 %icmp_ln203_23, i14 %sub_ln203_92, i14 %sub_ln203_94

]]></Node>
<StgValue><ssdm name="select_ln203_69"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:551  %sub_ln203_95 = sub i14 -3841, %select_ln203_69

]]></Node>
<StgValue><ssdm name="sub_ln203_95"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="592" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:521  %tmp_581 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="593" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:526  %select_ln203_67 = select i1 %icmp_ln203_22, i12544 %tmp_581, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_67"/></StgValue>
</operation>

<operation id="594" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:527  %select_ln203_68 = select i1 %icmp_ln203_22, i14 %sub_ln203_89, i14 %tmp_580

]]></Node>
<StgValue><ssdm name="select_ln203_68"/></StgValue>
</operation>

<operation id="595" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:529  %zext_ln203_44 = zext i14 %select_ln203_68 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_44"/></StgValue>
</operation>

<operation id="596" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:530  %zext_ln203_45 = zext i14 %sub_ln203_91 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_45"/></StgValue>
</operation>

<operation id="597" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:531  %lshr_ln203_44 = lshr i12544 %select_ln203_67, %zext_ln203_44

]]></Node>
<StgValue><ssdm name="lshr_ln203_44"/></StgValue>
</operation>

<operation id="598" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:532  %lshr_ln203_45 = lshr i12544 -1, %zext_ln203_45

]]></Node>
<StgValue><ssdm name="lshr_ln203_45"/></StgValue>
</operation>

<operation id="599" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:533  %and_ln203_22 = and i12544 %lshr_ln203_44, %lshr_ln203_45

]]></Node>
<StgValue><ssdm name="and_ln203_22"/></StgValue>
</operation>

<operation id="600" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:534  %trunc_ln203_45 = trunc i12544 %and_ln203_22 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_45"/></StgValue>
</operation>

<operation id="601" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:535  %input_x_V_addr_22 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_x_V_addr_22"/></StgValue>
</operation>

<operation id="602" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:536  store i16 %trunc_ln203_45, i16* %input_x_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="603" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:544  %tmp_583 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="604" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:549  %select_ln203_70 = select i1 %icmp_ln203_23, i12544 %tmp_583, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_70"/></StgValue>
</operation>

<operation id="605" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:550  %select_ln203_71 = select i1 %icmp_ln203_23, i14 %sub_ln203_93, i14 %tmp_582

]]></Node>
<StgValue><ssdm name="select_ln203_71"/></StgValue>
</operation>

<operation id="606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:552  %zext_ln203_46 = zext i14 %select_ln203_71 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_46"/></StgValue>
</operation>

<operation id="607" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:553  %zext_ln203_47 = zext i14 %sub_ln203_95 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_47"/></StgValue>
</operation>

<operation id="608" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:554  %lshr_ln203_46 = lshr i12544 %select_ln203_70, %zext_ln203_46

]]></Node>
<StgValue><ssdm name="lshr_ln203_46"/></StgValue>
</operation>

<operation id="609" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:555  %lshr_ln203_47 = lshr i12544 -1, %zext_ln203_47

]]></Node>
<StgValue><ssdm name="lshr_ln203_47"/></StgValue>
</operation>

<operation id="610" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:556  %and_ln203_23 = and i12544 %lshr_ln203_46, %lshr_ln203_47

]]></Node>
<StgValue><ssdm name="and_ln203_23"/></StgValue>
</operation>

<operation id="611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:557  %trunc_ln203_47 = trunc i12544 %and_ln203_23 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_47"/></StgValue>
</operation>

<operation id="612" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:558  %input_x_V_addr_23 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_x_V_addr_23"/></StgValue>
</operation>

<operation id="613" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:559  store i16 %trunc_ln203_47, i16* %input_x_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="614" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:560  %add_ln203_20 = add i11 %sub_ln469, 24

]]></Node>
<StgValue><ssdm name="add_ln203_20"/></StgValue>
</operation>

<operation id="615" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:561  %empty_163 = trunc i11 %add_ln203_20 to i10

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="616" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:562  %tmp_109 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_20, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="617" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:563  %empty_164 = or i15 %tmp_109, 15

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="618" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:564  %icmp_ln203_24 = icmp ugt i15 %tmp_109, %empty_164

]]></Node>
<StgValue><ssdm name="icmp_ln203_24"/></StgValue>
</operation>

<operation id="619" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:565  %tmp_584 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_163, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="620" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:566  %trunc_ln203_48 = trunc i15 %empty_164 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_48"/></StgValue>
</operation>

<operation id="621" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:568  %sub_ln203_96 = sub i14 %tmp_584, %trunc_ln203_48

]]></Node>
<StgValue><ssdm name="sub_ln203_96"/></StgValue>
</operation>

<operation id="622" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:569  %sub_ln203_97 = sub i14 -3841, %tmp_584

]]></Node>
<StgValue><ssdm name="sub_ln203_97"/></StgValue>
</operation>

<operation id="623" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:570  %sub_ln203_98 = sub i14 %trunc_ln203_48, %tmp_584

]]></Node>
<StgValue><ssdm name="sub_ln203_98"/></StgValue>
</operation>

<operation id="624" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:571  %select_ln203_72 = select i1 %icmp_ln203_24, i14 %sub_ln203_96, i14 %sub_ln203_98

]]></Node>
<StgValue><ssdm name="select_ln203_72"/></StgValue>
</operation>

<operation id="625" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:574  %sub_ln203_99 = sub i14 -3841, %select_ln203_72

]]></Node>
<StgValue><ssdm name="sub_ln203_99"/></StgValue>
</operation>

<operation id="626" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:583  %add_ln203_21 = add i11 %sub_ln469, 25

]]></Node>
<StgValue><ssdm name="add_ln203_21"/></StgValue>
</operation>

<operation id="627" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:584  %empty_165 = trunc i11 %add_ln203_21 to i10

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="628" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:585  %tmp_110 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_21, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="629" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:586  %empty_166 = or i15 %tmp_110, 15

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="630" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:587  %icmp_ln203_25 = icmp ugt i15 %tmp_110, %empty_166

]]></Node>
<StgValue><ssdm name="icmp_ln203_25"/></StgValue>
</operation>

<operation id="631" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:588  %tmp_586 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_165, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="632" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:589  %trunc_ln203_50 = trunc i15 %empty_166 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_50"/></StgValue>
</operation>

<operation id="633" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:591  %sub_ln203_100 = sub i14 %tmp_586, %trunc_ln203_50

]]></Node>
<StgValue><ssdm name="sub_ln203_100"/></StgValue>
</operation>

<operation id="634" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:592  %sub_ln203_101 = sub i14 -3841, %tmp_586

]]></Node>
<StgValue><ssdm name="sub_ln203_101"/></StgValue>
</operation>

<operation id="635" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:593  %sub_ln203_102 = sub i14 %trunc_ln203_50, %tmp_586

]]></Node>
<StgValue><ssdm name="sub_ln203_102"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:594  %select_ln203_75 = select i1 %icmp_ln203_25, i14 %sub_ln203_100, i14 %sub_ln203_102

]]></Node>
<StgValue><ssdm name="select_ln203_75"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:597  %sub_ln203_103 = sub i14 -3841, %select_ln203_75

]]></Node>
<StgValue><ssdm name="sub_ln203_103"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
LSTM_TS:1109  %icmp_ln463 = icmp eq i5 %its_0_i_i261, -5

]]></Node>
<StgValue><ssdm name="icmp_ln463"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="639" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:567  %tmp_585 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="640" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:572  %select_ln203_73 = select i1 %icmp_ln203_24, i12544 %tmp_585, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_73"/></StgValue>
</operation>

<operation id="641" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:573  %select_ln203_74 = select i1 %icmp_ln203_24, i14 %sub_ln203_97, i14 %tmp_584

]]></Node>
<StgValue><ssdm name="select_ln203_74"/></StgValue>
</operation>

<operation id="642" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:575  %zext_ln203_48 = zext i14 %select_ln203_74 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_48"/></StgValue>
</operation>

<operation id="643" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:576  %zext_ln203_49 = zext i14 %sub_ln203_99 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_49"/></StgValue>
</operation>

<operation id="644" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:577  %lshr_ln203_48 = lshr i12544 %select_ln203_73, %zext_ln203_48

]]></Node>
<StgValue><ssdm name="lshr_ln203_48"/></StgValue>
</operation>

<operation id="645" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:578  %lshr_ln203_49 = lshr i12544 -1, %zext_ln203_49

]]></Node>
<StgValue><ssdm name="lshr_ln203_49"/></StgValue>
</operation>

<operation id="646" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:579  %and_ln203_24 = and i12544 %lshr_ln203_48, %lshr_ln203_49

]]></Node>
<StgValue><ssdm name="and_ln203_24"/></StgValue>
</operation>

<operation id="647" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:580  %trunc_ln203_49 = trunc i12544 %and_ln203_24 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_49"/></StgValue>
</operation>

<operation id="648" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:581  %input_x_V_addr_24 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_x_V_addr_24"/></StgValue>
</operation>

<operation id="649" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:582  store i16 %trunc_ln203_49, i16* %input_x_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:590  %tmp_587 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="651" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:595  %select_ln203_76 = select i1 %icmp_ln203_25, i12544 %tmp_587, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_76"/></StgValue>
</operation>

<operation id="652" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:596  %select_ln203_77 = select i1 %icmp_ln203_25, i14 %sub_ln203_101, i14 %tmp_586

]]></Node>
<StgValue><ssdm name="select_ln203_77"/></StgValue>
</operation>

<operation id="653" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:598  %zext_ln203_50 = zext i14 %select_ln203_77 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_50"/></StgValue>
</operation>

<operation id="654" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:599  %zext_ln203_51 = zext i14 %sub_ln203_103 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_51"/></StgValue>
</operation>

<operation id="655" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:600  %lshr_ln203_50 = lshr i12544 %select_ln203_76, %zext_ln203_50

]]></Node>
<StgValue><ssdm name="lshr_ln203_50"/></StgValue>
</operation>

<operation id="656" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:601  %lshr_ln203_51 = lshr i12544 -1, %zext_ln203_51

]]></Node>
<StgValue><ssdm name="lshr_ln203_51"/></StgValue>
</operation>

<operation id="657" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:602  %and_ln203_25 = and i12544 %lshr_ln203_50, %lshr_ln203_51

]]></Node>
<StgValue><ssdm name="and_ln203_25"/></StgValue>
</operation>

<operation id="658" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:603  %trunc_ln203_51 = trunc i12544 %and_ln203_25 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_51"/></StgValue>
</operation>

<operation id="659" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:604  %input_x_V_addr_25 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_x_V_addr_25"/></StgValue>
</operation>

<operation id="660" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:605  store i16 %trunc_ln203_51, i16* %input_x_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="661" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:606  %add_ln203_22 = add i11 %sub_ln469, 26

]]></Node>
<StgValue><ssdm name="add_ln203_22"/></StgValue>
</operation>

<operation id="662" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:607  %empty_167 = trunc i11 %add_ln203_22 to i10

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="663" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:608  %tmp_111 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_22, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="664" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:609  %empty_168 = or i15 %tmp_111, 15

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="665" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:610  %icmp_ln203_26 = icmp ugt i15 %tmp_111, %empty_168

]]></Node>
<StgValue><ssdm name="icmp_ln203_26"/></StgValue>
</operation>

<operation id="666" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:611  %tmp_588 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_167, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="667" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:612  %trunc_ln203_52 = trunc i15 %empty_168 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_52"/></StgValue>
</operation>

<operation id="668" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:614  %sub_ln203_104 = sub i14 %tmp_588, %trunc_ln203_52

]]></Node>
<StgValue><ssdm name="sub_ln203_104"/></StgValue>
</operation>

<operation id="669" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:615  %sub_ln203_105 = sub i14 -3841, %tmp_588

]]></Node>
<StgValue><ssdm name="sub_ln203_105"/></StgValue>
</operation>

<operation id="670" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:616  %sub_ln203_106 = sub i14 %trunc_ln203_52, %tmp_588

]]></Node>
<StgValue><ssdm name="sub_ln203_106"/></StgValue>
</operation>

<operation id="671" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:617  %select_ln203_78 = select i1 %icmp_ln203_26, i14 %sub_ln203_104, i14 %sub_ln203_106

]]></Node>
<StgValue><ssdm name="select_ln203_78"/></StgValue>
</operation>

<operation id="672" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:620  %sub_ln203_107 = sub i14 -3841, %select_ln203_78

]]></Node>
<StgValue><ssdm name="sub_ln203_107"/></StgValue>
</operation>

<operation id="673" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LSTM_TS:629  %add_ln203_23 = add i11 %sub_ln469, 27

]]></Node>
<StgValue><ssdm name="add_ln203_23"/></StgValue>
</operation>

<operation id="674" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="10" op_0_bw="11">
<![CDATA[
LSTM_TS:630  %empty_169 = trunc i11 %add_ln203_23 to i10

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
LSTM_TS:631  %tmp_112 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln203_23, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:632  %empty_170 = or i15 %tmp_112, 15

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
LSTM_TS:633  %icmp_ln203_27 = icmp ugt i15 %tmp_112, %empty_170

]]></Node>
<StgValue><ssdm name="icmp_ln203_27"/></StgValue>
</operation>

<operation id="678" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
LSTM_TS:634  %tmp_590 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %empty_169, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="14" op_0_bw="15">
<![CDATA[
LSTM_TS:635  %trunc_ln203_54 = trunc i15 %empty_170 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln203_54"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:637  %sub_ln203_108 = sub i14 %tmp_590, %trunc_ln203_54

]]></Node>
<StgValue><ssdm name="sub_ln203_108"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:638  %sub_ln203_109 = sub i14 -3841, %tmp_590

]]></Node>
<StgValue><ssdm name="sub_ln203_109"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:639  %sub_ln203_110 = sub i14 %trunc_ln203_54, %tmp_590

]]></Node>
<StgValue><ssdm name="sub_ln203_110"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:640  %select_ln203_81 = select i1 %icmp_ln203_27, i14 %sub_ln203_108, i14 %sub_ln203_110

]]></Node>
<StgValue><ssdm name="select_ln203_81"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LSTM_TS:643  %sub_ln203_111 = sub i14 -3841, %select_ln203_81

]]></Node>
<StgValue><ssdm name="sub_ln203_111"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="685" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:613  %tmp_589 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="686" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:618  %select_ln203_79 = select i1 %icmp_ln203_26, i12544 %tmp_589, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_79"/></StgValue>
</operation>

<operation id="687" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:619  %select_ln203_80 = select i1 %icmp_ln203_26, i14 %sub_ln203_105, i14 %tmp_588

]]></Node>
<StgValue><ssdm name="select_ln203_80"/></StgValue>
</operation>

<operation id="688" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:621  %zext_ln203_52 = zext i14 %select_ln203_80 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_52"/></StgValue>
</operation>

<operation id="689" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:622  %zext_ln203_53 = zext i14 %sub_ln203_107 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_53"/></StgValue>
</operation>

<operation id="690" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:623  %lshr_ln203_52 = lshr i12544 %select_ln203_79, %zext_ln203_52

]]></Node>
<StgValue><ssdm name="lshr_ln203_52"/></StgValue>
</operation>

<operation id="691" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:624  %lshr_ln203_53 = lshr i12544 -1, %zext_ln203_53

]]></Node>
<StgValue><ssdm name="lshr_ln203_53"/></StgValue>
</operation>

<operation id="692" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:625  %and_ln203_26 = and i12544 %lshr_ln203_52, %lshr_ln203_53

]]></Node>
<StgValue><ssdm name="and_ln203_26"/></StgValue>
</operation>

<operation id="693" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:626  %trunc_ln203_53 = trunc i12544 %and_ln203_26 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_53"/></StgValue>
</operation>

<operation id="694" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:627  %input_x_V_addr_26 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_x_V_addr_26"/></StgValue>
</operation>

<operation id="695" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:628  store i16 %trunc_ln203_53, i16* %input_x_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="696" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12544" op_0_bw="12544" op_1_bw="12544" op_2_bw="32" op_3_bw="32">
<![CDATA[
LSTM_TS:636  %tmp_591 = call i12544 @llvm.part.select.i12544(i12544 %input_1_V_load_phi, i32 12543, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="697" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="12544" op_0_bw="1" op_1_bw="12544" op_2_bw="12544">
<![CDATA[
LSTM_TS:641  %select_ln203_82 = select i1 %icmp_ln203_27, i12544 %tmp_591, i12544 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_82"/></StgValue>
</operation>

<operation id="698" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LSTM_TS:642  %select_ln203_83 = select i1 %icmp_ln203_27, i14 %sub_ln203_109, i14 %tmp_590

]]></Node>
<StgValue><ssdm name="select_ln203_83"/></StgValue>
</operation>

<operation id="699" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:644  %zext_ln203_54 = zext i14 %select_ln203_83 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_54"/></StgValue>
</operation>

<operation id="700" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="12544" op_0_bw="14">
<![CDATA[
LSTM_TS:645  %zext_ln203_55 = zext i14 %sub_ln203_111 to i12544

]]></Node>
<StgValue><ssdm name="zext_ln203_55"/></StgValue>
</operation>

<operation id="701" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:646  %lshr_ln203_54 = lshr i12544 %select_ln203_82, %zext_ln203_54

]]></Node>
<StgValue><ssdm name="lshr_ln203_54"/></StgValue>
</operation>

<operation id="702" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:647  %lshr_ln203_55 = lshr i12544 -1, %zext_ln203_55

]]></Node>
<StgValue><ssdm name="lshr_ln203_55"/></StgValue>
</operation>

<operation id="703" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="12544" op_0_bw="12544" op_1_bw="12544">
<![CDATA[
LSTM_TS:648  %and_ln203_27 = and i12544 %lshr_ln203_54, %lshr_ln203_55

]]></Node>
<StgValue><ssdm name="and_ln203_27"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="12544">
<![CDATA[
LSTM_TS:649  %trunc_ln203_55 = trunc i12544 %and_ln203_27 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_55"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
LSTM_TS:650  %input_x_V_addr_27 = getelementptr [28 x i16]* %input_x_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_x_V_addr_27"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
LSTM_TS:651  store i16 %trunc_ln203_55, i16* %input_x_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="707" st_id="18" stage="17" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="708" st_id="19" stage="16" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="709" st_id="20" stage="15" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="710" st_id="21" stage="14" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="711" st_id="22" stage="13" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="712" st_id="23" stage="12" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="713" st_id="24" stage="11" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="714" st_id="25" stage="10" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="715" st_id="26" stage="9" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="716" st_id="27" stage="8" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="717" st_id="28" stage="7" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="718" st_id="29" stage="6" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="719" st_id="30" stage="5" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="720" st_id="31" stage="4" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="721" st_id="32" stage="3" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>

<operation id="722" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LSTM_TS:1111  br i1 %icmp_ln463, label %.exit, label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>

<operation id="723" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0">
<![CDATA[
.exit:33  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="724" st_id="33" stage="2" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>

<operation id="725" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
LSTM_TS:1108  %its = add i5 %its_0_i_i261, 1

]]></Node>
<StgValue><ssdm name="its"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="726" st_id="34" stage="1" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
LSTM_TS:652  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0([28 x i16]* %input_x_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>

<operation id="727" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:653  %acc_x_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 0

]]></Node>
<StgValue><ssdm name="acc_x_0_V"/></StgValue>
</operation>

<operation id="728" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:654  %acc_x_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 1

]]></Node>
<StgValue><ssdm name="acc_x_1_V"/></StgValue>
</operation>

<operation id="729" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:655  %acc_x_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 2

]]></Node>
<StgValue><ssdm name="acc_x_2_V"/></StgValue>
</operation>

<operation id="730" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:656  %acc_x_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 3

]]></Node>
<StgValue><ssdm name="acc_x_3_V"/></StgValue>
</operation>

<operation id="731" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:657  %acc_x_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 4

]]></Node>
<StgValue><ssdm name="acc_x_4_V"/></StgValue>
</operation>

<operation id="732" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:658  %acc_x_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 5

]]></Node>
<StgValue><ssdm name="acc_x_5_V"/></StgValue>
</operation>

<operation id="733" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:659  %acc_x_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 6

]]></Node>
<StgValue><ssdm name="acc_x_6_V"/></StgValue>
</operation>

<operation id="734" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:660  %acc_x_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 7

]]></Node>
<StgValue><ssdm name="acc_x_7_V"/></StgValue>
</operation>

<operation id="735" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:661  %acc_x_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 8

]]></Node>
<StgValue><ssdm name="acc_x_8_V"/></StgValue>
</operation>

<operation id="736" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:662  %acc_x_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 9

]]></Node>
<StgValue><ssdm name="acc_x_9_V"/></StgValue>
</operation>

<operation id="737" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:663  %acc_x_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 10

]]></Node>
<StgValue><ssdm name="acc_x_10_V"/></StgValue>
</operation>

<operation id="738" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:664  %acc_x_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 11

]]></Node>
<StgValue><ssdm name="acc_x_11_V"/></StgValue>
</operation>

<operation id="739" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:665  %acc_x_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 12

]]></Node>
<StgValue><ssdm name="acc_x_12_V"/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:666  %acc_x_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 13

]]></Node>
<StgValue><ssdm name="acc_x_13_V"/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:667  %acc_x_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 14

]]></Node>
<StgValue><ssdm name="acc_x_14_V"/></StgValue>
</operation>

<operation id="742" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:668  %acc_x_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 15

]]></Node>
<StgValue><ssdm name="acc_x_15_V"/></StgValue>
</operation>

<operation id="743" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:669  %acc_x_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 16

]]></Node>
<StgValue><ssdm name="acc_x_16_V"/></StgValue>
</operation>

<operation id="744" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:670  %acc_x_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 17

]]></Node>
<StgValue><ssdm name="acc_x_17_V"/></StgValue>
</operation>

<operation id="745" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:671  %acc_x_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 18

]]></Node>
<StgValue><ssdm name="acc_x_18_V"/></StgValue>
</operation>

<operation id="746" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:672  %acc_x_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 19

]]></Node>
<StgValue><ssdm name="acc_x_19_V"/></StgValue>
</operation>

<operation id="747" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:673  %acc_x_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 20

]]></Node>
<StgValue><ssdm name="acc_x_20_V"/></StgValue>
</operation>

<operation id="748" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:674  %acc_x_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 21

]]></Node>
<StgValue><ssdm name="acc_x_21_V"/></StgValue>
</operation>

<operation id="749" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:675  %acc_x_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 22

]]></Node>
<StgValue><ssdm name="acc_x_22_V"/></StgValue>
</operation>

<operation id="750" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:676  %acc_x_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 23

]]></Node>
<StgValue><ssdm name="acc_x_23_V"/></StgValue>
</operation>

<operation id="751" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:677  %acc_x_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 24

]]></Node>
<StgValue><ssdm name="acc_x_24_V"/></StgValue>
</operation>

<operation id="752" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:678  %acc_x_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 25

]]></Node>
<StgValue><ssdm name="acc_x_25_V"/></StgValue>
</operation>

<operation id="753" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:679  %acc_x_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 26

]]></Node>
<StgValue><ssdm name="acc_x_26_V"/></StgValue>
</operation>

<operation id="754" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:680  %acc_x_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 27

]]></Node>
<StgValue><ssdm name="acc_x_27_V"/></StgValue>
</operation>

<operation id="755" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:681  %acc_x_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 28

]]></Node>
<StgValue><ssdm name="acc_x_28_V"/></StgValue>
</operation>

<operation id="756" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:682  %acc_x_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 29

]]></Node>
<StgValue><ssdm name="acc_x_29_V"/></StgValue>
</operation>

<operation id="757" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:683  %acc_x_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 30

]]></Node>
<StgValue><ssdm name="acc_x_30_V"/></StgValue>
</operation>

<operation id="758" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:684  %acc_x_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 31

]]></Node>
<StgValue><ssdm name="acc_x_31_V"/></StgValue>
</operation>

<operation id="759" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:685  %acc_x_32_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 32

]]></Node>
<StgValue><ssdm name="acc_x_32_V"/></StgValue>
</operation>

<operation id="760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:686  %acc_x_33_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 33

]]></Node>
<StgValue><ssdm name="acc_x_33_V"/></StgValue>
</operation>

<operation id="761" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:687  %acc_x_34_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 34

]]></Node>
<StgValue><ssdm name="acc_x_34_V"/></StgValue>
</operation>

<operation id="762" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:688  %acc_x_35_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 35

]]></Node>
<StgValue><ssdm name="acc_x_35_V"/></StgValue>
</operation>

<operation id="763" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:689  %acc_x_36_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 36

]]></Node>
<StgValue><ssdm name="acc_x_36_V"/></StgValue>
</operation>

<operation id="764" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:690  %acc_x_37_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 37

]]></Node>
<StgValue><ssdm name="acc_x_37_V"/></StgValue>
</operation>

<operation id="765" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:691  %acc_x_38_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 38

]]></Node>
<StgValue><ssdm name="acc_x_38_V"/></StgValue>
</operation>

<operation id="766" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:692  %acc_x_39_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 39

]]></Node>
<StgValue><ssdm name="acc_x_39_V"/></StgValue>
</operation>

<operation id="767" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:693  %acc_x_40_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 40

]]></Node>
<StgValue><ssdm name="acc_x_40_V"/></StgValue>
</operation>

<operation id="768" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:694  %acc_x_41_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 41

]]></Node>
<StgValue><ssdm name="acc_x_41_V"/></StgValue>
</operation>

<operation id="769" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:695  %acc_x_42_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 42

]]></Node>
<StgValue><ssdm name="acc_x_42_V"/></StgValue>
</operation>

<operation id="770" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:696  %acc_x_43_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 43

]]></Node>
<StgValue><ssdm name="acc_x_43_V"/></StgValue>
</operation>

<operation id="771" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:697  %acc_x_44_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 44

]]></Node>
<StgValue><ssdm name="acc_x_44_V"/></StgValue>
</operation>

<operation id="772" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:698  %acc_x_45_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 45

]]></Node>
<StgValue><ssdm name="acc_x_45_V"/></StgValue>
</operation>

<operation id="773" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:699  %acc_x_46_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 46

]]></Node>
<StgValue><ssdm name="acc_x_46_V"/></StgValue>
</operation>

<operation id="774" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:700  %acc_x_47_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 47

]]></Node>
<StgValue><ssdm name="acc_x_47_V"/></StgValue>
</operation>

<operation id="775" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:701  %acc_x_48_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 48

]]></Node>
<StgValue><ssdm name="acc_x_48_V"/></StgValue>
</operation>

<operation id="776" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:702  %acc_x_49_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 49

]]></Node>
<StgValue><ssdm name="acc_x_49_V"/></StgValue>
</operation>

<operation id="777" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:703  %acc_x_50_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 50

]]></Node>
<StgValue><ssdm name="acc_x_50_V"/></StgValue>
</operation>

<operation id="778" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:704  %acc_x_51_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 51

]]></Node>
<StgValue><ssdm name="acc_x_51_V"/></StgValue>
</operation>

<operation id="779" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:705  %acc_x_52_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 52

]]></Node>
<StgValue><ssdm name="acc_x_52_V"/></StgValue>
</operation>

<operation id="780" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:706  %acc_x_53_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 53

]]></Node>
<StgValue><ssdm name="acc_x_53_V"/></StgValue>
</operation>

<operation id="781" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:707  %acc_x_54_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 54

]]></Node>
<StgValue><ssdm name="acc_x_54_V"/></StgValue>
</operation>

<operation id="782" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:708  %acc_x_55_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 55

]]></Node>
<StgValue><ssdm name="acc_x_55_V"/></StgValue>
</operation>

<operation id="783" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:709  %acc_x_56_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 56

]]></Node>
<StgValue><ssdm name="acc_x_56_V"/></StgValue>
</operation>

<operation id="784" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:710  %acc_x_57_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 57

]]></Node>
<StgValue><ssdm name="acc_x_57_V"/></StgValue>
</operation>

<operation id="785" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:711  %acc_x_58_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 58

]]></Node>
<StgValue><ssdm name="acc_x_58_V"/></StgValue>
</operation>

<operation id="786" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:712  %acc_x_59_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 59

]]></Node>
<StgValue><ssdm name="acc_x_59_V"/></StgValue>
</operation>

<operation id="787" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:713  %acc_x_60_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 60

]]></Node>
<StgValue><ssdm name="acc_x_60_V"/></StgValue>
</operation>

<operation id="788" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:714  %acc_x_61_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 61

]]></Node>
<StgValue><ssdm name="acc_x_61_V"/></StgValue>
</operation>

<operation id="789" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:715  %acc_x_62_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 62

]]></Node>
<StgValue><ssdm name="acc_x_62_V"/></StgValue>
</operation>

<operation id="790" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:716  %acc_x_63_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 63

]]></Node>
<StgValue><ssdm name="acc_x_63_V"/></StgValue>
</operation>

<operation id="791" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:717  %acc_x_64_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 64

]]></Node>
<StgValue><ssdm name="acc_x_64_V"/></StgValue>
</operation>

<operation id="792" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:718  %acc_x_65_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 65

]]></Node>
<StgValue><ssdm name="acc_x_65_V"/></StgValue>
</operation>

<operation id="793" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:719  %acc_x_66_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 66

]]></Node>
<StgValue><ssdm name="acc_x_66_V"/></StgValue>
</operation>

<operation id="794" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:720  %acc_x_67_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 67

]]></Node>
<StgValue><ssdm name="acc_x_67_V"/></StgValue>
</operation>

<operation id="795" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:721  %acc_x_68_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 68

]]></Node>
<StgValue><ssdm name="acc_x_68_V"/></StgValue>
</operation>

<operation id="796" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:722  %acc_x_69_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 69

]]></Node>
<StgValue><ssdm name="acc_x_69_V"/></StgValue>
</operation>

<operation id="797" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:723  %acc_x_70_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 70

]]></Node>
<StgValue><ssdm name="acc_x_70_V"/></StgValue>
</operation>

<operation id="798" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:724  %acc_x_71_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 71

]]></Node>
<StgValue><ssdm name="acc_x_71_V"/></StgValue>
</operation>

<operation id="799" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:725  %acc_x_72_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 72

]]></Node>
<StgValue><ssdm name="acc_x_72_V"/></StgValue>
</operation>

<operation id="800" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:726  %acc_x_73_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 73

]]></Node>
<StgValue><ssdm name="acc_x_73_V"/></StgValue>
</operation>

<operation id="801" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:727  %acc_x_74_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 74

]]></Node>
<StgValue><ssdm name="acc_x_74_V"/></StgValue>
</operation>

<operation id="802" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:728  %acc_x_75_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 75

]]></Node>
<StgValue><ssdm name="acc_x_75_V"/></StgValue>
</operation>

<operation id="803" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:729  %acc_x_76_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 76

]]></Node>
<StgValue><ssdm name="acc_x_76_V"/></StgValue>
</operation>

<operation id="804" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:730  %acc_x_77_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 77

]]></Node>
<StgValue><ssdm name="acc_x_77_V"/></StgValue>
</operation>

<operation id="805" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:731  %acc_x_78_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 78

]]></Node>
<StgValue><ssdm name="acc_x_78_V"/></StgValue>
</operation>

<operation id="806" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:732  %acc_x_79_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 79

]]></Node>
<StgValue><ssdm name="acc_x_79_V"/></StgValue>
</operation>

<operation id="807" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:733  %acc_x_80_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 80

]]></Node>
<StgValue><ssdm name="acc_x_80_V"/></StgValue>
</operation>

<operation id="808" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:734  %acc_x_81_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 81

]]></Node>
<StgValue><ssdm name="acc_x_81_V"/></StgValue>
</operation>

<operation id="809" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:735  %acc_x_82_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 82

]]></Node>
<StgValue><ssdm name="acc_x_82_V"/></StgValue>
</operation>

<operation id="810" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:736  %acc_x_83_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 83

]]></Node>
<StgValue><ssdm name="acc_x_83_V"/></StgValue>
</operation>

<operation id="811" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:737  %acc_x_84_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 84

]]></Node>
<StgValue><ssdm name="acc_x_84_V"/></StgValue>
</operation>

<operation id="812" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:738  %acc_x_85_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 85

]]></Node>
<StgValue><ssdm name="acc_x_85_V"/></StgValue>
</operation>

<operation id="813" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:739  %acc_x_86_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 86

]]></Node>
<StgValue><ssdm name="acc_x_86_V"/></StgValue>
</operation>

<operation id="814" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:740  %acc_x_87_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 87

]]></Node>
<StgValue><ssdm name="acc_x_87_V"/></StgValue>
</operation>

<operation id="815" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:741  %acc_x_88_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 88

]]></Node>
<StgValue><ssdm name="acc_x_88_V"/></StgValue>
</operation>

<operation id="816" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:742  %acc_x_89_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 89

]]></Node>
<StgValue><ssdm name="acc_x_89_V"/></StgValue>
</operation>

<operation id="817" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:743  %acc_x_90_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 90

]]></Node>
<StgValue><ssdm name="acc_x_90_V"/></StgValue>
</operation>

<operation id="818" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:744  %acc_x_91_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 91

]]></Node>
<StgValue><ssdm name="acc_x_91_V"/></StgValue>
</operation>

<operation id="819" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:745  %acc_x_92_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 92

]]></Node>
<StgValue><ssdm name="acc_x_92_V"/></StgValue>
</operation>

<operation id="820" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:746  %acc_x_93_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 93

]]></Node>
<StgValue><ssdm name="acc_x_93_V"/></StgValue>
</operation>

<operation id="821" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:747  %acc_x_94_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 94

]]></Node>
<StgValue><ssdm name="acc_x_94_V"/></StgValue>
</operation>

<operation id="822" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:748  %acc_x_95_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 95

]]></Node>
<StgValue><ssdm name="acc_x_95_V"/></StgValue>
</operation>

<operation id="823" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:749  %acc_x_96_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 96

]]></Node>
<StgValue><ssdm name="acc_x_96_V"/></StgValue>
</operation>

<operation id="824" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:750  %acc_x_97_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 97

]]></Node>
<StgValue><ssdm name="acc_x_97_V"/></StgValue>
</operation>

<operation id="825" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:751  %acc_x_98_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 98

]]></Node>
<StgValue><ssdm name="acc_x_98_V"/></StgValue>
</operation>

<operation id="826" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:752  %acc_x_99_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 99

]]></Node>
<StgValue><ssdm name="acc_x_99_V"/></StgValue>
</operation>

<operation id="827" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:753  %acc_x_100_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 100

]]></Node>
<StgValue><ssdm name="acc_x_100_V"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:754  %acc_x_101_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 101

]]></Node>
<StgValue><ssdm name="acc_x_101_V"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:755  %acc_x_102_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 102

]]></Node>
<StgValue><ssdm name="acc_x_102_V"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:756  %acc_x_103_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 103

]]></Node>
<StgValue><ssdm name="acc_x_103_V"/></StgValue>
</operation>

<operation id="831" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:757  %acc_x_104_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 104

]]></Node>
<StgValue><ssdm name="acc_x_104_V"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:758  %acc_x_105_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 105

]]></Node>
<StgValue><ssdm name="acc_x_105_V"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:759  %acc_x_106_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 106

]]></Node>
<StgValue><ssdm name="acc_x_106_V"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:760  %acc_x_107_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 107

]]></Node>
<StgValue><ssdm name="acc_x_107_V"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:761  %acc_x_108_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 108

]]></Node>
<StgValue><ssdm name="acc_x_108_V"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:762  %acc_x_109_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 109

]]></Node>
<StgValue><ssdm name="acc_x_109_V"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:763  %acc_x_110_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 110

]]></Node>
<StgValue><ssdm name="acc_x_110_V"/></StgValue>
</operation>

<operation id="838" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:764  %acc_x_111_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 111

]]></Node>
<StgValue><ssdm name="acc_x_111_V"/></StgValue>
</operation>

<operation id="839" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:765  %acc_x_112_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 112

]]></Node>
<StgValue><ssdm name="acc_x_112_V"/></StgValue>
</operation>

<operation id="840" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:766  %acc_x_113_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 113

]]></Node>
<StgValue><ssdm name="acc_x_113_V"/></StgValue>
</operation>

<operation id="841" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:767  %acc_x_114_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 114

]]></Node>
<StgValue><ssdm name="acc_x_114_V"/></StgValue>
</operation>

<operation id="842" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:768  %acc_x_115_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 115

]]></Node>
<StgValue><ssdm name="acc_x_115_V"/></StgValue>
</operation>

<operation id="843" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:769  %acc_x_116_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 116

]]></Node>
<StgValue><ssdm name="acc_x_116_V"/></StgValue>
</operation>

<operation id="844" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:770  %acc_x_117_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 117

]]></Node>
<StgValue><ssdm name="acc_x_117_V"/></StgValue>
</operation>

<operation id="845" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:771  %acc_x_118_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 118

]]></Node>
<StgValue><ssdm name="acc_x_118_V"/></StgValue>
</operation>

<operation id="846" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:772  %acc_x_119_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 119

]]></Node>
<StgValue><ssdm name="acc_x_119_V"/></StgValue>
</operation>

<operation id="847" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:773  %acc_x_120_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 120

]]></Node>
<StgValue><ssdm name="acc_x_120_V"/></StgValue>
</operation>

<operation id="848" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:774  %acc_x_121_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 121

]]></Node>
<StgValue><ssdm name="acc_x_121_V"/></StgValue>
</operation>

<operation id="849" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:775  %acc_x_122_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 122

]]></Node>
<StgValue><ssdm name="acc_x_122_V"/></StgValue>
</operation>

<operation id="850" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:776  %acc_x_123_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 123

]]></Node>
<StgValue><ssdm name="acc_x_123_V"/></StgValue>
</operation>

<operation id="851" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:777  %acc_x_124_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 124

]]></Node>
<StgValue><ssdm name="acc_x_124_V"/></StgValue>
</operation>

<operation id="852" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:778  %acc_x_125_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 125

]]></Node>
<StgValue><ssdm name="acc_x_125_V"/></StgValue>
</operation>

<operation id="853" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:779  %acc_x_126_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 126

]]></Node>
<StgValue><ssdm name="acc_x_126_V"/></StgValue>
</operation>

<operation id="854" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:780  %acc_x_127_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 127

]]></Node>
<StgValue><ssdm name="acc_x_127_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="855" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:3  %h_pre_V_0_0_out_0260 = phi i16 [ 0, %entry ], [ %h_pre_0_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_0_0_out_0260"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:4  %h_pre_V_1_0_out_0258 = phi i16 [ 0, %entry ], [ %h_pre_1_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_1_0_out_0258"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:5  %h_pre_V_2_0_out_0256 = phi i16 [ 0, %entry ], [ %h_pre_2_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_2_0_out_0256"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:6  %h_pre_V_3_0_out_0254 = phi i16 [ 0, %entry ], [ %h_pre_3_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_3_0_out_0254"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:7  %h_pre_V_4_0_out_0252 = phi i16 [ 0, %entry ], [ %h_pre_4_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_4_0_out_0252"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:8  %h_pre_V_5_0_out_0250 = phi i16 [ 0, %entry ], [ %h_pre_5_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_5_0_out_0250"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:9  %h_pre_V_6_0_out_0248 = phi i16 [ 0, %entry ], [ %h_pre_6_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_6_0_out_0248"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:10  %h_pre_V_7_0_out_0246 = phi i16 [ 0, %entry ], [ %h_pre_7_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_7_0_out_0246"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:11  %h_pre_V_8_0_out_0244 = phi i16 [ 0, %entry ], [ %h_pre_8_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_8_0_out_0244"/></StgValue>
</operation>

<operation id="864" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:12  %h_pre_V_9_0_out_0242 = phi i16 [ 0, %entry ], [ %h_pre_9_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_9_0_out_0242"/></StgValue>
</operation>

<operation id="865" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:13  %h_pre_V_10_0_out_0240 = phi i16 [ 0, %entry ], [ %h_pre_10_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_10_0_out_0240"/></StgValue>
</operation>

<operation id="866" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:14  %h_pre_V_11_0_out_0238 = phi i16 [ 0, %entry ], [ %h_pre_11_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_11_0_out_0238"/></StgValue>
</operation>

<operation id="867" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:15  %h_pre_V_12_0_out_0236 = phi i16 [ 0, %entry ], [ %h_pre_12_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_12_0_out_0236"/></StgValue>
</operation>

<operation id="868" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:16  %h_pre_V_13_0_out_0234 = phi i16 [ 0, %entry ], [ %h_pre_13_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_13_0_out_0234"/></StgValue>
</operation>

<operation id="869" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:17  %h_pre_V_14_0_out_0232 = phi i16 [ 0, %entry ], [ %h_pre_14_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_14_0_out_0232"/></StgValue>
</operation>

<operation id="870" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:18  %h_pre_V_15_0_out_0230 = phi i16 [ 0, %entry ], [ %h_pre_15_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_15_0_out_0230"/></StgValue>
</operation>

<operation id="871" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:19  %h_pre_V_16_0_out_0228 = phi i16 [ 0, %entry ], [ %h_pre_16_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_16_0_out_0228"/></StgValue>
</operation>

<operation id="872" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:20  %h_pre_V_17_0_out_0226 = phi i16 [ 0, %entry ], [ %h_pre_17_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_17_0_out_0226"/></StgValue>
</operation>

<operation id="873" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:21  %h_pre_V_18_0_out_0224 = phi i16 [ 0, %entry ], [ %h_pre_18_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_18_0_out_0224"/></StgValue>
</operation>

<operation id="874" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:22  %h_pre_V_19_0_out_0222 = phi i16 [ 0, %entry ], [ %h_pre_19_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_19_0_out_0222"/></StgValue>
</operation>

<operation id="875" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:23  %h_pre_V_20_0_out_0220 = phi i16 [ 0, %entry ], [ %h_pre_20_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_20_0_out_0220"/></StgValue>
</operation>

<operation id="876" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:24  %h_pre_V_21_0_out_0218 = phi i16 [ 0, %entry ], [ %h_pre_21_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_21_0_out_0218"/></StgValue>
</operation>

<operation id="877" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:25  %h_pre_V_22_0_out_0216 = phi i16 [ 0, %entry ], [ %h_pre_22_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_22_0_out_0216"/></StgValue>
</operation>

<operation id="878" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:26  %h_pre_V_23_0_out_0214 = phi i16 [ 0, %entry ], [ %h_pre_23_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_23_0_out_0214"/></StgValue>
</operation>

<operation id="879" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:27  %h_pre_V_24_0_out_0212 = phi i16 [ 0, %entry ], [ %h_pre_24_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_24_0_out_0212"/></StgValue>
</operation>

<operation id="880" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:28  %h_pre_V_25_0_out_0210 = phi i16 [ 0, %entry ], [ %h_pre_25_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_25_0_out_0210"/></StgValue>
</operation>

<operation id="881" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:29  %h_pre_V_26_0_out_0208 = phi i16 [ 0, %entry ], [ %h_pre_26_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_26_0_out_0208"/></StgValue>
</operation>

<operation id="882" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:30  %h_pre_V_27_0_out_0206 = phi i16 [ 0, %entry ], [ %h_pre_27_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_27_0_out_0206"/></StgValue>
</operation>

<operation id="883" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:31  %h_pre_V_28_0_out_0204 = phi i16 [ 0, %entry ], [ %h_pre_28_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_28_0_out_0204"/></StgValue>
</operation>

<operation id="884" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:32  %h_pre_V_29_0_out_0202 = phi i16 [ 0, %entry ], [ %h_pre_29_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_29_0_out_0202"/></StgValue>
</operation>

<operation id="885" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:33  %h_pre_V_30_0_out_0200 = phi i16 [ 0, %entry ], [ %h_pre_30_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_30_0_out_0200"/></StgValue>
</operation>

<operation id="886" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:34  %h_pre_V_31_0_out_0198 = phi i16 [ 0, %entry ], [ %h_pre_31_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_31_0_out_0198"/></StgValue>
</operation>

<operation id="887" st_id="35" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16">
<![CDATA[
LSTM_TS:781  %call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0.0.0(i16 %h_pre_V_0_0_out_0260, i16 %h_pre_V_1_0_out_0258, i16 %h_pre_V_2_0_out_0256, i16 %h_pre_V_3_0_out_0254, i16 %h_pre_V_4_0_out_0252, i16 %h_pre_V_5_0_out_0250, i16 %h_pre_V_6_0_out_0248, i16 %h_pre_V_7_0_out_0246, i16 %h_pre_V_8_0_out_0244, i16 %h_pre_V_9_0_out_0242, i16 %h_pre_V_10_0_out_0240, i16 %h_pre_V_11_0_out_0238, i16 %h_pre_V_12_0_out_0236, i16 %h_pre_V_13_0_out_0234, i16 %h_pre_V_14_0_out_0232, i16 %h_pre_V_15_0_out_0230, i16 %h_pre_V_16_0_out_0228, i16 %h_pre_V_17_0_out_0226, i16 %h_pre_V_18_0_out_0224, i16 %h_pre_V_19_0_out_0222, i16 %h_pre_V_20_0_out_0220, i16 %h_pre_V_21_0_out_0218, i16 %h_pre_V_22_0_out_0216, i16 %h_pre_V_23_0_out_0214, i16 %h_pre_V_24_0_out_0212, i16 %h_pre_V_25_0_out_0210, i16 %h_pre_V_26_0_out_0208, i16 %h_pre_V_27_0_out_0206, i16 %h_pre_V_28_0_out_0204, i16 %h_pre_V_29_0_out_0202, i16 %h_pre_V_30_0_out_0200, i16 %h_pre_V_31_0_out_0198, i16 %acc_x_0_V, i16 %acc_x_1_V, i16 %acc_x_2_V, i16 %acc_x_3_V, i16 %acc_x_4_V, i16 %acc_x_5_V, i16 %acc_x_6_V, i16 %acc_x_7_V, i16 %acc_x_8_V, i16 %acc_x_9_V, i16 %acc_x_10_V, i16 %acc_x_11_V, i16 %acc_x_12_V, i16 %acc_x_13_V, i16 %acc_x_14_V, i16 %acc_x_15_V, i16 %acc_x_16_V, i16 %acc_x_17_V, i16 %acc_x_18_V, i16 %acc_x_19_V, i16 %acc_x_20_V, i16 %acc_x_21_V, i16 %acc_x_22_V, i16 %acc_x_23_V, i16 %acc_x_24_V, i16 %acc_x_25_V, i16 %acc_x_26_V, i16 %acc_x_27_V, i16 %acc_x_28_V, i16 %acc_x_29_V, i16 %acc_x_30_V, i16 %acc_x_31_V, i16 %acc_x_32_V, i16 %acc_x_33_V, i16 %acc_x_34_V, i16 %acc_x_35_V, i16 %acc_x_36_V, i16 %acc_x_37_V, i16 %acc_x_38_V, i16 %acc_x_39_V, i16 %acc_x_40_V, i16 %acc_x_41_V, i16 %acc_x_42_V, i16 %acc_x_43_V, i16 %acc_x_44_V, i16 %acc_x_45_V, i16 %acc_x_46_V, i16 %acc_x_47_V, i16 %acc_x_48_V, i16 %acc_x_49_V, i16 %acc_x_50_V, i16 %acc_x_51_V, i16 %acc_x_52_V, i16 %acc_x_53_V, i16 %acc_x_54_V, i16 %acc_x_55_V, i16 %acc_x_56_V, i16 %acc_x_57_V, i16 %acc_x_58_V, i16 %acc_x_59_V, i16 %acc_x_60_V, i16 %acc_x_61_V, i16 %acc_x_62_V, i16 %acc_x_63_V, i16 %acc_x_64_V, i16 %acc_x_65_V, i16 %acc_x_66_V, i16 %acc_x_67_V, i16 %acc_x_68_V, i16 %acc_x_69_V, i16 %acc_x_70_V, i16 %acc_x_71_V, i16 %acc_x_72_V, i16 %acc_x_73_V, i16 %acc_x_74_V, i16 %acc_x_75_V, i16 %acc_x_76_V, i16 %acc_x_77_V, i16 %acc_x_78_V, i16 %acc_x_79_V, i16 %acc_x_80_V, i16 %acc_x_81_V, i16 %acc_x_82_V, i16 %acc_x_83_V, i16 %acc_x_84_V, i16 %acc_x_85_V, i16 %acc_x_86_V, i16 %acc_x_87_V, i16 %acc_x_88_V, i16 %acc_x_89_V, i16 %acc_x_90_V, i16 %acc_x_91_V, i16 %acc_x_92_V, i16 %acc_x_93_V, i16 %acc_x_94_V, i16 %acc_x_95_V, i16 %acc_x_96_V, i16 %acc_x_97_V, i16 %acc_x_98_V, i16 %acc_x_99_V, i16 %acc_x_100_V, i16 %acc_x_101_V, i16 %acc_x_102_V, i16 %acc_x_103_V, i16 %acc_x_104_V, i16 %acc_x_105_V, i16 %acc_x_106_V, i16 %acc_x_107_V, i16 %acc_x_108_V, i16 %acc_x_109_V, i16 %acc_x_110_V, i16 %acc_x_111_V, i16 %acc_x_112_V, i16 %acc_x_113_V, i16 %acc_x_114_V, i16 %acc_x_115_V, i16 %acc_x_116_V, i16 %acc_x_117_V, i16 %acc_x_118_V, i16 %acc_x_119_V, i16 %acc_x_120_V, i16 %acc_x_121_V, i16 %acc_x_122_V, i16 %acc_x_123_V, i16 %acc_x_124_V, i16 %acc_x_125_V, i16 %acc_x_126_V, i16 %acc_x_127_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="888" st_id="36" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16">
<![CDATA[
LSTM_TS:781  %call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0.0.0(i16 %h_pre_V_0_0_out_0260, i16 %h_pre_V_1_0_out_0258, i16 %h_pre_V_2_0_out_0256, i16 %h_pre_V_3_0_out_0254, i16 %h_pre_V_4_0_out_0252, i16 %h_pre_V_5_0_out_0250, i16 %h_pre_V_6_0_out_0248, i16 %h_pre_V_7_0_out_0246, i16 %h_pre_V_8_0_out_0244, i16 %h_pre_V_9_0_out_0242, i16 %h_pre_V_10_0_out_0240, i16 %h_pre_V_11_0_out_0238, i16 %h_pre_V_12_0_out_0236, i16 %h_pre_V_13_0_out_0234, i16 %h_pre_V_14_0_out_0232, i16 %h_pre_V_15_0_out_0230, i16 %h_pre_V_16_0_out_0228, i16 %h_pre_V_17_0_out_0226, i16 %h_pre_V_18_0_out_0224, i16 %h_pre_V_19_0_out_0222, i16 %h_pre_V_20_0_out_0220, i16 %h_pre_V_21_0_out_0218, i16 %h_pre_V_22_0_out_0216, i16 %h_pre_V_23_0_out_0214, i16 %h_pre_V_24_0_out_0212, i16 %h_pre_V_25_0_out_0210, i16 %h_pre_V_26_0_out_0208, i16 %h_pre_V_27_0_out_0206, i16 %h_pre_V_28_0_out_0204, i16 %h_pre_V_29_0_out_0202, i16 %h_pre_V_30_0_out_0200, i16 %h_pre_V_31_0_out_0198, i16 %acc_x_0_V, i16 %acc_x_1_V, i16 %acc_x_2_V, i16 %acc_x_3_V, i16 %acc_x_4_V, i16 %acc_x_5_V, i16 %acc_x_6_V, i16 %acc_x_7_V, i16 %acc_x_8_V, i16 %acc_x_9_V, i16 %acc_x_10_V, i16 %acc_x_11_V, i16 %acc_x_12_V, i16 %acc_x_13_V, i16 %acc_x_14_V, i16 %acc_x_15_V, i16 %acc_x_16_V, i16 %acc_x_17_V, i16 %acc_x_18_V, i16 %acc_x_19_V, i16 %acc_x_20_V, i16 %acc_x_21_V, i16 %acc_x_22_V, i16 %acc_x_23_V, i16 %acc_x_24_V, i16 %acc_x_25_V, i16 %acc_x_26_V, i16 %acc_x_27_V, i16 %acc_x_28_V, i16 %acc_x_29_V, i16 %acc_x_30_V, i16 %acc_x_31_V, i16 %acc_x_32_V, i16 %acc_x_33_V, i16 %acc_x_34_V, i16 %acc_x_35_V, i16 %acc_x_36_V, i16 %acc_x_37_V, i16 %acc_x_38_V, i16 %acc_x_39_V, i16 %acc_x_40_V, i16 %acc_x_41_V, i16 %acc_x_42_V, i16 %acc_x_43_V, i16 %acc_x_44_V, i16 %acc_x_45_V, i16 %acc_x_46_V, i16 %acc_x_47_V, i16 %acc_x_48_V, i16 %acc_x_49_V, i16 %acc_x_50_V, i16 %acc_x_51_V, i16 %acc_x_52_V, i16 %acc_x_53_V, i16 %acc_x_54_V, i16 %acc_x_55_V, i16 %acc_x_56_V, i16 %acc_x_57_V, i16 %acc_x_58_V, i16 %acc_x_59_V, i16 %acc_x_60_V, i16 %acc_x_61_V, i16 %acc_x_62_V, i16 %acc_x_63_V, i16 %acc_x_64_V, i16 %acc_x_65_V, i16 %acc_x_66_V, i16 %acc_x_67_V, i16 %acc_x_68_V, i16 %acc_x_69_V, i16 %acc_x_70_V, i16 %acc_x_71_V, i16 %acc_x_72_V, i16 %acc_x_73_V, i16 %acc_x_74_V, i16 %acc_x_75_V, i16 %acc_x_76_V, i16 %acc_x_77_V, i16 %acc_x_78_V, i16 %acc_x_79_V, i16 %acc_x_80_V, i16 %acc_x_81_V, i16 %acc_x_82_V, i16 %acc_x_83_V, i16 %acc_x_84_V, i16 %acc_x_85_V, i16 %acc_x_86_V, i16 %acc_x_87_V, i16 %acc_x_88_V, i16 %acc_x_89_V, i16 %acc_x_90_V, i16 %acc_x_91_V, i16 %acc_x_92_V, i16 %acc_x_93_V, i16 %acc_x_94_V, i16 %acc_x_95_V, i16 %acc_x_96_V, i16 %acc_x_97_V, i16 %acc_x_98_V, i16 %acc_x_99_V, i16 %acc_x_100_V, i16 %acc_x_101_V, i16 %acc_x_102_V, i16 %acc_x_103_V, i16 %acc_x_104_V, i16 %acc_x_105_V, i16 %acc_x_106_V, i16 %acc_x_107_V, i16 %acc_x_108_V, i16 %acc_x_109_V, i16 %acc_x_110_V, i16 %acc_x_111_V, i16 %acc_x_112_V, i16 %acc_x_113_V, i16 %acc_x_114_V, i16 %acc_x_115_V, i16 %acc_x_116_V, i16 %acc_x_117_V, i16 %acc_x_118_V, i16 %acc_x_119_V, i16 %acc_x_120_V, i16 %acc_x_121_V, i16 %acc_x_122_V, i16 %acc_x_123_V, i16 %acc_x_124_V, i16 %acc_x_125_V, i16 %acc_x_126_V, i16 %acc_x_127_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="889" st_id="37" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16">
<![CDATA[
LSTM_TS:781  %call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0.0.0(i16 %h_pre_V_0_0_out_0260, i16 %h_pre_V_1_0_out_0258, i16 %h_pre_V_2_0_out_0256, i16 %h_pre_V_3_0_out_0254, i16 %h_pre_V_4_0_out_0252, i16 %h_pre_V_5_0_out_0250, i16 %h_pre_V_6_0_out_0248, i16 %h_pre_V_7_0_out_0246, i16 %h_pre_V_8_0_out_0244, i16 %h_pre_V_9_0_out_0242, i16 %h_pre_V_10_0_out_0240, i16 %h_pre_V_11_0_out_0238, i16 %h_pre_V_12_0_out_0236, i16 %h_pre_V_13_0_out_0234, i16 %h_pre_V_14_0_out_0232, i16 %h_pre_V_15_0_out_0230, i16 %h_pre_V_16_0_out_0228, i16 %h_pre_V_17_0_out_0226, i16 %h_pre_V_18_0_out_0224, i16 %h_pre_V_19_0_out_0222, i16 %h_pre_V_20_0_out_0220, i16 %h_pre_V_21_0_out_0218, i16 %h_pre_V_22_0_out_0216, i16 %h_pre_V_23_0_out_0214, i16 %h_pre_V_24_0_out_0212, i16 %h_pre_V_25_0_out_0210, i16 %h_pre_V_26_0_out_0208, i16 %h_pre_V_27_0_out_0206, i16 %h_pre_V_28_0_out_0204, i16 %h_pre_V_29_0_out_0202, i16 %h_pre_V_30_0_out_0200, i16 %h_pre_V_31_0_out_0198, i16 %acc_x_0_V, i16 %acc_x_1_V, i16 %acc_x_2_V, i16 %acc_x_3_V, i16 %acc_x_4_V, i16 %acc_x_5_V, i16 %acc_x_6_V, i16 %acc_x_7_V, i16 %acc_x_8_V, i16 %acc_x_9_V, i16 %acc_x_10_V, i16 %acc_x_11_V, i16 %acc_x_12_V, i16 %acc_x_13_V, i16 %acc_x_14_V, i16 %acc_x_15_V, i16 %acc_x_16_V, i16 %acc_x_17_V, i16 %acc_x_18_V, i16 %acc_x_19_V, i16 %acc_x_20_V, i16 %acc_x_21_V, i16 %acc_x_22_V, i16 %acc_x_23_V, i16 %acc_x_24_V, i16 %acc_x_25_V, i16 %acc_x_26_V, i16 %acc_x_27_V, i16 %acc_x_28_V, i16 %acc_x_29_V, i16 %acc_x_30_V, i16 %acc_x_31_V, i16 %acc_x_32_V, i16 %acc_x_33_V, i16 %acc_x_34_V, i16 %acc_x_35_V, i16 %acc_x_36_V, i16 %acc_x_37_V, i16 %acc_x_38_V, i16 %acc_x_39_V, i16 %acc_x_40_V, i16 %acc_x_41_V, i16 %acc_x_42_V, i16 %acc_x_43_V, i16 %acc_x_44_V, i16 %acc_x_45_V, i16 %acc_x_46_V, i16 %acc_x_47_V, i16 %acc_x_48_V, i16 %acc_x_49_V, i16 %acc_x_50_V, i16 %acc_x_51_V, i16 %acc_x_52_V, i16 %acc_x_53_V, i16 %acc_x_54_V, i16 %acc_x_55_V, i16 %acc_x_56_V, i16 %acc_x_57_V, i16 %acc_x_58_V, i16 %acc_x_59_V, i16 %acc_x_60_V, i16 %acc_x_61_V, i16 %acc_x_62_V, i16 %acc_x_63_V, i16 %acc_x_64_V, i16 %acc_x_65_V, i16 %acc_x_66_V, i16 %acc_x_67_V, i16 %acc_x_68_V, i16 %acc_x_69_V, i16 %acc_x_70_V, i16 %acc_x_71_V, i16 %acc_x_72_V, i16 %acc_x_73_V, i16 %acc_x_74_V, i16 %acc_x_75_V, i16 %acc_x_76_V, i16 %acc_x_77_V, i16 %acc_x_78_V, i16 %acc_x_79_V, i16 %acc_x_80_V, i16 %acc_x_81_V, i16 %acc_x_82_V, i16 %acc_x_83_V, i16 %acc_x_84_V, i16 %acc_x_85_V, i16 %acc_x_86_V, i16 %acc_x_87_V, i16 %acc_x_88_V, i16 %acc_x_89_V, i16 %acc_x_90_V, i16 %acc_x_91_V, i16 %acc_x_92_V, i16 %acc_x_93_V, i16 %acc_x_94_V, i16 %acc_x_95_V, i16 %acc_x_96_V, i16 %acc_x_97_V, i16 %acc_x_98_V, i16 %acc_x_99_V, i16 %acc_x_100_V, i16 %acc_x_101_V, i16 %acc_x_102_V, i16 %acc_x_103_V, i16 %acc_x_104_V, i16 %acc_x_105_V, i16 %acc_x_106_V, i16 %acc_x_107_V, i16 %acc_x_108_V, i16 %acc_x_109_V, i16 %acc_x_110_V, i16 %acc_x_111_V, i16 %acc_x_112_V, i16 %acc_x_113_V, i16 %acc_x_114_V, i16 %acc_x_115_V, i16 %acc_x_116_V, i16 %acc_x_117_V, i16 %acc_x_118_V, i16 %acc_x_119_V, i16 %acc_x_120_V, i16 %acc_x_121_V, i16 %acc_x_122_V, i16 %acc_x_123_V, i16 %acc_x_124_V, i16 %acc_x_125_V, i16 %acc_x_126_V, i16 %acc_x_127_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="890" st_id="38" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="2048" op_0_bw="2048" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16">
<![CDATA[
LSTM_TS:781  %call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0.0.0(i16 %h_pre_V_0_0_out_0260, i16 %h_pre_V_1_0_out_0258, i16 %h_pre_V_2_0_out_0256, i16 %h_pre_V_3_0_out_0254, i16 %h_pre_V_4_0_out_0252, i16 %h_pre_V_5_0_out_0250, i16 %h_pre_V_6_0_out_0248, i16 %h_pre_V_7_0_out_0246, i16 %h_pre_V_8_0_out_0244, i16 %h_pre_V_9_0_out_0242, i16 %h_pre_V_10_0_out_0240, i16 %h_pre_V_11_0_out_0238, i16 %h_pre_V_12_0_out_0236, i16 %h_pre_V_13_0_out_0234, i16 %h_pre_V_14_0_out_0232, i16 %h_pre_V_15_0_out_0230, i16 %h_pre_V_16_0_out_0228, i16 %h_pre_V_17_0_out_0226, i16 %h_pre_V_18_0_out_0224, i16 %h_pre_V_19_0_out_0222, i16 %h_pre_V_20_0_out_0220, i16 %h_pre_V_21_0_out_0218, i16 %h_pre_V_22_0_out_0216, i16 %h_pre_V_23_0_out_0214, i16 %h_pre_V_24_0_out_0212, i16 %h_pre_V_25_0_out_0210, i16 %h_pre_V_26_0_out_0208, i16 %h_pre_V_27_0_out_0206, i16 %h_pre_V_28_0_out_0204, i16 %h_pre_V_29_0_out_0202, i16 %h_pre_V_30_0_out_0200, i16 %h_pre_V_31_0_out_0198, i16 %acc_x_0_V, i16 %acc_x_1_V, i16 %acc_x_2_V, i16 %acc_x_3_V, i16 %acc_x_4_V, i16 %acc_x_5_V, i16 %acc_x_6_V, i16 %acc_x_7_V, i16 %acc_x_8_V, i16 %acc_x_9_V, i16 %acc_x_10_V, i16 %acc_x_11_V, i16 %acc_x_12_V, i16 %acc_x_13_V, i16 %acc_x_14_V, i16 %acc_x_15_V, i16 %acc_x_16_V, i16 %acc_x_17_V, i16 %acc_x_18_V, i16 %acc_x_19_V, i16 %acc_x_20_V, i16 %acc_x_21_V, i16 %acc_x_22_V, i16 %acc_x_23_V, i16 %acc_x_24_V, i16 %acc_x_25_V, i16 %acc_x_26_V, i16 %acc_x_27_V, i16 %acc_x_28_V, i16 %acc_x_29_V, i16 %acc_x_30_V, i16 %acc_x_31_V, i16 %acc_x_32_V, i16 %acc_x_33_V, i16 %acc_x_34_V, i16 %acc_x_35_V, i16 %acc_x_36_V, i16 %acc_x_37_V, i16 %acc_x_38_V, i16 %acc_x_39_V, i16 %acc_x_40_V, i16 %acc_x_41_V, i16 %acc_x_42_V, i16 %acc_x_43_V, i16 %acc_x_44_V, i16 %acc_x_45_V, i16 %acc_x_46_V, i16 %acc_x_47_V, i16 %acc_x_48_V, i16 %acc_x_49_V, i16 %acc_x_50_V, i16 %acc_x_51_V, i16 %acc_x_52_V, i16 %acc_x_53_V, i16 %acc_x_54_V, i16 %acc_x_55_V, i16 %acc_x_56_V, i16 %acc_x_57_V, i16 %acc_x_58_V, i16 %acc_x_59_V, i16 %acc_x_60_V, i16 %acc_x_61_V, i16 %acc_x_62_V, i16 %acc_x_63_V, i16 %acc_x_64_V, i16 %acc_x_65_V, i16 %acc_x_66_V, i16 %acc_x_67_V, i16 %acc_x_68_V, i16 %acc_x_69_V, i16 %acc_x_70_V, i16 %acc_x_71_V, i16 %acc_x_72_V, i16 %acc_x_73_V, i16 %acc_x_74_V, i16 %acc_x_75_V, i16 %acc_x_76_V, i16 %acc_x_77_V, i16 %acc_x_78_V, i16 %acc_x_79_V, i16 %acc_x_80_V, i16 %acc_x_81_V, i16 %acc_x_82_V, i16 %acc_x_83_V, i16 %acc_x_84_V, i16 %acc_x_85_V, i16 %acc_x_86_V, i16 %acc_x_87_V, i16 %acc_x_88_V, i16 %acc_x_89_V, i16 %acc_x_90_V, i16 %acc_x_91_V, i16 %acc_x_92_V, i16 %acc_x_93_V, i16 %acc_x_94_V, i16 %acc_x_95_V, i16 %acc_x_96_V, i16 %acc_x_97_V, i16 %acc_x_98_V, i16 %acc_x_99_V, i16 %acc_x_100_V, i16 %acc_x_101_V, i16 %acc_x_102_V, i16 %acc_x_103_V, i16 %acc_x_104_V, i16 %acc_x_105_V, i16 %acc_x_106_V, i16 %acc_x_107_V, i16 %acc_x_108_V, i16 %acc_x_109_V, i16 %acc_x_110_V, i16 %acc_x_111_V, i16 %acc_x_112_V, i16 %acc_x_113_V, i16 %acc_x_114_V, i16 %acc_x_115_V, i16 %acc_x_116_V, i16 %acc_x_117_V, i16 %acc_x_118_V, i16 %acc_x_119_V, i16 %acc_x_120_V, i16 %acc_x_121_V, i16 %acc_x_122_V, i16 %acc_x_123_V, i16 %acc_x_124_V, i16 %acc_x_125_V, i16 %acc_x_126_V, i16 %acc_x_127_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="891" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:782  %gate_i_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="gate_i_0_V"/></StgValue>
</operation>

<operation id="892" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:783  %gate_i_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="gate_i_1_V"/></StgValue>
</operation>

<operation id="893" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:784  %gate_i_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="gate_i_2_V"/></StgValue>
</operation>

<operation id="894" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:785  %gate_i_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 3

]]></Node>
<StgValue><ssdm name="gate_i_3_V"/></StgValue>
</operation>

<operation id="895" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:786  %gate_i_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 4

]]></Node>
<StgValue><ssdm name="gate_i_4_V"/></StgValue>
</operation>

<operation id="896" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:787  %gate_i_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 5

]]></Node>
<StgValue><ssdm name="gate_i_5_V"/></StgValue>
</operation>

<operation id="897" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:788  %gate_i_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 6

]]></Node>
<StgValue><ssdm name="gate_i_6_V"/></StgValue>
</operation>

<operation id="898" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:789  %gate_i_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 7

]]></Node>
<StgValue><ssdm name="gate_i_7_V"/></StgValue>
</operation>

<operation id="899" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:790  %gate_i_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 8

]]></Node>
<StgValue><ssdm name="gate_i_8_V"/></StgValue>
</operation>

<operation id="900" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:791  %gate_i_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 9

]]></Node>
<StgValue><ssdm name="gate_i_9_V"/></StgValue>
</operation>

<operation id="901" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:792  %gate_i_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 10

]]></Node>
<StgValue><ssdm name="gate_i_10_V"/></StgValue>
</operation>

<operation id="902" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:793  %gate_i_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 11

]]></Node>
<StgValue><ssdm name="gate_i_11_V"/></StgValue>
</operation>

<operation id="903" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:794  %gate_i_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 12

]]></Node>
<StgValue><ssdm name="gate_i_12_V"/></StgValue>
</operation>

<operation id="904" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:795  %gate_i_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 13

]]></Node>
<StgValue><ssdm name="gate_i_13_V"/></StgValue>
</operation>

<operation id="905" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:796  %gate_i_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 14

]]></Node>
<StgValue><ssdm name="gate_i_14_V"/></StgValue>
</operation>

<operation id="906" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:797  %gate_i_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 15

]]></Node>
<StgValue><ssdm name="gate_i_15_V"/></StgValue>
</operation>

<operation id="907" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:798  %gate_i_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 16

]]></Node>
<StgValue><ssdm name="gate_i_16_V"/></StgValue>
</operation>

<operation id="908" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:799  %gate_i_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 17

]]></Node>
<StgValue><ssdm name="gate_i_17_V"/></StgValue>
</operation>

<operation id="909" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:800  %gate_i_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 18

]]></Node>
<StgValue><ssdm name="gate_i_18_V"/></StgValue>
</operation>

<operation id="910" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:801  %gate_i_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 19

]]></Node>
<StgValue><ssdm name="gate_i_19_V"/></StgValue>
</operation>

<operation id="911" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:802  %gate_i_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 20

]]></Node>
<StgValue><ssdm name="gate_i_20_V"/></StgValue>
</operation>

<operation id="912" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:803  %gate_i_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 21

]]></Node>
<StgValue><ssdm name="gate_i_21_V"/></StgValue>
</operation>

<operation id="913" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:804  %gate_i_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 22

]]></Node>
<StgValue><ssdm name="gate_i_22_V"/></StgValue>
</operation>

<operation id="914" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:805  %gate_i_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 23

]]></Node>
<StgValue><ssdm name="gate_i_23_V"/></StgValue>
</operation>

<operation id="915" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:806  %gate_i_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 24

]]></Node>
<StgValue><ssdm name="gate_i_24_V"/></StgValue>
</operation>

<operation id="916" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:807  %gate_i_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 25

]]></Node>
<StgValue><ssdm name="gate_i_25_V"/></StgValue>
</operation>

<operation id="917" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:808  %gate_i_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 26

]]></Node>
<StgValue><ssdm name="gate_i_26_V"/></StgValue>
</operation>

<operation id="918" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:809  %gate_i_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 27

]]></Node>
<StgValue><ssdm name="gate_i_27_V"/></StgValue>
</operation>

<operation id="919" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:810  %gate_i_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 28

]]></Node>
<StgValue><ssdm name="gate_i_28_V"/></StgValue>
</operation>

<operation id="920" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:811  %gate_i_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 29

]]></Node>
<StgValue><ssdm name="gate_i_29_V"/></StgValue>
</operation>

<operation id="921" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:812  %gate_i_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 30

]]></Node>
<StgValue><ssdm name="gate_i_30_V"/></StgValue>
</operation>

<operation id="922" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:813  %gate_i_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 31

]]></Node>
<StgValue><ssdm name="gate_i_31_V"/></StgValue>
</operation>

<operation id="923" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:814  %gate_f_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 32

]]></Node>
<StgValue><ssdm name="gate_f_0_V"/></StgValue>
</operation>

<operation id="924" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:815  %gate_f_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 33

]]></Node>
<StgValue><ssdm name="gate_f_1_V"/></StgValue>
</operation>

<operation id="925" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:816  %gate_f_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 34

]]></Node>
<StgValue><ssdm name="gate_f_2_V"/></StgValue>
</operation>

<operation id="926" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:817  %gate_f_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 35

]]></Node>
<StgValue><ssdm name="gate_f_3_V"/></StgValue>
</operation>

<operation id="927" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:818  %gate_f_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 36

]]></Node>
<StgValue><ssdm name="gate_f_4_V"/></StgValue>
</operation>

<operation id="928" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:819  %gate_f_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 37

]]></Node>
<StgValue><ssdm name="gate_f_5_V"/></StgValue>
</operation>

<operation id="929" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:820  %gate_f_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 38

]]></Node>
<StgValue><ssdm name="gate_f_6_V"/></StgValue>
</operation>

<operation id="930" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:821  %gate_f_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 39

]]></Node>
<StgValue><ssdm name="gate_f_7_V"/></StgValue>
</operation>

<operation id="931" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:822  %gate_f_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 40

]]></Node>
<StgValue><ssdm name="gate_f_8_V"/></StgValue>
</operation>

<operation id="932" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:823  %gate_f_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 41

]]></Node>
<StgValue><ssdm name="gate_f_9_V"/></StgValue>
</operation>

<operation id="933" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:824  %gate_f_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 42

]]></Node>
<StgValue><ssdm name="gate_f_10_V"/></StgValue>
</operation>

<operation id="934" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:825  %gate_f_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 43

]]></Node>
<StgValue><ssdm name="gate_f_11_V"/></StgValue>
</operation>

<operation id="935" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:826  %gate_f_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 44

]]></Node>
<StgValue><ssdm name="gate_f_12_V"/></StgValue>
</operation>

<operation id="936" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:827  %gate_f_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 45

]]></Node>
<StgValue><ssdm name="gate_f_13_V"/></StgValue>
</operation>

<operation id="937" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:828  %gate_f_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 46

]]></Node>
<StgValue><ssdm name="gate_f_14_V"/></StgValue>
</operation>

<operation id="938" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:829  %gate_f_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 47

]]></Node>
<StgValue><ssdm name="gate_f_15_V"/></StgValue>
</operation>

<operation id="939" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:830  %gate_f_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 48

]]></Node>
<StgValue><ssdm name="gate_f_16_V"/></StgValue>
</operation>

<operation id="940" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:831  %gate_f_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 49

]]></Node>
<StgValue><ssdm name="gate_f_17_V"/></StgValue>
</operation>

<operation id="941" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:832  %gate_f_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 50

]]></Node>
<StgValue><ssdm name="gate_f_18_V"/></StgValue>
</operation>

<operation id="942" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:833  %gate_f_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 51

]]></Node>
<StgValue><ssdm name="gate_f_19_V"/></StgValue>
</operation>

<operation id="943" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:834  %gate_f_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 52

]]></Node>
<StgValue><ssdm name="gate_f_20_V"/></StgValue>
</operation>

<operation id="944" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:835  %gate_f_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 53

]]></Node>
<StgValue><ssdm name="gate_f_21_V"/></StgValue>
</operation>

<operation id="945" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:836  %gate_f_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 54

]]></Node>
<StgValue><ssdm name="gate_f_22_V"/></StgValue>
</operation>

<operation id="946" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:837  %gate_f_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 55

]]></Node>
<StgValue><ssdm name="gate_f_23_V"/></StgValue>
</operation>

<operation id="947" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:838  %gate_f_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 56

]]></Node>
<StgValue><ssdm name="gate_f_24_V"/></StgValue>
</operation>

<operation id="948" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:839  %gate_f_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 57

]]></Node>
<StgValue><ssdm name="gate_f_25_V"/></StgValue>
</operation>

<operation id="949" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:840  %gate_f_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 58

]]></Node>
<StgValue><ssdm name="gate_f_26_V"/></StgValue>
</operation>

<operation id="950" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:841  %gate_f_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 59

]]></Node>
<StgValue><ssdm name="gate_f_27_V"/></StgValue>
</operation>

<operation id="951" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:842  %gate_f_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 60

]]></Node>
<StgValue><ssdm name="gate_f_28_V"/></StgValue>
</operation>

<operation id="952" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:843  %gate_f_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 61

]]></Node>
<StgValue><ssdm name="gate_f_29_V"/></StgValue>
</operation>

<operation id="953" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:844  %gate_f_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 62

]]></Node>
<StgValue><ssdm name="gate_f_30_V"/></StgValue>
</operation>

<operation id="954" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:845  %gate_f_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 63

]]></Node>
<StgValue><ssdm name="gate_f_31_V"/></StgValue>
</operation>

<operation id="955" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:846  %gate_g_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 64

]]></Node>
<StgValue><ssdm name="gate_g_0_V"/></StgValue>
</operation>

<operation id="956" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:847  %gate_g_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 65

]]></Node>
<StgValue><ssdm name="gate_g_1_V"/></StgValue>
</operation>

<operation id="957" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:848  %gate_g_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 66

]]></Node>
<StgValue><ssdm name="gate_g_2_V"/></StgValue>
</operation>

<operation id="958" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:849  %gate_g_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 67

]]></Node>
<StgValue><ssdm name="gate_g_3_V"/></StgValue>
</operation>

<operation id="959" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:850  %gate_g_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 68

]]></Node>
<StgValue><ssdm name="gate_g_4_V"/></StgValue>
</operation>

<operation id="960" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:851  %gate_g_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 69

]]></Node>
<StgValue><ssdm name="gate_g_5_V"/></StgValue>
</operation>

<operation id="961" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:852  %gate_g_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 70

]]></Node>
<StgValue><ssdm name="gate_g_6_V"/></StgValue>
</operation>

<operation id="962" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:853  %gate_g_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 71

]]></Node>
<StgValue><ssdm name="gate_g_7_V"/></StgValue>
</operation>

<operation id="963" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:854  %gate_g_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 72

]]></Node>
<StgValue><ssdm name="gate_g_8_V"/></StgValue>
</operation>

<operation id="964" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:855  %gate_g_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 73

]]></Node>
<StgValue><ssdm name="gate_g_9_V"/></StgValue>
</operation>

<operation id="965" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:856  %gate_g_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 74

]]></Node>
<StgValue><ssdm name="gate_g_10_V"/></StgValue>
</operation>

<operation id="966" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:857  %gate_g_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 75

]]></Node>
<StgValue><ssdm name="gate_g_11_V"/></StgValue>
</operation>

<operation id="967" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:858  %gate_g_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 76

]]></Node>
<StgValue><ssdm name="gate_g_12_V"/></StgValue>
</operation>

<operation id="968" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:859  %gate_g_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 77

]]></Node>
<StgValue><ssdm name="gate_g_13_V"/></StgValue>
</operation>

<operation id="969" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:860  %gate_g_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 78

]]></Node>
<StgValue><ssdm name="gate_g_14_V"/></StgValue>
</operation>

<operation id="970" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:861  %gate_g_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 79

]]></Node>
<StgValue><ssdm name="gate_g_15_V"/></StgValue>
</operation>

<operation id="971" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:862  %gate_g_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 80

]]></Node>
<StgValue><ssdm name="gate_g_16_V"/></StgValue>
</operation>

<operation id="972" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:863  %gate_g_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 81

]]></Node>
<StgValue><ssdm name="gate_g_17_V"/></StgValue>
</operation>

<operation id="973" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:864  %gate_g_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 82

]]></Node>
<StgValue><ssdm name="gate_g_18_V"/></StgValue>
</operation>

<operation id="974" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:865  %gate_g_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 83

]]></Node>
<StgValue><ssdm name="gate_g_19_V"/></StgValue>
</operation>

<operation id="975" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:866  %gate_g_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 84

]]></Node>
<StgValue><ssdm name="gate_g_20_V"/></StgValue>
</operation>

<operation id="976" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:867  %gate_g_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 85

]]></Node>
<StgValue><ssdm name="gate_g_21_V"/></StgValue>
</operation>

<operation id="977" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:868  %gate_g_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 86

]]></Node>
<StgValue><ssdm name="gate_g_22_V"/></StgValue>
</operation>

<operation id="978" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:869  %gate_g_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 87

]]></Node>
<StgValue><ssdm name="gate_g_23_V"/></StgValue>
</operation>

<operation id="979" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:870  %gate_g_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 88

]]></Node>
<StgValue><ssdm name="gate_g_24_V"/></StgValue>
</operation>

<operation id="980" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:871  %gate_g_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 89

]]></Node>
<StgValue><ssdm name="gate_g_25_V"/></StgValue>
</operation>

<operation id="981" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:872  %gate_g_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 90

]]></Node>
<StgValue><ssdm name="gate_g_26_V"/></StgValue>
</operation>

<operation id="982" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:873  %gate_g_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 91

]]></Node>
<StgValue><ssdm name="gate_g_27_V"/></StgValue>
</operation>

<operation id="983" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:874  %gate_g_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 92

]]></Node>
<StgValue><ssdm name="gate_g_28_V"/></StgValue>
</operation>

<operation id="984" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:875  %gate_g_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 93

]]></Node>
<StgValue><ssdm name="gate_g_29_V"/></StgValue>
</operation>

<operation id="985" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:876  %gate_g_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 94

]]></Node>
<StgValue><ssdm name="gate_g_30_V"/></StgValue>
</operation>

<operation id="986" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:877  %gate_g_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 95

]]></Node>
<StgValue><ssdm name="gate_g_31_V"/></StgValue>
</operation>

<operation id="987" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:878  %gate_o_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 96

]]></Node>
<StgValue><ssdm name="gate_o_0_V"/></StgValue>
</operation>

<operation id="988" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:879  %gate_o_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 97

]]></Node>
<StgValue><ssdm name="gate_o_1_V"/></StgValue>
</operation>

<operation id="989" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:880  %gate_o_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 98

]]></Node>
<StgValue><ssdm name="gate_o_2_V"/></StgValue>
</operation>

<operation id="990" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:881  %gate_o_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 99

]]></Node>
<StgValue><ssdm name="gate_o_3_V"/></StgValue>
</operation>

<operation id="991" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:882  %gate_o_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 100

]]></Node>
<StgValue><ssdm name="gate_o_4_V"/></StgValue>
</operation>

<operation id="992" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:883  %gate_o_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 101

]]></Node>
<StgValue><ssdm name="gate_o_5_V"/></StgValue>
</operation>

<operation id="993" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:884  %gate_o_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 102

]]></Node>
<StgValue><ssdm name="gate_o_6_V"/></StgValue>
</operation>

<operation id="994" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:885  %gate_o_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 103

]]></Node>
<StgValue><ssdm name="gate_o_7_V"/></StgValue>
</operation>

<operation id="995" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:886  %gate_o_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 104

]]></Node>
<StgValue><ssdm name="gate_o_8_V"/></StgValue>
</operation>

<operation id="996" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:887  %gate_o_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 105

]]></Node>
<StgValue><ssdm name="gate_o_9_V"/></StgValue>
</operation>

<operation id="997" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:888  %gate_o_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 106

]]></Node>
<StgValue><ssdm name="gate_o_10_V"/></StgValue>
</operation>

<operation id="998" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:889  %gate_o_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 107

]]></Node>
<StgValue><ssdm name="gate_o_11_V"/></StgValue>
</operation>

<operation id="999" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:890  %gate_o_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 108

]]></Node>
<StgValue><ssdm name="gate_o_12_V"/></StgValue>
</operation>

<operation id="1000" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:891  %gate_o_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 109

]]></Node>
<StgValue><ssdm name="gate_o_13_V"/></StgValue>
</operation>

<operation id="1001" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:892  %gate_o_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 110

]]></Node>
<StgValue><ssdm name="gate_o_14_V"/></StgValue>
</operation>

<operation id="1002" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:893  %gate_o_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 111

]]></Node>
<StgValue><ssdm name="gate_o_15_V"/></StgValue>
</operation>

<operation id="1003" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:894  %gate_o_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 112

]]></Node>
<StgValue><ssdm name="gate_o_16_V"/></StgValue>
</operation>

<operation id="1004" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:895  %gate_o_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 113

]]></Node>
<StgValue><ssdm name="gate_o_17_V"/></StgValue>
</operation>

<operation id="1005" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:896  %gate_o_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 114

]]></Node>
<StgValue><ssdm name="gate_o_18_V"/></StgValue>
</operation>

<operation id="1006" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:897  %gate_o_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 115

]]></Node>
<StgValue><ssdm name="gate_o_19_V"/></StgValue>
</operation>

<operation id="1007" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:898  %gate_o_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 116

]]></Node>
<StgValue><ssdm name="gate_o_20_V"/></StgValue>
</operation>

<operation id="1008" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:899  %gate_o_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 117

]]></Node>
<StgValue><ssdm name="gate_o_21_V"/></StgValue>
</operation>

<operation id="1009" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:900  %gate_o_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 118

]]></Node>
<StgValue><ssdm name="gate_o_22_V"/></StgValue>
</operation>

<operation id="1010" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:901  %gate_o_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 119

]]></Node>
<StgValue><ssdm name="gate_o_23_V"/></StgValue>
</operation>

<operation id="1011" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:902  %gate_o_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 120

]]></Node>
<StgValue><ssdm name="gate_o_24_V"/></StgValue>
</operation>

<operation id="1012" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:903  %gate_o_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 121

]]></Node>
<StgValue><ssdm name="gate_o_25_V"/></StgValue>
</operation>

<operation id="1013" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:904  %gate_o_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 122

]]></Node>
<StgValue><ssdm name="gate_o_26_V"/></StgValue>
</operation>

<operation id="1014" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:905  %gate_o_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 123

]]></Node>
<StgValue><ssdm name="gate_o_27_V"/></StgValue>
</operation>

<operation id="1015" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:906  %gate_o_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 124

]]></Node>
<StgValue><ssdm name="gate_o_28_V"/></StgValue>
</operation>

<operation id="1016" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:907  %gate_o_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 125

]]></Node>
<StgValue><ssdm name="gate_o_29_V"/></StgValue>
</operation>

<operation id="1017" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:908  %gate_o_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 126

]]></Node>
<StgValue><ssdm name="gate_o_30_V"/></StgValue>
</operation>

<operation id="1018" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="2048">
<![CDATA[
LSTM_TS:909  %gate_o_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 127

]]></Node>
<StgValue><ssdm name="gate_o_31_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1019" st_id="39" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="10">
<![CDATA[
LSTM_TS:910  %call_ret3_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid(i16 %gate_i_0_V, i16 %gate_i_1_V, i16 %gate_i_2_V, i16 %gate_i_3_V, i16 %gate_i_4_V, i16 %gate_i_5_V, i16 %gate_i_6_V, i16 %gate_i_7_V, i16 %gate_i_8_V, i16 %gate_i_9_V, i16 %gate_i_10_V, i16 %gate_i_11_V, i16 %gate_i_12_V, i16 %gate_i_13_V, i16 %gate_i_14_V, i16 %gate_i_15_V, i16 %gate_i_16_V, i16 %gate_i_17_V, i16 %gate_i_18_V, i16 %gate_i_19_V, i16 %gate_i_20_V, i16 %gate_i_21_V, i16 %gate_i_22_V, i16 %gate_i_23_V, i16 %gate_i_24_V, i16 %gate_i_25_V, i16 %gate_i_26_V, i16 %gate_i_27_V, i16 %gate_i_28_V, i16 %gate_i_29_V, i16 %gate_i_30_V, i16 %gate_i_31_V)

]]></Node>
<StgValue><ssdm name="call_ret3_i"/></StgValue>
</operation>

<operation id="1020" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="384" op_0_bw="384" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
LSTM_TS:976  %call_ret4 = call fastcc { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } @hard_tanh.1(i16 %gate_g_0_V, i16 %gate_g_1_V, i16 %gate_g_2_V, i16 %gate_g_3_V, i16 %gate_g_4_V, i16 %gate_g_5_V, i16 %gate_g_6_V, i16 %gate_g_7_V, i16 %gate_g_8_V, i16 %gate_g_9_V, i16 %gate_g_10_V, i16 %gate_g_11_V, i16 %gate_g_12_V, i16 %gate_g_13_V, i16 %gate_g_14_V, i16 %gate_g_15_V, i16 %gate_g_16_V, i16 %gate_g_17_V, i16 %gate_g_18_V, i16 %gate_g_19_V, i16 %gate_g_20_V, i16 %gate_g_21_V, i16 %gate_g_22_V, i16 %gate_g_23_V, i16 %gate_g_24_V, i16 %gate_g_25_V, i16 %gate_g_26_V, i16 %gate_g_27_V, i16 %gate_g_28_V, i16 %gate_g_29_V, i16 %gate_g_30_V, i16 %gate_g_31_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="1021" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:977  %gate_g_activ_0_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="gate_g_activ_0_V"/></StgValue>
</operation>

<operation id="1022" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:978  %gate_g_activ_1_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="gate_g_activ_1_V"/></StgValue>
</operation>

<operation id="1023" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:979  %gate_g_activ_2_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="gate_g_activ_2_V"/></StgValue>
</operation>

<operation id="1024" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:980  %gate_g_activ_3_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 3

]]></Node>
<StgValue><ssdm name="gate_g_activ_3_V"/></StgValue>
</operation>

<operation id="1025" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:981  %gate_g_activ_4_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 4

]]></Node>
<StgValue><ssdm name="gate_g_activ_4_V"/></StgValue>
</operation>

<operation id="1026" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:982  %gate_g_activ_5_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 5

]]></Node>
<StgValue><ssdm name="gate_g_activ_5_V"/></StgValue>
</operation>

<operation id="1027" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:983  %gate_g_activ_6_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 6

]]></Node>
<StgValue><ssdm name="gate_g_activ_6_V"/></StgValue>
</operation>

<operation id="1028" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:984  %gate_g_activ_7_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 7

]]></Node>
<StgValue><ssdm name="gate_g_activ_7_V"/></StgValue>
</operation>

<operation id="1029" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:985  %gate_g_activ_8_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 8

]]></Node>
<StgValue><ssdm name="gate_g_activ_8_V"/></StgValue>
</operation>

<operation id="1030" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:986  %gate_g_activ_9_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 9

]]></Node>
<StgValue><ssdm name="gate_g_activ_9_V"/></StgValue>
</operation>

<operation id="1031" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:987  %gate_g_activ_10_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 10

]]></Node>
<StgValue><ssdm name="gate_g_activ_10_V"/></StgValue>
</operation>

<operation id="1032" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:988  %gate_g_activ_11_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 11

]]></Node>
<StgValue><ssdm name="gate_g_activ_11_V"/></StgValue>
</operation>

<operation id="1033" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:989  %gate_g_activ_12_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 12

]]></Node>
<StgValue><ssdm name="gate_g_activ_12_V"/></StgValue>
</operation>

<operation id="1034" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:990  %gate_g_activ_13_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 13

]]></Node>
<StgValue><ssdm name="gate_g_activ_13_V"/></StgValue>
</operation>

<operation id="1035" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:991  %gate_g_activ_14_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 14

]]></Node>
<StgValue><ssdm name="gate_g_activ_14_V"/></StgValue>
</operation>

<operation id="1036" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:992  %gate_g_activ_15_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 15

]]></Node>
<StgValue><ssdm name="gate_g_activ_15_V"/></StgValue>
</operation>

<operation id="1037" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:993  %gate_g_activ_16_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 16

]]></Node>
<StgValue><ssdm name="gate_g_activ_16_V"/></StgValue>
</operation>

<operation id="1038" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:994  %gate_g_activ_17_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 17

]]></Node>
<StgValue><ssdm name="gate_g_activ_17_V"/></StgValue>
</operation>

<operation id="1039" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:995  %gate_g_activ_18_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 18

]]></Node>
<StgValue><ssdm name="gate_g_activ_18_V"/></StgValue>
</operation>

<operation id="1040" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:996  %gate_g_activ_19_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 19

]]></Node>
<StgValue><ssdm name="gate_g_activ_19_V"/></StgValue>
</operation>

<operation id="1041" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:997  %gate_g_activ_20_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 20

]]></Node>
<StgValue><ssdm name="gate_g_activ_20_V"/></StgValue>
</operation>

<operation id="1042" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:998  %gate_g_activ_21_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 21

]]></Node>
<StgValue><ssdm name="gate_g_activ_21_V"/></StgValue>
</operation>

<operation id="1043" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:999  %gate_g_activ_22_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 22

]]></Node>
<StgValue><ssdm name="gate_g_activ_22_V"/></StgValue>
</operation>

<operation id="1044" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:1000  %gate_g_activ_23_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 23

]]></Node>
<StgValue><ssdm name="gate_g_activ_23_V"/></StgValue>
</operation>

<operation id="1045" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:1001  %gate_g_activ_24_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 24

]]></Node>
<StgValue><ssdm name="gate_g_activ_24_V"/></StgValue>
</operation>

<operation id="1046" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:1002  %gate_g_activ_25_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 25

]]></Node>
<StgValue><ssdm name="gate_g_activ_25_V"/></StgValue>
</operation>

<operation id="1047" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:1003  %gate_g_activ_26_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 26

]]></Node>
<StgValue><ssdm name="gate_g_activ_26_V"/></StgValue>
</operation>

<operation id="1048" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:1004  %gate_g_activ_27_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 27

]]></Node>
<StgValue><ssdm name="gate_g_activ_27_V"/></StgValue>
</operation>

<operation id="1049" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:1005  %gate_g_activ_28_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 28

]]></Node>
<StgValue><ssdm name="gate_g_activ_28_V"/></StgValue>
</operation>

<operation id="1050" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:1006  %gate_g_activ_29_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 29

]]></Node>
<StgValue><ssdm name="gate_g_activ_29_V"/></StgValue>
</operation>

<operation id="1051" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:1007  %gate_g_activ_30_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 30

]]></Node>
<StgValue><ssdm name="gate_g_activ_30_V"/></StgValue>
</operation>

<operation id="1052" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="12" op_0_bw="384">
<![CDATA[
LSTM_TS:1008  %gate_g_activ_31_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 31

]]></Node>
<StgValue><ssdm name="gate_g_activ_31_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1053" st_id="40" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="10">
<![CDATA[
LSTM_TS:910  %call_ret3_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid(i16 %gate_i_0_V, i16 %gate_i_1_V, i16 %gate_i_2_V, i16 %gate_i_3_V, i16 %gate_i_4_V, i16 %gate_i_5_V, i16 %gate_i_6_V, i16 %gate_i_7_V, i16 %gate_i_8_V, i16 %gate_i_9_V, i16 %gate_i_10_V, i16 %gate_i_11_V, i16 %gate_i_12_V, i16 %gate_i_13_V, i16 %gate_i_14_V, i16 %gate_i_15_V, i16 %gate_i_16_V, i16 %gate_i_17_V, i16 %gate_i_18_V, i16 %gate_i_19_V, i16 %gate_i_20_V, i16 %gate_i_21_V, i16 %gate_i_22_V, i16 %gate_i_23_V, i16 %gate_i_24_V, i16 %gate_i_25_V, i16 %gate_i_26_V, i16 %gate_i_27_V, i16 %gate_i_28_V, i16 %gate_i_29_V, i16 %gate_i_30_V, i16 %gate_i_31_V)

]]></Node>
<StgValue><ssdm name="call_ret3_i"/></StgValue>
</operation>

<operation id="1054" st_id="40" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="10">
<![CDATA[
LSTM_TS:943  %call_ret4_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid(i16 %gate_f_0_V, i16 %gate_f_1_V, i16 %gate_f_2_V, i16 %gate_f_3_V, i16 %gate_f_4_V, i16 %gate_f_5_V, i16 %gate_f_6_V, i16 %gate_f_7_V, i16 %gate_f_8_V, i16 %gate_f_9_V, i16 %gate_f_10_V, i16 %gate_f_11_V, i16 %gate_f_12_V, i16 %gate_f_13_V, i16 %gate_f_14_V, i16 %gate_f_15_V, i16 %gate_f_16_V, i16 %gate_f_17_V, i16 %gate_f_18_V, i16 %gate_f_19_V, i16 %gate_f_20_V, i16 %gate_f_21_V, i16 %gate_f_22_V, i16 %gate_f_23_V, i16 %gate_f_24_V, i16 %gate_f_25_V, i16 %gate_f_26_V, i16 %gate_f_27_V, i16 %gate_f_28_V, i16 %gate_f_29_V, i16 %gate_f_30_V, i16 %gate_f_31_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1055" st_id="41" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="10">
<![CDATA[
LSTM_TS:910  %call_ret3_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid(i16 %gate_i_0_V, i16 %gate_i_1_V, i16 %gate_i_2_V, i16 %gate_i_3_V, i16 %gate_i_4_V, i16 %gate_i_5_V, i16 %gate_i_6_V, i16 %gate_i_7_V, i16 %gate_i_8_V, i16 %gate_i_9_V, i16 %gate_i_10_V, i16 %gate_i_11_V, i16 %gate_i_12_V, i16 %gate_i_13_V, i16 %gate_i_14_V, i16 %gate_i_15_V, i16 %gate_i_16_V, i16 %gate_i_17_V, i16 %gate_i_18_V, i16 %gate_i_19_V, i16 %gate_i_20_V, i16 %gate_i_21_V, i16 %gate_i_22_V, i16 %gate_i_23_V, i16 %gate_i_24_V, i16 %gate_i_25_V, i16 %gate_i_26_V, i16 %gate_i_27_V, i16 %gate_i_28_V, i16 %gate_i_29_V, i16 %gate_i_30_V, i16 %gate_i_31_V)

]]></Node>
<StgValue><ssdm name="call_ret3_i"/></StgValue>
</operation>

<operation id="1056" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:911  %gate_i_activ_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 0

]]></Node>
<StgValue><ssdm name="gate_i_activ_0_V"/></StgValue>
</operation>

<operation id="1057" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:912  %gate_i_activ_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 1

]]></Node>
<StgValue><ssdm name="gate_i_activ_1_V"/></StgValue>
</operation>

<operation id="1058" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:913  %gate_i_activ_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 2

]]></Node>
<StgValue><ssdm name="gate_i_activ_2_V"/></StgValue>
</operation>

<operation id="1059" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:914  %gate_i_activ_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 3

]]></Node>
<StgValue><ssdm name="gate_i_activ_3_V"/></StgValue>
</operation>

<operation id="1060" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:915  %gate_i_activ_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 4

]]></Node>
<StgValue><ssdm name="gate_i_activ_4_V"/></StgValue>
</operation>

<operation id="1061" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:916  %gate_i_activ_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 5

]]></Node>
<StgValue><ssdm name="gate_i_activ_5_V"/></StgValue>
</operation>

<operation id="1062" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:917  %gate_i_activ_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 6

]]></Node>
<StgValue><ssdm name="gate_i_activ_6_V"/></StgValue>
</operation>

<operation id="1063" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:918  %gate_i_activ_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 7

]]></Node>
<StgValue><ssdm name="gate_i_activ_7_V"/></StgValue>
</operation>

<operation id="1064" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:919  %gate_i_activ_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 8

]]></Node>
<StgValue><ssdm name="gate_i_activ_8_V"/></StgValue>
</operation>

<operation id="1065" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:920  %gate_i_activ_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 9

]]></Node>
<StgValue><ssdm name="gate_i_activ_9_V"/></StgValue>
</operation>

<operation id="1066" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:921  %gate_i_activ_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 10

]]></Node>
<StgValue><ssdm name="gate_i_activ_10_V"/></StgValue>
</operation>

<operation id="1067" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:922  %gate_i_activ_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 11

]]></Node>
<StgValue><ssdm name="gate_i_activ_11_V"/></StgValue>
</operation>

<operation id="1068" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:923  %gate_i_activ_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 12

]]></Node>
<StgValue><ssdm name="gate_i_activ_12_V"/></StgValue>
</operation>

<operation id="1069" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:924  %gate_i_activ_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 13

]]></Node>
<StgValue><ssdm name="gate_i_activ_13_V"/></StgValue>
</operation>

<operation id="1070" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:925  %gate_i_activ_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 14

]]></Node>
<StgValue><ssdm name="gate_i_activ_14_V"/></StgValue>
</operation>

<operation id="1071" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:926  %gate_i_activ_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 15

]]></Node>
<StgValue><ssdm name="gate_i_activ_15_V"/></StgValue>
</operation>

<operation id="1072" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:927  %gate_i_activ_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 16

]]></Node>
<StgValue><ssdm name="gate_i_activ_16_V"/></StgValue>
</operation>

<operation id="1073" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:928  %gate_i_activ_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 17

]]></Node>
<StgValue><ssdm name="gate_i_activ_17_V"/></StgValue>
</operation>

<operation id="1074" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:929  %gate_i_activ_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 18

]]></Node>
<StgValue><ssdm name="gate_i_activ_18_V"/></StgValue>
</operation>

<operation id="1075" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:930  %gate_i_activ_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 19

]]></Node>
<StgValue><ssdm name="gate_i_activ_19_V"/></StgValue>
</operation>

<operation id="1076" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:931  %gate_i_activ_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 20

]]></Node>
<StgValue><ssdm name="gate_i_activ_20_V"/></StgValue>
</operation>

<operation id="1077" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:932  %gate_i_activ_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 21

]]></Node>
<StgValue><ssdm name="gate_i_activ_21_V"/></StgValue>
</operation>

<operation id="1078" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:933  %gate_i_activ_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 22

]]></Node>
<StgValue><ssdm name="gate_i_activ_22_V"/></StgValue>
</operation>

<operation id="1079" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:934  %gate_i_activ_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 23

]]></Node>
<StgValue><ssdm name="gate_i_activ_23_V"/></StgValue>
</operation>

<operation id="1080" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:935  %gate_i_activ_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 24

]]></Node>
<StgValue><ssdm name="gate_i_activ_24_V"/></StgValue>
</operation>

<operation id="1081" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:936  %gate_i_activ_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 25

]]></Node>
<StgValue><ssdm name="gate_i_activ_25_V"/></StgValue>
</operation>

<operation id="1082" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:937  %gate_i_activ_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 26

]]></Node>
<StgValue><ssdm name="gate_i_activ_26_V"/></StgValue>
</operation>

<operation id="1083" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:938  %gate_i_activ_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 27

]]></Node>
<StgValue><ssdm name="gate_i_activ_27_V"/></StgValue>
</operation>

<operation id="1084" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:939  %gate_i_activ_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 28

]]></Node>
<StgValue><ssdm name="gate_i_activ_28_V"/></StgValue>
</operation>

<operation id="1085" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:940  %gate_i_activ_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 29

]]></Node>
<StgValue><ssdm name="gate_i_activ_29_V"/></StgValue>
</operation>

<operation id="1086" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:941  %gate_i_activ_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 30

]]></Node>
<StgValue><ssdm name="gate_i_activ_30_V"/></StgValue>
</operation>

<operation id="1087" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:942  %gate_i_activ_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 31

]]></Node>
<StgValue><ssdm name="gate_i_activ_31_V"/></StgValue>
</operation>

<operation id="1088" st_id="41" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="10">
<![CDATA[
LSTM_TS:943  %call_ret4_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid(i16 %gate_f_0_V, i16 %gate_f_1_V, i16 %gate_f_2_V, i16 %gate_f_3_V, i16 %gate_f_4_V, i16 %gate_f_5_V, i16 %gate_f_6_V, i16 %gate_f_7_V, i16 %gate_f_8_V, i16 %gate_f_9_V, i16 %gate_f_10_V, i16 %gate_f_11_V, i16 %gate_f_12_V, i16 %gate_f_13_V, i16 %gate_f_14_V, i16 %gate_f_15_V, i16 %gate_f_16_V, i16 %gate_f_17_V, i16 %gate_f_18_V, i16 %gate_f_19_V, i16 %gate_f_20_V, i16 %gate_f_21_V, i16 %gate_f_22_V, i16 %gate_f_23_V, i16 %gate_f_24_V, i16 %gate_f_25_V, i16 %gate_f_26_V, i16 %gate_f_27_V, i16 %gate_f_28_V, i16 %gate_f_29_V, i16 %gate_f_30_V, i16 %gate_f_31_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>

<operation id="1089" st_id="41" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="10">
<![CDATA[
LSTM_TS:1009  %call_ret5_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid(i16 %gate_o_0_V, i16 %gate_o_1_V, i16 %gate_o_2_V, i16 %gate_o_3_V, i16 %gate_o_4_V, i16 %gate_o_5_V, i16 %gate_o_6_V, i16 %gate_o_7_V, i16 %gate_o_8_V, i16 %gate_o_9_V, i16 %gate_o_10_V, i16 %gate_o_11_V, i16 %gate_o_12_V, i16 %gate_o_13_V, i16 %gate_o_14_V, i16 %gate_o_15_V, i16 %gate_o_16_V, i16 %gate_o_17_V, i16 %gate_o_18_V, i16 %gate_o_19_V, i16 %gate_o_20_V, i16 %gate_o_21_V, i16 %gate_o_22_V, i16 %gate_o_23_V, i16 %gate_o_24_V, i16 %gate_o_25_V, i16 %gate_o_26_V, i16 %gate_o_27_V, i16 %gate_o_28_V, i16 %gate_o_29_V, i16 %gate_o_30_V, i16 %gate_o_31_V)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1090" st_id="42" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="10">
<![CDATA[
LSTM_TS:943  %call_ret4_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid(i16 %gate_f_0_V, i16 %gate_f_1_V, i16 %gate_f_2_V, i16 %gate_f_3_V, i16 %gate_f_4_V, i16 %gate_f_5_V, i16 %gate_f_6_V, i16 %gate_f_7_V, i16 %gate_f_8_V, i16 %gate_f_9_V, i16 %gate_f_10_V, i16 %gate_f_11_V, i16 %gate_f_12_V, i16 %gate_f_13_V, i16 %gate_f_14_V, i16 %gate_f_15_V, i16 %gate_f_16_V, i16 %gate_f_17_V, i16 %gate_f_18_V, i16 %gate_f_19_V, i16 %gate_f_20_V, i16 %gate_f_21_V, i16 %gate_f_22_V, i16 %gate_f_23_V, i16 %gate_f_24_V, i16 %gate_f_25_V, i16 %gate_f_26_V, i16 %gate_f_27_V, i16 %gate_f_28_V, i16 %gate_f_29_V, i16 %gate_f_30_V, i16 %gate_f_31_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>

<operation id="1091" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:944  %gate_f_activ_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 0

]]></Node>
<StgValue><ssdm name="gate_f_activ_0_V"/></StgValue>
</operation>

<operation id="1092" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:945  %gate_f_activ_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 1

]]></Node>
<StgValue><ssdm name="gate_f_activ_1_V"/></StgValue>
</operation>

<operation id="1093" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:946  %gate_f_activ_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 2

]]></Node>
<StgValue><ssdm name="gate_f_activ_2_V"/></StgValue>
</operation>

<operation id="1094" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:947  %gate_f_activ_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 3

]]></Node>
<StgValue><ssdm name="gate_f_activ_3_V"/></StgValue>
</operation>

<operation id="1095" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:948  %gate_f_activ_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 4

]]></Node>
<StgValue><ssdm name="gate_f_activ_4_V"/></StgValue>
</operation>

<operation id="1096" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:949  %gate_f_activ_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 5

]]></Node>
<StgValue><ssdm name="gate_f_activ_5_V"/></StgValue>
</operation>

<operation id="1097" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:950  %gate_f_activ_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 6

]]></Node>
<StgValue><ssdm name="gate_f_activ_6_V"/></StgValue>
</operation>

<operation id="1098" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:951  %gate_f_activ_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 7

]]></Node>
<StgValue><ssdm name="gate_f_activ_7_V"/></StgValue>
</operation>

<operation id="1099" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:952  %gate_f_activ_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 8

]]></Node>
<StgValue><ssdm name="gate_f_activ_8_V"/></StgValue>
</operation>

<operation id="1100" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:953  %gate_f_activ_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 9

]]></Node>
<StgValue><ssdm name="gate_f_activ_9_V"/></StgValue>
</operation>

<operation id="1101" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:954  %gate_f_activ_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 10

]]></Node>
<StgValue><ssdm name="gate_f_activ_10_V"/></StgValue>
</operation>

<operation id="1102" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:955  %gate_f_activ_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 11

]]></Node>
<StgValue><ssdm name="gate_f_activ_11_V"/></StgValue>
</operation>

<operation id="1103" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:956  %gate_f_activ_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 12

]]></Node>
<StgValue><ssdm name="gate_f_activ_12_V"/></StgValue>
</operation>

<operation id="1104" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:957  %gate_f_activ_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 13

]]></Node>
<StgValue><ssdm name="gate_f_activ_13_V"/></StgValue>
</operation>

<operation id="1105" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:958  %gate_f_activ_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 14

]]></Node>
<StgValue><ssdm name="gate_f_activ_14_V"/></StgValue>
</operation>

<operation id="1106" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:959  %gate_f_activ_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 15

]]></Node>
<StgValue><ssdm name="gate_f_activ_15_V"/></StgValue>
</operation>

<operation id="1107" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:960  %gate_f_activ_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 16

]]></Node>
<StgValue><ssdm name="gate_f_activ_16_V"/></StgValue>
</operation>

<operation id="1108" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:961  %gate_f_activ_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 17

]]></Node>
<StgValue><ssdm name="gate_f_activ_17_V"/></StgValue>
</operation>

<operation id="1109" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:962  %gate_f_activ_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 18

]]></Node>
<StgValue><ssdm name="gate_f_activ_18_V"/></StgValue>
</operation>

<operation id="1110" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:963  %gate_f_activ_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 19

]]></Node>
<StgValue><ssdm name="gate_f_activ_19_V"/></StgValue>
</operation>

<operation id="1111" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:964  %gate_f_activ_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 20

]]></Node>
<StgValue><ssdm name="gate_f_activ_20_V"/></StgValue>
</operation>

<operation id="1112" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:965  %gate_f_activ_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 21

]]></Node>
<StgValue><ssdm name="gate_f_activ_21_V"/></StgValue>
</operation>

<operation id="1113" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:966  %gate_f_activ_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 22

]]></Node>
<StgValue><ssdm name="gate_f_activ_22_V"/></StgValue>
</operation>

<operation id="1114" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:967  %gate_f_activ_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 23

]]></Node>
<StgValue><ssdm name="gate_f_activ_23_V"/></StgValue>
</operation>

<operation id="1115" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:968  %gate_f_activ_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 24

]]></Node>
<StgValue><ssdm name="gate_f_activ_24_V"/></StgValue>
</operation>

<operation id="1116" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:969  %gate_f_activ_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 25

]]></Node>
<StgValue><ssdm name="gate_f_activ_25_V"/></StgValue>
</operation>

<operation id="1117" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:970  %gate_f_activ_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 26

]]></Node>
<StgValue><ssdm name="gate_f_activ_26_V"/></StgValue>
</operation>

<operation id="1118" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:971  %gate_f_activ_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 27

]]></Node>
<StgValue><ssdm name="gate_f_activ_27_V"/></StgValue>
</operation>

<operation id="1119" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:972  %gate_f_activ_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 28

]]></Node>
<StgValue><ssdm name="gate_f_activ_28_V"/></StgValue>
</operation>

<operation id="1120" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:973  %gate_f_activ_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 29

]]></Node>
<StgValue><ssdm name="gate_f_activ_29_V"/></StgValue>
</operation>

<operation id="1121" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:974  %gate_f_activ_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 30

]]></Node>
<StgValue><ssdm name="gate_f_activ_30_V"/></StgValue>
</operation>

<operation id="1122" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:975  %gate_f_activ_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 31

]]></Node>
<StgValue><ssdm name="gate_f_activ_31_V"/></StgValue>
</operation>

<operation id="1123" st_id="42" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="10">
<![CDATA[
LSTM_TS:1009  %call_ret5_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid(i16 %gate_o_0_V, i16 %gate_o_1_V, i16 %gate_o_2_V, i16 %gate_o_3_V, i16 %gate_o_4_V, i16 %gate_o_5_V, i16 %gate_o_6_V, i16 %gate_o_7_V, i16 %gate_o_8_V, i16 %gate_o_9_V, i16 %gate_o_10_V, i16 %gate_o_11_V, i16 %gate_o_12_V, i16 %gate_o_13_V, i16 %gate_o_14_V, i16 %gate_o_15_V, i16 %gate_o_16_V, i16 %gate_o_17_V, i16 %gate_o_18_V, i16 %gate_o_19_V, i16 %gate_o_20_V, i16 %gate_o_21_V, i16 %gate_o_22_V, i16 %gate_o_23_V, i16 %gate_o_24_V, i16 %gate_o_25_V, i16 %gate_o_26_V, i16 %gate_o_27_V, i16 %gate_o_28_V, i16 %gate_o_29_V, i16 %gate_o_30_V, i16 %gate_o_31_V)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1124" st_id="43" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="10">
<![CDATA[
LSTM_TS:1009  %call_ret5_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid(i16 %gate_o_0_V, i16 %gate_o_1_V, i16 %gate_o_2_V, i16 %gate_o_3_V, i16 %gate_o_4_V, i16 %gate_o_5_V, i16 %gate_o_6_V, i16 %gate_o_7_V, i16 %gate_o_8_V, i16 %gate_o_9_V, i16 %gate_o_10_V, i16 %gate_o_11_V, i16 %gate_o_12_V, i16 %gate_o_13_V, i16 %gate_o_14_V, i16 %gate_o_15_V, i16 %gate_o_16_V, i16 %gate_o_17_V, i16 %gate_o_18_V, i16 %gate_o_19_V, i16 %gate_o_20_V, i16 %gate_o_21_V, i16 %gate_o_22_V, i16 %gate_o_23_V, i16 %gate_o_24_V, i16 %gate_o_25_V, i16 %gate_o_26_V, i16 %gate_o_27_V, i16 %gate_o_28_V, i16 %gate_o_29_V, i16 %gate_o_30_V, i16 %gate_o_31_V)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>

<operation id="1125" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1010  %gate_o_activ_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 0

]]></Node>
<StgValue><ssdm name="gate_o_activ_0_V"/></StgValue>
</operation>

<operation id="1126" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1011  %gate_o_activ_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 1

]]></Node>
<StgValue><ssdm name="gate_o_activ_1_V"/></StgValue>
</operation>

<operation id="1127" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1012  %gate_o_activ_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 2

]]></Node>
<StgValue><ssdm name="gate_o_activ_2_V"/></StgValue>
</operation>

<operation id="1128" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1013  %gate_o_activ_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 3

]]></Node>
<StgValue><ssdm name="gate_o_activ_3_V"/></StgValue>
</operation>

<operation id="1129" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1014  %gate_o_activ_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 4

]]></Node>
<StgValue><ssdm name="gate_o_activ_4_V"/></StgValue>
</operation>

<operation id="1130" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1015  %gate_o_activ_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 5

]]></Node>
<StgValue><ssdm name="gate_o_activ_5_V"/></StgValue>
</operation>

<operation id="1131" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1016  %gate_o_activ_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 6

]]></Node>
<StgValue><ssdm name="gate_o_activ_6_V"/></StgValue>
</operation>

<operation id="1132" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1017  %gate_o_activ_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 7

]]></Node>
<StgValue><ssdm name="gate_o_activ_7_V"/></StgValue>
</operation>

<operation id="1133" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1018  %gate_o_activ_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 8

]]></Node>
<StgValue><ssdm name="gate_o_activ_8_V"/></StgValue>
</operation>

<operation id="1134" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1019  %gate_o_activ_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 9

]]></Node>
<StgValue><ssdm name="gate_o_activ_9_V"/></StgValue>
</operation>

<operation id="1135" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1020  %gate_o_activ_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 10

]]></Node>
<StgValue><ssdm name="gate_o_activ_10_V"/></StgValue>
</operation>

<operation id="1136" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1021  %gate_o_activ_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 11

]]></Node>
<StgValue><ssdm name="gate_o_activ_11_V"/></StgValue>
</operation>

<operation id="1137" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1022  %gate_o_activ_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 12

]]></Node>
<StgValue><ssdm name="gate_o_activ_12_V"/></StgValue>
</operation>

<operation id="1138" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1023  %gate_o_activ_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 13

]]></Node>
<StgValue><ssdm name="gate_o_activ_13_V"/></StgValue>
</operation>

<operation id="1139" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1024  %gate_o_activ_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 14

]]></Node>
<StgValue><ssdm name="gate_o_activ_14_V"/></StgValue>
</operation>

<operation id="1140" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1025  %gate_o_activ_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 15

]]></Node>
<StgValue><ssdm name="gate_o_activ_15_V"/></StgValue>
</operation>

<operation id="1141" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1026  %gate_o_activ_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 16

]]></Node>
<StgValue><ssdm name="gate_o_activ_16_V"/></StgValue>
</operation>

<operation id="1142" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1027  %gate_o_activ_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 17

]]></Node>
<StgValue><ssdm name="gate_o_activ_17_V"/></StgValue>
</operation>

<operation id="1143" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1028  %gate_o_activ_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 18

]]></Node>
<StgValue><ssdm name="gate_o_activ_18_V"/></StgValue>
</operation>

<operation id="1144" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1029  %gate_o_activ_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 19

]]></Node>
<StgValue><ssdm name="gate_o_activ_19_V"/></StgValue>
</operation>

<operation id="1145" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1030  %gate_o_activ_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 20

]]></Node>
<StgValue><ssdm name="gate_o_activ_20_V"/></StgValue>
</operation>

<operation id="1146" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1031  %gate_o_activ_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 21

]]></Node>
<StgValue><ssdm name="gate_o_activ_21_V"/></StgValue>
</operation>

<operation id="1147" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1032  %gate_o_activ_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 22

]]></Node>
<StgValue><ssdm name="gate_o_activ_22_V"/></StgValue>
</operation>

<operation id="1148" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1033  %gate_o_activ_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 23

]]></Node>
<StgValue><ssdm name="gate_o_activ_23_V"/></StgValue>
</operation>

<operation id="1149" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1034  %gate_o_activ_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 24

]]></Node>
<StgValue><ssdm name="gate_o_activ_24_V"/></StgValue>
</operation>

<operation id="1150" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1035  %gate_o_activ_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 25

]]></Node>
<StgValue><ssdm name="gate_o_activ_25_V"/></StgValue>
</operation>

<operation id="1151" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1036  %gate_o_activ_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 26

]]></Node>
<StgValue><ssdm name="gate_o_activ_26_V"/></StgValue>
</operation>

<operation id="1152" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1037  %gate_o_activ_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 27

]]></Node>
<StgValue><ssdm name="gate_o_activ_27_V"/></StgValue>
</operation>

<operation id="1153" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1038  %gate_o_activ_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 28

]]></Node>
<StgValue><ssdm name="gate_o_activ_28_V"/></StgValue>
</operation>

<operation id="1154" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1039  %gate_o_activ_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 29

]]></Node>
<StgValue><ssdm name="gate_o_activ_29_V"/></StgValue>
</operation>

<operation id="1155" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1040  %gate_o_activ_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 30

]]></Node>
<StgValue><ssdm name="gate_o_activ_30_V"/></StgValue>
</operation>

<operation id="1156" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="512">
<![CDATA[
LSTM_TS:1041  %gate_o_activ_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 31

]]></Node>
<StgValue><ssdm name="gate_o_activ_31_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1157" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:35  %c_pre_V_0_0_i196 = phi i16 [ 0, %entry ], [ %c_pre_0_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_0_0_i196"/></StgValue>
</operation>

<operation id="1158" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:36  %c_pre_V_1_0_i195 = phi i16 [ 0, %entry ], [ %c_pre_1_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_1_0_i195"/></StgValue>
</operation>

<operation id="1159" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:37  %c_pre_V_2_0_i194 = phi i16 [ 0, %entry ], [ %c_pre_2_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_2_0_i194"/></StgValue>
</operation>

<operation id="1160" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:38  %c_pre_V_3_0_i193 = phi i16 [ 0, %entry ], [ %c_pre_3_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_3_0_i193"/></StgValue>
</operation>

<operation id="1161" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:39  %c_pre_V_4_0_i192 = phi i16 [ 0, %entry ], [ %c_pre_4_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_4_0_i192"/></StgValue>
</operation>

<operation id="1162" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:40  %c_pre_V_5_0_i191 = phi i16 [ 0, %entry ], [ %c_pre_5_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_5_0_i191"/></StgValue>
</operation>

<operation id="1163" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:41  %c_pre_V_6_0_i190 = phi i16 [ 0, %entry ], [ %c_pre_6_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_6_0_i190"/></StgValue>
</operation>

<operation id="1164" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:42  %c_pre_V_7_0_i189 = phi i16 [ 0, %entry ], [ %c_pre_7_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_7_0_i189"/></StgValue>
</operation>

<operation id="1165" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:43  %c_pre_V_8_0_i188 = phi i16 [ 0, %entry ], [ %c_pre_8_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_8_0_i188"/></StgValue>
</operation>

<operation id="1166" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:44  %c_pre_V_9_0_i187 = phi i16 [ 0, %entry ], [ %c_pre_9_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_9_0_i187"/></StgValue>
</operation>

<operation id="1167" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:45  %c_pre_V_10_0_i186 = phi i16 [ 0, %entry ], [ %c_pre_10_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_10_0_i186"/></StgValue>
</operation>

<operation id="1168" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:46  %c_pre_V_11_0_i185 = phi i16 [ 0, %entry ], [ %c_pre_11_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_11_0_i185"/></StgValue>
</operation>

<operation id="1169" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:47  %c_pre_V_12_0_i184 = phi i16 [ 0, %entry ], [ %c_pre_12_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_12_0_i184"/></StgValue>
</operation>

<operation id="1170" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:48  %c_pre_V_13_0_i183 = phi i16 [ 0, %entry ], [ %c_pre_13_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_13_0_i183"/></StgValue>
</operation>

<operation id="1171" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:49  %c_pre_V_14_0_i182 = phi i16 [ 0, %entry ], [ %c_pre_14_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_14_0_i182"/></StgValue>
</operation>

<operation id="1172" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:50  %c_pre_V_15_0_i181 = phi i16 [ 0, %entry ], [ %c_pre_15_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_15_0_i181"/></StgValue>
</operation>

<operation id="1173" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:51  %c_pre_V_16_0_i180 = phi i16 [ 0, %entry ], [ %c_pre_16_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_16_0_i180"/></StgValue>
</operation>

<operation id="1174" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:52  %c_pre_V_17_0_i179 = phi i16 [ 0, %entry ], [ %c_pre_17_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_17_0_i179"/></StgValue>
</operation>

<operation id="1175" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:53  %c_pre_V_18_0_i178 = phi i16 [ 0, %entry ], [ %c_pre_18_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_18_0_i178"/></StgValue>
</operation>

<operation id="1176" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:54  %c_pre_V_19_0_i177 = phi i16 [ 0, %entry ], [ %c_pre_19_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_19_0_i177"/></StgValue>
</operation>

<operation id="1177" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:55  %c_pre_V_20_0_i176 = phi i16 [ 0, %entry ], [ %c_pre_20_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_20_0_i176"/></StgValue>
</operation>

<operation id="1178" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:56  %c_pre_V_21_0_i175 = phi i16 [ 0, %entry ], [ %c_pre_21_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_21_0_i175"/></StgValue>
</operation>

<operation id="1179" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:57  %c_pre_V_22_0_i174 = phi i16 [ 0, %entry ], [ %c_pre_22_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_22_0_i174"/></StgValue>
</operation>

<operation id="1180" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:58  %c_pre_V_23_0_i173 = phi i16 [ 0, %entry ], [ %c_pre_23_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_23_0_i173"/></StgValue>
</operation>

<operation id="1181" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:59  %c_pre_V_24_0_i172 = phi i16 [ 0, %entry ], [ %c_pre_24_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_24_0_i172"/></StgValue>
</operation>

<operation id="1182" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:60  %c_pre_V_25_0_i171 = phi i16 [ 0, %entry ], [ %c_pre_25_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_25_0_i171"/></StgValue>
</operation>

<operation id="1183" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:61  %c_pre_V_26_0_i170 = phi i16 [ 0, %entry ], [ %c_pre_26_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_26_0_i170"/></StgValue>
</operation>

<operation id="1184" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:62  %c_pre_V_27_0_i169 = phi i16 [ 0, %entry ], [ %c_pre_27_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_27_0_i169"/></StgValue>
</operation>

<operation id="1185" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:63  %c_pre_V_28_0_i168 = phi i16 [ 0, %entry ], [ %c_pre_28_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_28_0_i168"/></StgValue>
</operation>

<operation id="1186" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:64  %c_pre_V_29_0_i167 = phi i16 [ 0, %entry ], [ %c_pre_29_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_29_0_i167"/></StgValue>
</operation>

<operation id="1187" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:65  %c_pre_V_30_0_i166 = phi i16 [ 0, %entry ], [ %c_pre_30_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_30_0_i166"/></StgValue>
</operation>

<operation id="1188" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:66  %c_pre_V_31_0_i165 = phi i16 [ 0, %entry ], [ %c_pre_31_V, %LSTM_TS ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_31_0_i165"/></StgValue>
</operation>

<operation id="1189" st_id="44" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="12" op_84_bw="12" op_85_bw="12" op_86_bw="12" op_87_bw="12" op_88_bw="12" op_89_bw="12" op_90_bw="12" op_91_bw="12" op_92_bw="12" op_93_bw="12" op_94_bw="12" op_95_bw="12" op_96_bw="12" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16">
<![CDATA[
LSTM_TS:1042  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @lstm_tail_02(i16 %gate_i_activ_0_V, i16 %gate_i_activ_1_V, i16 %gate_i_activ_2_V, i16 %gate_i_activ_3_V, i16 %gate_i_activ_4_V, i16 %gate_i_activ_5_V, i16 %gate_i_activ_6_V, i16 %gate_i_activ_7_V, i16 %gate_i_activ_8_V, i16 %gate_i_activ_9_V, i16 %gate_i_activ_10_V, i16 %gate_i_activ_11_V, i16 %gate_i_activ_12_V, i16 %gate_i_activ_13_V, i16 %gate_i_activ_14_V, i16 %gate_i_activ_15_V, i16 %gate_i_activ_16_V, i16 %gate_i_activ_17_V, i16 %gate_i_activ_18_V, i16 %gate_i_activ_19_V, i16 %gate_i_activ_20_V, i16 %gate_i_activ_21_V, i16 %gate_i_activ_22_V, i16 %gate_i_activ_23_V, i16 %gate_i_activ_24_V, i16 %gate_i_activ_25_V, i16 %gate_i_activ_26_V, i16 %gate_i_activ_27_V, i16 %gate_i_activ_28_V, i16 %gate_i_activ_29_V, i16 %gate_i_activ_30_V, i16 %gate_i_activ_31_V, i16 %gate_f_activ_0_V, i16 %gate_f_activ_1_V, i16 %gate_f_activ_2_V, i16 %gate_f_activ_3_V, i16 %gate_f_activ_4_V, i16 %gate_f_activ_5_V, i16 %gate_f_activ_6_V, i16 %gate_f_activ_7_V, i16 %gate_f_activ_8_V, i16 %gate_f_activ_9_V, i16 %gate_f_activ_10_V, i16 %gate_f_activ_11_V, i16 %gate_f_activ_12_V, i16 %gate_f_activ_13_V, i16 %gate_f_activ_14_V, i16 %gate_f_activ_15_V, i16 %gate_f_activ_16_V, i16 %gate_f_activ_17_V, i16 %gate_f_activ_18_V, i16 %gate_f_activ_19_V, i16 %gate_f_activ_20_V, i16 %gate_f_activ_21_V, i16 %gate_f_activ_22_V, i16 %gate_f_activ_23_V, i16 %gate_f_activ_24_V, i16 %gate_f_activ_25_V, i16 %gate_f_activ_26_V, i16 %gate_f_activ_27_V, i16 %gate_f_activ_28_V, i16 %gate_f_activ_29_V, i16 %gate_f_activ_30_V, i16 %gate_f_activ_31_V, i12 %gate_g_activ_0_V, i12 %gate_g_activ_1_V, i12 %gate_g_activ_2_V, i12 %gate_g_activ_3_V, i12 %gate_g_activ_4_V, i12 %gate_g_activ_5_V, i12 %gate_g_activ_6_V, i12 %gate_g_activ_7_V, i12 %gate_g_activ_8_V, i12 %gate_g_activ_9_V, i12 %gate_g_activ_10_V, i12 %gate_g_activ_11_V, i12 %gate_g_activ_12_V, i12 %gate_g_activ_13_V, i12 %gate_g_activ_14_V, i12 %gate_g_activ_15_V, i12 %gate_g_activ_16_V, i12 %gate_g_activ_17_V, i12 %gate_g_activ_18_V, i12 %gate_g_activ_19_V, i12 %gate_g_activ_20_V, i12 %gate_g_activ_21_V, i12 %gate_g_activ_22_V, i12 %gate_g_activ_23_V, i12 %gate_g_activ_24_V, i12 %gate_g_activ_25_V, i12 %gate_g_activ_26_V, i12 %gate_g_activ_27_V, i12 %gate_g_activ_28_V, i12 %gate_g_activ_29_V, i12 %gate_g_activ_30_V, i12 %gate_g_activ_31_V, i16 %gate_o_activ_0_V, i16 %gate_o_activ_1_V, i16 %gate_o_activ_2_V, i16 %gate_o_activ_3_V, i16 %gate_o_activ_4_V, i16 %gate_o_activ_5_V, i16 %gate_o_activ_6_V, i16 %gate_o_activ_7_V, i16 %gate_o_activ_8_V, i16 %gate_o_activ_9_V, i16 %gate_o_activ_10_V, i16 %gate_o_activ_11_V, i16 %gate_o_activ_12_V, i16 %gate_o_activ_13_V, i16 %gate_o_activ_14_V, i16 %gate_o_activ_15_V, i16 %gate_o_activ_16_V, i16 %gate_o_activ_17_V, i16 %gate_o_activ_18_V, i16 %gate_o_activ_19_V, i16 %gate_o_activ_20_V, i16 %gate_o_activ_21_V, i16 %gate_o_activ_22_V, i16 %gate_o_activ_23_V, i16 %gate_o_activ_24_V, i16 %gate_o_activ_25_V, i16 %gate_o_activ_26_V, i16 %gate_o_activ_27_V, i16 %gate_o_activ_28_V, i16 %gate_o_activ_29_V, i16 %gate_o_activ_30_V, i16 %gate_o_activ_31_V, i16 %c_pre_V_0_0_i196, i16 %c_pre_V_1_0_i195, i16 %c_pre_V_2_0_i194, i16 %c_pre_V_3_0_i193, i16 %c_pre_V_4_0_i192, i16 %c_pre_V_5_0_i191, i16 %c_pre_V_6_0_i190, i16 %c_pre_V_7_0_i189, i16 %c_pre_V_8_0_i188, i16 %c_pre_V_9_0_i187, i16 %c_pre_V_10_0_i186, i16 %c_pre_V_11_0_i185, i16 %c_pre_V_12_0_i184, i16 %c_pre_V_13_0_i183, i16 %c_pre_V_14_0_i182, i16 %c_pre_V_15_0_i181, i16 %c_pre_V_16_0_i180, i16 %c_pre_V_17_0_i179, i16 %c_pre_V_18_0_i178, i16 %c_pre_V_19_0_i177, i16 %c_pre_V_20_0_i176, i16 %c_pre_V_21_0_i175, i16 %c_pre_V_22_0_i174, i16 %c_pre_V_23_0_i173, i16 %c_pre_V_24_0_i172, i16 %c_pre_V_25_0_i171, i16 %c_pre_V_26_0_i170, i16 %c_pre_V_27_0_i169, i16 %c_pre_V_28_0_i168, i16 %c_pre_V_29_0_i167, i16 %c_pre_V_30_0_i166, i16 %c_pre_V_31_0_i165)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1190" st_id="45" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="12" op_84_bw="12" op_85_bw="12" op_86_bw="12" op_87_bw="12" op_88_bw="12" op_89_bw="12" op_90_bw="12" op_91_bw="12" op_92_bw="12" op_93_bw="12" op_94_bw="12" op_95_bw="12" op_96_bw="12" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16">
<![CDATA[
LSTM_TS:1042  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @lstm_tail_02(i16 %gate_i_activ_0_V, i16 %gate_i_activ_1_V, i16 %gate_i_activ_2_V, i16 %gate_i_activ_3_V, i16 %gate_i_activ_4_V, i16 %gate_i_activ_5_V, i16 %gate_i_activ_6_V, i16 %gate_i_activ_7_V, i16 %gate_i_activ_8_V, i16 %gate_i_activ_9_V, i16 %gate_i_activ_10_V, i16 %gate_i_activ_11_V, i16 %gate_i_activ_12_V, i16 %gate_i_activ_13_V, i16 %gate_i_activ_14_V, i16 %gate_i_activ_15_V, i16 %gate_i_activ_16_V, i16 %gate_i_activ_17_V, i16 %gate_i_activ_18_V, i16 %gate_i_activ_19_V, i16 %gate_i_activ_20_V, i16 %gate_i_activ_21_V, i16 %gate_i_activ_22_V, i16 %gate_i_activ_23_V, i16 %gate_i_activ_24_V, i16 %gate_i_activ_25_V, i16 %gate_i_activ_26_V, i16 %gate_i_activ_27_V, i16 %gate_i_activ_28_V, i16 %gate_i_activ_29_V, i16 %gate_i_activ_30_V, i16 %gate_i_activ_31_V, i16 %gate_f_activ_0_V, i16 %gate_f_activ_1_V, i16 %gate_f_activ_2_V, i16 %gate_f_activ_3_V, i16 %gate_f_activ_4_V, i16 %gate_f_activ_5_V, i16 %gate_f_activ_6_V, i16 %gate_f_activ_7_V, i16 %gate_f_activ_8_V, i16 %gate_f_activ_9_V, i16 %gate_f_activ_10_V, i16 %gate_f_activ_11_V, i16 %gate_f_activ_12_V, i16 %gate_f_activ_13_V, i16 %gate_f_activ_14_V, i16 %gate_f_activ_15_V, i16 %gate_f_activ_16_V, i16 %gate_f_activ_17_V, i16 %gate_f_activ_18_V, i16 %gate_f_activ_19_V, i16 %gate_f_activ_20_V, i16 %gate_f_activ_21_V, i16 %gate_f_activ_22_V, i16 %gate_f_activ_23_V, i16 %gate_f_activ_24_V, i16 %gate_f_activ_25_V, i16 %gate_f_activ_26_V, i16 %gate_f_activ_27_V, i16 %gate_f_activ_28_V, i16 %gate_f_activ_29_V, i16 %gate_f_activ_30_V, i16 %gate_f_activ_31_V, i12 %gate_g_activ_0_V, i12 %gate_g_activ_1_V, i12 %gate_g_activ_2_V, i12 %gate_g_activ_3_V, i12 %gate_g_activ_4_V, i12 %gate_g_activ_5_V, i12 %gate_g_activ_6_V, i12 %gate_g_activ_7_V, i12 %gate_g_activ_8_V, i12 %gate_g_activ_9_V, i12 %gate_g_activ_10_V, i12 %gate_g_activ_11_V, i12 %gate_g_activ_12_V, i12 %gate_g_activ_13_V, i12 %gate_g_activ_14_V, i12 %gate_g_activ_15_V, i12 %gate_g_activ_16_V, i12 %gate_g_activ_17_V, i12 %gate_g_activ_18_V, i12 %gate_g_activ_19_V, i12 %gate_g_activ_20_V, i12 %gate_g_activ_21_V, i12 %gate_g_activ_22_V, i12 %gate_g_activ_23_V, i12 %gate_g_activ_24_V, i12 %gate_g_activ_25_V, i12 %gate_g_activ_26_V, i12 %gate_g_activ_27_V, i12 %gate_g_activ_28_V, i12 %gate_g_activ_29_V, i12 %gate_g_activ_30_V, i12 %gate_g_activ_31_V, i16 %gate_o_activ_0_V, i16 %gate_o_activ_1_V, i16 %gate_o_activ_2_V, i16 %gate_o_activ_3_V, i16 %gate_o_activ_4_V, i16 %gate_o_activ_5_V, i16 %gate_o_activ_6_V, i16 %gate_o_activ_7_V, i16 %gate_o_activ_8_V, i16 %gate_o_activ_9_V, i16 %gate_o_activ_10_V, i16 %gate_o_activ_11_V, i16 %gate_o_activ_12_V, i16 %gate_o_activ_13_V, i16 %gate_o_activ_14_V, i16 %gate_o_activ_15_V, i16 %gate_o_activ_16_V, i16 %gate_o_activ_17_V, i16 %gate_o_activ_18_V, i16 %gate_o_activ_19_V, i16 %gate_o_activ_20_V, i16 %gate_o_activ_21_V, i16 %gate_o_activ_22_V, i16 %gate_o_activ_23_V, i16 %gate_o_activ_24_V, i16 %gate_o_activ_25_V, i16 %gate_o_activ_26_V, i16 %gate_o_activ_27_V, i16 %gate_o_activ_28_V, i16 %gate_o_activ_29_V, i16 %gate_o_activ_30_V, i16 %gate_o_activ_31_V, i16 %c_pre_V_0_0_i196, i16 %c_pre_V_1_0_i195, i16 %c_pre_V_2_0_i194, i16 %c_pre_V_3_0_i193, i16 %c_pre_V_4_0_i192, i16 %c_pre_V_5_0_i191, i16 %c_pre_V_6_0_i190, i16 %c_pre_V_7_0_i189, i16 %c_pre_V_8_0_i188, i16 %c_pre_V_9_0_i187, i16 %c_pre_V_10_0_i186, i16 %c_pre_V_11_0_i185, i16 %c_pre_V_12_0_i184, i16 %c_pre_V_13_0_i183, i16 %c_pre_V_14_0_i182, i16 %c_pre_V_15_0_i181, i16 %c_pre_V_16_0_i180, i16 %c_pre_V_17_0_i179, i16 %c_pre_V_18_0_i178, i16 %c_pre_V_19_0_i177, i16 %c_pre_V_20_0_i176, i16 %c_pre_V_21_0_i175, i16 %c_pre_V_22_0_i174, i16 %c_pre_V_23_0_i173, i16 %c_pre_V_24_0_i172, i16 %c_pre_V_25_0_i171, i16 %c_pre_V_26_0_i170, i16 %c_pre_V_27_0_i169, i16 %c_pre_V_28_0_i168, i16 %c_pre_V_29_0_i167, i16 %c_pre_V_30_0_i166, i16 %c_pre_V_31_0_i165)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1191" st_id="46" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="12" op_84_bw="12" op_85_bw="12" op_86_bw="12" op_87_bw="12" op_88_bw="12" op_89_bw="12" op_90_bw="12" op_91_bw="12" op_92_bw="12" op_93_bw="12" op_94_bw="12" op_95_bw="12" op_96_bw="12" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16">
<![CDATA[
LSTM_TS:1042  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @lstm_tail_02(i16 %gate_i_activ_0_V, i16 %gate_i_activ_1_V, i16 %gate_i_activ_2_V, i16 %gate_i_activ_3_V, i16 %gate_i_activ_4_V, i16 %gate_i_activ_5_V, i16 %gate_i_activ_6_V, i16 %gate_i_activ_7_V, i16 %gate_i_activ_8_V, i16 %gate_i_activ_9_V, i16 %gate_i_activ_10_V, i16 %gate_i_activ_11_V, i16 %gate_i_activ_12_V, i16 %gate_i_activ_13_V, i16 %gate_i_activ_14_V, i16 %gate_i_activ_15_V, i16 %gate_i_activ_16_V, i16 %gate_i_activ_17_V, i16 %gate_i_activ_18_V, i16 %gate_i_activ_19_V, i16 %gate_i_activ_20_V, i16 %gate_i_activ_21_V, i16 %gate_i_activ_22_V, i16 %gate_i_activ_23_V, i16 %gate_i_activ_24_V, i16 %gate_i_activ_25_V, i16 %gate_i_activ_26_V, i16 %gate_i_activ_27_V, i16 %gate_i_activ_28_V, i16 %gate_i_activ_29_V, i16 %gate_i_activ_30_V, i16 %gate_i_activ_31_V, i16 %gate_f_activ_0_V, i16 %gate_f_activ_1_V, i16 %gate_f_activ_2_V, i16 %gate_f_activ_3_V, i16 %gate_f_activ_4_V, i16 %gate_f_activ_5_V, i16 %gate_f_activ_6_V, i16 %gate_f_activ_7_V, i16 %gate_f_activ_8_V, i16 %gate_f_activ_9_V, i16 %gate_f_activ_10_V, i16 %gate_f_activ_11_V, i16 %gate_f_activ_12_V, i16 %gate_f_activ_13_V, i16 %gate_f_activ_14_V, i16 %gate_f_activ_15_V, i16 %gate_f_activ_16_V, i16 %gate_f_activ_17_V, i16 %gate_f_activ_18_V, i16 %gate_f_activ_19_V, i16 %gate_f_activ_20_V, i16 %gate_f_activ_21_V, i16 %gate_f_activ_22_V, i16 %gate_f_activ_23_V, i16 %gate_f_activ_24_V, i16 %gate_f_activ_25_V, i16 %gate_f_activ_26_V, i16 %gate_f_activ_27_V, i16 %gate_f_activ_28_V, i16 %gate_f_activ_29_V, i16 %gate_f_activ_30_V, i16 %gate_f_activ_31_V, i12 %gate_g_activ_0_V, i12 %gate_g_activ_1_V, i12 %gate_g_activ_2_V, i12 %gate_g_activ_3_V, i12 %gate_g_activ_4_V, i12 %gate_g_activ_5_V, i12 %gate_g_activ_6_V, i12 %gate_g_activ_7_V, i12 %gate_g_activ_8_V, i12 %gate_g_activ_9_V, i12 %gate_g_activ_10_V, i12 %gate_g_activ_11_V, i12 %gate_g_activ_12_V, i12 %gate_g_activ_13_V, i12 %gate_g_activ_14_V, i12 %gate_g_activ_15_V, i12 %gate_g_activ_16_V, i12 %gate_g_activ_17_V, i12 %gate_g_activ_18_V, i12 %gate_g_activ_19_V, i12 %gate_g_activ_20_V, i12 %gate_g_activ_21_V, i12 %gate_g_activ_22_V, i12 %gate_g_activ_23_V, i12 %gate_g_activ_24_V, i12 %gate_g_activ_25_V, i12 %gate_g_activ_26_V, i12 %gate_g_activ_27_V, i12 %gate_g_activ_28_V, i12 %gate_g_activ_29_V, i12 %gate_g_activ_30_V, i12 %gate_g_activ_31_V, i16 %gate_o_activ_0_V, i16 %gate_o_activ_1_V, i16 %gate_o_activ_2_V, i16 %gate_o_activ_3_V, i16 %gate_o_activ_4_V, i16 %gate_o_activ_5_V, i16 %gate_o_activ_6_V, i16 %gate_o_activ_7_V, i16 %gate_o_activ_8_V, i16 %gate_o_activ_9_V, i16 %gate_o_activ_10_V, i16 %gate_o_activ_11_V, i16 %gate_o_activ_12_V, i16 %gate_o_activ_13_V, i16 %gate_o_activ_14_V, i16 %gate_o_activ_15_V, i16 %gate_o_activ_16_V, i16 %gate_o_activ_17_V, i16 %gate_o_activ_18_V, i16 %gate_o_activ_19_V, i16 %gate_o_activ_20_V, i16 %gate_o_activ_21_V, i16 %gate_o_activ_22_V, i16 %gate_o_activ_23_V, i16 %gate_o_activ_24_V, i16 %gate_o_activ_25_V, i16 %gate_o_activ_26_V, i16 %gate_o_activ_27_V, i16 %gate_o_activ_28_V, i16 %gate_o_activ_29_V, i16 %gate_o_activ_30_V, i16 %gate_o_activ_31_V, i16 %c_pre_V_0_0_i196, i16 %c_pre_V_1_0_i195, i16 %c_pre_V_2_0_i194, i16 %c_pre_V_3_0_i193, i16 %c_pre_V_4_0_i192, i16 %c_pre_V_5_0_i191, i16 %c_pre_V_6_0_i190, i16 %c_pre_V_7_0_i189, i16 %c_pre_V_8_0_i188, i16 %c_pre_V_9_0_i187, i16 %c_pre_V_10_0_i186, i16 %c_pre_V_11_0_i185, i16 %c_pre_V_12_0_i184, i16 %c_pre_V_13_0_i183, i16 %c_pre_V_14_0_i182, i16 %c_pre_V_15_0_i181, i16 %c_pre_V_16_0_i180, i16 %c_pre_V_17_0_i179, i16 %c_pre_V_18_0_i178, i16 %c_pre_V_19_0_i177, i16 %c_pre_V_20_0_i176, i16 %c_pre_V_21_0_i175, i16 %c_pre_V_22_0_i174, i16 %c_pre_V_23_0_i173, i16 %c_pre_V_24_0_i172, i16 %c_pre_V_25_0_i171, i16 %c_pre_V_26_0_i170, i16 %c_pre_V_27_0_i169, i16 %c_pre_V_28_0_i168, i16 %c_pre_V_29_0_i167, i16 %c_pre_V_30_0_i166, i16 %c_pre_V_31_0_i165)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1192" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LSTM_TS:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln463"/></StgValue>
</operation>

<operation id="1193" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LSTM_TS:2  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="1194" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LSTM_TS:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln464"/></StgValue>
</operation>

<operation id="1195" st_id="47" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1024" op_0_bw="1024" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="12" op_84_bw="12" op_85_bw="12" op_86_bw="12" op_87_bw="12" op_88_bw="12" op_89_bw="12" op_90_bw="12" op_91_bw="12" op_92_bw="12" op_93_bw="12" op_94_bw="12" op_95_bw="12" op_96_bw="12" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16">
<![CDATA[
LSTM_TS:1042  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @lstm_tail_02(i16 %gate_i_activ_0_V, i16 %gate_i_activ_1_V, i16 %gate_i_activ_2_V, i16 %gate_i_activ_3_V, i16 %gate_i_activ_4_V, i16 %gate_i_activ_5_V, i16 %gate_i_activ_6_V, i16 %gate_i_activ_7_V, i16 %gate_i_activ_8_V, i16 %gate_i_activ_9_V, i16 %gate_i_activ_10_V, i16 %gate_i_activ_11_V, i16 %gate_i_activ_12_V, i16 %gate_i_activ_13_V, i16 %gate_i_activ_14_V, i16 %gate_i_activ_15_V, i16 %gate_i_activ_16_V, i16 %gate_i_activ_17_V, i16 %gate_i_activ_18_V, i16 %gate_i_activ_19_V, i16 %gate_i_activ_20_V, i16 %gate_i_activ_21_V, i16 %gate_i_activ_22_V, i16 %gate_i_activ_23_V, i16 %gate_i_activ_24_V, i16 %gate_i_activ_25_V, i16 %gate_i_activ_26_V, i16 %gate_i_activ_27_V, i16 %gate_i_activ_28_V, i16 %gate_i_activ_29_V, i16 %gate_i_activ_30_V, i16 %gate_i_activ_31_V, i16 %gate_f_activ_0_V, i16 %gate_f_activ_1_V, i16 %gate_f_activ_2_V, i16 %gate_f_activ_3_V, i16 %gate_f_activ_4_V, i16 %gate_f_activ_5_V, i16 %gate_f_activ_6_V, i16 %gate_f_activ_7_V, i16 %gate_f_activ_8_V, i16 %gate_f_activ_9_V, i16 %gate_f_activ_10_V, i16 %gate_f_activ_11_V, i16 %gate_f_activ_12_V, i16 %gate_f_activ_13_V, i16 %gate_f_activ_14_V, i16 %gate_f_activ_15_V, i16 %gate_f_activ_16_V, i16 %gate_f_activ_17_V, i16 %gate_f_activ_18_V, i16 %gate_f_activ_19_V, i16 %gate_f_activ_20_V, i16 %gate_f_activ_21_V, i16 %gate_f_activ_22_V, i16 %gate_f_activ_23_V, i16 %gate_f_activ_24_V, i16 %gate_f_activ_25_V, i16 %gate_f_activ_26_V, i16 %gate_f_activ_27_V, i16 %gate_f_activ_28_V, i16 %gate_f_activ_29_V, i16 %gate_f_activ_30_V, i16 %gate_f_activ_31_V, i12 %gate_g_activ_0_V, i12 %gate_g_activ_1_V, i12 %gate_g_activ_2_V, i12 %gate_g_activ_3_V, i12 %gate_g_activ_4_V, i12 %gate_g_activ_5_V, i12 %gate_g_activ_6_V, i12 %gate_g_activ_7_V, i12 %gate_g_activ_8_V, i12 %gate_g_activ_9_V, i12 %gate_g_activ_10_V, i12 %gate_g_activ_11_V, i12 %gate_g_activ_12_V, i12 %gate_g_activ_13_V, i12 %gate_g_activ_14_V, i12 %gate_g_activ_15_V, i12 %gate_g_activ_16_V, i12 %gate_g_activ_17_V, i12 %gate_g_activ_18_V, i12 %gate_g_activ_19_V, i12 %gate_g_activ_20_V, i12 %gate_g_activ_21_V, i12 %gate_g_activ_22_V, i12 %gate_g_activ_23_V, i12 %gate_g_activ_24_V, i12 %gate_g_activ_25_V, i12 %gate_g_activ_26_V, i12 %gate_g_activ_27_V, i12 %gate_g_activ_28_V, i12 %gate_g_activ_29_V, i12 %gate_g_activ_30_V, i12 %gate_g_activ_31_V, i16 %gate_o_activ_0_V, i16 %gate_o_activ_1_V, i16 %gate_o_activ_2_V, i16 %gate_o_activ_3_V, i16 %gate_o_activ_4_V, i16 %gate_o_activ_5_V, i16 %gate_o_activ_6_V, i16 %gate_o_activ_7_V, i16 %gate_o_activ_8_V, i16 %gate_o_activ_9_V, i16 %gate_o_activ_10_V, i16 %gate_o_activ_11_V, i16 %gate_o_activ_12_V, i16 %gate_o_activ_13_V, i16 %gate_o_activ_14_V, i16 %gate_o_activ_15_V, i16 %gate_o_activ_16_V, i16 %gate_o_activ_17_V, i16 %gate_o_activ_18_V, i16 %gate_o_activ_19_V, i16 %gate_o_activ_20_V, i16 %gate_o_activ_21_V, i16 %gate_o_activ_22_V, i16 %gate_o_activ_23_V, i16 %gate_o_activ_24_V, i16 %gate_o_activ_25_V, i16 %gate_o_activ_26_V, i16 %gate_o_activ_27_V, i16 %gate_o_activ_28_V, i16 %gate_o_activ_29_V, i16 %gate_o_activ_30_V, i16 %gate_o_activ_31_V, i16 %c_pre_V_0_0_i196, i16 %c_pre_V_1_0_i195, i16 %c_pre_V_2_0_i194, i16 %c_pre_V_3_0_i193, i16 %c_pre_V_4_0_i192, i16 %c_pre_V_5_0_i191, i16 %c_pre_V_6_0_i190, i16 %c_pre_V_7_0_i189, i16 %c_pre_V_8_0_i188, i16 %c_pre_V_9_0_i187, i16 %c_pre_V_10_0_i186, i16 %c_pre_V_11_0_i185, i16 %c_pre_V_12_0_i184, i16 %c_pre_V_13_0_i183, i16 %c_pre_V_14_0_i182, i16 %c_pre_V_15_0_i181, i16 %c_pre_V_16_0_i180, i16 %c_pre_V_17_0_i179, i16 %c_pre_V_18_0_i178, i16 %c_pre_V_19_0_i177, i16 %c_pre_V_20_0_i176, i16 %c_pre_V_21_0_i175, i16 %c_pre_V_22_0_i174, i16 %c_pre_V_23_0_i173, i16 %c_pre_V_24_0_i172, i16 %c_pre_V_25_0_i171, i16 %c_pre_V_26_0_i170, i16 %c_pre_V_27_0_i169, i16 %c_pre_V_28_0_i168, i16 %c_pre_V_29_0_i167, i16 %c_pre_V_30_0_i166, i16 %c_pre_V_31_0_i165)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="1196" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1043  %h_pre_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 31

]]></Node>
<StgValue><ssdm name="h_pre_31_V"/></StgValue>
</operation>

<operation id="1197" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1044  %h_pre_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 30

]]></Node>
<StgValue><ssdm name="h_pre_30_V"/></StgValue>
</operation>

<operation id="1198" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1045  %h_pre_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 29

]]></Node>
<StgValue><ssdm name="h_pre_29_V"/></StgValue>
</operation>

<operation id="1199" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1046  %h_pre_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 28

]]></Node>
<StgValue><ssdm name="h_pre_28_V"/></StgValue>
</operation>

<operation id="1200" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1047  %h_pre_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 27

]]></Node>
<StgValue><ssdm name="h_pre_27_V"/></StgValue>
</operation>

<operation id="1201" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1048  %h_pre_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 26

]]></Node>
<StgValue><ssdm name="h_pre_26_V"/></StgValue>
</operation>

<operation id="1202" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1049  %h_pre_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 25

]]></Node>
<StgValue><ssdm name="h_pre_25_V"/></StgValue>
</operation>

<operation id="1203" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1050  %h_pre_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 24

]]></Node>
<StgValue><ssdm name="h_pre_24_V"/></StgValue>
</operation>

<operation id="1204" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1051  %h_pre_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 23

]]></Node>
<StgValue><ssdm name="h_pre_23_V"/></StgValue>
</operation>

<operation id="1205" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1052  %h_pre_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 22

]]></Node>
<StgValue><ssdm name="h_pre_22_V"/></StgValue>
</operation>

<operation id="1206" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1053  %h_pre_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 21

]]></Node>
<StgValue><ssdm name="h_pre_21_V"/></StgValue>
</operation>

<operation id="1207" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1054  %h_pre_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 20

]]></Node>
<StgValue><ssdm name="h_pre_20_V"/></StgValue>
</operation>

<operation id="1208" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1055  %h_pre_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 19

]]></Node>
<StgValue><ssdm name="h_pre_19_V"/></StgValue>
</operation>

<operation id="1209" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1056  %h_pre_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 18

]]></Node>
<StgValue><ssdm name="h_pre_18_V"/></StgValue>
</operation>

<operation id="1210" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1057  %h_pre_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 17

]]></Node>
<StgValue><ssdm name="h_pre_17_V"/></StgValue>
</operation>

<operation id="1211" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1058  %h_pre_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 16

]]></Node>
<StgValue><ssdm name="h_pre_16_V"/></StgValue>
</operation>

<operation id="1212" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1059  %h_pre_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="h_pre_15_V"/></StgValue>
</operation>

<operation id="1213" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1060  %h_pre_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="h_pre_14_V"/></StgValue>
</operation>

<operation id="1214" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1061  %h_pre_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="h_pre_13_V"/></StgValue>
</operation>

<operation id="1215" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1062  %h_pre_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="h_pre_12_V"/></StgValue>
</operation>

<operation id="1216" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1063  %h_pre_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="h_pre_11_V"/></StgValue>
</operation>

<operation id="1217" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1064  %h_pre_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="h_pre_10_V"/></StgValue>
</operation>

<operation id="1218" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1065  %h_pre_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="h_pre_9_V"/></StgValue>
</operation>

<operation id="1219" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1066  %h_pre_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="h_pre_8_V"/></StgValue>
</operation>

<operation id="1220" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1067  %h_pre_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="h_pre_7_V"/></StgValue>
</operation>

<operation id="1221" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1068  %h_pre_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="h_pre_6_V"/></StgValue>
</operation>

<operation id="1222" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1069  %h_pre_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="h_pre_5_V"/></StgValue>
</operation>

<operation id="1223" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1070  %h_pre_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="h_pre_4_V"/></StgValue>
</operation>

<operation id="1224" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1071  %h_pre_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="h_pre_3_V"/></StgValue>
</operation>

<operation id="1225" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1072  %h_pre_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="h_pre_2_V"/></StgValue>
</operation>

<operation id="1226" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1073  %h_pre_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="h_pre_1_V"/></StgValue>
</operation>

<operation id="1227" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1074  %h_pre_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="h_pre_0_V"/></StgValue>
</operation>

<operation id="1228" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1075  %c_pre_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 32

]]></Node>
<StgValue><ssdm name="c_pre_0_V"/></StgValue>
</operation>

<operation id="1229" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1076  %c_pre_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 33

]]></Node>
<StgValue><ssdm name="c_pre_1_V"/></StgValue>
</operation>

<operation id="1230" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1077  %c_pre_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 34

]]></Node>
<StgValue><ssdm name="c_pre_2_V"/></StgValue>
</operation>

<operation id="1231" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1078  %c_pre_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 35

]]></Node>
<StgValue><ssdm name="c_pre_3_V"/></StgValue>
</operation>

<operation id="1232" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1079  %c_pre_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 36

]]></Node>
<StgValue><ssdm name="c_pre_4_V"/></StgValue>
</operation>

<operation id="1233" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1080  %c_pre_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 37

]]></Node>
<StgValue><ssdm name="c_pre_5_V"/></StgValue>
</operation>

<operation id="1234" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1081  %c_pre_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 38

]]></Node>
<StgValue><ssdm name="c_pre_6_V"/></StgValue>
</operation>

<operation id="1235" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1082  %c_pre_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 39

]]></Node>
<StgValue><ssdm name="c_pre_7_V"/></StgValue>
</operation>

<operation id="1236" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1083  %c_pre_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 40

]]></Node>
<StgValue><ssdm name="c_pre_8_V"/></StgValue>
</operation>

<operation id="1237" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1084  %c_pre_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 41

]]></Node>
<StgValue><ssdm name="c_pre_9_V"/></StgValue>
</operation>

<operation id="1238" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1085  %c_pre_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 42

]]></Node>
<StgValue><ssdm name="c_pre_10_V"/></StgValue>
</operation>

<operation id="1239" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1086  %c_pre_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 43

]]></Node>
<StgValue><ssdm name="c_pre_11_V"/></StgValue>
</operation>

<operation id="1240" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1087  %c_pre_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 44

]]></Node>
<StgValue><ssdm name="c_pre_12_V"/></StgValue>
</operation>

<operation id="1241" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1088  %c_pre_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 45

]]></Node>
<StgValue><ssdm name="c_pre_13_V"/></StgValue>
</operation>

<operation id="1242" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1089  %c_pre_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 46

]]></Node>
<StgValue><ssdm name="c_pre_14_V"/></StgValue>
</operation>

<operation id="1243" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1090  %c_pre_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 47

]]></Node>
<StgValue><ssdm name="c_pre_15_V"/></StgValue>
</operation>

<operation id="1244" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1091  %c_pre_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 48

]]></Node>
<StgValue><ssdm name="c_pre_16_V"/></StgValue>
</operation>

<operation id="1245" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1092  %c_pre_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 49

]]></Node>
<StgValue><ssdm name="c_pre_17_V"/></StgValue>
</operation>

<operation id="1246" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1093  %c_pre_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 50

]]></Node>
<StgValue><ssdm name="c_pre_18_V"/></StgValue>
</operation>

<operation id="1247" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1094  %c_pre_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 51

]]></Node>
<StgValue><ssdm name="c_pre_19_V"/></StgValue>
</operation>

<operation id="1248" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1095  %c_pre_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 52

]]></Node>
<StgValue><ssdm name="c_pre_20_V"/></StgValue>
</operation>

<operation id="1249" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1096  %c_pre_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 53

]]></Node>
<StgValue><ssdm name="c_pre_21_V"/></StgValue>
</operation>

<operation id="1250" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1097  %c_pre_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 54

]]></Node>
<StgValue><ssdm name="c_pre_22_V"/></StgValue>
</operation>

<operation id="1251" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1098  %c_pre_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 55

]]></Node>
<StgValue><ssdm name="c_pre_23_V"/></StgValue>
</operation>

<operation id="1252" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1099  %c_pre_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 56

]]></Node>
<StgValue><ssdm name="c_pre_24_V"/></StgValue>
</operation>

<operation id="1253" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1100  %c_pre_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 57

]]></Node>
<StgValue><ssdm name="c_pre_25_V"/></StgValue>
</operation>

<operation id="1254" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1101  %c_pre_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 58

]]></Node>
<StgValue><ssdm name="c_pre_26_V"/></StgValue>
</operation>

<operation id="1255" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1102  %c_pre_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 59

]]></Node>
<StgValue><ssdm name="c_pre_27_V"/></StgValue>
</operation>

<operation id="1256" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1103  %c_pre_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 60

]]></Node>
<StgValue><ssdm name="c_pre_28_V"/></StgValue>
</operation>

<operation id="1257" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1104  %c_pre_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 61

]]></Node>
<StgValue><ssdm name="c_pre_29_V"/></StgValue>
</operation>

<operation id="1258" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1105  %c_pre_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 62

]]></Node>
<StgValue><ssdm name="c_pre_30_V"/></StgValue>
</operation>

<operation id="1259" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="1024">
<![CDATA[
LSTM_TS:1106  %c_pre_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 63

]]></Node>
<StgValue><ssdm name="c_pre_31_V"/></StgValue>
</operation>

<operation id="1260" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LSTM_TS:1107  %empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str18, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="1261" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
LSTM_TS:1110  %empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="1262" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:0  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %h_pre_31_V, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="1263" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:1  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %h_pre_30_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="1264" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:2  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %h_pre_29_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="1265" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:3  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %h_pre_28_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="1266" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:4  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %h_pre_27_V, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="1267" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:5  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %h_pre_26_V, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="1268" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:6  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %h_pre_25_V, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="1269" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:7  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %h_pre_24_V, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="1270" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:8  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %h_pre_23_V, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="1271" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:9  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %h_pre_22_V, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="1272" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:10  %mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %h_pre_21_V, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="1273" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:11  %mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %h_pre_20_V, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="1274" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:12  %mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %h_pre_19_V, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="1275" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:13  %mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %h_pre_18_V, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="1276" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:14  %mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %h_pre_17_V, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="1277" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:15  %mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %h_pre_16_V, 15

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="1278" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:16  %mrv_16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15, i16 %h_pre_15_V, 16

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="1279" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:17  %mrv_17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_16, i16 %h_pre_14_V, 17

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="1280" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:18  %mrv_18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_17, i16 %h_pre_13_V, 18

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="1281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:19  %mrv_19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_18, i16 %h_pre_12_V, 19

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="1282" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:20  %mrv_20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_19, i16 %h_pre_11_V, 20

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="1283" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:21  %mrv_21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_20, i16 %h_pre_10_V, 21

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="1284" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:22  %mrv_22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_21, i16 %h_pre_9_V, 22

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="1285" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:23  %mrv_23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_22, i16 %h_pre_8_V, 23

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="1286" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:24  %mrv_24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_23, i16 %h_pre_7_V, 24

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="1287" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:25  %mrv_25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_24, i16 %h_pre_6_V, 25

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="1288" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:26  %mrv_26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_25, i16 %h_pre_5_V, 26

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="1289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:27  %mrv_27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_26, i16 %h_pre_4_V, 27

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="1290" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:28  %mrv_28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_27, i16 %h_pre_3_V, 28

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="1291" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:29  %mrv_29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_28, i16 %h_pre_2_V, 29

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="1292" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:30  %mrv_30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_29, i16 %h_pre_1_V, 30

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="1293" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
.exit:31  %mrv_31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_30, i16 %h_pre_0_V, 31

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="1294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.exit:32  call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_31)

]]></Node>
<StgValue><ssdm name="return_ln423"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
