#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb 22 18:13:18 2021
# Process ID: 3004
# Current directory: U:/cpre480/MP-1/hw/proj/sgp_system.runs/design_1_sgp_renderOutput_0_synth_1
# Command line: vivado.exe -log design_1_sgp_renderOutput_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sgp_renderOutput_0.tcl
# Log file: U:/cpre480/MP-1/hw/proj/sgp_system.runs/design_1_sgp_renderOutput_0_synth_1/design_1_sgp_renderOutput_0.vds
# Journal file: U:/cpre480/MP-1/hw/proj/sgp_system.runs/design_1_sgp_renderOutput_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_sgp_renderOutput_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/cpre480/MP-1/hw/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/cpre480/MP-1/hw/if'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_sgp_renderOutput_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15484
WARNING: [Synth 8-6901] identifier 'tag_hit_any_m_w' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:205]
WARNING: [Synth 8-6901] identifier 'flush_addr_q' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:261]
WARNING: [Synth 8-6901] identifier 'flush_addr_q' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:266]
WARNING: [Synth 8-6901] identifier 'flush_addr_q' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:270]
WARNING: [Synth 8-6901] identifier 'tag0_hit_m_w' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:329]
WARNING: [Synth 8-6901] identifier 'tag0_hit_m_w' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:341]
WARNING: [Synth 8-6901] identifier 'tag1_hit_m_w' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:385]
WARNING: [Synth 8-6901] identifier 'tag1_hit_m_w' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:397]
WARNING: [Synth 8-6901] identifier 'flush_addr_q' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:450]
WARNING: [Synth 8-6901] identifier 'data0_data_out_m_w' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:452]
WARNING: [Synth 8-6901] identifier 'flush_addr_q' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:458]
WARNING: [Synth 8-6901] identifier 'data0_data_out_m_w' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:460]
WARNING: [Synth 8-6901] identifier 'flush_addr_q' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:465]
WARNING: [Synth 8-6901] identifier 'data1_data_out_m_w' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:467]
WARNING: [Synth 8-6901] identifier 'flush_addr_q' is used before its declaration [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:513]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.445 ; gain = 17.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sgp_renderOutput_0' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_renderOutput_0/synth/design_1_sgp_renderOutput_0.vhd:123]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_VERTEX_ATTRIB bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sgp_renderOutput' declared at 'u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/sgp_renderOutput.vhd:19' bound to instance 'U0' of component 'sgp_renderOutput' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_renderOutput_0/synth/design_1_sgp_renderOutput_0.vhd:281]
INFO: [Synth 8-638] synthesizing module 'sgp_renderOutput' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/sgp_renderOutput.vhd:110]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_VERTEX_ATTRIB bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sgp_renderOutput_axi_lite_regs' declared at 'u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/sgp_renderOutput_axi_lite_regs.vhd:5' bound to instance 'sgp_renderOutput_axi_lite_regs_inst' of component 'sgp_renderOutput_axi_lite_regs' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/sgp_renderOutput.vhd:251]
INFO: [Synth 8-638] synthesizing module 'sgp_renderOutput_axi_lite_regs' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/sgp_renderOutput_axi_lite_regs.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sgp_renderOutput_axi_lite_regs' (1#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/sgp_renderOutput_axi_lite_regs.vhd:92]
INFO: [Synth 8-3491] module 'dcache' declared at 'u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache.v:45' bound to instance 'sgp_renderOutput_dcache' of component 'dcache' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/sgp_renderOutput.vhd:290]
INFO: [Synth 8-6157] synthesizing module 'dcache' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache.v:45]
	Parameter AXI_ID bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dcache_if_pmem' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_if_pmem.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_if_pmem_fifo' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_if_pmem.v:209]
	Parameter WIDTH bound to: 70 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_W bound to: 1 - type: integer 
	Parameter COUNT_W bound to: 2 - type: integer 
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "ram_q_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'dcache_if_pmem_fifo' (2#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_if_pmem.v:209]
INFO: [Synth 8-6157] synthesizing module 'dcache_if_pmem_fifo__parameterized0' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_if_pmem.v:209]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_W bound to: 1 - type: integer 
	Parameter COUNT_W bound to: 2 - type: integer 
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "ram_q_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'dcache_if_pmem_fifo__parameterized0' (2#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_if_pmem.v:209]
INFO: [Synth 8-6155] done synthesizing module 'dcache_if_pmem' (3#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_if_pmem.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_pmem_mux' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_pmem_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_pmem_mux' (4#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_pmem_mux.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_mux' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_mux' (5#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_mux.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_core' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:45]
	Parameter DCACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_NUM_LINES bound to: 256 - type: integer 
	Parameter DCACHE_LINE_ADDR_W bound to: 8 - type: integer 
	Parameter DCACHE_LINE_SIZE_W bound to: 5 - type: integer 
	Parameter DCACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter DCACHE_LINE_WORDS bound to: 8 - type: integer 
	Parameter DCACHE_TAG_REQ_LINE_L bound to: 5 - type: integer 
	Parameter DCACHE_TAG_REQ_LINE_H bound to: 12 - type: integer 
	Parameter DCACHE_TAG_REQ_LINE_W bound to: 8 - type: integer 
	Parameter CACHE_TAG_ADDR_BITS bound to: 19 - type: integer 
	Parameter CACHE_TAG_DIRTY_BIT bound to: 19 - type: integer 
	Parameter CACHE_TAG_VALID_BIT bound to: 20 - type: integer 
	Parameter CACHE_TAG_DATA_W bound to: 21 - type: integer 
	Parameter DCACHE_TAG_CMP_ADDR_L bound to: 13 - type: integer 
	Parameter DCACHE_TAG_CMP_ADDR_H bound to: 31 - type: integer 
	Parameter DCACHE_TAG_CMP_ADDR_W bound to: 19 - type: integer 
	Parameter STATE_W bound to: 4 - type: integer 
	Parameter STATE_RESET bound to: 4'b0000 
	Parameter STATE_FLUSH_ADDR bound to: 4'b0001 
	Parameter STATE_FLUSH bound to: 4'b0010 
	Parameter STATE_LOOKUP bound to: 4'b0011 
	Parameter STATE_READ bound to: 4'b0100 
	Parameter STATE_WRITE bound to: 4'b0101 
	Parameter STATE_REFILL bound to: 4'b0110 
	Parameter STATE_EVICT bound to: 4'b0111 
	Parameter STATE_EVICT_WAIT bound to: 4'b1000 
	Parameter STATE_INVALIDATE bound to: 4'b1001 
	Parameter STATE_WRITEBACK bound to: 4'b1010 
	Parameter EVICT_ADDR_W bound to: 27 - type: integer 
	Parameter CACHE_DATA_ADDR_W bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dcache_core_tag_ram' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core_tag_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_core_tag_ram' (6#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core_tag_ram.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_core_data_ram' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core_data_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_core_data_ram' (7#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core_data_ram.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:656]
INFO: [Synth 8-155] case statement is not full and has no default [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:671]
INFO: [Synth 8-6155] done synthesizing module 'dcache_core' (8#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_core.v:45]
INFO: [Synth 8-6157] synthesizing module 'dcache_axi' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_axi.v:45]
	Parameter AXI_ID bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dcache_axi_fifo' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_axi.v:256]
	Parameter WIDTH bound to: 77 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_W bound to: 1 - type: integer 
	Parameter COUNT_W bound to: 2 - type: integer 
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "ram_q_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'dcache_axi_fifo' (9#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_axi.v:256]
INFO: [Synth 8-6157] synthesizing module 'dcache_axi_axi' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_axi_axi.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_axi_axi' (10#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_axi_axi.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache_axi' (11#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache_axi.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dcache' (12#1) [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/dcache/dcache.v:45]
INFO: [Synth 8-226] default block is never used [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/sgp_renderOutput.vhd:403]
ERROR: [Synth 8-690] width mismatch in assignment; target has 64 bits, source has 96 bits [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/sgp_renderOutput.vhd:439]
ERROR: [Synth 8-285] failed synthesizing module 'sgp_renderOutput' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ipshared/5807/src/sgp_renderOutput.vhd:110]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_sgp_renderOutput_0' [u:/cpre480/MP-1/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_renderOutput_0/synth/design_1_sgp_renderOutput_0.vhd:123]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.418 ; gain = 101.688
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 15 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Feb 22 18:13:48 2021...
