

================================================================
== Synthesis Summary Report of 'top_level'
================================================================
+ General Information: 
    * Date:           Tue Jun 11 03:31:03 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        top_level
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------+------+------+------------+-----------+-----------+------------+--------+----------+---------+----------+------------+------------+-----+
    |                              Modules                              | Issue|      |  Latency   |  Latency  | Iteration |            |  Trip  |          |         |          |            |            |     |
    |                              & Loops                              | Type | Slack|  (cycles)  |    (ns)   |  Latency  |  Interval  |  Count | Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------------------------+------+------+------------+-----------+-----------+------------+--------+----------+---------+----------+------------+------------+-----+
    |+ top_level                                                        |     -|  0.00|  8023787265|  5.352e+10|          -|  8023787266|       -|        no|  8 (~0%)|   46 (1%)|  11793 (2%)|  20816 (7%)|    -|
    | o VITIS_LOOP_302_1                                                |     -|  4.87|  8023787264|  5.352e+10|  125371676|           -|      64|        no|        -|         -|           -|           -|    -|
    |  + correlateSAD_2D_1                                              |     -|  0.00|    85079985|  5.675e+08|          -|    85079985|       -|        no|        -|   38 (1%)|   8149 (1%)|  14626 (5%)|    -|
    |   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_177_1                   |     -|  0.00|      290431|  1.937e+06|          -|      290431|       -|        no|        -|         -|   244 (~0%)|   233 (~0%)|    -|
    |    o VITIS_LOOP_177_1                                             |     -|  4.87|      290429|  1.937e+06|         71|           1|  290360|       yes|        -|         -|           -|           -|    -|
    |   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_49_4    |     -|  0.00|      290504|  1.938e+06|          -|      290504|       -|        no|        -|   8 (~0%)|  1155 (~0%)|  1259 (~0%)|    -|
    |    o VITIS_LOOP_46_3_VITIS_LOOP_49_4                              |     -|  4.87|      290502|  1.938e+06|        144|           1|  290360|       yes|        -|         -|           -|           -|    -|
    |   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_80_2    |     -|  0.00|      580865|  3.874e+06|          -|      580865|       -|        no|        -|  11 (~0%)|  1424 (~0%)|  2335 (~0%)|    -|
    |    o VITIS_LOOP_77_1_VITIS_LOOP_80_2                              |    II|  4.87|      580863|  3.874e+06|        146|           2|  290360|       yes|        -|         -|           -|           -|    -|
    |   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_103_1                   |     -|  0.00|         738|  4.922e+03|          -|         738|       -|        no|        -|         -|   772 (~0%)|   776 (~0%)|    -|
    |    o VITIS_LOOP_103_1                                             |     -|  4.87|         736|  4.909e+03|        143|           1|     595|       yes|        -|         -|           -|           -|    -|
    |   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_112_3  |     -|  0.00|    41521484|  2.769e+08|          -|    41521484|       -|        no|        -|   4 (~0%)|  1295 (~0%)|  2562 (~0%)|    -|
    |    o VITIS_LOOP_109_2_VITIS_LOOP_112_3                            |    II|  4.87|    41521482|  2.769e+08|        146|         143|  290360|       yes|        -|         -|           -|           -|    -|
    |   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2  |     -|  0.00|     1127185|  7.518e+06|          -|     1127185|       -|        no|        -|   8 (~0%)|  2021 (~0%)|   2975 (1%)|    -|
    |    o VITIS_LOOP_150_1_VITIS_LOOP_153_2                            |    II|  4.87|     1127183|  7.518e+06|        148|           4|  281760|       yes|        -|         -|           -|           -|    -|
    |   o VITIS_LOOP_120_4                                              |     -|  4.87|    41268696|  2.753e+08|      84567|           -|     488|        no|        -|         -|           -|           -|    -|
    |    + correlateSAD_2D_1_Pipeline_VITIS_LOOP_123_5                  |     -|  0.00|       84492|  5.636e+05|          -|       84492|       -|        no|        -|         -|   473 (~0%)|  1511 (~0%)|    -|
    |     o VITIS_LOOP_123_5                                            |    II|  4.87|       84490|  5.635e+05|        143|         142|     595|       yes|        -|         -|           -|           -|    -|
    |  + top_level_Pipeline_VITIS_LOOP_249_1_VITIS_LOOP_252_2           |     -|  0.00|    40291686|  2.687e+08|          -|    40291686|       -|        no|        -|   4 (~0%)|  1213 (~0%)|  2526 (~0%)|    -|
    |   o VITIS_LOOP_249_1_VITIS_LOOP_252_2                             |    II|  4.87|    40291684|  2.687e+08|        148|         143|  281760|       yes|        -|         -|           -|           -|    -|
    +-------------------------------------------------------------------+------+------+------------+-----------+-----------+------------+--------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | Ileft_w             | 0x10   | 32    | W      | Data signal of Ileft_w           |                                                                                    |
| s_axi_control | Ileft_h             | 0x18   | 32    | W      | Data signal of Ileft_h           |                                                                                    |
| s_axi_control | Ileft_data_1        | 0x20   | 32    | W      | Data signal of Ileft_data        |                                                                                    |
| s_axi_control | Ileft_data_2        | 0x24   | 32    | W      | Data signal of Ileft_data        |                                                                                    |
| s_axi_control | Iright_w            | 0x2c   | 32    | W      | Data signal of Iright_w          |                                                                                    |
| s_axi_control | Iright_h            | 0x34   | 32    | W      | Data signal of Iright_h          |                                                                                    |
| s_axi_control | Iright_data_1       | 0x3c   | 32    | W      | Data signal of Iright_data       |                                                                                    |
| s_axi_control | Iright_data_2       | 0x40   | 32    | W      | Data signal of Iright_data       |                                                                                    |
| s_axi_control | Iright_moved_w      | 0x48   | 32    | W      | Data signal of Iright_moved_w    |                                                                                    |
| s_axi_control | Iright_moved_h      | 0x50   | 32    | W      | Data signal of Iright_moved_h    |                                                                                    |
| s_axi_control | Iright_moved_data_1 | 0x58   | 32    | W      | Data signal of Iright_moved_data |                                                                                    |
| s_axi_control | Iright_moved_data_2 | 0x5c   | 32    | W      | Data signal of Iright_moved_data |                                                                                    |
| s_axi_control | win_sz              | 0x64   | 32    | W      | Data signal of win_sz            |                                                                                    |
| s_axi_control | SAD_w               | 0x6c   | 32    | W      | Data signal of SAD_w             |                                                                                    |
| s_axi_control | SAD_h               | 0x74   | 32    | W      | Data signal of SAD_h             |                                                                                    |
| s_axi_control | SAD_data_1          | 0x7c   | 32    | W      | Data signal of SAD_data          |                                                                                    |
| s_axi_control | SAD_data_2          | 0x80   | 32    | W      | Data signal of SAD_data          |                                                                                    |
| s_axi_control | integralImg_w       | 0x88   | 32    | W      | Data signal of integralImg_w     |                                                                                    |
| s_axi_control | integralImg_h       | 0x90   | 32    | W      | Data signal of integralImg_h     |                                                                                    |
| s_axi_control | integralImg_data_1  | 0x98   | 32    | W      | Data signal of integralImg_data  |                                                                                    |
| s_axi_control | integralImg_data_2  | 0x9c   | 32    | W      | Data signal of integralImg_data  |                                                                                    |
| s_axi_control | retSAD_w            | 0xa4   | 32    | W      | Data signal of retSAD_w          |                                                                                    |
| s_axi_control | retSAD_h            | 0xac   | 32    | W      | Data signal of retSAD_h          |                                                                                    |
| s_axi_control | retSAD_data_1       | 0xb4   | 32    | W      | Data signal of retSAD_data       |                                                                                    |
| s_axi_control | retSAD_data_2       | 0xb8   | 32    | W      | Data signal of retSAD_data       |                                                                                    |
| s_axi_control | minSAD_w            | 0xc0   | 32    | W      | Data signal of minSAD_w          |                                                                                    |
| s_axi_control | minSAD_h            | 0xc8   | 32    | W      | Data signal of minSAD_h          |                                                                                    |
| s_axi_control | minSAD_data_1       | 0xd0   | 32    | W      | Data signal of minSAD_data       |                                                                                    |
| s_axi_control | minSAD_data_2       | 0xd4   | 32    | W      | Data signal of minSAD_data       |                                                                                    |
| s_axi_control | retDisp_w           | 0xdc   | 32    | W      | Data signal of retDisp_w         |                                                                                    |
| s_axi_control | retDisp_h           | 0xe4   | 32    | W      | Data signal of retDisp_h         |                                                                                    |
| s_axi_control | retDisp_data_1      | 0xec   | 32    | W      | Data signal of retDisp_data      |                                                                                    |
| s_axi_control | retDisp_data_2      | 0xf0   | 32    | W      | Data signal of retDisp_data      |                                                                                    |
| s_axi_control | nr                  | 0xf8   | 32    | W      | Data signal of nr                |                                                                                    |
| s_axi_control | nc                  | 0x100  | 32    | W      | Data signal of nc                |                                                                                    |
| s_axi_control | range_w             | 0x108  | 32    | W      | Data signal of range_w           |                                                                                    |
| s_axi_control | range_h             | 0x110  | 32    | W      | Data signal of range_h           |                                                                                    |
| s_axi_control | range_data_1        | 0x118  | 32    | W      | Data signal of range_data        |                                                                                    |
| s_axi_control | range_data_2        | 0x11c  | 32    | W      | Data signal of range_data        |                                                                                    |
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+----------+
| Argument          | Direction | Datatype |
+-------------------+-----------+----------+
| Ileft_w           | in        | int      |
| Ileft_h           | in        | int      |
| Ileft_data        | inout     | int*     |
| Iright_w          | in        | int      |
| Iright_h          | in        | int      |
| Iright_data       | inout     | int*     |
| Iright_moved_w    | in        | int      |
| Iright_moved_h    | in        | int      |
| Iright_moved_data | inout     | int*     |
| win_sz            | in        | int      |
| SAD_w             | in        | int      |
| SAD_h             | in        | int      |
| SAD_data          | inout     | int*     |
| integralImg_w     | in        | int      |
| integralImg_h     | in        | int      |
| integralImg_data  | inout     | int*     |
| retSAD_w          | in        | int      |
| retSAD_h          | in        | int      |
| retSAD_data       | inout     | int*     |
| minSAD_w          | in        | int      |
| minSAD_h          | in        | int      |
| minSAD_data       | inout     | int*     |
| retDisp_w         | in        | int      |
| retDisp_h         | in        | int      |
| retDisp_data      | inout     | int*     |
| nr                | in        | int      |
| nc                | in        | int      |
| range_w           | in        | int      |
| range_h           | in        | int      |
| range_data        | inout     | int*     |
+-------------------+-----------+----------+

* SW-to-HW Mapping
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| Argument          | HW Interface  | HW Type   | HW Usage | HW Info                                       |
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| Ileft_w           | s_axi_control | register  |          | name=Ileft_w offset=0x10 range=32             |
| Ileft_h           | s_axi_control | register  |          | name=Ileft_h offset=0x18 range=32             |
| Ileft_data        | m_axi_gmem    | interface |          | channel=0                                     |
| Ileft_data        | s_axi_control | register  | offset   | name=Ileft_data_1 offset=0x20 range=32        |
| Ileft_data        | s_axi_control | register  | offset   | name=Ileft_data_2 offset=0x24 range=32        |
| Iright_w          | s_axi_control | register  |          | name=Iright_w offset=0x2c range=32            |
| Iright_h          | s_axi_control | register  |          | name=Iright_h offset=0x34 range=32            |
| Iright_data       | m_axi_gmem    | interface |          | channel=0                                     |
| Iright_data       | s_axi_control | register  | offset   | name=Iright_data_1 offset=0x3c range=32       |
| Iright_data       | s_axi_control | register  | offset   | name=Iright_data_2 offset=0x40 range=32       |
| Iright_moved_w    | s_axi_control | register  |          | name=Iright_moved_w offset=0x48 range=32      |
| Iright_moved_h    | s_axi_control | register  |          | name=Iright_moved_h offset=0x50 range=32      |
| Iright_moved_data | m_axi_gmem    | interface |          | channel=0                                     |
| Iright_moved_data | s_axi_control | register  | offset   | name=Iright_moved_data_1 offset=0x58 range=32 |
| Iright_moved_data | s_axi_control | register  | offset   | name=Iright_moved_data_2 offset=0x5c range=32 |
| win_sz            | s_axi_control | register  |          | name=win_sz offset=0x64 range=32              |
| SAD_w             | s_axi_control | register  |          | name=SAD_w offset=0x6c range=32               |
| SAD_h             | s_axi_control | register  |          | name=SAD_h offset=0x74 range=32               |
| SAD_data          | m_axi_gmem    | interface |          | channel=0                                     |
| SAD_data          | s_axi_control | register  | offset   | name=SAD_data_1 offset=0x7c range=32          |
| SAD_data          | s_axi_control | register  | offset   | name=SAD_data_2 offset=0x80 range=32          |
| integralImg_w     | s_axi_control | register  |          | name=integralImg_w offset=0x88 range=32       |
| integralImg_h     | s_axi_control | register  |          | name=integralImg_h offset=0x90 range=32       |
| integralImg_data  | m_axi_gmem    | interface |          | channel=0                                     |
| integralImg_data  | s_axi_control | register  | offset   | name=integralImg_data_1 offset=0x98 range=32  |
| integralImg_data  | s_axi_control | register  | offset   | name=integralImg_data_2 offset=0x9c range=32  |
| retSAD_w          | s_axi_control | register  |          | name=retSAD_w offset=0xa4 range=32            |
| retSAD_h          | s_axi_control | register  |          | name=retSAD_h offset=0xac range=32            |
| retSAD_data       | m_axi_gmem    | interface |          | channel=0                                     |
| retSAD_data       | s_axi_control | register  | offset   | name=retSAD_data_1 offset=0xb4 range=32       |
| retSAD_data       | s_axi_control | register  | offset   | name=retSAD_data_2 offset=0xb8 range=32       |
| minSAD_w          | s_axi_control | register  |          | name=minSAD_w offset=0xc0 range=32            |
| minSAD_h          | s_axi_control | register  |          | name=minSAD_h offset=0xc8 range=32            |
| minSAD_data       | m_axi_gmem    | interface |          | channel=0                                     |
| minSAD_data       | s_axi_control | register  | offset   | name=minSAD_data_1 offset=0xd0 range=32       |
| minSAD_data       | s_axi_control | register  | offset   | name=minSAD_data_2 offset=0xd4 range=32       |
| retDisp_w         | s_axi_control | register  |          | name=retDisp_w offset=0xdc range=32           |
| retDisp_h         | s_axi_control | register  |          | name=retDisp_h offset=0xe4 range=32           |
| retDisp_data      | m_axi_gmem    | interface |          | channel=0                                     |
| retDisp_data      | s_axi_control | register  | offset   | name=retDisp_data_1 offset=0xec range=32      |
| retDisp_data      | s_axi_control | register  | offset   | name=retDisp_data_2 offset=0xf0 range=32      |
| nr                | s_axi_control | register  |          | name=nr offset=0xf8 range=32                  |
| nc                | s_axi_control | register  |          | name=nc offset=0x100 range=32                 |
| range_w           | s_axi_control | register  |          | name=range_w offset=0x108 range=32            |
| range_h           | s_axi_control | register  |          | name=range_h offset=0x110 range=32            |
| range_data        | m_axi_gmem    | interface |          | channel=0                                     |
| range_data        | s_axi_control | register  | offset   | name=range_data_1 offset=0x118 range=32       |
| range_data        | s_axi_control | register  | offset   | name=range_data_2 offset=0x11c range=32       |
+-------------------+---------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+-------------------+----------------------------------------+-----------+--------------+----------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------+
| HW Interface | Variable          | Access Location                        | Direction | Burst Status | Length   | Loop             | Loop Location                          | Resolution | Problem                                                                            |
+--------------+-------------------+----------------------------------------+-----------+--------------+----------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------+
| m_axi_gmem   | Iright_moved_data | ../src_nostruct_vga/disparity.c:52:68  | write     | Widen Fail   |          | VITIS_LOOP_49_4  | ../src_nostruct_vga/disparity.c:49:19  | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes) |
| m_axi_gmem   | Iright_moved_data | ../src_nostruct_vga/disparity.c:52:68  | write     | Fail         |          | VITIS_LOOP_46_3  | ../src_nostruct_vga/disparity.c:46:26  | 214-230    | Stride is incompatible                                                             |
| m_axi_gmem   | Iright_moved_data | ../src_nostruct_vga/disparity.c:52:68  | write     | Inferred     | variable | VITIS_LOOP_49_4  | ../src_nostruct_vga/disparity.c:49:19  |            |                                                                                    |
| m_axi_gmem   | Iright_data       | ../src_nostruct_vga/disparity.c:53:21  | read      | Widen Fail   |          | VITIS_LOOP_49_4  | ../src_nostruct_vga/disparity.c:49:19  | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes) |
| m_axi_gmem   | Iright_data       | ../src_nostruct_vga/disparity.c:53:21  | read      | Fail         |          | VITIS_LOOP_46_3  | ../src_nostruct_vga/disparity.c:46:26  | 214-230    | Stride is incompatible                                                             |
| m_axi_gmem   | Iright_data       | ../src_nostruct_vga/disparity.c:53:21  | read      | Inferred     | variable | VITIS_LOOP_49_4  | ../src_nostruct_vga/disparity.c:49:19  |            |                                                                                    |
| m_axi_gmem   | Ileft_data        | ../src_nostruct_vga/disparity.c:83:9   | read      | Widen Fail   |          | VITIS_LOOP_80_2  | ../src_nostruct_vga/disparity.c:80:19  | 214-235    | Start index of the access is unaligned                                             |
| m_axi_gmem   | Ileft_data        | ../src_nostruct_vga/disparity.c:83:9   | read      | Widen Fail   |          | VITIS_LOOP_80_2  | ../src_nostruct_vga/disparity.c:80:19  | 214-234    | Sequential access length is not divisible by 2                                     |
| m_axi_gmem   | Ileft_data        | ../src_nostruct_vga/disparity.c:83:9   | read      | Inferred     | variable | VITIS_LOOP_77_1  | ../src_nostruct_vga/disparity.c:77:22  |            |                                                                                    |
| m_axi_gmem   | Iright_moved_data | ../src_nostruct_vga/disparity.c:84:20  | read      | Widen Fail   |          | VITIS_LOOP_80_2  | ../src_nostruct_vga/disparity.c:80:19  | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes) |
| m_axi_gmem   | Iright_moved_data | ../src_nostruct_vga/disparity.c:84:20  | read      | Fail         |          | VITIS_LOOP_77_1  | ../src_nostruct_vga/disparity.c:77:22  | 214-230    | Stride is incompatible                                                             |
| m_axi_gmem   | Iright_moved_data | ../src_nostruct_vga/disparity.c:84:20  | read      | Inferred     | variable | VITIS_LOOP_80_2  | ../src_nostruct_vga/disparity.c:80:19  |            |                                                                                    |
| m_axi_gmem   | SAD_data          | ../src_nostruct_vga/disparity.c:85:43  | write     | Widen Fail   |          | VITIS_LOOP_80_2  | ../src_nostruct_vga/disparity.c:80:19  | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes) |
| m_axi_gmem   | SAD_data          | ../src_nostruct_vga/disparity.c:85:43  | write     | Fail         |          | VITIS_LOOP_77_1  | ../src_nostruct_vga/disparity.c:77:22  | 214-230    | Stride is incompatible                                                             |
| m_axi_gmem   | SAD_data          | ../src_nostruct_vga/disparity.c:85:43  | write     | Inferred     | variable | VITIS_LOOP_80_2  | ../src_nostruct_vga/disparity.c:80:19  |            |                                                                                    |
| m_axi_gmem   | integralImg_data  | ../src_nostruct_vga/disparity.c:106:48 | write     | Widen Fail   |          | VITIS_LOOP_103_1 | ../src_nostruct_vga/disparity.c:103:23 | 214-234    | Sequential access length is not divisible by 2                                     |
| m_axi_gmem   | integralImg_data  | ../src_nostruct_vga/disparity.c:106:48 | write     | Inferred     | variable | VITIS_LOOP_103_1 | ../src_nostruct_vga/disparity.c:103:23 |            |                                                                                    |
| m_axi_gmem   | SAD_data          | ../src_nostruct_vga/disparity.c:107:13 | read      | Widen Fail   |          | VITIS_LOOP_103_1 | ../src_nostruct_vga/disparity.c:103:23 | 214-234    | Sequential access length is not divisible by 2                                     |
| m_axi_gmem   | SAD_data          | ../src_nostruct_vga/disparity.c:107:13 | read      | Inferred     | variable | VITIS_LOOP_103_1 | ../src_nostruct_vga/disparity.c:103:23 |            |                                                                                    |
| m_axi_gmem   | integralImg_data  | ../src_nostruct_vga/disparity.c:115:48 | write     | Fail         |          |                  |                                        | 214-231    | Access is clobbered by load                                                        |
| m_axi_gmem   | integralImg_data  | ../src_nostruct_vga/disparity.c:116:17 | read      | Fail         |          |                  |                                        | 214-231    | Access is clobbered by store                                                       |
| m_axi_gmem   | SAD_data          | ../src_nostruct_vga/disparity.c:117:17 | read      | Widen Fail   |          | VITIS_LOOP_112_3 | ../src_nostruct_vga/disparity.c:112:20 | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes) |
| m_axi_gmem   | SAD_data          | ../src_nostruct_vga/disparity.c:117:17 | read      | Inferred     | variable | VITIS_LOOP_109_2 | ../src_nostruct_vga/disparity.c:109:23 |            |                                                                                    |
| m_axi_gmem   | integralImg_data  | ../src_nostruct_vga/disparity.c:126:48 | write     | Fail         |          |                  |                                        | 214-231    | Access is clobbered by load                                                        |
| m_axi_gmem   | integralImg_data  | ../src_nostruct_vga/disparity.c:128:17 | read      | Fail         |          |                  |                                        | 214-231    | Access is clobbered by store                                                       |
| m_axi_gmem   | retSAD_data       | ../src_nostruct_vga/disparity.c:156:38 | write     | Fail         |          | VITIS_LOOP_153_2 | ../src_nostruct_vga/disparity.c:153:20 | 214-230    | Stride is incompatible                                                             |
| m_axi_gmem   | integralImg_data  | ../src_nostruct_vga/disparity.c:157:17 | read      | Fail         |          | VITIS_LOOP_153_2 | ../src_nostruct_vga/disparity.c:153:20 | 214-230    | Stride is incompatible                                                             |
| m_axi_gmem   | integralImg_data  | ../src_nostruct_vga/disparity.c:158:17 | read      | Fail         |          | VITIS_LOOP_153_2 | ../src_nostruct_vga/disparity.c:153:20 | 214-230    | Stride is incompatible                                                             |
| m_axi_gmem   | integralImg_data  | ../src_nostruct_vga/disparity.c:159:17 | read      | Fail         |          | VITIS_LOOP_153_2 | ../src_nostruct_vga/disparity.c:153:20 | 214-230    | Stride is incompatible                                                             |
| m_axi_gmem   | integralImg_data  | ../src_nostruct_vga/disparity.c:160:17 | read      | Fail         |          | VITIS_LOOP_153_2 | ../src_nostruct_vga/disparity.c:153:20 | 214-230    | Stride is incompatible                                                             |
| m_axi_gmem   | range_data        | ../src_nostruct_vga/disparity.c:173:39 | write     | Widened      | 1        |                  |                                        |            |                                                                                    |
| m_axi_gmem   | range_data        | ../src_nostruct_vga/disparity.c:173:39 | write     | Inferred     | 2        |                  |                                        |            |                                                                                    |
| m_axi_gmem   | range_data        | ../src_nostruct_vga/disparity.c:174:39 | write     | Widened      | 1        |                  |                                        |            |                                                                                    |
| m_axi_gmem   | range_data        | ../src_nostruct_vga/disparity.c:174:39 | write     | Inferred     | 2        |                  |                                        |            |                                                                                    |
| m_axi_gmem   | Iright_data       | ../src_nostruct_vga/disparity.c:180:26 | write     | Inferred     | variable | VITIS_LOOP_177_1 | ../src_nostruct_vga/disparity.c:177:23 |            |                                                                                    |
| m_axi_gmem   | retSAD_data       | ../src_nostruct_vga/disparity.c:255:6  | read      | Widen Fail   |          | VITIS_LOOP_252_2 | ../src_nostruct_vga/disparity.c:252:20 | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes) |
| m_axi_gmem   | retSAD_data       | ../src_nostruct_vga/disparity.c:255:6  | read      | Fail         |          | VITIS_LOOP_249_1 | ../src_nostruct_vga/disparity.c:249:23 | 214-230    | Stride is incompatible                                                             |
| m_axi_gmem   | retSAD_data       | ../src_nostruct_vga/disparity.c:255:6  | read      | Inferred     | variable | VITIS_LOOP_252_2 | ../src_nostruct_vga/disparity.c:252:20 |            |                                                                                    |
| m_axi_gmem   | minSAD_data       | ../src_nostruct_vga/disparity.c:256:17 | read      | Fail         |          |                  |                                        | 214-231    | Access is clobbered by store                                                       |
| m_axi_gmem   | minSAD_data       | ../src_nostruct_vga/disparity.c:261:53 | write     | Fail         |          | VITIS_LOOP_252_2 | ../src_nostruct_vga/disparity.c:252:20 | 214-232    | Access store is in the conditional branch                                          |
| m_axi_gmem   | retDisp_data      | ../src_nostruct_vga/disparity.c:262:55 | write     | Fail         |          | VITIS_LOOP_252_2 | ../src_nostruct_vga/disparity.c:252:20 | 214-232    | Access store is in the conditional branch                                          |
+--------------+-------------------+----------------------------------------+-----------+--------------+----------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------------+-----+--------+----------------------------+--------+-----------+---------+
| Name                                                             | DSP | Pragma | Variable                   | Op     | Impl      | Latency |
+------------------------------------------------------------------+-----+--------+----------------------------+--------+-----------+---------+
| + top_level                                                      | 46  |        |                            |        |           |         |
|   mul_32ns_32ns_64_1_1_U93                                       | 4   |        | mul_ln288                  | mul    | auto      | 0       |
|   icmp_ln302_fu_390_p2                                           |     |        | icmp_ln302                 | seteq  | auto      | 0       |
|   add_ln302_fu_396_p2                                            |     |        | add_ln302                  | add    | fabric    | 0       |
|  + correlateSAD_2D_1                                             | 38  |        |                            |        |           |         |
|    mul_32s_32s_32_1_1_U60                                        | 3   |        | mul5_i                     | mul    | auto      | 0       |
|    sub20_i_fu_436_p2                                             |     |        | sub20_i                    | sub    | fabric    | 0       |
|    mul_32ns_32ns_64_1_1_U59                                      | 4   |        | bound                      | mul    | auto      | 0       |
|    mul_32ns_32ns_64_1_1_U59                                      | 4   |        | mul_ln46                   | mul    | auto      | 0       |
|    icmp_fu_470_p2                                                |     |        | icmp                       | setgt  | auto      | 0       |
|    add_ln109_fu_476_p2                                           |     |        | add_ln109                  | add    | fabric    | 0       |
|    select_ln109_fu_482_p3                                        |     |        | select_ln109               | select | auto_sel  | 0       |
|    mul_32ns_32ns_64_1_1_U59                                      | 4   |        | bound139                   | mul    | auto      | 0       |
|    add_ln120_1_fu_516_p2                                         |     |        | add_ln120_1                | add    | fabric    | 0       |
|    icmp_ln120_fu_525_p2                                          |     |        | icmp_ln120                 | setlt  | auto      | 0       |
|    add_ln120_fu_530_p2                                           |     |        | add_ln120                  | add    | fabric    | 0       |
|    empty_fu_544_p2                                               |     |        | empty                      | add    | fabric    | 0       |
|    empty_78_fu_612_p2                                            |     |        | empty_78                   | lshr   | auto_pipe | 0       |
|    sub_i22_fu_573_p2                                             |     |        | sub_i22                    | sub    | fabric    | 0       |
|    sub2_i_fu_577_p2                                              |     |        | sub2_i                     | sub    | fabric    | 0       |
|    mul_32ns_32ns_64_1_1_U59                                      | 4   |        | bound149                   | mul    | auto      | 0       |
|   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_177_1                  | 0   |        |                            |        |           |         |
|     icmp_ln177_fu_110_p2                                         |     |        | icmp_ln177                 | setlt  | auto      | 0       |
|     add_ln177_fu_116_p2                                          |     |        | add_ln177                  | add    | fabric    | 0       |
|     add_ln180_fu_134_p2                                          |     |        | add_ln180                  | add    | fabric    | 0       |
|     shl_ln180_fu_162_p2                                          |     |        | shl_ln180                  | shl    | auto_pipe | 0       |
|   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_49_4   | 8   |        |                            |        |           |         |
|     icmp_ln49_fu_214_p2                                          |     |        | icmp_ln49                  | setlt  | auto      | 0       |
|     icmp_ln46_fu_219_p2                                          |     |        | icmp_ln46                  | seteq  | auto      | 0       |
|     add_ln46_fu_224_p2                                           |     |        | add_ln46                   | add    | fabric    | 0       |
|     select_ln46_fu_233_p3                                        |     |        | select_ln46                | select | auto_sel  | 0       |
|     add_ln46_1_fu_241_p2                                         |     |        | add_ln46_1                 | add    | fabric    | 0       |
|     select_ln46_1_fu_247_p3                                      |     |        | select_ln46_1              | select | auto_sel  | 0       |
|     mul_31ns_32s_62_1_1_U4                                       | 4   |        | empty                      | mul    | auto      | 0       |
|     empty_61_fu_281_p2                                           |     |        | empty_61                   | add    | fabric    | 0       |
|     mul_31ns_32s_62_1_1_U5                                       | 4   |        | empty_62                   | mul    | auto      | 0       |
|     lshr_ln53_fu_382_p2                                          |     |        | lshr_ln53                  | lshr   | auto_pipe | 0       |
|     shl_ln52_fu_398_p2                                           |     |        | shl_ln52                   | shl    | auto_pipe | 0       |
|     shl_ln52_2_fu_415_p2                                         |     |        | shl_ln52_2                 | shl    | auto_pipe | 0       |
|     add_ln49_fu_255_p2                                           |     |        | add_ln49                   | add    | fabric    | 0       |
|   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_80_2   | 11  |        |                            |        |           |         |
|     icmp_ln80_fu_236_p2                                          |     |        | icmp_ln80                  | setlt  | auto      | 0       |
|     icmp_ln77_fu_241_p2                                          |     |        | icmp_ln77                  | seteq  | auto      | 0       |
|     add_ln77_fu_246_p2                                           |     |        | add_ln77                   | add    | fabric    | 0       |
|     select_ln77_fu_255_p3                                        |     |        | select_ln77                | select | auto_sel  | 0       |
|     add_ln77_1_fu_263_p2                                         |     |        | add_ln77_1                 | add    | fabric    | 0       |
|     select_ln77_1_fu_269_p3                                      |     |        | select_ln77_1              | select | auto_sel  | 0       |
|     mul_31ns_32s_62_1_1_U15                                      | 4   |        | empty                      | mul    | auto      | 0       |
|     mul_31ns_32s_62_1_1_U15                                      | 4   |        | empty_57                   | mul    | auto      | 0       |
|     mul_31ns_32s_62_1_1_U16                                      | 4   |        | empty_58                   | mul    | auto      | 0       |
|     lshr_ln83_fu_417_p2                                          |     |        | lshr_ln83                  | lshr   | auto_pipe | 0       |
|     lshr_ln84_fu_461_p2                                          |     |        | lshr_ln84                  | lshr   | auto_pipe | 0       |
|     diff_fu_470_p2                                               |     |        | diff                       | sub    | fabric    | 0       |
|     mul_32s_32s_32_1_1_U17                                       | 3   |        | mul_ln85                   | mul    | auto      | 0       |
|     shl_ln85_fu_478_p2                                           |     |        | shl_ln85                   | shl    | auto_pipe | 0       |
|     shl_ln85_2_fu_499_p2                                         |     |        | shl_ln85_2                 | shl    | auto_pipe | 0       |
|     add_ln80_fu_277_p2                                           |     |        | add_ln80                   | add    | fabric    | 0       |
|   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_103_1                  | 0   |        |                            |        |           |         |
|     icmp_ln103_fu_135_p2                                         |     |        | icmp_ln103                 | setlt  | auto      | 0       |
|     add_ln103_fu_141_p2                                          |     |        | add_ln103                  | add    | fabric    | 0       |
|     add_ln107_fu_159_p2                                          |     |        | add_ln107                  | add    | fabric    | 0       |
|     lshr_ln107_fu_225_p2                                         |     |        | lshr_ln107                 | lshr   | auto_pipe | 0       |
|     add_ln106_fu_179_p2                                          |     |        | add_ln106                  | add    | fabric    | 0       |
|     shl_ln106_fu_241_p2                                          |     |        | shl_ln106                  | shl    | auto_pipe | 0       |
|     shl_ln106_2_fu_258_p2                                        |     |        | shl_ln106_2                | shl    | auto_pipe | 0       |
|   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_112_3 | 4   |        |                            |        |           |         |
|     icmp_ln112_fu_257_p2                                         |     |        | icmp_ln112                 | setlt  | auto      | 0       |
|     icmp_ln109_fu_262_p2                                         |     |        | icmp_ln109                 | seteq  | auto      | 0       |
|     add_ln109_fu_267_p2                                          |     |        | add_ln109                  | add    | fabric    | 0       |
|     select_ln109_fu_276_p3                                       |     |        | select_ln109               | select | auto_sel  | 0       |
|     add_ln109_1_fu_353_p2                                        |     |        | add_ln109_1                | add    | fabric    | 0       |
|     select_ln109_1_fu_359_p3                                     |     |        | select_ln109_1             | select | auto_sel  | 0       |
|     add_ln109_2_fu_284_p2                                        |     |        | add_ln109_2                | add    | fabric    | 0       |
|     select_ln109_2_fu_290_p3                                     |     |        | select_ln109_2             | select | auto_sel  | 0       |
|     mul_31ns_32s_62_1_1_U32                                      | 4   |        | empty                      | mul    | auto      | 0       |
|     empty_70_fu_366_p2                                           |     |        | empty_70                   | add    | fabric    | 0       |
|     mul_31ns_32s_62_1_1_U32                                      | 4   |        | empty_71                   | mul    | auto      | 0       |
|     mul_31ns_32s_62_1_1_U32                                      | 4   |        | empty_72                   | mul    | auto      | 0       |
|     add_ln116_fu_396_p2                                          |     |        | add_ln116                  | add    | fabric    | 0       |
|     add_ln116_1_fu_409_p2                                        |     |        | add_ln116_1                | add    | fabric    | 0       |
|     lshr_ln116_fu_528_p2                                         |     |        | lshr_ln116                 | lshr   | auto_pipe | 0       |
|     tmp3_fu_302_p2                                               |     |        | tmp3                       | add    | fabric    | 0       |
|     lshr_ln117_fu_548_p2                                         |     |        | lshr_ln117                 | lshr   | auto_pipe | 0       |
|     add_ln116_2_fu_557_p2                                        |     |        | add_ln116_2                | add    | fabric    | 0       |
|     add_ln115_fu_466_p2                                          |     |        | add_ln115                  | add    | fabric    | 0       |
|     add_ln115_1_fu_488_p2                                        |     |        | add_ln115_1                | add    | fabric    | 0       |
|     shl_ln115_fu_501_p2                                          |     |        | shl_ln115                  | shl    | auto_pipe | 0       |
|     shl_ln115_1_fu_577_p2                                        |     |        | shl_ln115_1                | shl    | auto_pipe | 0       |
|     add_ln112_fu_329_p2                                          |     |        | add_ln112                  | add    | fabric    | 0       |
|   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_123_5                  | 0   |        |                            |        |           |         |
|     icmp_ln123_fu_146_p2                                         |     |        | icmp_ln123                 | setlt  | auto      | 0       |
|     add_ln128_fu_156_p2                                          |     |        | add_ln128                  | add    | fabric    | 0       |
|     add_ln128_1_fu_170_p2                                        |     |        | add_ln128_1                | add    | fabric    | 0       |
|     lshr_ln128_fu_235_p2                                         |     |        | lshr_ln128                 | lshr   | auto_pipe | 0       |
|     add_ln127_fu_244_p2                                          |     |        | add_ln127                  | add    | fabric    | 0       |
|     shl_ln126_fu_194_p2                                          |     |        | shl_ln126                  | shl    | auto_pipe | 0       |
|     shl_ln126_1_fu_254_p2                                        |     |        | shl_ln126_1                | shl    | auto_pipe | 0       |
|     add_ln123_fu_200_p2                                          |     |        | add_ln123                  | add    | fabric    | 0       |
|   + correlateSAD_2D_1_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2 | 8   |        |                            |        |           |         |
|     icmp_ln153_fu_248_p2                                         |     |        | icmp_ln153                 | setlt  | auto      | 0       |
|     icmp_ln150_fu_253_p2                                         |     |        | icmp_ln150                 | seteq  | auto      | 0       |
|     add_ln150_fu_258_p2                                          |     |        | add_ln150                  | add    | fabric    | 0       |
|     select_ln150_fu_269_p3                                       |     |        | select_ln150               | select | auto_sel  | 0       |
|     indvars_iv_next16_i24_mid1_fu_370_p2                         |     |        | indvars_iv_next16_i24_mid1 | add    | fabric    | 0       |
|     indvars_iv_next16_i24216_fu_292_p2                           |     |        | indvars_iv_next16_i24216   | add    | fabric    | 0       |
|     select_ln150_1_fu_375_p3                                     |     |        | select_ln150_1             | select | auto_sel  | 0       |
|     select_ln150_2_fu_298_p3                                     |     |        | select_ln150_2             | select | auto_sel  | 0       |
|     empty_fu_309_p2                                              |     |        | empty                      | add    | fabric    | 0       |
|     add_ln157_fu_279_p2                                          |     |        | add_ln157                  | add    | fabric    | 0       |
|     mul_33s_32s_62_1_1_U49                                       | 4   |        | mul_ln157                  | mul    | auto      | 0       |
|     add_ln157_1_fu_318_p2                                        |     |        | add_ln157_1                | add    | fabric    | 0       |
|     add_ln157_2_fu_331_p2                                        |     |        | add_ln157_2                | add    | fabric    | 0       |
|     lshr_ln157_fu_537_p2                                         |     |        | lshr_ln157                 | lshr   | auto_pipe | 0       |
|     add_ln158_fu_350_p2                                          |     |        | add_ln158                  | add    | fabric    | 0       |
|     mul_31ns_32s_62_1_1_U48                                      | 4   |        | mul_ln158                  | mul    | auto      | 0       |
|     add_ln158_1_fu_395_p2                                        |     |        | add_ln158_1                | add    | fabric    | 0       |
|     add_ln158_2_fu_408_p2                                        |     |        | add_ln158_2                | add    | fabric    | 0       |
|     lshr_ln158_fu_563_p2                                         |     |        | lshr_ln158                 | lshr   | auto_pipe | 0       |
|     add_ln157_3_fu_572_p2                                        |     |        | add_ln157_3                | add    | fabric    | 0       |
|     add_ln159_fu_427_p2                                          |     |        | add_ln159                  | add    | fabric    | 0       |
|     add_ln159_1_fu_480_p2                                        |     |        | add_ln159_1                | add    | fabric    | 0       |
|     lshr_ln159_fu_624_p2                                         |     |        | lshr_ln159                 | lshr   | auto_pipe | 0       |
|     add_ln160_fu_431_p2                                          |     |        | add_ln160                  | add    | fabric    | 0       |
|     add_ln160_1_fu_444_p2                                        |     |        | add_ln160_1                | add    | fabric    | 0       |
|     lshr_ln160_fu_648_p2                                         |     |        | lshr_ln160                 | lshr   | auto_pipe | 0       |
|     mul_31ns_32s_62_1_1_U48                                      | 4   |        | mul_ln156                  | mul    | auto      | 0       |
|     add_ln156_fu_546_p2                                          |     |        | add_ln156                  | add    | fabric    | 0       |
|     add_ln156_1_fu_584_p2                                        |     |        | add_ln156_1                | add    | fabric    | 0       |
|     shl_ln156_fu_597_p2                                          |     |        | shl_ln156                  | shl    | auto_pipe | 0       |
|     shl_ln156_1_fu_678_p2                                        |     |        | shl_ln156_1                | shl    | auto_pipe | 0       |
|  + top_level_Pipeline_VITIS_LOOP_249_1_VITIS_LOOP_252_2          | 4   |        |                            |        |           |         |
|    icmp_ln252_fu_257_p2                                          |     |        | icmp_ln252                 | setlt  | auto      | 0       |
|    icmp_ln249_fu_262_p2                                          |     |        | icmp_ln249                 | seteq  | auto      | 0       |
|    add_ln249_fu_267_p2                                           |     |        | add_ln249                  | add    | fabric    | 0       |
|    select_ln249_fu_276_p3                                        |     |        | select_ln249               | select | auto_sel  | 0       |
|    add_ln249_1_fu_284_p2                                         |     |        | add_ln249_1                | add    | fabric    | 0       |
|    select_ln249_1_fu_290_p3                                      |     |        | select_ln249_1             | select | auto_sel  | 0       |
|    mul_31ns_32s_62_1_1_U82                                       | 4   |        | empty                      | mul    | auto      | 0       |
|    mul_31ns_32s_62_1_1_U82                                       | 4   |        | empty_51                   | mul    | auto      | 0       |
|    mul_31ns_32s_62_1_1_U82                                       | 4   |        | empty_52                   | mul    | auto      | 0       |
|    lshr_ln255_fu_434_p2                                          |     |        | lshr_ln255                 | lshr   | auto_pipe | 0       |
|    add_ln256_fu_380_p2                                           |     |        | add_ln256                  | add    | fabric    | 0       |
|    add_ln256_1_fu_394_p2                                         |     |        | add_ln256_1                | add    | fabric    | 0       |
|    lshr_ln256_fu_454_p2                                          |     |        | lshr_ln256                 | lshr   | auto_pipe | 0       |
|    icmp_ln258_fu_463_p2                                          |     |        | icmp_ln258                 | setlt  | auto      | 0       |
|    shl_ln261_fu_471_p2                                           |     |        | shl_ln261                  | shl    | auto_pipe | 0       |
|    shl_ln261_1_fu_512_p2                                         |     |        | shl_ln261_1                | shl    | auto_pipe | 0       |
|    add_ln262_fu_477_p2                                           |     |        | add_ln262                  | add    | fabric    | 0       |
|    add_ln262_1_fu_490_p2                                         |     |        | add_ln262_1                | add    | fabric    | 0       |
|    shl_ln262_fu_520_p2                                           |     |        | shl_ln262                  | shl    | auto_pipe | 0       |
|    shl_ln262_1_fu_537_p2                                         |     |        | shl_ln262_1                | shl    | auto_pipe | 0       |
|    add_ln252_fu_298_p2                                           |     |        | add_ln252                  | add    | fabric    | 0       |
+------------------------------------------------------------------+-----+--------+----------------------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + top_level       |           |           | 8    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 8    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+---------------------------+----------------------------------------------------------+
| Type           | Options                   | Location                                                 |
+----------------+---------------------------+----------------------------------------------------------+
| loop_tripcount | min = 488 max = 488       | ../src_nostruct_vga/disparity.c:35 in padarray4          |
| loop_tripcount | min = 595 max = 595       | ../src_nostruct_vga/disparity.c:38 in padarray4          |
| loop_tripcount | min = 488 max = 488       | ../src_nostruct_vga/disparity.c:48 in padarray4          |
| loop_tripcount | min = 595 max = 595       | ../src_nostruct_vga/disparity.c:51 in padarray4          |
| loop_tripcount | min = 488 max = 488       | ../src_nostruct_vga/disparity.c:79 in computesad         |
| loop_tripcount | min = 595 max = 595       | ../src_nostruct_vga/disparity.c:82 in computesad         |
| loop_tripcount | min = 595 max = 595       | ../src_nostruct_vga/disparity.c:105 in integralimage2d2d |
| loop_tripcount | min = 488 max = 488       | ../src_nostruct_vga/disparity.c:111 in integralimage2d2d |
| loop_tripcount | min = 595 max = 595       | ../src_nostruct_vga/disparity.c:114 in integralimage2d2d |
| loop_tripcount | min = 488 max = 488       | ../src_nostruct_vga/disparity.c:122 in integralimage2d2d |
| loop_tripcount | min = 595 max = 595       | ../src_nostruct_vga/disparity.c:125 in integralimage2d2d |
| loop_tripcount | min = 587 max = 587       | ../src_nostruct_vga/disparity.c:152 in finalsad          |
| loop_tripcount | min = 480 max = 480       | ../src_nostruct_vga/disparity.c:155 in finalsad          |
| loop_tripcount | min = 290360 max = 290360 | ../src_nostruct_vga/disparity.c:179 in outlined_fun_18   |
| loop_tripcount | min = 480 max = 480       | ../src_nostruct_vga/disparity.c:251 in finddisparity     |
| loop_tripcount | min = 587 max = 587       | ../src_nostruct_vga/disparity.c:254 in finddisparity     |
+----------------+---------------------------+----------------------------------------------------------+


