{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430469079369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430469079370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 09:31:19 2015 " "Processing started: Fri May 01 09:31:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430469079370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430469079370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synth -c synth --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off synth -c synth --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430469079370 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430469079768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50i_18_4o_25o.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50i_18_4o_25o.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50i_18_4o_25o " "Found entity 1: pll_50i_18_4o_25o" {  } { { "pll_50i_18_4o_25o.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pll_50i_18_4o_25o.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file adio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_100o.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_100o.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_100o " "Found entity 1: pll_50_100o" {  } { { "pll_50_100o.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pll_50_100o.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine.v 1 1 " "Found 1 design units, including 1 entities, in source file sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine " "Found entity 1: sine" {  } { { "sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_approx.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_approx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_approx " "Found entity 1: sine_approx" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth.v 1 1 " "Found 1 design units, including 1 entities, in source file synth.v" { { "Info" "ISGN_ENTITY_NAME" "1 synth " "Found entity 1: synth" {  } { { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "oscillator.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pac.v 1 1 " "Found 1 design units, including 1 entities, in source file pac.v" { { "Info" "ISGN_ENTITY_NAME" "1 pac " "Found entity 1: pac" {  } { { "pac.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pac.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.v 0 0 " "Found 0 design units, including 0 entities, in source file constants.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arpeggio.v 1 1 " "Found 1 design units, including 1 entities, in source file arpeggio.v" { { "Info" "ISGN_ENTITY_NAME" "1 arpeggio " "Found entity 1: arpeggio" {  } { { "arpeggio.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/arpeggio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quater_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file quater_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 quater_sine " "Found entity 1: quater_sine" {  } { { "quater_sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voltage_control.v 1 1 " "Found 1 design units, including 1 entities, in source file voltage_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 voltage_control " "Found entity 1: voltage_control" {  } { { "voltage_control.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/voltage_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi_if.v 1 1 " "Found 1 design units, including 1 entities, in source file midi_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 midi_if " "Found entity 1: midi_if" {  } { { "midi_if.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/midi_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi_model.v 1 1 " "Found 1 design units, including 1 entities, in source file midi_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 midi_model " "Found entity 1: midi_model" {  } { { "midi_model.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/midi_model.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file synth_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 synth_tb " "Found entity 1: synth_tb" {  } { { "synth_tb.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469079995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469079995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polyphonic.v 1 1 " "Found 1 design units, including 1 entities, in source file polyphonic.v" { { "Info" "ISGN_ENTITY_NAME" "1 polyphonic " "Found entity 1: polyphonic" {  } { { "polyphonic.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/polyphonic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469080000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469080000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pac_container.v 1 1 " "Found 1 design units, including 1 entities, in source file pac_container.v" { { "Info" "ISGN_ENTITY_NAME" "1 pac_container " "Found entity 1: pac_container" {  } { { "pac_container.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pac_container.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469080006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469080006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polyphic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file polyphic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 polyphonic_tb " "Found entity 1: polyphonic_tb" {  } { { "polyphic_tb.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/polyphic_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469080014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469080014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk synth_tb.v(27) " "Verilog HDL Implicit Net warning at synth_tb.v(27): created implicit net for \"clk\"" {  } { { "synth_tb.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430469080014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk polyphic_tb.v(19) " "Verilog HDL Implicit Net warning at polyphic_tb.v(19): created implicit net for \"clk\"" {  } { { "polyphic_tb.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/polyphic_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430469080014 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "synth.v(28) " "Verilog HDL Instantiation warning at synth.v(28): instance has no name" {  } { { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1430469080017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "synth.v(53) " "Verilog HDL Instantiation warning at synth.v(53): instance has no name" {  } { { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1430469080017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oscillator " "Elaborating entity \"oscillator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430469080230 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v_internal oscillator.v(103) " "Verilog HDL warning at oscillator.v(103): object v_internal used but never assigned" {  } { { "oscillator.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 103 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430469080265 "|synth|oscillator:osc0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v_internal 0 oscillator.v(103) " "Net \"v_internal\" at oscillator.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "oscillator.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1430469080265 "|synth|oscillator:osc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pac pac:PAC0 " "Elaborating entity \"pac\" for hierarchy \"pac:PAC0\"" {  } { { "oscillator.v" "PAC0" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pac.v(23) " "Verilog HDL assignment warning at pac.v(23): truncated value with size 32 to match size of target (12)" {  } { { "pac.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pac.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430469080288 "|synth|oscillator:osc0|pac:PAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pac.v(31) " "Verilog HDL assignment warning at pac.v(31): truncated value with size 32 to match size of target (11)" {  } { { "pac.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pac.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430469080288 "|synth|oscillator:osc0|pac:PAC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_approx sine_approx:SA0 " "Elaborating entity \"sine_approx\" for hierarchy \"sine_approx:SA0\"" {  } { { "oscillator.v" "SA0" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080295 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "angle_d5 sine_approx.v(26) " "Verilog HDL or VHDL warning at sine_approx.v(26): object \"angle_d5\" assigned a value but never read" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430469080305 "|synth|oscillator:osc0|sine_approx:SA0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sine_approx.v(23) " "Verilog HDL assignment warning at sine_approx.v(23): truncated value with size 32 to match size of target (16)" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430469080305 "|synth|oscillator:osc0|sine_approx:SA0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 sine_approx.v(51) " "Verilog HDL assignment warning at sine_approx.v(51): truncated value with size 11 to match size of target (9)" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430469080305 "|synth|oscillator:osc0|sine_approx:SA0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sine_approx.v(56) " "Verilog HDL assignment warning at sine_approx.v(56): truncated value with size 32 to match size of target (9)" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430469080305 "|synth|oscillator:osc0|sine_approx:SA0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quater_sine sine_approx:SA0\|quater_sine:QS0 " "Elaborating entity \"quater_sine\" for hierarchy \"sine_approx:SA0\|quater_sine:QS0\"" {  } { { "sine_approx.v" "QS0" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\"" {  } { { "quater_sine.v" "altsyncram_component" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\"" {  } { { "quater_sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430469080494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component " "Instantiated megafunction \"sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file quater_sin.mif " "Parameter \"init_file\" = \"quater_sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080495 ""}  } { { "quater_sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430469080495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/elca/Desktop/GitHub/synth/db/altsyncram_vlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430469080577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430469080577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430469080579 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430469080698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430469080753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 01 09:31:20 2015 " "Processing ended: Fri May 01 09:31:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430469080753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430469080753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430469080753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430469080753 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 14 s " "Quartus II Flow was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430469081405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430469081859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430469081859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 09:31:21 2015 " "Processing started: Fri May 01 09:31:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430469081859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430469081859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim synth synth " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim synth synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430469081859 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim synth synth " "Quartus(args): --rtl_sim synth synth" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1430469081859 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1430469082170 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1430469082276 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1430469082277 ""}
{ "Warning" "0" "" "Warning: File synth_run_msim_rtl_verilog.do already exists - backing up current file as synth_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File synth_run_msim_rtl_verilog.do already exists - backing up current file as synth_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1430469082332 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/elca/Desktop/GitHub/synth/simulation/modelsim/synth_run_msim_rtl_verilog.do" {  } { { "C:/Users/elca/Desktop/GitHub/synth/simulation/modelsim/synth_run_msim_rtl_verilog.do" "0" { Text "C:/Users/elca/Desktop/GitHub/synth/simulation/modelsim/synth_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/elca/Desktop/GitHub/synth/simulation/modelsim/synth_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1430469082362 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1430469082363 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1430469082663 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 15 s " "Quartus II Flow was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430469365215 ""}
