
##################################Primary Inputs for Unroll-1
INPUT(EOC_1)
INPUT(DATA_IN_7__1)
INPUT(DATA_IN_6__1)
INPUT(DATA_IN_5__1)
INPUT(DATA_IN_4__1)
INPUT(DATA_IN_3__1)
INPUT(DATA_IN_2__1)
INPUT(DATA_IN_1__1)
INPUT(DATA_IN_0__1)
INPUT(DSR_1)


##################################Primary Inputs for Unroll-2
INPUT(EOC_2)
INPUT(DATA_IN_7__2)
INPUT(DATA_IN_6__2)
INPUT(DATA_IN_5__2)
INPUT(DATA_IN_4__2)
INPUT(DATA_IN_3__2)
INPUT(DATA_IN_2__2)
INPUT(DATA_IN_1__2)
INPUT(DATA_IN_0__2)
INPUT(DSR_2)


##################################Primary Inputs for Unroll-3
INPUT(EOC_3)
INPUT(DATA_IN_7__3)
INPUT(DATA_IN_6__3)
INPUT(DATA_IN_5__3)
INPUT(DATA_IN_4__3)
INPUT(DATA_IN_3__3)
INPUT(DATA_IN_2__3)
INPUT(DATA_IN_1__3)
INPUT(DATA_IN_0__3)
INPUT(DSR_3)


##################################Primary Inputs for Unroll-4
INPUT(EOC_4)
INPUT(DATA_IN_7__4)
INPUT(DATA_IN_6__4)
INPUT(DATA_IN_5__4)
INPUT(DATA_IN_4__4)
INPUT(DATA_IN_3__4)
INPUT(DATA_IN_2__4)
INPUT(DATA_IN_1__4)
INPUT(DATA_IN_0__4)
INPUT(DSR_4)


##################################Primary Outputs for Unroll-1
OUTPUT(SOC_REG_1)
OUTPUT(LOAD_DATO_REG_1)
OUTPUT(ADD_MPX2_REG_1)
OUTPUT(CANALE_REG_3__1)
OUTPUT(CANALE_REG_2__1)
OUTPUT(CANALE_REG_1__1)
OUTPUT(CANALE_REG_0__1)
OUTPUT(MUX_EN_REG_1)
OUTPUT(ERROR_REG_1)
OUTPUT(DATA_OUT_REG_1)


##################################Primary Outputs for Unroll-2
OUTPUT(SOC_REG_2)
OUTPUT(LOAD_DATO_REG_2)
OUTPUT(ADD_MPX2_REG_2)
OUTPUT(CANALE_REG_3__2)
OUTPUT(CANALE_REG_2__2)
OUTPUT(CANALE_REG_1__2)
OUTPUT(CANALE_REG_0__2)
OUTPUT(MUX_EN_REG_2)
OUTPUT(ERROR_REG_2)
OUTPUT(DATA_OUT_REG_2)


##################################Primary Outputs for Unroll-3
OUTPUT(SOC_REG_3)
OUTPUT(LOAD_DATO_REG_3)
OUTPUT(ADD_MPX2_REG_3)
OUTPUT(CANALE_REG_3__3)
OUTPUT(CANALE_REG_2__3)
OUTPUT(CANALE_REG_1__3)
OUTPUT(CANALE_REG_0__3)
OUTPUT(MUX_EN_REG_3)
OUTPUT(ERROR_REG_3)
OUTPUT(DATA_OUT_REG_3)


##################################Primary Outputs for Unroll-4
OUTPUT(SOC_REG_4)
OUTPUT(LOAD_DATO_REG_4)
OUTPUT(ADD_MPX2_REG_4)
OUTPUT(CANALE_REG_3__4)
OUTPUT(CANALE_REG_2__4)
OUTPUT(CANALE_REG_1__4)
OUTPUT(CANALE_REG_0__4)
OUTPUT(MUX_EN_REG_4)
OUTPUT(ERROR_REG_4)
OUTPUT(DATA_OUT_REG_4)

##################################Other Inputs
INPUT(CANALE_REG_3__1)
INPUT(CANALE_REG_2__1)
INPUT(CANALE_REG_1__1)
INPUT(CANALE_REG_0__1)
INPUT(CONTA_TMP_REG_3__1)
INPUT(CONTA_TMP_REG_2__1)
INPUT(CONTA_TMP_REG_1__1)
INPUT(CONTA_TMP_REG_0__1)
INPUT(ITFC_STATE_REG_1__1)
INPUT(ITFC_STATE_REG_0__1)
INPUT(OUT_REG_REG_7__1)
INPUT(OUT_REG_REG_6__1)
INPUT(OUT_REG_REG_5__1)
INPUT(OUT_REG_REG_4__1)
INPUT(OUT_REG_REG_3__1)
INPUT(OUT_REG_REG_2__1)
INPUT(OUT_REG_REG_1__1)
INPUT(OUT_REG_REG_0__1)
INPUT(NEXT_BIT_REG_3__1)
INPUT(NEXT_BIT_REG_2__1)
INPUT(NEXT_BIT_REG_1__1)
INPUT(NEXT_BIT_REG_0__1)
INPUT(TX_CONTA_REG_9__1)
INPUT(TX_CONTA_REG_8__1)
INPUT(TX_CONTA_REG_7__1)
INPUT(TX_CONTA_REG_6__1)
INPUT(TX_CONTA_REG_5__1)
INPUT(TX_CONTA_REG_4__1)
INPUT(TX_CONTA_REG_3__1)
INPUT(TX_CONTA_REG_2__1)
INPUT(TX_CONTA_REG_1__1)
INPUT(TX_CONTA_REG_0__1)
INPUT(LOAD_REG_1)
INPUT(SEND_DATA_REG_1)
INPUT(SEND_EN_REG_1)
INPUT(MUX_EN_REG_1)
INPUT(TRE_REG_1)
INPUT(LOAD_DATO_REG_1)
INPUT(SOC_REG_1)
INPUT(SEND_REG_1)
INPUT(MPX_REG_1)
INPUT(CONFIRM_REG_1)
INPUT(SHOT_REG_1)
INPUT(ADD_MPX2_REG_1)
INPUT(RDY_REG_1)
INPUT(ERROR_REG_1)
INPUT(S1_REG_2__1)
INPUT(S1_REG_1__1)
INPUT(S1_REG_0__1)
INPUT(S2_REG_1__1)
INPUT(S2_REG_0__1)
INPUT(TX_END_REG_1)
INPUT(DATA_OUT_REG_1)

##################################Other Outputs
OUTPUT(U416_4)
OUTPUT(U415_4)
OUTPUT(U414_4)
OUTPUT(U413_4)
OUTPUT(U417_4)
OUTPUT(U412_4)
OUTPUT(U411_4)
OUTPUT(U410_4)
OUTPUT(U452_4)
OUTPUT(U409_4)
OUTPUT(U453_4)
OUTPUT(U454_4)
OUTPUT(U455_4)
OUTPUT(U456_4)
OUTPUT(U457_4)
OUTPUT(U458_4)
OUTPUT(U459_4)
OUTPUT(U460_4)
OUTPUT(U461_4)
OUTPUT(U408_4)
OUTPUT(U407_4)
OUTPUT(U462_4)
OUTPUT(U406_4)
OUTPUT(U405_4)
OUTPUT(U404_4)
OUTPUT(U403_4)
OUTPUT(U402_4)
OUTPUT(U401_4)
OUTPUT(U400_4)
OUTPUT(U399_4)
OUTPUT(U398_4)
OUTPUT(U397_4)
OUTPUT(U396_4)
OUTPUT(U395_4)
OUTPUT(U394_4)
OUTPUT(U393_4)
OUTPUT(U392_4)
OUTPUT(U391_4)
OUTPUT(U450_4)
OUTPUT(U390_4)
OUTPUT(U389_4)
OUTPUT(U388_4)
OUTPUT(U387_4)
OUTPUT(U386_4)
OUTPUT(U385_4)
OUTPUT(U451_4)
OUTPUT(U383_4)
OUTPUT(U464_4)
OUTPUT(U384_4)
OUTPUT(U463_4)
OUTPUT(U382_4)
OUTPUT(U381_4)
OUTPUT(U380_4)

##################################Unroll 1
CANALE_REG_3__2 = BUF(U416_1)
CANALE_REG_2__2 = BUF(U415_1)
CANALE_REG_1__2 = BUF(U414_1)
CANALE_REG_0__2 = BUF(U413_1)
CONTA_TMP_REG_3__2 = BUF(U417_1)
CONTA_TMP_REG_2__2 = BUF(U412_1)
CONTA_TMP_REG_1__2 = BUF(U411_1)
CONTA_TMP_REG_0__2 = BUF(U410_1)
ITFC_STATE_REG_1__2 = BUF(U452_1)
ITFC_STATE_REG_0__2 = BUF(U409_1)
OUT_REG_REG_7__2 = BUF(U453_1)
OUT_REG_REG_6__2 = BUF(U454_1)
OUT_REG_REG_5__2 = BUF(U455_1)
OUT_REG_REG_4__2 = BUF(U456_1)
OUT_REG_REG_3__2 = BUF(U457_1)
OUT_REG_REG_2__2 = BUF(U458_1)
OUT_REG_REG_1__2 = BUF(U459_1)
OUT_REG_REG_0__2 = BUF(U460_1)
NEXT_BIT_REG_3__2 = BUF(U461_1)
NEXT_BIT_REG_2__2 = BUF(U408_1)
NEXT_BIT_REG_1__2 = BUF(U407_1)
NEXT_BIT_REG_0__2 = BUF(U462_1)
TX_CONTA_REG_9__2 = BUF(U406_1)
TX_CONTA_REG_8__2 = BUF(U405_1)
TX_CONTA_REG_7__2 = BUF(U404_1)
TX_CONTA_REG_6__2 = BUF(U403_1)
TX_CONTA_REG_5__2 = BUF(U402_1)
TX_CONTA_REG_4__2 = BUF(U401_1)
TX_CONTA_REG_3__2 = BUF(U400_1)
TX_CONTA_REG_2__2 = BUF(U399_1)
TX_CONTA_REG_1__2 = BUF(U398_1)
TX_CONTA_REG_0__2 = BUF(U397_1)
LOAD_REG_2 = BUF(U396_1)
SEND_DATA_REG_2 = BUF(U395_1)
SEND_EN_REG_2 = BUF(U394_1)
MUX_EN_REG_2 = BUF(U393_1)
TRE_REG_2 = BUF(U392_1)
LOAD_DATO_REG_2 = BUF(U391_1)
SOC_REG_2 = BUF(U450_1)
SEND_REG_2 = BUF(U390_1)
MPX_REG_2 = BUF(U389_1)
CONFIRM_REG_2 = BUF(U388_1)
SHOT_REG_2 = BUF(U387_1)
ADD_MPX2_REG_2 = BUF(U386_1)
RDY_REG_2 = BUF(U385_1)
ERROR_REG_2 = BUF(U451_1)
S1_REG_2__2 = BUF(U383_1)
S1_REG_1__2 = BUF(U464_1)
S1_REG_0__2 = BUF(U384_1)
S2_REG_1__2 = BUF(U463_1)
S2_REG_0__2 = BUF(U382_1)
TX_END_REG_2 = BUF(U381_1)
DATA_OUT_REG_2 = BUF(U380_1)





GT_255_U10_1= OR(TX_CONTA_REG_4__1, GT_255_U7_1)
GT_255_U9_1= OR(TX_CONTA_REG_2__1, TX_CONTA_REG_0__1, TX_CONTA_REG_1__1)
GT_255_U8_1= AND(TX_CONTA_REG_5__1, TX_CONTA_REG_6__1, GT_255_U10_1)
U375_1= AND(SEND_EN_REG_1, U420_1)
U376_1= AND(U493_1, U509_1)
U377_1= AND(NEXT_BIT_REG_2__1, NEXT_BIT_REG_1__1)
U378_1= AND(NEXT_BIT_REG_1__1, U446_1)
U379_1= AND(CONTA_TMP_REG_1__1, CONTA_TMP_REG_0__1)
U380_1= NAND(U599_1, U598_1, U474_1)
U381_1= AND(U473_1, U445_1, U475_1)
U382_1= NAND(U439_1, U472_1)
U383_1= NAND(U434_1, U561_1)
U384_1= NAND(U605_1, U604_1, S1_REG_0__1)
U385_1= NAND(U472_1, U507_1)
U386_1= OR(U467_1, ADD_MPX2_REG_1)
U387_1= NAND(U505_1, U504_1)
U388_1= NAND(U502_1, U501_1)
U389_1= NAND(U466_1, U499_1)
U390_1= NAND(U497_1, U496_1)
U391_1= NAND(U489_1, U494_1)
U392_1= OR(TRE_REG_1, TX_END_REG_1, LOAD_REG_1)
U393_1= NAND(U491_1, U490_1)
U394_1= NAND(U488_1, U487_1)
U395_1= NAND(U486_1, U485_1)
U396_1= NAND(U482_1, U481_1)
U397_1= NAND(U479_1, U478_1)
U398_1= NAND(U477_1, U476_1)
U399_1= NAND(U548_1, U547_1)
U400_1= NAND(U546_1, U545_1)
U401_1= NAND(U544_1, U543_1)
U402_1= NAND(U542_1, U541_1)
U403_1= NAND(U540_1, U539_1)
U404_1= NAND(U538_1, U537_1)
U405_1= NAND(U536_1, U535_1)
U406_1= NAND(U534_1, U533_1)
U407_1= NAND(U529_1, U528_1)
U408_1= NAND(U593_1, U592_1, U448_1)
U409_1= NAND(U526_1, U525_1)
U410_1= NAND(U444_1, U522_1)
U411_1= NAND(U468_1, U521_1)
U412_1= NAND(U469_1, U519_1)
U413_1= NAND(U444_1, U516_1)
U414_1= NAND(U515_1, U468_1, U514_1)
U415_1= NAND(U512_1, U469_1, U513_1)
U416_1= NAND(U511_1, U510_1)
U417_1= AND(CONTA_TMP_REG_3__1, U517_1)
U418_1= NOT(CONTA_TMP_REG_0__1)
U419_1= NOT(SEND_EN_REG_1)
U420_1= NOT(GT_255_U6_1)
U421_1= NAND(GT_255_U6_1, SEND_EN_REG_1)
U422_1= NOT(NEXT_BIT_REG_0__1)
U423_1= NAND(NEXT_BIT_REG_0__1, U474_1)
U424_1= OR(NEXT_BIT_REG_3__1, NEXT_BIT_REG_2__1)
U425_1= NOT(ITFC_STATE_REG_0__1)
U426_1= NOT(LOAD_REG_1)
U427_1= NOT(S1_REG_0__1)
U428_1= NOT(S1_REG_1__1)
U429_1= NOT(S1_REG_2__1)
U430_1= NOT(RDY_REG_1)
U431_1= NAND(RDY_REG_1, S1_REG_1__1)
U432_1= NOT(SEND_REG_1)
U433_1= NOT(TRE_REG_1)
U434_1= NAND(S1_REG_1__1, U427_1)
U435_1= NOT(ITFC_STATE_REG_1__1)
U436_1= NOT(S2_REG_1__1)
U437_1= NOT(CONFIRM_REG_1)
U438_1= NOT(MPX_REG_1)
U439_1= NAND(S2_REG_1__1, U441_1, CONFIRM_REG_1)
U440_1= NOT(TX_END_REG_1)
U441_1= NOT(S2_REG_0__1)
U442_1= NOT(CONTA_TMP_REG_1__1)
U443_1= NAND(U492_1, S1_REG_2__1)
U444_1= NAND(U376_1, U418_1)
U445_1= NOT(NEXT_BIT_REG_1__1)
U446_1= NOT(NEXT_BIT_REG_2__1)
U447_1= NOT(NEXT_BIT_REG_3__1)
U448_1= NAND(NEXT_BIT_REG_2__1, U445_1)
U449_1= NOT(EOC_1)
U450_1= NAND(U566_1, U565_1)
U451_1= NAND(U571_1, U570_1)
U452_1= NAND(U573_1, U572_1)
U453_1= NAND(U575_1, U574_1)
U454_1= NAND(U577_1, U576_1)
U455_1= NAND(U579_1, U578_1)
U456_1= NAND(U581_1, U580_1)
U457_1= NAND(U583_1, U582_1)
U458_1= NAND(U585_1, U584_1)
U459_1= NAND(U587_1, U586_1)
U460_1= NAND(U589_1, U588_1)
U461_1= NAND(U591_1, U590_1)
U462_1= NAND(U597_1, U596_1)
U463_1= NAND(U601_1, U600_1)
U464_1= NAND(U603_1, U602_1)
U465_1= NAND(LOAD_REG_1, U433_1)
U466_1= NAND(U498_1, U438_1)
U467_1= NOT(U466_1)
U468_1= NAND(CONTA_TMP_REG_0__1, U442_1, U376_1)
U469_1= NAND(U376_1, U379_1)
U470_1= NOT(U444_1)
U471_1= NOT(U448_1)
U472_1= NAND(U441_1, U436_1, SEND_DATA_REG_1)
U473_1= NOT(U424_1)
U474_1= NOT(U421_1)
U475_1= NOT(U423_1)
U476_1= NAND(ADD_291_U29_1, U375_1)
U477_1= NAND(TX_CONTA_REG_1__1, U419_1)
U478_1= NAND(ADD_291_U5_1, U375_1)
U479_1= NAND(TX_CONTA_REG_0__1, U419_1)
U480_1= NAND(ITFC_STATE_REG_0__1, U435_1)
U481_1= NAND(U425_1, U435_1, SHOT_REG_1)
U482_1= NAND(LOAD_REG_1, U480_1)
U483_1= NOT(U431_1)
U484_1= NAND(U483_1, S1_REG_0__1)
U485_1= NAND(S1_REG_1__1, S1_REG_0__1, S1_REG_2__1)
U486_1= NAND(SEND_DATA_REG_1, U484_1)
U487_1= NAND(TRE_REG_1, SEND_REG_1, DSR_1)
U488_1= NAND(SEND_EN_REG_1, U440_1)
U489_1= NAND(S1_REG_2__1, S1_REG_0__1, U428_1, U449_1)
U490_1= OR(S1_REG_2__1, S1_REG_1__1, S1_REG_0__1)
U491_1= NAND(MUX_EN_REG_1, U489_1)
U492_1= NOT(U434_1)
U493_1= NOT(U443_1)
U494_1= NAND(LOAD_DATO_REG_1, U443_1)
U495_1= NAND(ITFC_STATE_REG_1__1, U425_1)
U496_1= NAND(SEND_REG_1, U495_1)
U497_1= NAND(ITFC_STATE_REG_0__1, U435_1)
U498_1= NOT(U439_1)
U499_1= NAND(MPX_REG_1, U439_1)
U500_1= OR(ITFC_STATE_REG_0__1, ITFC_STATE_REG_1__1)
U501_1= NAND(ITFC_STATE_REG_1__1, ITFC_STATE_REG_0__1, TX_END_REG_1)
U502_1= NAND(CONFIRM_REG_1, U500_1)
U503_1= NAND(U441_1, U437_1, S2_REG_1__1)
U504_1= NAND(SHOT_REG_1, U503_1)
U505_1= NAND(S2_REG_0__1, U436_1)
U506_1= NAND(U498_1, MPX_REG_1)
U507_1= NAND(RDY_REG_1, U506_1)
U508_1= NAND(DSR_1, TRE_REG_1)
U509_1= NAND(U379_1, CONTA_TMP_REG_2__1)
U510_1= NAND(CONTA_TMP_REG_3__1, U376_1)
U511_1= NAND(CANALE_REG_3__1, U443_1)
U512_1= NAND(U376_1, CONTA_TMP_REG_2__1)
U513_1= NAND(CANALE_REG_2__1, U443_1)
U514_1= NAND(U470_1, CONTA_TMP_REG_1__1)
U515_1= NAND(CANALE_REG_1__1, U443_1)
U516_1= NAND(CANALE_REG_0__1, U443_1)
U517_1= NAND(U379_1, CONTA_TMP_REG_2__1, U493_1)
U518_1= NAND(U493_1, U379_1)
U519_1= NAND(U518_1, CONTA_TMP_REG_2__1)
U520_1= NAND(U493_1, CONTA_TMP_REG_0__1)
U521_1= NAND(CONTA_TMP_REG_1__1, U520_1)
U522_1= NAND(CONTA_TMP_REG_0__1, U443_1)
U523_1= NAND(TX_END_REG_1, ITFC_STATE_REG_1__1)
U524_1= NAND(TX_END_REG_1, ITFC_STATE_REG_0__1)
U525_1= NAND(ITFC_STATE_REG_1__1, U524_1)
U526_1= NAND(SHOT_REG_1, U425_1)
U527_1= NOT(U465_1)
U528_1= NAND(U595_1, U594_1, U474_1)
U529_1= NAND(NEXT_BIT_REG_1__1, U423_1)
U530_1= OR(NEXT_BIT_REG_1__1, NEXT_BIT_REG_2__1)
U531_1= NAND(U530_1, U422_1)
U532_1= NAND(U447_1, U531_1)
U533_1= NAND(ADD_291_U21_1, U375_1)
U534_1= NAND(TX_CONTA_REG_9__1, U419_1)
U535_1= NAND(ADD_291_U22_1, U375_1)
U536_1= NAND(TX_CONTA_REG_8__1, U419_1)
U537_1= NAND(ADD_291_U23_1, U375_1)
U538_1= NAND(TX_CONTA_REG_7__1, U419_1)
U539_1= NAND(ADD_291_U24_1, U375_1)
U540_1= NAND(TX_CONTA_REG_6__1, U419_1)
U541_1= NAND(ADD_291_U25_1, U375_1)
U542_1= NAND(TX_CONTA_REG_5__1, U419_1)
U543_1= NAND(ADD_291_U26_1, U375_1)
U544_1= NAND(TX_CONTA_REG_4__1, U419_1)
U545_1= NAND(ADD_291_U27_1, U375_1)
U546_1= NAND(TX_CONTA_REG_3__1, U419_1)
U547_1= NAND(ADD_291_U28_1, U375_1)
U548_1= NAND(TX_CONTA_REG_2__1, U419_1)
U549_1= NAND(U378_1, OUT_REG_REG_6__1)
U550_1= NAND(U377_1, OUT_REG_REG_2__1)
U551_1= NAND(U473_1, U445_1)
U552_1= NAND(U471_1, OUT_REG_REG_4__1)
U553_1= NAND(NEXT_BIT_REG_3__1, OUT_REG_REG_0__1)
U554_1= NAND(U550_1, U549_1, U551_1, U553_1, U552_1)
U555_1= NAND(U378_1, OUT_REG_REG_7__1)
U556_1= NAND(U377_1, OUT_REG_REG_3__1)
U557_1= NAND(U471_1, OUT_REG_REG_5__1)
U558_1= NAND(NEXT_BIT_REG_3__1, OUT_REG_REG_1__1)
U559_1= NAND(U558_1, U557_1, U556_1, U555_1)
U560_1= NAND(CONFIRM_REG_1, U438_1)
U561_1= NAND(S1_REG_2__1, S1_REG_0__1)
U562_1= NAND(U431_1, U429_1)
U563_1= OR(EOC_1, S1_REG_1__1)
U564_1= NAND(U563_1, U562_1)
U565_1= NAND(U492_1, U429_1)
U566_1= NAND(SOC_REG_1, U434_1)
U567_1= NAND(ERROR_REG_1, U426_1)
U568_1= NAND(TRE_REG_1, LOAD_REG_1)
U569_1= NAND(U568_1, U567_1)
U570_1= NAND(SEND_REG_1, U508_1)
U571_1= NAND(U569_1, U432_1)
U572_1= NAND(ITFC_STATE_REG_1__1, U425_1)
U573_1= NAND(ITFC_STATE_REG_0__1, U523_1)
U574_1= NAND(OUT_REG_REG_7__1, U465_1)
U575_1= NAND(DATA_IN_7__1, U527_1)
U576_1= NAND(OUT_REG_REG_6__1, U465_1)
U577_1= NAND(DATA_IN_6__1, U527_1)
U578_1= NAND(OUT_REG_REG_5__1, U465_1)
U579_1= NAND(DATA_IN_5__1, U527_1)
U580_1= NAND(OUT_REG_REG_4__1, U465_1)
U581_1= NAND(DATA_IN_4__1, U527_1)
U582_1= NAND(OUT_REG_REG_3__1, U465_1)
U583_1= NAND(DATA_IN_3__1, U527_1)
U584_1= NAND(OUT_REG_REG_2__1, U465_1)
U585_1= NAND(DATA_IN_2__1, U527_1)
U586_1= NAND(OUT_REG_REG_1__1, U465_1)
U587_1= NAND(DATA_IN_1__1, U527_1)
U588_1= NAND(OUT_REG_REG_0__1, U465_1)
U589_1= NAND(DATA_IN_0__1, U527_1)
U590_1= NAND(NEXT_BIT_REG_3__1, U423_1)
U591_1= NAND(U377_1, U475_1)
U592_1= NAND(NEXT_BIT_REG_2__1, U423_1)
U593_1= NAND(U378_1, U475_1)
U594_1= NAND(NEXT_BIT_REG_0__1, U448_1)
U595_1= NAND(U424_1, U422_1)
U596_1= NAND(NEXT_BIT_REG_0__1, U421_1)
U597_1= NAND(U474_1, U532_1)
U598_1= NAND(NEXT_BIT_REG_0__1, U554_1)
U599_1= NAND(U559_1, U422_1)
U600_1= NAND(S2_REG_1__1, U560_1, U441_1)
U601_1= NAND(S2_REG_0__1, U436_1)
U602_1= NAND(S1_REG_2__1, U427_1)
U603_1= NAND(S1_REG_0__1, U564_1)
U604_1= NAND(EOC_1, S1_REG_2__1, U428_1)
U605_1= NAND(U429_1, U430_1, S1_REG_1__1)
GT_255_U7_1= AND(TX_CONTA_REG_3__1, GT_255_U9_1)
ADD_291_U5_1= NOT(TX_CONTA_REG_0__1)
ADD_291_U6_1= NOT(TX_CONTA_REG_1__1)
ADD_291_U7_1= NAND(TX_CONTA_REG_1__1, TX_CONTA_REG_0__1)
ADD_291_U8_1= NOT(TX_CONTA_REG_2__1)
ADD_291_U9_1= NAND(TX_CONTA_REG_2__1, ADD_291_U32_1)
ADD_291_U10_1= NOT(TX_CONTA_REG_3__1)
ADD_291_U11_1= NAND(TX_CONTA_REG_3__1, ADD_291_U33_1)
ADD_291_U12_1= NOT(TX_CONTA_REG_4__1)
ADD_291_U13_1= NAND(TX_CONTA_REG_4__1, ADD_291_U34_1)
ADD_291_U14_1= NOT(TX_CONTA_REG_5__1)
ADD_291_U15_1= NAND(TX_CONTA_REG_5__1, ADD_291_U35_1)
ADD_291_U16_1= NOT(TX_CONTA_REG_6__1)
ADD_291_U17_1= NAND(TX_CONTA_REG_6__1, ADD_291_U36_1)
ADD_291_U18_1= NOT(TX_CONTA_REG_7__1)
ADD_291_U19_1= NAND(TX_CONTA_REG_7__1, ADD_291_U37_1)
ADD_291_U20_1= NOT(TX_CONTA_REG_8__1)
ADD_291_U21_1= NAND(ADD_291_U41_1, ADD_291_U40_1)
ADD_291_U22_1= NAND(ADD_291_U43_1, ADD_291_U42_1)
ADD_291_U23_1= NAND(ADD_291_U45_1, ADD_291_U44_1)
ADD_291_U24_1= NAND(ADD_291_U47_1, ADD_291_U46_1)
ADD_291_U25_1= NAND(ADD_291_U49_1, ADD_291_U48_1)
ADD_291_U26_1= NAND(ADD_291_U51_1, ADD_291_U50_1)
ADD_291_U27_1= NAND(ADD_291_U53_1, ADD_291_U52_1)
ADD_291_U28_1= NAND(ADD_291_U55_1, ADD_291_U54_1)
ADD_291_U29_1= NAND(ADD_291_U57_1, ADD_291_U56_1)
ADD_291_U30_1= NOT(TX_CONTA_REG_9__1)
ADD_291_U31_1= NAND(TX_CONTA_REG_8__1, ADD_291_U38_1)
ADD_291_U32_1= NOT(ADD_291_U7_1)
ADD_291_U33_1= NOT(ADD_291_U9_1)
ADD_291_U34_1= NOT(ADD_291_U11_1)
ADD_291_U35_1= NOT(ADD_291_U13_1)
ADD_291_U36_1= NOT(ADD_291_U15_1)
ADD_291_U37_1= NOT(ADD_291_U17_1)
ADD_291_U38_1= NOT(ADD_291_U19_1)
ADD_291_U39_1= NOT(ADD_291_U31_1)
ADD_291_U40_1= NAND(TX_CONTA_REG_9__1, ADD_291_U31_1)
ADD_291_U41_1= NAND(ADD_291_U39_1, ADD_291_U30_1)
ADD_291_U42_1= NAND(TX_CONTA_REG_8__1, ADD_291_U19_1)
ADD_291_U43_1= NAND(ADD_291_U38_1, ADD_291_U20_1)
ADD_291_U44_1= NAND(TX_CONTA_REG_7__1, ADD_291_U17_1)
ADD_291_U45_1= NAND(ADD_291_U37_1, ADD_291_U18_1)
ADD_291_U46_1= NAND(TX_CONTA_REG_6__1, ADD_291_U15_1)
ADD_291_U47_1= NAND(ADD_291_U36_1, ADD_291_U16_1)
ADD_291_U48_1= NAND(TX_CONTA_REG_5__1, ADD_291_U13_1)
ADD_291_U49_1= NAND(ADD_291_U35_1, ADD_291_U14_1)
ADD_291_U50_1= NAND(TX_CONTA_REG_4__1, ADD_291_U11_1)
ADD_291_U51_1= NAND(ADD_291_U34_1, ADD_291_U12_1)
ADD_291_U52_1= NAND(TX_CONTA_REG_3__1, ADD_291_U9_1)
ADD_291_U53_1= NAND(ADD_291_U33_1, ADD_291_U10_1)
ADD_291_U54_1= NAND(TX_CONTA_REG_2__1, ADD_291_U7_1)
ADD_291_U55_1= NAND(ADD_291_U32_1, ADD_291_U8_1)
ADD_291_U56_1= NAND(TX_CONTA_REG_1__1, ADD_291_U5_1)
ADD_291_U57_1= NAND(TX_CONTA_REG_0__1, ADD_291_U6_1)
GT_255_U6_1= OR(TX_CONTA_REG_7__1, TX_CONTA_REG_9__1, TX_CONTA_REG_8__1, GT_255_U8_1)

##################################Unroll 2
CANALE_REG_3__3 = BUF(U416_2)
CANALE_REG_2__3 = BUF(U415_2)
CANALE_REG_1__3 = BUF(U414_2)
CANALE_REG_0__3 = BUF(U413_2)
CONTA_TMP_REG_3__3 = BUF(U417_2)
CONTA_TMP_REG_2__3 = BUF(U412_2)
CONTA_TMP_REG_1__3 = BUF(U411_2)
CONTA_TMP_REG_0__3 = BUF(U410_2)
ITFC_STATE_REG_1__3 = BUF(U452_2)
ITFC_STATE_REG_0__3 = BUF(U409_2)
OUT_REG_REG_7__3 = BUF(U453_2)
OUT_REG_REG_6__3 = BUF(U454_2)
OUT_REG_REG_5__3 = BUF(U455_2)
OUT_REG_REG_4__3 = BUF(U456_2)
OUT_REG_REG_3__3 = BUF(U457_2)
OUT_REG_REG_2__3 = BUF(U458_2)
OUT_REG_REG_1__3 = BUF(U459_2)
OUT_REG_REG_0__3 = BUF(U460_2)
NEXT_BIT_REG_3__3 = BUF(U461_2)
NEXT_BIT_REG_2__3 = BUF(U408_2)
NEXT_BIT_REG_1__3 = BUF(U407_2)
NEXT_BIT_REG_0__3 = BUF(U462_2)
TX_CONTA_REG_9__3 = BUF(U406_2)
TX_CONTA_REG_8__3 = BUF(U405_2)
TX_CONTA_REG_7__3 = BUF(U404_2)
TX_CONTA_REG_6__3 = BUF(U403_2)
TX_CONTA_REG_5__3 = BUF(U402_2)
TX_CONTA_REG_4__3 = BUF(U401_2)
TX_CONTA_REG_3__3 = BUF(U400_2)
TX_CONTA_REG_2__3 = BUF(U399_2)
TX_CONTA_REG_1__3 = BUF(U398_2)
TX_CONTA_REG_0__3 = BUF(U397_2)
LOAD_REG_3 = BUF(U396_2)
SEND_DATA_REG_3 = BUF(U395_2)
SEND_EN_REG_3 = BUF(U394_2)
MUX_EN_REG_3 = BUF(U393_2)
TRE_REG_3 = BUF(U392_2)
LOAD_DATO_REG_3 = BUF(U391_2)
SOC_REG_3 = BUF(U450_2)
SEND_REG_3 = BUF(U390_2)
MPX_REG_3 = BUF(U389_2)
CONFIRM_REG_3 = BUF(U388_2)
SHOT_REG_3 = BUF(U387_2)
ADD_MPX2_REG_3 = BUF(U386_2)
RDY_REG_3 = BUF(U385_2)
ERROR_REG_3 = BUF(U451_2)
S1_REG_2__3 = BUF(U383_2)
S1_REG_1__3 = BUF(U464_2)
S1_REG_0__3 = BUF(U384_2)
S2_REG_1__3 = BUF(U463_2)
S2_REG_0__3 = BUF(U382_2)
TX_END_REG_3 = BUF(U381_2)
DATA_OUT_REG_3 = BUF(U380_2)





GT_255_U10_2= OR(TX_CONTA_REG_4__2, GT_255_U7_2)
GT_255_U9_2= OR(TX_CONTA_REG_2__2, TX_CONTA_REG_0__2, TX_CONTA_REG_1__2)
GT_255_U8_2= AND(TX_CONTA_REG_5__2, TX_CONTA_REG_6__2, GT_255_U10_2)
U375_2= AND(SEND_EN_REG_2, U420_2)
U376_2= AND(U493_2, U509_2)
U377_2= AND(NEXT_BIT_REG_2__2, NEXT_BIT_REG_1__2)
U378_2= AND(NEXT_BIT_REG_1__2, U446_2)
U379_2= AND(CONTA_TMP_REG_1__2, CONTA_TMP_REG_0__2)
U380_2= NAND(U599_2, U598_2, U474_2)
U381_2= AND(U473_2, U445_2, U475_2)
U382_2= NAND(U439_2, U472_2)
U383_2= NAND(U434_2, U561_2)
U384_2= NAND(U605_2, U604_2, S1_REG_0__2)
U385_2= NAND(U472_2, U507_2)
U386_2= OR(U467_2, ADD_MPX2_REG_2)
U387_2= NAND(U505_2, U504_2)
U388_2= NAND(U502_2, U501_2)
U389_2= NAND(U466_2, U499_2)
U390_2= NAND(U497_2, U496_2)
U391_2= NAND(U489_2, U494_2)
U392_2= OR(TRE_REG_2, TX_END_REG_2, LOAD_REG_2)
U393_2= NAND(U491_2, U490_2)
U394_2= NAND(U488_2, U487_2)
U395_2= NAND(U486_2, U485_2)
U396_2= NAND(U482_2, U481_2)
U397_2= NAND(U479_2, U478_2)
U398_2= NAND(U477_2, U476_2)
U399_2= NAND(U548_2, U547_2)
U400_2= NAND(U546_2, U545_2)
U401_2= NAND(U544_2, U543_2)
U402_2= NAND(U542_2, U541_2)
U403_2= NAND(U540_2, U539_2)
U404_2= NAND(U538_2, U537_2)
U405_2= NAND(U536_2, U535_2)
U406_2= NAND(U534_2, U533_2)
U407_2= NAND(U529_2, U528_2)
U408_2= NAND(U593_2, U592_2, U448_2)
U409_2= NAND(U526_2, U525_2)
U410_2= NAND(U444_2, U522_2)
U411_2= NAND(U468_2, U521_2)
U412_2= NAND(U469_2, U519_2)
U413_2= NAND(U444_2, U516_2)
U414_2= NAND(U515_2, U468_2, U514_2)
U415_2= NAND(U512_2, U469_2, U513_2)
U416_2= NAND(U511_2, U510_2)
U417_2= AND(CONTA_TMP_REG_3__2, U517_2)
U418_2= NOT(CONTA_TMP_REG_0__2)
U419_2= NOT(SEND_EN_REG_2)
U420_2= NOT(GT_255_U6_2)
U421_2= NAND(GT_255_U6_2, SEND_EN_REG_2)
U422_2= NOT(NEXT_BIT_REG_0__2)
U423_2= NAND(NEXT_BIT_REG_0__2, U474_2)
U424_2= OR(NEXT_BIT_REG_3__2, NEXT_BIT_REG_2__2)
U425_2= NOT(ITFC_STATE_REG_0__2)
U426_2= NOT(LOAD_REG_2)
U427_2= NOT(S1_REG_0__2)
U428_2= NOT(S1_REG_1__2)
U429_2= NOT(S1_REG_2__2)
U430_2= NOT(RDY_REG_2)
U431_2= NAND(RDY_REG_2, S1_REG_1__2)
U432_2= NOT(SEND_REG_2)
U433_2= NOT(TRE_REG_2)
U434_2= NAND(S1_REG_1__2, U427_2)
U435_2= NOT(ITFC_STATE_REG_1__2)
U436_2= NOT(S2_REG_1__2)
U437_2= NOT(CONFIRM_REG_2)
U438_2= NOT(MPX_REG_2)
U439_2= NAND(S2_REG_1__2, U441_2, CONFIRM_REG_2)
U440_2= NOT(TX_END_REG_2)
U441_2= NOT(S2_REG_0__2)
U442_2= NOT(CONTA_TMP_REG_1__2)
U443_2= NAND(U492_2, S1_REG_2__2)
U444_2= NAND(U376_2, U418_2)
U445_2= NOT(NEXT_BIT_REG_1__2)
U446_2= NOT(NEXT_BIT_REG_2__2)
U447_2= NOT(NEXT_BIT_REG_3__2)
U448_2= NAND(NEXT_BIT_REG_2__2, U445_2)
U449_2= NOT(EOC_2)
U450_2= NAND(U566_2, U565_2)
U451_2= NAND(U571_2, U570_2)
U452_2= NAND(U573_2, U572_2)
U453_2= NAND(U575_2, U574_2)
U454_2= NAND(U577_2, U576_2)
U455_2= NAND(U579_2, U578_2)
U456_2= NAND(U581_2, U580_2)
U457_2= NAND(U583_2, U582_2)
U458_2= NAND(U585_2, U584_2)
U459_2= NAND(U587_2, U586_2)
U460_2= NAND(U589_2, U588_2)
U461_2= NAND(U591_2, U590_2)
U462_2= NAND(U597_2, U596_2)
U463_2= NAND(U601_2, U600_2)
U464_2= NAND(U603_2, U602_2)
U465_2= NAND(LOAD_REG_2, U433_2)
U466_2= NAND(U498_2, U438_2)
U467_2= NOT(U466_2)
U468_2= NAND(CONTA_TMP_REG_0__2, U442_2, U376_2)
U469_2= NAND(U376_2, U379_2)
U470_2= NOT(U444_2)
U471_2= NOT(U448_2)
U472_2= NAND(U441_2, U436_2, SEND_DATA_REG_2)
U473_2= NOT(U424_2)
U474_2= NOT(U421_2)
U475_2= NOT(U423_2)
U476_2= NAND(ADD_291_U29_2, U375_2)
U477_2= NAND(TX_CONTA_REG_1__2, U419_2)
U478_2= NAND(ADD_291_U5_2, U375_2)
U479_2= NAND(TX_CONTA_REG_0__2, U419_2)
U480_2= NAND(ITFC_STATE_REG_0__2, U435_2)
U481_2= NAND(U425_2, U435_2, SHOT_REG_2)
U482_2= NAND(LOAD_REG_2, U480_2)
U483_2= NOT(U431_2)
U484_2= NAND(U483_2, S1_REG_0__2)
U485_2= NAND(S1_REG_1__2, S1_REG_0__2, S1_REG_2__2)
U486_2= NAND(SEND_DATA_REG_2, U484_2)
U487_2= NAND(TRE_REG_2, SEND_REG_2, DSR_2)
U488_2= NAND(SEND_EN_REG_2, U440_2)
U489_2= NAND(S1_REG_2__2, S1_REG_0__2, U428_2, U449_2)
U490_2= OR(S1_REG_2__2, S1_REG_1__2, S1_REG_0__2)
U491_2= NAND(MUX_EN_REG_2, U489_2)
U492_2= NOT(U434_2)
U493_2= NOT(U443_2)
U494_2= NAND(LOAD_DATO_REG_2, U443_2)
U495_2= NAND(ITFC_STATE_REG_1__2, U425_2)
U496_2= NAND(SEND_REG_2, U495_2)
U497_2= NAND(ITFC_STATE_REG_0__2, U435_2)
U498_2= NOT(U439_2)
U499_2= NAND(MPX_REG_2, U439_2)
U500_2= OR(ITFC_STATE_REG_0__2, ITFC_STATE_REG_1__2)
U501_2= NAND(ITFC_STATE_REG_1__2, ITFC_STATE_REG_0__2, TX_END_REG_2)
U502_2= NAND(CONFIRM_REG_2, U500_2)
U503_2= NAND(U441_2, U437_2, S2_REG_1__2)
U504_2= NAND(SHOT_REG_2, U503_2)
U505_2= NAND(S2_REG_0__2, U436_2)
U506_2= NAND(U498_2, MPX_REG_2)
U507_2= NAND(RDY_REG_2, U506_2)
U508_2= NAND(DSR_2, TRE_REG_2)
U509_2= NAND(U379_2, CONTA_TMP_REG_2__2)
U510_2= NAND(CONTA_TMP_REG_3__2, U376_2)
U511_2= NAND(CANALE_REG_3__2, U443_2)
U512_2= NAND(U376_2, CONTA_TMP_REG_2__2)
U513_2= NAND(CANALE_REG_2__2, U443_2)
U514_2= NAND(U470_2, CONTA_TMP_REG_1__2)
U515_2= NAND(CANALE_REG_1__2, U443_2)
U516_2= NAND(CANALE_REG_0__2, U443_2)
U517_2= NAND(U379_2, CONTA_TMP_REG_2__2, U493_2)
U518_2= NAND(U493_2, U379_2)
U519_2= NAND(U518_2, CONTA_TMP_REG_2__2)
U520_2= NAND(U493_2, CONTA_TMP_REG_0__2)
U521_2= NAND(CONTA_TMP_REG_1__2, U520_2)
U522_2= NAND(CONTA_TMP_REG_0__2, U443_2)
U523_2= NAND(TX_END_REG_2, ITFC_STATE_REG_1__2)
U524_2= NAND(TX_END_REG_2, ITFC_STATE_REG_0__2)
U525_2= NAND(ITFC_STATE_REG_1__2, U524_2)
U526_2= NAND(SHOT_REG_2, U425_2)
U527_2= NOT(U465_2)
U528_2= NAND(U595_2, U594_2, U474_2)
U529_2= NAND(NEXT_BIT_REG_1__2, U423_2)
U530_2= OR(NEXT_BIT_REG_1__2, NEXT_BIT_REG_2__2)
U531_2= NAND(U530_2, U422_2)
U532_2= NAND(U447_2, U531_2)
U533_2= NAND(ADD_291_U21_2, U375_2)
U534_2= NAND(TX_CONTA_REG_9__2, U419_2)
U535_2= NAND(ADD_291_U22_2, U375_2)
U536_2= NAND(TX_CONTA_REG_8__2, U419_2)
U537_2= NAND(ADD_291_U23_2, U375_2)
U538_2= NAND(TX_CONTA_REG_7__2, U419_2)
U539_2= NAND(ADD_291_U24_2, U375_2)
U540_2= NAND(TX_CONTA_REG_6__2, U419_2)
U541_2= NAND(ADD_291_U25_2, U375_2)
U542_2= NAND(TX_CONTA_REG_5__2, U419_2)
U543_2= NAND(ADD_291_U26_2, U375_2)
U544_2= NAND(TX_CONTA_REG_4__2, U419_2)
U545_2= NAND(ADD_291_U27_2, U375_2)
U546_2= NAND(TX_CONTA_REG_3__2, U419_2)
U547_2= NAND(ADD_291_U28_2, U375_2)
U548_2= NAND(TX_CONTA_REG_2__2, U419_2)
U549_2= NAND(U378_2, OUT_REG_REG_6__2)
U550_2= NAND(U377_2, OUT_REG_REG_2__2)
U551_2= NAND(U473_2, U445_2)
U552_2= NAND(U471_2, OUT_REG_REG_4__2)
U553_2= NAND(NEXT_BIT_REG_3__2, OUT_REG_REG_0__2)
U554_2= NAND(U550_2, U549_2, U551_2, U553_2, U552_2)
U555_2= NAND(U378_2, OUT_REG_REG_7__2)
U556_2= NAND(U377_2, OUT_REG_REG_3__2)
U557_2= NAND(U471_2, OUT_REG_REG_5__2)
U558_2= NAND(NEXT_BIT_REG_3__2, OUT_REG_REG_1__2)
U559_2= NAND(U558_2, U557_2, U556_2, U555_2)
U560_2= NAND(CONFIRM_REG_2, U438_2)
U561_2= NAND(S1_REG_2__2, S1_REG_0__2)
U562_2= NAND(U431_2, U429_2)
U563_2= OR(EOC_2, S1_REG_1__2)
U564_2= NAND(U563_2, U562_2)
U565_2= NAND(U492_2, U429_2)
U566_2= NAND(SOC_REG_2, U434_2)
U567_2= NAND(ERROR_REG_2, U426_2)
U568_2= NAND(TRE_REG_2, LOAD_REG_2)
U569_2= NAND(U568_2, U567_2)
U570_2= NAND(SEND_REG_2, U508_2)
U571_2= NAND(U569_2, U432_2)
U572_2= NAND(ITFC_STATE_REG_1__2, U425_2)
U573_2= NAND(ITFC_STATE_REG_0__2, U523_2)
U574_2= NAND(OUT_REG_REG_7__2, U465_2)
U575_2= NAND(DATA_IN_7__2, U527_2)
U576_2= NAND(OUT_REG_REG_6__2, U465_2)
U577_2= NAND(DATA_IN_6__2, U527_2)
U578_2= NAND(OUT_REG_REG_5__2, U465_2)
U579_2= NAND(DATA_IN_5__2, U527_2)
U580_2= NAND(OUT_REG_REG_4__2, U465_2)
U581_2= NAND(DATA_IN_4__2, U527_2)
U582_2= NAND(OUT_REG_REG_3__2, U465_2)
U583_2= NAND(DATA_IN_3__2, U527_2)
U584_2= NAND(OUT_REG_REG_2__2, U465_2)
U585_2= NAND(DATA_IN_2__2, U527_2)
U586_2= NAND(OUT_REG_REG_1__2, U465_2)
U587_2= NAND(DATA_IN_1__2, U527_2)
U588_2= NAND(OUT_REG_REG_0__2, U465_2)
U589_2= NAND(DATA_IN_0__2, U527_2)
U590_2= NAND(NEXT_BIT_REG_3__2, U423_2)
U591_2= NAND(U377_2, U475_2)
U592_2= NAND(NEXT_BIT_REG_2__2, U423_2)
U593_2= NAND(U378_2, U475_2)
U594_2= NAND(NEXT_BIT_REG_0__2, U448_2)
U595_2= NAND(U424_2, U422_2)
U596_2= NAND(NEXT_BIT_REG_0__2, U421_2)
U597_2= NAND(U474_2, U532_2)
U598_2= NAND(NEXT_BIT_REG_0__2, U554_2)
U599_2= NAND(U559_2, U422_2)
U600_2= NAND(S2_REG_1__2, U560_2, U441_2)
U601_2= NAND(S2_REG_0__2, U436_2)
U602_2= NAND(S1_REG_2__2, U427_2)
U603_2= NAND(S1_REG_0__2, U564_2)
U604_2= NAND(EOC_2, S1_REG_2__2, U428_2)
U605_2= NAND(U429_2, U430_2, S1_REG_1__2)
GT_255_U7_2= AND(TX_CONTA_REG_3__2, GT_255_U9_2)
ADD_291_U5_2= NOT(TX_CONTA_REG_0__2)
ADD_291_U6_2= NOT(TX_CONTA_REG_1__2)
ADD_291_U7_2= NAND(TX_CONTA_REG_1__2, TX_CONTA_REG_0__2)
ADD_291_U8_2= NOT(TX_CONTA_REG_2__2)
ADD_291_U9_2= NAND(TX_CONTA_REG_2__2, ADD_291_U32_2)
ADD_291_U10_2= NOT(TX_CONTA_REG_3__2)
ADD_291_U11_2= NAND(TX_CONTA_REG_3__2, ADD_291_U33_2)
ADD_291_U12_2= NOT(TX_CONTA_REG_4__2)
ADD_291_U13_2= NAND(TX_CONTA_REG_4__2, ADD_291_U34_2)
ADD_291_U14_2= NOT(TX_CONTA_REG_5__2)
ADD_291_U15_2= NAND(TX_CONTA_REG_5__2, ADD_291_U35_2)
ADD_291_U16_2= NOT(TX_CONTA_REG_6__2)
ADD_291_U17_2= NAND(TX_CONTA_REG_6__2, ADD_291_U36_2)
ADD_291_U18_2= NOT(TX_CONTA_REG_7__2)
ADD_291_U19_2= NAND(TX_CONTA_REG_7__2, ADD_291_U37_2)
ADD_291_U20_2= NOT(TX_CONTA_REG_8__2)
ADD_291_U21_2= NAND(ADD_291_U41_2, ADD_291_U40_2)
ADD_291_U22_2= NAND(ADD_291_U43_2, ADD_291_U42_2)
ADD_291_U23_2= NAND(ADD_291_U45_2, ADD_291_U44_2)
ADD_291_U24_2= NAND(ADD_291_U47_2, ADD_291_U46_2)
ADD_291_U25_2= NAND(ADD_291_U49_2, ADD_291_U48_2)
ADD_291_U26_2= NAND(ADD_291_U51_2, ADD_291_U50_2)
ADD_291_U27_2= NAND(ADD_291_U53_2, ADD_291_U52_2)
ADD_291_U28_2= NAND(ADD_291_U55_2, ADD_291_U54_2)
ADD_291_U29_2= NAND(ADD_291_U57_2, ADD_291_U56_2)
ADD_291_U30_2= NOT(TX_CONTA_REG_9__2)
ADD_291_U31_2= NAND(TX_CONTA_REG_8__2, ADD_291_U38_2)
ADD_291_U32_2= NOT(ADD_291_U7_2)
ADD_291_U33_2= NOT(ADD_291_U9_2)
ADD_291_U34_2= NOT(ADD_291_U11_2)
ADD_291_U35_2= NOT(ADD_291_U13_2)
ADD_291_U36_2= NOT(ADD_291_U15_2)
ADD_291_U37_2= NOT(ADD_291_U17_2)
ADD_291_U38_2= NOT(ADD_291_U19_2)
ADD_291_U39_2= NOT(ADD_291_U31_2)
ADD_291_U40_2= NAND(TX_CONTA_REG_9__2, ADD_291_U31_2)
ADD_291_U41_2= NAND(ADD_291_U39_2, ADD_291_U30_2)
ADD_291_U42_2= NAND(TX_CONTA_REG_8__2, ADD_291_U19_2)
ADD_291_U43_2= NAND(ADD_291_U38_2, ADD_291_U20_2)
ADD_291_U44_2= NAND(TX_CONTA_REG_7__2, ADD_291_U17_2)
ADD_291_U45_2= NAND(ADD_291_U37_2, ADD_291_U18_2)
ADD_291_U46_2= NAND(TX_CONTA_REG_6__2, ADD_291_U15_2)
ADD_291_U47_2= NAND(ADD_291_U36_2, ADD_291_U16_2)
ADD_291_U48_2= NAND(TX_CONTA_REG_5__2, ADD_291_U13_2)
ADD_291_U49_2= NAND(ADD_291_U35_2, ADD_291_U14_2)
ADD_291_U50_2= NAND(TX_CONTA_REG_4__2, ADD_291_U11_2)
ADD_291_U51_2= NAND(ADD_291_U34_2, ADD_291_U12_2)
ADD_291_U52_2= NAND(TX_CONTA_REG_3__2, ADD_291_U9_2)
ADD_291_U53_2= NAND(ADD_291_U33_2, ADD_291_U10_2)
ADD_291_U54_2= NAND(TX_CONTA_REG_2__2, ADD_291_U7_2)
ADD_291_U55_2= NAND(ADD_291_U32_2, ADD_291_U8_2)
ADD_291_U56_2= NAND(TX_CONTA_REG_1__2, ADD_291_U5_2)
ADD_291_U57_2= NAND(TX_CONTA_REG_0__2, ADD_291_U6_2)
GT_255_U6_2= OR(TX_CONTA_REG_7__2, TX_CONTA_REG_9__2, TX_CONTA_REG_8__2, GT_255_U8_2)

##################################Unroll 3
CANALE_REG_3__4 = BUF(U416_3)
CANALE_REG_2__4 = BUF(U415_3)
CANALE_REG_1__4 = BUF(U414_3)
CANALE_REG_0__4 = BUF(U413_3)
CONTA_TMP_REG_3__4 = BUF(U417_3)
CONTA_TMP_REG_2__4 = BUF(U412_3)
CONTA_TMP_REG_1__4 = BUF(U411_3)
CONTA_TMP_REG_0__4 = BUF(U410_3)
ITFC_STATE_REG_1__4 = BUF(U452_3)
ITFC_STATE_REG_0__4 = BUF(U409_3)
OUT_REG_REG_7__4 = BUF(U453_3)
OUT_REG_REG_6__4 = BUF(U454_3)
OUT_REG_REG_5__4 = BUF(U455_3)
OUT_REG_REG_4__4 = BUF(U456_3)
OUT_REG_REG_3__4 = BUF(U457_3)
OUT_REG_REG_2__4 = BUF(U458_3)
OUT_REG_REG_1__4 = BUF(U459_3)
OUT_REG_REG_0__4 = BUF(U460_3)
NEXT_BIT_REG_3__4 = BUF(U461_3)
NEXT_BIT_REG_2__4 = BUF(U408_3)
NEXT_BIT_REG_1__4 = BUF(U407_3)
NEXT_BIT_REG_0__4 = BUF(U462_3)
TX_CONTA_REG_9__4 = BUF(U406_3)
TX_CONTA_REG_8__4 = BUF(U405_3)
TX_CONTA_REG_7__4 = BUF(U404_3)
TX_CONTA_REG_6__4 = BUF(U403_3)
TX_CONTA_REG_5__4 = BUF(U402_3)
TX_CONTA_REG_4__4 = BUF(U401_3)
TX_CONTA_REG_3__4 = BUF(U400_3)
TX_CONTA_REG_2__4 = BUF(U399_3)
TX_CONTA_REG_1__4 = BUF(U398_3)
TX_CONTA_REG_0__4 = BUF(U397_3)
LOAD_REG_4 = BUF(U396_3)
SEND_DATA_REG_4 = BUF(U395_3)
SEND_EN_REG_4 = BUF(U394_3)
MUX_EN_REG_4 = BUF(U393_3)
TRE_REG_4 = BUF(U392_3)
LOAD_DATO_REG_4 = BUF(U391_3)
SOC_REG_4 = BUF(U450_3)
SEND_REG_4 = BUF(U390_3)
MPX_REG_4 = BUF(U389_3)
CONFIRM_REG_4 = BUF(U388_3)
SHOT_REG_4 = BUF(U387_3)
ADD_MPX2_REG_4 = BUF(U386_3)
RDY_REG_4 = BUF(U385_3)
ERROR_REG_4 = BUF(U451_3)
S1_REG_2__4 = BUF(U383_3)
S1_REG_1__4 = BUF(U464_3)
S1_REG_0__4 = BUF(U384_3)
S2_REG_1__4 = BUF(U463_3)
S2_REG_0__4 = BUF(U382_3)
TX_END_REG_4 = BUF(U381_3)
DATA_OUT_REG_4 = BUF(U380_3)





GT_255_U10_3= OR(TX_CONTA_REG_4__3, GT_255_U7_3)
GT_255_U9_3= OR(TX_CONTA_REG_2__3, TX_CONTA_REG_0__3, TX_CONTA_REG_1__3)
GT_255_U8_3= AND(TX_CONTA_REG_5__3, TX_CONTA_REG_6__3, GT_255_U10_3)
U375_3= AND(SEND_EN_REG_3, U420_3)
U376_3= AND(U493_3, U509_3)
U377_3= AND(NEXT_BIT_REG_2__3, NEXT_BIT_REG_1__3)
U378_3= AND(NEXT_BIT_REG_1__3, U446_3)
U379_3= AND(CONTA_TMP_REG_1__3, CONTA_TMP_REG_0__3)
U380_3= NAND(U599_3, U598_3, U474_3)
U381_3= AND(U473_3, U445_3, U475_3)
U382_3= NAND(U439_3, U472_3)
U383_3= NAND(U434_3, U561_3)
U384_3= NAND(U605_3, U604_3, S1_REG_0__3)
U385_3= NAND(U472_3, U507_3)
U386_3= OR(U467_3, ADD_MPX2_REG_3)
U387_3= NAND(U505_3, U504_3)
U388_3= NAND(U502_3, U501_3)
U389_3= NAND(U466_3, U499_3)
U390_3= NAND(U497_3, U496_3)
U391_3= NAND(U489_3, U494_3)
U392_3= OR(TRE_REG_3, TX_END_REG_3, LOAD_REG_3)
U393_3= NAND(U491_3, U490_3)
U394_3= NAND(U488_3, U487_3)
U395_3= NAND(U486_3, U485_3)
U396_3= NAND(U482_3, U481_3)
U397_3= NAND(U479_3, U478_3)
U398_3= NAND(U477_3, U476_3)
U399_3= NAND(U548_3, U547_3)
U400_3= NAND(U546_3, U545_3)
U401_3= NAND(U544_3, U543_3)
U402_3= NAND(U542_3, U541_3)
U403_3= NAND(U540_3, U539_3)
U404_3= NAND(U538_3, U537_3)
U405_3= NAND(U536_3, U535_3)
U406_3= NAND(U534_3, U533_3)
U407_3= NAND(U529_3, U528_3)
U408_3= NAND(U593_3, U592_3, U448_3)
U409_3= NAND(U526_3, U525_3)
U410_3= NAND(U444_3, U522_3)
U411_3= NAND(U468_3, U521_3)
U412_3= NAND(U469_3, U519_3)
U413_3= NAND(U444_3, U516_3)
U414_3= NAND(U515_3, U468_3, U514_3)
U415_3= NAND(U512_3, U469_3, U513_3)
U416_3= NAND(U511_3, U510_3)
U417_3= AND(CONTA_TMP_REG_3__3, U517_3)
U418_3= NOT(CONTA_TMP_REG_0__3)
U419_3= NOT(SEND_EN_REG_3)
U420_3= NOT(GT_255_U6_3)
U421_3= NAND(GT_255_U6_3, SEND_EN_REG_3)
U422_3= NOT(NEXT_BIT_REG_0__3)
U423_3= NAND(NEXT_BIT_REG_0__3, U474_3)
U424_3= OR(NEXT_BIT_REG_3__3, NEXT_BIT_REG_2__3)
U425_3= NOT(ITFC_STATE_REG_0__3)
U426_3= NOT(LOAD_REG_3)
U427_3= NOT(S1_REG_0__3)
U428_3= NOT(S1_REG_1__3)
U429_3= NOT(S1_REG_2__3)
U430_3= NOT(RDY_REG_3)
U431_3= NAND(RDY_REG_3, S1_REG_1__3)
U432_3= NOT(SEND_REG_3)
U433_3= NOT(TRE_REG_3)
U434_3= NAND(S1_REG_1__3, U427_3)
U435_3= NOT(ITFC_STATE_REG_1__3)
U436_3= NOT(S2_REG_1__3)
U437_3= NOT(CONFIRM_REG_3)
U438_3= NOT(MPX_REG_3)
U439_3= NAND(S2_REG_1__3, U441_3, CONFIRM_REG_3)
U440_3= NOT(TX_END_REG_3)
U441_3= NOT(S2_REG_0__3)
U442_3= NOT(CONTA_TMP_REG_1__3)
U443_3= NAND(U492_3, S1_REG_2__3)
U444_3= NAND(U376_3, U418_3)
U445_3= NOT(NEXT_BIT_REG_1__3)
U446_3= NOT(NEXT_BIT_REG_2__3)
U447_3= NOT(NEXT_BIT_REG_3__3)
U448_3= NAND(NEXT_BIT_REG_2__3, U445_3)
U449_3= NOT(EOC_3)
U450_3= NAND(U566_3, U565_3)
U451_3= NAND(U571_3, U570_3)
U452_3= NAND(U573_3, U572_3)
U453_3= NAND(U575_3, U574_3)
U454_3= NAND(U577_3, U576_3)
U455_3= NAND(U579_3, U578_3)
U456_3= NAND(U581_3, U580_3)
U457_3= NAND(U583_3, U582_3)
U458_3= NAND(U585_3, U584_3)
U459_3= NAND(U587_3, U586_3)
U460_3= NAND(U589_3, U588_3)
U461_3= NAND(U591_3, U590_3)
U462_3= NAND(U597_3, U596_3)
U463_3= NAND(U601_3, U600_3)
U464_3= NAND(U603_3, U602_3)
U465_3= NAND(LOAD_REG_3, U433_3)
U466_3= NAND(U498_3, U438_3)
U467_3= NOT(U466_3)
U468_3= NAND(CONTA_TMP_REG_0__3, U442_3, U376_3)
U469_3= NAND(U376_3, U379_3)
U470_3= NOT(U444_3)
U471_3= NOT(U448_3)
U472_3= NAND(U441_3, U436_3, SEND_DATA_REG_3)
U473_3= NOT(U424_3)
U474_3= NOT(U421_3)
U475_3= NOT(U423_3)
U476_3= NAND(ADD_291_U29_3, U375_3)
U477_3= NAND(TX_CONTA_REG_1__3, U419_3)
U478_3= NAND(ADD_291_U5_3, U375_3)
U479_3= NAND(TX_CONTA_REG_0__3, U419_3)
U480_3= NAND(ITFC_STATE_REG_0__3, U435_3)
U481_3= NAND(U425_3, U435_3, SHOT_REG_3)
U482_3= NAND(LOAD_REG_3, U480_3)
U483_3= NOT(U431_3)
U484_3= NAND(U483_3, S1_REG_0__3)
U485_3= NAND(S1_REG_1__3, S1_REG_0__3, S1_REG_2__3)
U486_3= NAND(SEND_DATA_REG_3, U484_3)
U487_3= NAND(TRE_REG_3, SEND_REG_3, DSR_3)
U488_3= NAND(SEND_EN_REG_3, U440_3)
U489_3= NAND(S1_REG_2__3, S1_REG_0__3, U428_3, U449_3)
U490_3= OR(S1_REG_2__3, S1_REG_1__3, S1_REG_0__3)
U491_3= NAND(MUX_EN_REG_3, U489_3)
U492_3= NOT(U434_3)
U493_3= NOT(U443_3)
U494_3= NAND(LOAD_DATO_REG_3, U443_3)
U495_3= NAND(ITFC_STATE_REG_1__3, U425_3)
U496_3= NAND(SEND_REG_3, U495_3)
U497_3= NAND(ITFC_STATE_REG_0__3, U435_3)
U498_3= NOT(U439_3)
U499_3= NAND(MPX_REG_3, U439_3)
U500_3= OR(ITFC_STATE_REG_0__3, ITFC_STATE_REG_1__3)
U501_3= NAND(ITFC_STATE_REG_1__3, ITFC_STATE_REG_0__3, TX_END_REG_3)
U502_3= NAND(CONFIRM_REG_3, U500_3)
U503_3= NAND(U441_3, U437_3, S2_REG_1__3)
U504_3= NAND(SHOT_REG_3, U503_3)
U505_3= NAND(S2_REG_0__3, U436_3)
U506_3= NAND(U498_3, MPX_REG_3)
U507_3= NAND(RDY_REG_3, U506_3)
U508_3= NAND(DSR_3, TRE_REG_3)
U509_3= NAND(U379_3, CONTA_TMP_REG_2__3)
U510_3= NAND(CONTA_TMP_REG_3__3, U376_3)
U511_3= NAND(CANALE_REG_3__3, U443_3)
U512_3= NAND(U376_3, CONTA_TMP_REG_2__3)
U513_3= NAND(CANALE_REG_2__3, U443_3)
U514_3= NAND(U470_3, CONTA_TMP_REG_1__3)
U515_3= NAND(CANALE_REG_1__3, U443_3)
U516_3= NAND(CANALE_REG_0__3, U443_3)
U517_3= NAND(U379_3, CONTA_TMP_REG_2__3, U493_3)
U518_3= NAND(U493_3, U379_3)
U519_3= NAND(U518_3, CONTA_TMP_REG_2__3)
U520_3= NAND(U493_3, CONTA_TMP_REG_0__3)
U521_3= NAND(CONTA_TMP_REG_1__3, U520_3)
U522_3= NAND(CONTA_TMP_REG_0__3, U443_3)
U523_3= NAND(TX_END_REG_3, ITFC_STATE_REG_1__3)
U524_3= NAND(TX_END_REG_3, ITFC_STATE_REG_0__3)
U525_3= NAND(ITFC_STATE_REG_1__3, U524_3)
U526_3= NAND(SHOT_REG_3, U425_3)
U527_3= NOT(U465_3)
U528_3= NAND(U595_3, U594_3, U474_3)
U529_3= NAND(NEXT_BIT_REG_1__3, U423_3)
U530_3= OR(NEXT_BIT_REG_1__3, NEXT_BIT_REG_2__3)
U531_3= NAND(U530_3, U422_3)
U532_3= NAND(U447_3, U531_3)
U533_3= NAND(ADD_291_U21_3, U375_3)
U534_3= NAND(TX_CONTA_REG_9__3, U419_3)
U535_3= NAND(ADD_291_U22_3, U375_3)
U536_3= NAND(TX_CONTA_REG_8__3, U419_3)
U537_3= NAND(ADD_291_U23_3, U375_3)
U538_3= NAND(TX_CONTA_REG_7__3, U419_3)
U539_3= NAND(ADD_291_U24_3, U375_3)
U540_3= NAND(TX_CONTA_REG_6__3, U419_3)
U541_3= NAND(ADD_291_U25_3, U375_3)
U542_3= NAND(TX_CONTA_REG_5__3, U419_3)
U543_3= NAND(ADD_291_U26_3, U375_3)
U544_3= NAND(TX_CONTA_REG_4__3, U419_3)
U545_3= NAND(ADD_291_U27_3, U375_3)
U546_3= NAND(TX_CONTA_REG_3__3, U419_3)
U547_3= NAND(ADD_291_U28_3, U375_3)
U548_3= NAND(TX_CONTA_REG_2__3, U419_3)
U549_3= NAND(U378_3, OUT_REG_REG_6__3)
U550_3= NAND(U377_3, OUT_REG_REG_2__3)
U551_3= NAND(U473_3, U445_3)
U552_3= NAND(U471_3, OUT_REG_REG_4__3)
U553_3= NAND(NEXT_BIT_REG_3__3, OUT_REG_REG_0__3)
U554_3= NAND(U550_3, U549_3, U551_3, U553_3, U552_3)
U555_3= NAND(U378_3, OUT_REG_REG_7__3)
U556_3= NAND(U377_3, OUT_REG_REG_3__3)
U557_3= NAND(U471_3, OUT_REG_REG_5__3)
U558_3= NAND(NEXT_BIT_REG_3__3, OUT_REG_REG_1__3)
U559_3= NAND(U558_3, U557_3, U556_3, U555_3)
U560_3= NAND(CONFIRM_REG_3, U438_3)
U561_3= NAND(S1_REG_2__3, S1_REG_0__3)
U562_3= NAND(U431_3, U429_3)
U563_3= OR(EOC_3, S1_REG_1__3)
U564_3= NAND(U563_3, U562_3)
U565_3= NAND(U492_3, U429_3)
U566_3= NAND(SOC_REG_3, U434_3)
U567_3= NAND(ERROR_REG_3, U426_3)
U568_3= NAND(TRE_REG_3, LOAD_REG_3)
U569_3= NAND(U568_3, U567_3)
U570_3= NAND(SEND_REG_3, U508_3)
U571_3= NAND(U569_3, U432_3)
U572_3= NAND(ITFC_STATE_REG_1__3, U425_3)
U573_3= NAND(ITFC_STATE_REG_0__3, U523_3)
U574_3= NAND(OUT_REG_REG_7__3, U465_3)
U575_3= NAND(DATA_IN_7__3, U527_3)
U576_3= NAND(OUT_REG_REG_6__3, U465_3)
U577_3= NAND(DATA_IN_6__3, U527_3)
U578_3= NAND(OUT_REG_REG_5__3, U465_3)
U579_3= NAND(DATA_IN_5__3, U527_3)
U580_3= NAND(OUT_REG_REG_4__3, U465_3)
U581_3= NAND(DATA_IN_4__3, U527_3)
U582_3= NAND(OUT_REG_REG_3__3, U465_3)
U583_3= NAND(DATA_IN_3__3, U527_3)
U584_3= NAND(OUT_REG_REG_2__3, U465_3)
U585_3= NAND(DATA_IN_2__3, U527_3)
U586_3= NAND(OUT_REG_REG_1__3, U465_3)
U587_3= NAND(DATA_IN_1__3, U527_3)
U588_3= NAND(OUT_REG_REG_0__3, U465_3)
U589_3= NAND(DATA_IN_0__3, U527_3)
U590_3= NAND(NEXT_BIT_REG_3__3, U423_3)
U591_3= NAND(U377_3, U475_3)
U592_3= NAND(NEXT_BIT_REG_2__3, U423_3)
U593_3= NAND(U378_3, U475_3)
U594_3= NAND(NEXT_BIT_REG_0__3, U448_3)
U595_3= NAND(U424_3, U422_3)
U596_3= NAND(NEXT_BIT_REG_0__3, U421_3)
U597_3= NAND(U474_3, U532_3)
U598_3= NAND(NEXT_BIT_REG_0__3, U554_3)
U599_3= NAND(U559_3, U422_3)
U600_3= NAND(S2_REG_1__3, U560_3, U441_3)
U601_3= NAND(S2_REG_0__3, U436_3)
U602_3= NAND(S1_REG_2__3, U427_3)
U603_3= NAND(S1_REG_0__3, U564_3)
U604_3= NAND(EOC_3, S1_REG_2__3, U428_3)
U605_3= NAND(U429_3, U430_3, S1_REG_1__3)
GT_255_U7_3= AND(TX_CONTA_REG_3__3, GT_255_U9_3)
ADD_291_U5_3= NOT(TX_CONTA_REG_0__3)
ADD_291_U6_3= NOT(TX_CONTA_REG_1__3)
ADD_291_U7_3= NAND(TX_CONTA_REG_1__3, TX_CONTA_REG_0__3)
ADD_291_U8_3= NOT(TX_CONTA_REG_2__3)
ADD_291_U9_3= NAND(TX_CONTA_REG_2__3, ADD_291_U32_3)
ADD_291_U10_3= NOT(TX_CONTA_REG_3__3)
ADD_291_U11_3= NAND(TX_CONTA_REG_3__3, ADD_291_U33_3)
ADD_291_U12_3= NOT(TX_CONTA_REG_4__3)
ADD_291_U13_3= NAND(TX_CONTA_REG_4__3, ADD_291_U34_3)
ADD_291_U14_3= NOT(TX_CONTA_REG_5__3)
ADD_291_U15_3= NAND(TX_CONTA_REG_5__3, ADD_291_U35_3)
ADD_291_U16_3= NOT(TX_CONTA_REG_6__3)
ADD_291_U17_3= NAND(TX_CONTA_REG_6__3, ADD_291_U36_3)
ADD_291_U18_3= NOT(TX_CONTA_REG_7__3)
ADD_291_U19_3= NAND(TX_CONTA_REG_7__3, ADD_291_U37_3)
ADD_291_U20_3= NOT(TX_CONTA_REG_8__3)
ADD_291_U21_3= NAND(ADD_291_U41_3, ADD_291_U40_3)
ADD_291_U22_3= NAND(ADD_291_U43_3, ADD_291_U42_3)
ADD_291_U23_3= NAND(ADD_291_U45_3, ADD_291_U44_3)
ADD_291_U24_3= NAND(ADD_291_U47_3, ADD_291_U46_3)
ADD_291_U25_3= NAND(ADD_291_U49_3, ADD_291_U48_3)
ADD_291_U26_3= NAND(ADD_291_U51_3, ADD_291_U50_3)
ADD_291_U27_3= NAND(ADD_291_U53_3, ADD_291_U52_3)
ADD_291_U28_3= NAND(ADD_291_U55_3, ADD_291_U54_3)
ADD_291_U29_3= NAND(ADD_291_U57_3, ADD_291_U56_3)
ADD_291_U30_3= NOT(TX_CONTA_REG_9__3)
ADD_291_U31_3= NAND(TX_CONTA_REG_8__3, ADD_291_U38_3)
ADD_291_U32_3= NOT(ADD_291_U7_3)
ADD_291_U33_3= NOT(ADD_291_U9_3)
ADD_291_U34_3= NOT(ADD_291_U11_3)
ADD_291_U35_3= NOT(ADD_291_U13_3)
ADD_291_U36_3= NOT(ADD_291_U15_3)
ADD_291_U37_3= NOT(ADD_291_U17_3)
ADD_291_U38_3= NOT(ADD_291_U19_3)
ADD_291_U39_3= NOT(ADD_291_U31_3)
ADD_291_U40_3= NAND(TX_CONTA_REG_9__3, ADD_291_U31_3)
ADD_291_U41_3= NAND(ADD_291_U39_3, ADD_291_U30_3)
ADD_291_U42_3= NAND(TX_CONTA_REG_8__3, ADD_291_U19_3)
ADD_291_U43_3= NAND(ADD_291_U38_3, ADD_291_U20_3)
ADD_291_U44_3= NAND(TX_CONTA_REG_7__3, ADD_291_U17_3)
ADD_291_U45_3= NAND(ADD_291_U37_3, ADD_291_U18_3)
ADD_291_U46_3= NAND(TX_CONTA_REG_6__3, ADD_291_U15_3)
ADD_291_U47_3= NAND(ADD_291_U36_3, ADD_291_U16_3)
ADD_291_U48_3= NAND(TX_CONTA_REG_5__3, ADD_291_U13_3)
ADD_291_U49_3= NAND(ADD_291_U35_3, ADD_291_U14_3)
ADD_291_U50_3= NAND(TX_CONTA_REG_4__3, ADD_291_U11_3)
ADD_291_U51_3= NAND(ADD_291_U34_3, ADD_291_U12_3)
ADD_291_U52_3= NAND(TX_CONTA_REG_3__3, ADD_291_U9_3)
ADD_291_U53_3= NAND(ADD_291_U33_3, ADD_291_U10_3)
ADD_291_U54_3= NAND(TX_CONTA_REG_2__3, ADD_291_U7_3)
ADD_291_U55_3= NAND(ADD_291_U32_3, ADD_291_U8_3)
ADD_291_U56_3= NAND(TX_CONTA_REG_1__3, ADD_291_U5_3)
ADD_291_U57_3= NAND(TX_CONTA_REG_0__3, ADD_291_U6_3)
GT_255_U6_3= OR(TX_CONTA_REG_7__3, TX_CONTA_REG_9__3, TX_CONTA_REG_8__3, GT_255_U8_3)

##################################Unroll 4
CANALE_REG_3__5 = BUF(U416_4)
CANALE_REG_2__5 = BUF(U415_4)
CANALE_REG_1__5 = BUF(U414_4)
CANALE_REG_0__5 = BUF(U413_4)
CONTA_TMP_REG_3__5 = BUF(U417_4)
CONTA_TMP_REG_2__5 = BUF(U412_4)
CONTA_TMP_REG_1__5 = BUF(U411_4)
CONTA_TMP_REG_0__5 = BUF(U410_4)
ITFC_STATE_REG_1__5 = BUF(U452_4)
ITFC_STATE_REG_0__5 = BUF(U409_4)
OUT_REG_REG_7__5 = BUF(U453_4)
OUT_REG_REG_6__5 = BUF(U454_4)
OUT_REG_REG_5__5 = BUF(U455_4)
OUT_REG_REG_4__5 = BUF(U456_4)
OUT_REG_REG_3__5 = BUF(U457_4)
OUT_REG_REG_2__5 = BUF(U458_4)
OUT_REG_REG_1__5 = BUF(U459_4)
OUT_REG_REG_0__5 = BUF(U460_4)
NEXT_BIT_REG_3__5 = BUF(U461_4)
NEXT_BIT_REG_2__5 = BUF(U408_4)
NEXT_BIT_REG_1__5 = BUF(U407_4)
NEXT_BIT_REG_0__5 = BUF(U462_4)
TX_CONTA_REG_9__5 = BUF(U406_4)
TX_CONTA_REG_8__5 = BUF(U405_4)
TX_CONTA_REG_7__5 = BUF(U404_4)
TX_CONTA_REG_6__5 = BUF(U403_4)
TX_CONTA_REG_5__5 = BUF(U402_4)
TX_CONTA_REG_4__5 = BUF(U401_4)
TX_CONTA_REG_3__5 = BUF(U400_4)
TX_CONTA_REG_2__5 = BUF(U399_4)
TX_CONTA_REG_1__5 = BUF(U398_4)
TX_CONTA_REG_0__5 = BUF(U397_4)
LOAD_REG_5 = BUF(U396_4)
SEND_DATA_REG_5 = BUF(U395_4)
SEND_EN_REG_5 = BUF(U394_4)
MUX_EN_REG_5 = BUF(U393_4)
TRE_REG_5 = BUF(U392_4)
LOAD_DATO_REG_5 = BUF(U391_4)
SOC_REG_5 = BUF(U450_4)
SEND_REG_5 = BUF(U390_4)
MPX_REG_5 = BUF(U389_4)
CONFIRM_REG_5 = BUF(U388_4)
SHOT_REG_5 = BUF(U387_4)
ADD_MPX2_REG_5 = BUF(U386_4)
RDY_REG_5 = BUF(U385_4)
ERROR_REG_5 = BUF(U451_4)
S1_REG_2__5 = BUF(U383_4)
S1_REG_1__5 = BUF(U464_4)
S1_REG_0__5 = BUF(U384_4)
S2_REG_1__5 = BUF(U463_4)
S2_REG_0__5 = BUF(U382_4)
TX_END_REG_5 = BUF(U381_4)
DATA_OUT_REG_5 = BUF(U380_4)





GT_255_U10_4= OR(TX_CONTA_REG_4__4, GT_255_U7_4)
GT_255_U9_4= OR(TX_CONTA_REG_2__4, TX_CONTA_REG_0__4, TX_CONTA_REG_1__4)
GT_255_U8_4= AND(TX_CONTA_REG_5__4, TX_CONTA_REG_6__4, GT_255_U10_4)
U375_4= AND(SEND_EN_REG_4, U420_4)
U376_4= AND(U493_4, U509_4)
U377_4= AND(NEXT_BIT_REG_2__4, NEXT_BIT_REG_1__4)
U378_4= AND(NEXT_BIT_REG_1__4, U446_4)
U379_4= AND(CONTA_TMP_REG_1__4, CONTA_TMP_REG_0__4)
U380_4= NAND(U599_4, U598_4, U474_4)
U381_4= AND(U473_4, U445_4, U475_4)
U382_4= NAND(U439_4, U472_4)
U383_4= NAND(U434_4, U561_4)
U384_4= NAND(U605_4, U604_4, S1_REG_0__4)
U385_4= NAND(U472_4, U507_4)
U386_4= OR(U467_4, ADD_MPX2_REG_4)
U387_4= NAND(U505_4, U504_4)
U388_4= NAND(U502_4, U501_4)
U389_4= NAND(U466_4, U499_4)
U390_4= NAND(U497_4, U496_4)
U391_4= NAND(U489_4, U494_4)
U392_4= OR(TRE_REG_4, TX_END_REG_4, LOAD_REG_4)
U393_4= NAND(U491_4, U490_4)
U394_4= NAND(U488_4, U487_4)
U395_4= NAND(U486_4, U485_4)
U396_4= NAND(U482_4, U481_4)
U397_4= NAND(U479_4, U478_4)
U398_4= NAND(U477_4, U476_4)
U399_4= NAND(U548_4, U547_4)
U400_4= NAND(U546_4, U545_4)
U401_4= NAND(U544_4, U543_4)
U402_4= NAND(U542_4, U541_4)
U403_4= NAND(U540_4, U539_4)
U404_4= NAND(U538_4, U537_4)
U405_4= NAND(U536_4, U535_4)
U406_4= NAND(U534_4, U533_4)
U407_4= NAND(U529_4, U528_4)
U408_4= NAND(U593_4, U592_4, U448_4)
U409_4= NAND(U526_4, U525_4)
U410_4= NAND(U444_4, U522_4)
U411_4= NAND(U468_4, U521_4)
U412_4= NAND(U469_4, U519_4)
U413_4= NAND(U444_4, U516_4)
U414_4= NAND(U515_4, U468_4, U514_4)
U415_4= NAND(U512_4, U469_4, U513_4)
U416_4= NAND(U511_4, U510_4)
U417_4= AND(CONTA_TMP_REG_3__4, U517_4)
U418_4= NOT(CONTA_TMP_REG_0__4)
U419_4= NOT(SEND_EN_REG_4)
U420_4= NOT(GT_255_U6_4)
U421_4= NAND(GT_255_U6_4, SEND_EN_REG_4)
U422_4= NOT(NEXT_BIT_REG_0__4)
U423_4= NAND(NEXT_BIT_REG_0__4, U474_4)
U424_4= OR(NEXT_BIT_REG_3__4, NEXT_BIT_REG_2__4)
U425_4= NOT(ITFC_STATE_REG_0__4)
U426_4= NOT(LOAD_REG_4)
U427_4= NOT(S1_REG_0__4)
U428_4= NOT(S1_REG_1__4)
U429_4= NOT(S1_REG_2__4)
U430_4= NOT(RDY_REG_4)
U431_4= NAND(RDY_REG_4, S1_REG_1__4)
U432_4= NOT(SEND_REG_4)
U433_4= NOT(TRE_REG_4)
U434_4= NAND(S1_REG_1__4, U427_4)
U435_4= NOT(ITFC_STATE_REG_1__4)
U436_4= NOT(S2_REG_1__4)
U437_4= NOT(CONFIRM_REG_4)
U438_4= NOT(MPX_REG_4)
U439_4= NAND(S2_REG_1__4, U441_4, CONFIRM_REG_4)
U440_4= NOT(TX_END_REG_4)
U441_4= NOT(S2_REG_0__4)
U442_4= NOT(CONTA_TMP_REG_1__4)
U443_4= NAND(U492_4, S1_REG_2__4)
U444_4= NAND(U376_4, U418_4)
U445_4= NOT(NEXT_BIT_REG_1__4)
U446_4= NOT(NEXT_BIT_REG_2__4)
U447_4= NOT(NEXT_BIT_REG_3__4)
U448_4= NAND(NEXT_BIT_REG_2__4, U445_4)
U449_4= NOT(EOC_4)
U450_4= NAND(U566_4, U565_4)
U451_4= NAND(U571_4, U570_4)
U452_4= NAND(U573_4, U572_4)
U453_4= NAND(U575_4, U574_4)
U454_4= NAND(U577_4, U576_4)
U455_4= NAND(U579_4, U578_4)
U456_4= NAND(U581_4, U580_4)
U457_4= NAND(U583_4, U582_4)
U458_4= NAND(U585_4, U584_4)
U459_4= NAND(U587_4, U586_4)
U460_4= NAND(U589_4, U588_4)
U461_4= NAND(U591_4, U590_4)
U462_4= NAND(U597_4, U596_4)
U463_4= NAND(U601_4, U600_4)
U464_4= NAND(U603_4, U602_4)
U465_4= NAND(LOAD_REG_4, U433_4)
U466_4= NAND(U498_4, U438_4)
U467_4= NOT(U466_4)
U468_4= NAND(CONTA_TMP_REG_0__4, U442_4, U376_4)
U469_4= NAND(U376_4, U379_4)
U470_4= NOT(U444_4)
U471_4= NOT(U448_4)
U472_4= NAND(U441_4, U436_4, SEND_DATA_REG_4)
U473_4= NOT(U424_4)
U474_4= NOT(U421_4)
U475_4= NOT(U423_4)
U476_4= NAND(ADD_291_U29_4, U375_4)
U477_4= NAND(TX_CONTA_REG_1__4, U419_4)
U478_4= NAND(ADD_291_U5_4, U375_4)
U479_4= NAND(TX_CONTA_REG_0__4, U419_4)
U480_4= NAND(ITFC_STATE_REG_0__4, U435_4)
U481_4= NAND(U425_4, U435_4, SHOT_REG_4)
U482_4= NAND(LOAD_REG_4, U480_4)
U483_4= NOT(U431_4)
U484_4= NAND(U483_4, S1_REG_0__4)
U485_4= NAND(S1_REG_1__4, S1_REG_0__4, S1_REG_2__4)
U486_4= NAND(SEND_DATA_REG_4, U484_4)
U487_4= NAND(TRE_REG_4, SEND_REG_4, DSR_4)
U488_4= NAND(SEND_EN_REG_4, U440_4)
U489_4= NAND(S1_REG_2__4, S1_REG_0__4, U428_4, U449_4)
U490_4= OR(S1_REG_2__4, S1_REG_1__4, S1_REG_0__4)
U491_4= NAND(MUX_EN_REG_4, U489_4)
U492_4= NOT(U434_4)
U493_4= NOT(U443_4)
U494_4= NAND(LOAD_DATO_REG_4, U443_4)
U495_4= NAND(ITFC_STATE_REG_1__4, U425_4)
U496_4= NAND(SEND_REG_4, U495_4)
U497_4= NAND(ITFC_STATE_REG_0__4, U435_4)
U498_4= NOT(U439_4)
U499_4= NAND(MPX_REG_4, U439_4)
U500_4= OR(ITFC_STATE_REG_0__4, ITFC_STATE_REG_1__4)
U501_4= NAND(ITFC_STATE_REG_1__4, ITFC_STATE_REG_0__4, TX_END_REG_4)
U502_4= NAND(CONFIRM_REG_4, U500_4)
U503_4= NAND(U441_4, U437_4, S2_REG_1__4)
U504_4= NAND(SHOT_REG_4, U503_4)
U505_4= NAND(S2_REG_0__4, U436_4)
U506_4= NAND(U498_4, MPX_REG_4)
U507_4= NAND(RDY_REG_4, U506_4)
U508_4= NAND(DSR_4, TRE_REG_4)
U509_4= NAND(U379_4, CONTA_TMP_REG_2__4)
U510_4= NAND(CONTA_TMP_REG_3__4, U376_4)
U511_4= NAND(CANALE_REG_3__4, U443_4)
U512_4= NAND(U376_4, CONTA_TMP_REG_2__4)
U513_4= NAND(CANALE_REG_2__4, U443_4)
U514_4= NAND(U470_4, CONTA_TMP_REG_1__4)
U515_4= NAND(CANALE_REG_1__4, U443_4)
U516_4= NAND(CANALE_REG_0__4, U443_4)
U517_4= NAND(U379_4, CONTA_TMP_REG_2__4, U493_4)
U518_4= NAND(U493_4, U379_4)
U519_4= NAND(U518_4, CONTA_TMP_REG_2__4)
U520_4= NAND(U493_4, CONTA_TMP_REG_0__4)
U521_4= NAND(CONTA_TMP_REG_1__4, U520_4)
U522_4= NAND(CONTA_TMP_REG_0__4, U443_4)
U523_4= NAND(TX_END_REG_4, ITFC_STATE_REG_1__4)
U524_4= NAND(TX_END_REG_4, ITFC_STATE_REG_0__4)
U525_4= NAND(ITFC_STATE_REG_1__4, U524_4)
U526_4= NAND(SHOT_REG_4, U425_4)
U527_4= NOT(U465_4)
U528_4= NAND(U595_4, U594_4, U474_4)
U529_4= NAND(NEXT_BIT_REG_1__4, U423_4)
U530_4= OR(NEXT_BIT_REG_1__4, NEXT_BIT_REG_2__4)
U531_4= NAND(U530_4, U422_4)
U532_4= NAND(U447_4, U531_4)
U533_4= NAND(ADD_291_U21_4, U375_4)
U534_4= NAND(TX_CONTA_REG_9__4, U419_4)
U535_4= NAND(ADD_291_U22_4, U375_4)
U536_4= NAND(TX_CONTA_REG_8__4, U419_4)
U537_4= NAND(ADD_291_U23_4, U375_4)
U538_4= NAND(TX_CONTA_REG_7__4, U419_4)
U539_4= NAND(ADD_291_U24_4, U375_4)
U540_4= NAND(TX_CONTA_REG_6__4, U419_4)
U541_4= NAND(ADD_291_U25_4, U375_4)
U542_4= NAND(TX_CONTA_REG_5__4, U419_4)
U543_4= NAND(ADD_291_U26_4, U375_4)
U544_4= NAND(TX_CONTA_REG_4__4, U419_4)
U545_4= NAND(ADD_291_U27_4, U375_4)
U546_4= NAND(TX_CONTA_REG_3__4, U419_4)
U547_4= NAND(ADD_291_U28_4, U375_4)
U548_4= NAND(TX_CONTA_REG_2__4, U419_4)
U549_4= NAND(U378_4, OUT_REG_REG_6__4)
U550_4= NAND(U377_4, OUT_REG_REG_2__4)
U551_4= NAND(U473_4, U445_4)
U552_4= NAND(U471_4, OUT_REG_REG_4__4)
U553_4= NAND(NEXT_BIT_REG_3__4, OUT_REG_REG_0__4)
U554_4= NAND(U550_4, U549_4, U551_4, U553_4, U552_4)
U555_4= NAND(U378_4, OUT_REG_REG_7__4)
U556_4= NAND(U377_4, OUT_REG_REG_3__4)
U557_4= NAND(U471_4, OUT_REG_REG_5__4)
U558_4= NAND(NEXT_BIT_REG_3__4, OUT_REG_REG_1__4)
U559_4= NAND(U558_4, U557_4, U556_4, U555_4)
U560_4= NAND(CONFIRM_REG_4, U438_4)
U561_4= NAND(S1_REG_2__4, S1_REG_0__4)
U562_4= NAND(U431_4, U429_4)
U563_4= OR(EOC_4, S1_REG_1__4)
U564_4= NAND(U563_4, U562_4)
U565_4= NAND(U492_4, U429_4)
U566_4= NAND(SOC_REG_4, U434_4)
U567_4= NAND(ERROR_REG_4, U426_4)
U568_4= NAND(TRE_REG_4, LOAD_REG_4)
U569_4= NAND(U568_4, U567_4)
U570_4= NAND(SEND_REG_4, U508_4)
U571_4= NAND(U569_4, U432_4)
U572_4= NAND(ITFC_STATE_REG_1__4, U425_4)
U573_4= NAND(ITFC_STATE_REG_0__4, U523_4)
U574_4= NAND(OUT_REG_REG_7__4, U465_4)
U575_4= NAND(DATA_IN_7__4, U527_4)
U576_4= NAND(OUT_REG_REG_6__4, U465_4)
U577_4= NAND(DATA_IN_6__4, U527_4)
U578_4= NAND(OUT_REG_REG_5__4, U465_4)
U579_4= NAND(DATA_IN_5__4, U527_4)
U580_4= NAND(OUT_REG_REG_4__4, U465_4)
U581_4= NAND(DATA_IN_4__4, U527_4)
U582_4= NAND(OUT_REG_REG_3__4, U465_4)
U583_4= NAND(DATA_IN_3__4, U527_4)
U584_4= NAND(OUT_REG_REG_2__4, U465_4)
U585_4= NAND(DATA_IN_2__4, U527_4)
U586_4= NAND(OUT_REG_REG_1__4, U465_4)
U587_4= NAND(DATA_IN_1__4, U527_4)
U588_4= NAND(OUT_REG_REG_0__4, U465_4)
U589_4= NAND(DATA_IN_0__4, U527_4)
U590_4= NAND(NEXT_BIT_REG_3__4, U423_4)
U591_4= NAND(U377_4, U475_4)
U592_4= NAND(NEXT_BIT_REG_2__4, U423_4)
U593_4= NAND(U378_4, U475_4)
U594_4= NAND(NEXT_BIT_REG_0__4, U448_4)
U595_4= NAND(U424_4, U422_4)
U596_4= NAND(NEXT_BIT_REG_0__4, U421_4)
U597_4= NAND(U474_4, U532_4)
U598_4= NAND(NEXT_BIT_REG_0__4, U554_4)
U599_4= NAND(U559_4, U422_4)
U600_4= NAND(S2_REG_1__4, U560_4, U441_4)
U601_4= NAND(S2_REG_0__4, U436_4)
U602_4= NAND(S1_REG_2__4, U427_4)
U603_4= NAND(S1_REG_0__4, U564_4)
U604_4= NAND(EOC_4, S1_REG_2__4, U428_4)
U605_4= NAND(U429_4, U430_4, S1_REG_1__4)
GT_255_U7_4= AND(TX_CONTA_REG_3__4, GT_255_U9_4)
ADD_291_U5_4= NOT(TX_CONTA_REG_0__4)
ADD_291_U6_4= NOT(TX_CONTA_REG_1__4)
ADD_291_U7_4= NAND(TX_CONTA_REG_1__4, TX_CONTA_REG_0__4)
ADD_291_U8_4= NOT(TX_CONTA_REG_2__4)
ADD_291_U9_4= NAND(TX_CONTA_REG_2__4, ADD_291_U32_4)
ADD_291_U10_4= NOT(TX_CONTA_REG_3__4)
ADD_291_U11_4= NAND(TX_CONTA_REG_3__4, ADD_291_U33_4)
ADD_291_U12_4= NOT(TX_CONTA_REG_4__4)
ADD_291_U13_4= NAND(TX_CONTA_REG_4__4, ADD_291_U34_4)
ADD_291_U14_4= NOT(TX_CONTA_REG_5__4)
ADD_291_U15_4= NAND(TX_CONTA_REG_5__4, ADD_291_U35_4)
ADD_291_U16_4= NOT(TX_CONTA_REG_6__4)
ADD_291_U17_4= NAND(TX_CONTA_REG_6__4, ADD_291_U36_4)
ADD_291_U18_4= NOT(TX_CONTA_REG_7__4)
ADD_291_U19_4= NAND(TX_CONTA_REG_7__4, ADD_291_U37_4)
ADD_291_U20_4= NOT(TX_CONTA_REG_8__4)
ADD_291_U21_4= NAND(ADD_291_U41_4, ADD_291_U40_4)
ADD_291_U22_4= NAND(ADD_291_U43_4, ADD_291_U42_4)
ADD_291_U23_4= NAND(ADD_291_U45_4, ADD_291_U44_4)
ADD_291_U24_4= NAND(ADD_291_U47_4, ADD_291_U46_4)
ADD_291_U25_4= NAND(ADD_291_U49_4, ADD_291_U48_4)
ADD_291_U26_4= NAND(ADD_291_U51_4, ADD_291_U50_4)
ADD_291_U27_4= NAND(ADD_291_U53_4, ADD_291_U52_4)
ADD_291_U28_4= NAND(ADD_291_U55_4, ADD_291_U54_4)
ADD_291_U29_4= NAND(ADD_291_U57_4, ADD_291_U56_4)
ADD_291_U30_4= NOT(TX_CONTA_REG_9__4)
ADD_291_U31_4= NAND(TX_CONTA_REG_8__4, ADD_291_U38_4)
ADD_291_U32_4= NOT(ADD_291_U7_4)
ADD_291_U33_4= NOT(ADD_291_U9_4)
ADD_291_U34_4= NOT(ADD_291_U11_4)
ADD_291_U35_4= NOT(ADD_291_U13_4)
ADD_291_U36_4= NOT(ADD_291_U15_4)
ADD_291_U37_4= NOT(ADD_291_U17_4)
ADD_291_U38_4= NOT(ADD_291_U19_4)
ADD_291_U39_4= NOT(ADD_291_U31_4)
ADD_291_U40_4= NAND(TX_CONTA_REG_9__4, ADD_291_U31_4)
ADD_291_U41_4= NAND(ADD_291_U39_4, ADD_291_U30_4)
ADD_291_U42_4= NAND(TX_CONTA_REG_8__4, ADD_291_U19_4)
ADD_291_U43_4= NAND(ADD_291_U38_4, ADD_291_U20_4)
ADD_291_U44_4= NAND(TX_CONTA_REG_7__4, ADD_291_U17_4)
ADD_291_U45_4= NAND(ADD_291_U37_4, ADD_291_U18_4)
ADD_291_U46_4= NAND(TX_CONTA_REG_6__4, ADD_291_U15_4)
ADD_291_U47_4= NAND(ADD_291_U36_4, ADD_291_U16_4)
ADD_291_U48_4= NAND(TX_CONTA_REG_5__4, ADD_291_U13_4)
ADD_291_U49_4= NAND(ADD_291_U35_4, ADD_291_U14_4)
ADD_291_U50_4= NAND(TX_CONTA_REG_4__4, ADD_291_U11_4)
ADD_291_U51_4= NAND(ADD_291_U34_4, ADD_291_U12_4)
ADD_291_U52_4= NAND(TX_CONTA_REG_3__4, ADD_291_U9_4)
ADD_291_U53_4= NAND(ADD_291_U33_4, ADD_291_U10_4)
ADD_291_U54_4= NAND(TX_CONTA_REG_2__4, ADD_291_U7_4)
ADD_291_U55_4= NAND(ADD_291_U32_4, ADD_291_U8_4)
ADD_291_U56_4= NAND(TX_CONTA_REG_1__4, ADD_291_U5_4)
ADD_291_U57_4= NAND(TX_CONTA_REG_0__4, ADD_291_U6_4)
GT_255_U6_4= OR(TX_CONTA_REG_7__4, TX_CONTA_REG_9__4, TX_CONTA_REG_8__4, GT_255_U8_4)

