V3 13
FL $XILINX/verilog/src/glbl.v 2007/05/19.02:52:56 J.36
MO work/glbl FL $XILINX/verilog/src/glbl.v
FL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/Clock.v 2021/11/02.16:11:48 J.36
MO work/Clock_v FL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/Clock.v \
      MI UP_Counter_4_bit
FL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/Counter.v 2021/11/01.22:16:06 J.36
MO work/Counter_v FL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/Counter.v \
      MI UP_Counter_4_bit
FL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/Counter_Clock.v 2021/11/01.22:14:33 J.36
MO work/Counter_Clock_v \
      FL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/Counter_Clock.v \
      MI UP_Counter_4_bit
FL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/UP_Counter_4_bit.v 2021/11/02.16:05:15 J.36
MO work/D_Flip_Flop \
      FL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/UP_Counter_4_bit.v
MO work/UP_Counter_4_bit \
      FL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/UP_Counter_4_bit.v \
      MI D_Flip_Flop
