<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >network_inst|udp_payload_fifo</TD>
<TD >94</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >76</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|udp_64_inst|udp_ip_tx_64_inst</TD>
<TD >400</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >352</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|udp_64_inst|udp_checksum_gen_64_inst|payload_fifo</TD>
<TD >94</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >76</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|udp_64_inst|udp_checksum_gen_64_inst</TD>
<TD >360</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >390</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|udp_64_inst|udp_ip_rx_64_inst</TD>
<TD >352</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >417</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|udp_64_inst</TD>
<TD >742</TD>
<TD >176</TD>
<TD >32</TD>
<TD >176</TD>
<TD >601</TD>
<TD >176</TD>
<TD >176</TD>
<TD >176</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|arp_inst|arp_cache_inst|wr_hash</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|arp_inst|arp_cache_inst|rd_hash</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|arp_inst|arp_cache_inst</TD>
<TD >118</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >52</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|arp_inst|arp_eth_tx_inst</TD>
<TD >325</TD>
<TD >49</TD>
<TD >0</TD>
<TD >49</TD>
<TD >190</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|arp_inst|arp_eth_rx_inst</TD>
<TD >191</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >339</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|arp_inst</TD>
<TD >371</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >241</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|ip_inst|ip_eth_tx_64_inst</TD>
<TD >328</TD>
<TD >48</TD>
<TD >0</TD>
<TD >48</TD>
<TD >192</TD>
<TD >48</TD>
<TD >48</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|ip_inst|ip_eth_rx_64_inst</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >355</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|ip_inst</TD>
<TD >505</TD>
<TD >16</TD>
<TD >32</TD>
<TD >16</TD>
<TD >582</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|eth_arb_mux_inst|arb_inst|priority_encoder_masked</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|eth_arb_mux_inst|arb_inst|priority_encoder_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|eth_arb_mux_inst|arb_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst|eth_arb_mux_inst</TD>
<TD >412</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >192</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_complete_64_inst</TD>
<TD >519</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >548</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_arb_mux_inst|arb_inst|priority_encoder_masked</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_arb_mux_inst|arb_inst|priority_encoder_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_arb_mux_inst|arb_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst|ip_arb_mux_inst</TD>
<TD >732</TD>
<TD >368</TD>
<TD >0</TD>
<TD >368</TD>
<TD >184</TD>
<TD >368</TD>
<TD >368</TD>
<TD >368</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|udp_complete_inst</TD>
<TD >741</TD>
<TD >327</TD>
<TD >0</TD>
<TD >327</TD>
<TD >954</TD>
<TD >327</TD>
<TD >327</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_axis_tx_inst</TD>
<TD >191</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_axis_rx_inst</TD>
<TD >79</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >189</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|rx_fifo</TD>
<TD >95</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >78</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|tx_fifo</TD>
<TD >95</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >79</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_tx_inst|eth_crc_64</TD>
<TD >96</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >96</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_tx_inst|eth_crc_56</TD>
<TD >88</TD>
<TD >56</TD>
<TD >0</TD>
<TD >56</TD>
<TD >88</TD>
<TD >56</TD>
<TD >56</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_tx_inst|eth_crc_48</TD>
<TD >80</TD>
<TD >48</TD>
<TD >0</TD>
<TD >48</TD>
<TD >80</TD>
<TD >48</TD>
<TD >48</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_tx_inst|eth_crc_40</TD>
<TD >72</TD>
<TD >40</TD>
<TD >0</TD>
<TD >40</TD>
<TD >72</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_tx_inst|eth_crc_32</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >64</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_tx_inst|eth_crc_24</TD>
<TD >56</TD>
<TD >24</TD>
<TD >0</TD>
<TD >24</TD>
<TD >56</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_tx_inst|eth_crc_16</TD>
<TD >48</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >48</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_tx_inst|eth_crc_8</TD>
<TD >40</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >40</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_tx_inst</TD>
<TD >181</TD>
<TD >114</TD>
<TD >96</TD>
<TD >114</TD>
<TD >189</TD>
<TD >114</TD>
<TD >114</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_rx_inst|eth_crc_64</TD>
<TD >96</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >96</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_rx_inst|eth_crc_32</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >64</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_rx_inst|eth_crc_24</TD>
<TD >56</TD>
<TD >24</TD>
<TD >0</TD>
<TD >24</TD>
<TD >56</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_rx_inst|eth_crc_16</TD>
<TD >48</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >48</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_rx_inst|eth_crc_8</TD>
<TD >40</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >40</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst|axis_xgmii_rx_inst</TD>
<TD >170</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >79</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst|eth_mac_10g_inst</TD>
<TD >159</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >151</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst|eth_mac_10g_fifo_inst</TD>
<TD >162</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >148</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >network_inst</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xgmii_deinterleave_inst_a</TD>
<TD >73</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xgmii_interleave_inst_a</TD>
<TD >72</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|basic|a5|bundle</TD>
<TD >187</TD>
<TD >42</TD>
<TD >10</TD>
<TD >42</TD>
<TD >221</TD>
<TD >42</TD>
<TD >42</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|basic|a5|pif[1].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|basic|a5|pif[0].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|basic|a5|lif[0].logical_if|pif_tbus_mux</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|basic|a5|lif[0].logical_if|lif_csr|l2paddr</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|basic|a5|lif[0].logical_if|lif_csr|l2pch</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|basic|a5|lif[0].logical_if|lif_csr</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|basic|a5|lif[0].logical_if</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >151</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|basic|a5</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >207</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|basic</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >207</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|cal_seq</TD>
<TD >13</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >14</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|dcd.sc_dcd|inst_alt_xcvr_reconfig_dcd_av|inst_alt_xreconf_cif|mutex_inst</TD>
<TD >74</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|dcd.sc_dcd|inst_alt_xcvr_reconfig_dcd_av|inst_alt_xreconf_cif|inst_basic_acq</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|dcd.sc_dcd|inst_alt_xcvr_reconfig_dcd_av|inst_alt_xreconf_cif</TD>
<TD >96</TD>
<TD >16</TD>
<TD >1</TD>
<TD >16</TD>
<TD >72</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|dcd.sc_dcd|inst_alt_xcvr_reconfig_dcd_av|inst_alt_xcvr_reconfig_dcd_cal|inst_alt_xcvr_reconfig_dcd_control</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|dcd.sc_dcd|inst_alt_xcvr_reconfig_dcd_av|inst_alt_xcvr_reconfig_dcd_cal</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|dcd.sc_dcd|inst_alt_xcvr_reconfig_dcd_av|inst_alt_xreconf_uif|wait_gen|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|dcd.sc_dcd|inst_alt_xcvr_reconfig_dcd_av|inst_alt_xreconf_uif|wait_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|dcd.sc_dcd|inst_alt_xcvr_reconfig_dcd_av|inst_alt_xreconf_uif</TD>
<TD >106</TD>
<TD >66</TD>
<TD >0</TD>
<TD >66</TD>
<TD >76</TD>
<TD >66</TD>
<TD >66</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|dcd.sc_dcd|inst_alt_xcvr_reconfig_dcd_av</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|dcd.sc_dcd</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|direct.sc_direct|mutex_inst</TD>
<TD >74</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|direct.sc_direct</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog|reconfig_analog_av|inst_xreconf_cif|mutex_inst</TD>
<TD >74</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog|reconfig_analog_av|inst_xreconf_cif|inst_basic_acq</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog|reconfig_analog_av|inst_xreconf_cif</TD>
<TD >95</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog|reconfig_analog_av|inst_analog_datactrl|inst_rmw_sm</TD>
<TD >80</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >32</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog|reconfig_analog_av|inst_analog_datactrl|inst_analog_ctrlsm</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog|reconfig_analog_av|inst_analog_datactrl</TD>
<TD >79</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >83</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog|reconfig_analog_av|inst_xreconf_uif|wait_gen|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog|reconfig_analog_av|inst_xreconf_uif|wait_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog|reconfig_analog_av|inst_xreconf_uif</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog|reconfig_analog_av</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|analog.sc_analog</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|offset.sc_offset|offset_cancellation_av|mutex_inst</TD>
<TD >74</TD>
<TD >17</TD>
<TD >2</TD>
<TD >17</TD>
<TD >72</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|offset.sc_offset|offset_cancellation_av|wait_gen|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|offset.sc_offset|offset_cancellation_av|wait_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|offset.sc_offset|offset_cancellation_av</TD>
<TD >82</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|offset.sc_offset</TD>
<TD >105</TD>
<TD >24</TD>
<TD >0</TD>
<TD >24</TD>
<TD >72</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|arbiter</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst|inst_reconfig_reset_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst|phy_reconfig_inst</TD>
<TD >153</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >174</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_reconfig_inst</TD>
<TD >136</TD>
<TD >42</TD>
<TD >0</TD>
<TD >42</TD>
<TD >141</TD>
<TD >42</TD>
<TD >42</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|wait_gen|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|wait_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|hi_ber_resync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|block_lock_resync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber_latch|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber_latch</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock_latch|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock_latch</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_errored_block_cnt|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_errored_block_cnt</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_ber_cnt|o_narrow</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_ber_cnt</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_scrambler_error|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_scrambler_error</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_sync_head_error|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_sync_head_error</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_fifo_full|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_fifo_full</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_tx_fifo_full|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_tx_fifo_full</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_data_ready|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_data_ready</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_pcs_status|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|mux_pcs_status</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_ber_cnt|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_ber_cnt</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_errblk_cnt|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_errblk_cnt</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|pcs_map</TD>
<TD >69</TD>
<TD >2</TD>
<TD >29</TD>
<TD >2</TD>
<TD >34</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|generic_csr</TD>
<TD >54</TD>
<TD >1</TD>
<TD >29</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >6</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|sv_reconfig_bundle_merger_inst</TD>
<TD >232</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >232</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|av_reconfig_bundle_merger_inst</TD>
<TD >232</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >232</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >23</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >119</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >61</TD>
<TD >0</TD>
<TD >61</TD>
<TD >48</TD>
<TD >61</TD>
<TD >61</TD>
<TD >61</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >63</TD>
<TD >0</TD>
<TD >63</TD>
<TD >183</TD>
<TD >63</TD>
<TD >63</TD>
<TD >63</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >87</TD>
<TD >0</TD>
<TD >87</TD>
<TD >266</TD>
<TD >87</TD>
<TD >87</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >192</TD>
<TD >179</TD>
<TD >192</TD>
<TD >601</TD>
<TD >192</TD>
<TD >192</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst</TD>
<TD >132</TD>
<TD >6</TD>
<TD >9</TD>
<TD >6</TD>
<TD >64</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma</TD>
<TD >132</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >58</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma</TD>
<TD >140</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >213</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst</TD>
<TD >531</TD>
<TD >302</TD>
<TD >0</TD>
<TD >302</TD>
<TD >218</TD>
<TD >302</TD>
<TD >302</TD>
<TD >302</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst|gen_status_reg_pll.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst</TD>
<TD >25</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >92</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls</TD>
<TD >73</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >55</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst</TD>
<TD >232</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >180</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|av_10gbaser_soft_pcs_inst</TD>
<TD >184</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >205</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst</TD>
<TD >228</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst|av_xcvr_10gbaser_nr_inst</TD>
<TD >265</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >241</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst|phy_inst</TD>
<TD >270</TD>
<TD >10</TD>
<TD >1</TD>
<TD >10</TD>
<TD >203</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >phy_inst</TD>
<TD >260</TD>
<TD >43</TD>
<TD >0</TD>
<TD >43</TD>
<TD >167</TD>
<TD >43</TD>
<TD >43</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >sync_reset_156mhz_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >sync_reset_50mhz_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_inst|pll_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
