{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@95:105@HdlStmAssign", "wire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n\nalways @(posedge clk) begin\n  case (state)\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@94:104", "wire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@97:107", "assign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n\nalways @(posedge clk) begin\n  case (state)\n  STATE_RESET: begin\n    cgs_rst <= {NUM_LANES{1'b1}};\n"]], "Diff Content": {"Delete": [[100, "assign phy_en_char_align = en_align;\n"]], "Add": [[100, "  assign cgs_reset = cgs_rst;\n"], [100, "  assign ifs_reset = ifs_rst;\n"], [100, "  assign sync = sync_n;\n"], [100, "  assign phy_en_char_align = en_align;\n"]]}}