<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="STIM0_WRITE" description="Stimulus Port Register 0 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0" width="32" name="STIM0_READ" description="Stimulus Port Register 0 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x4" width="32" name="STIM1_READ" description="Stimulus Port Register 1 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x4" width="32" name="STIM1_WRITE" description="Stimulus Port Register 1 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x8" width="32" name="STIM2_READ" description="Stimulus Port Register 2 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x8" width="32" name="STIM2_WRITE" description="Stimulus Port Register 2 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0xC" width="32" name="STIM3_READ" description="Stimulus Port Register 3 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xC" width="32" name="STIM3_WRITE" description="Stimulus Port Register 3 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x10" width="32" name="STIM4_READ" description="Stimulus Port Register 4 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x10" width="32" name="STIM4_WRITE" description="Stimulus Port Register 4 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x14" width="32" name="STIM5_READ" description="Stimulus Port Register 5 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x14" width="32" name="STIM5_WRITE" description="Stimulus Port Register 5 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x18" width="32" name="STIM6_WRITE" description="Stimulus Port Register 6 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x18" width="32" name="STIM6_READ" description="Stimulus Port Register 6 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x1C" width="32" name="STIM7_READ" description="Stimulus Port Register 7 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x1C" width="32" name="STIM7_WRITE" description="Stimulus Port Register 7 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x20" width="32" name="STIM8_READ" description="Stimulus Port Register 8 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x20" width="32" name="STIM8_WRITE" description="Stimulus Port Register 8 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x24" width="32" name="STIM9_WRITE" description="Stimulus Port Register 9 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x24" width="32" name="STIM9_READ" description="Stimulus Port Register 9 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x28" width="32" name="STIM10_WRITE" description="Stimulus Port Register 10 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x28" width="32" name="STIM10_READ" description="Stimulus Port Register 10 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x2C" width="32" name="STIM11_WRITE" description="Stimulus Port Register 11 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x2C" width="32" name="STIM11_READ" description="Stimulus Port Register 11 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x30" width="32" name="STIM12_READ" description="Stimulus Port Register 12 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x30" width="32" name="STIM12_WRITE" description="Stimulus Port Register 12 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x34" width="32" name="STIM13_READ" description="Stimulus Port Register 13 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x34" width="32" name="STIM13_WRITE" description="Stimulus Port Register 13 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x38" width="32" name="STIM14_WRITE" description="Stimulus Port Register 14 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x38" width="32" name="STIM14_READ" description="Stimulus Port Register 14 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x3C" width="32" name="STIM15_READ" description="Stimulus Port Register 15 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x3C" width="32" name="STIM15_WRITE" description="Stimulus Port Register 15 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x40" width="32" name="STIM16_READ" description="Stimulus Port Register 16 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x40" width="32" name="STIM16_WRITE" description="Stimulus Port Register 16 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x44" width="32" name="STIM17_READ" description="Stimulus Port Register 17 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x44" width="32" name="STIM17_WRITE" description="Stimulus Port Register 17 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x48" width="32" name="STIM18_WRITE" description="Stimulus Port Register 18 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x48" width="32" name="STIM18_READ" description="Stimulus Port Register 18 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x4C" width="32" name="STIM19_WRITE" description="Stimulus Port Register 19 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x4C" width="32" name="STIM19_READ" description="Stimulus Port Register 19 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x50" width="32" name="STIM20_READ" description="Stimulus Port Register 20 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x50" width="32" name="STIM20_WRITE" description="Stimulus Port Register 20 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x54" width="32" name="STIM21_WRITE" description="Stimulus Port Register 21 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x54" width="32" name="STIM21_READ" description="Stimulus Port Register 21 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x58" width="32" name="STIM22_WRITE" description="Stimulus Port Register 22 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x58" width="32" name="STIM22_READ" description="Stimulus Port Register 22 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x5C" width="32" name="STIM23_READ" description="Stimulus Port Register 23 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x5C" width="32" name="STIM23_WRITE" description="Stimulus Port Register 23 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x60" width="32" name="STIM24_READ" description="Stimulus Port Register 24 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x60" width="32" name="STIM24_WRITE" description="Stimulus Port Register 24 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x64" width="32" name="STIM25_WRITE" description="Stimulus Port Register 25 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x64" width="32" name="STIM25_READ" description="Stimulus Port Register 25 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x68" width="32" name="STIM26_WRITE" description="Stimulus Port Register 26 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x68" width="32" name="STIM26_READ" description="Stimulus Port Register 26 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x6C" width="32" name="STIM27_WRITE" description="Stimulus Port Register 27 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x6C" width="32" name="STIM27_READ" description="Stimulus Port Register 27 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x70" width="32" name="STIM28_WRITE" description="Stimulus Port Register 28 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x70" width="32" name="STIM28_READ" description="Stimulus Port Register 28 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x74" width="32" name="STIM29_WRITE" description="Stimulus Port Register 29 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x74" width="32" name="STIM29_READ" description="Stimulus Port Register 29 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x78" width="32" name="STIM30_WRITE" description="Stimulus Port Register 30 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0x78" width="32" name="STIM30_READ" description="Stimulus Port Register 30 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x7C" width="32" name="STIM31_READ" description="Stimulus Port Register 31 (for reading)">
    <bit_field offset="0" width="1" name="FIFOREADY" access="RW" reset_value="0" reset_mask="0" description=""/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x7C" width="32" name="STIM31_WRITE" description="Stimulus Port Register 31 (for writing)">
    <bit_field offset="0" width="32" name="STIMULUS" access="RW" reset_value="0" reset_mask="0" description="Data write to the stimulus port FIFO, for forwarding as a software event packet."/>
  </register>
  <register offset="0xE00" width="32" name="TER" description="Trace Enable Register">
    <bit_field offset="0" width="32" name="STIMENA" access="RW" reset_value="0" description="For bit STIMENA[n], in register ITM_TERx: 0 = Stimulus port (32x + n) disabled 1 = Stimulus port (32x + n) enabled"/>
  </register>
  <register offset="0xE40" width="32" name="TPR" description="Trace Privilege Register">
    <bit_field offset="0" width="4" name="PRIVMASK" access="RW" reset_value="0" description="Bit mask to enable tracing on ITM stimulus ports: Bit [0] = stimulus port [7:0] Bit [1] = stimulus port [15:8] Bit [2] = stimulus port [23:16] Bit [3] = stimulus port [31:24]"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xE80" width="32" name="TCR" description="Trace Control Register">
    <bit_field offset="0" width="1" name="ITMENA" access="RW" reset_value="0" description="">
      <bit_field_value name="TCR_ITMENA_0b0" value="0b0" description="Disabled."/>
      <bit_field_value name="TCR_ITMENA_0b1" value="0b1" description="Enabled."/>
    </bit_field>
    <bit_field offset="1" width="1" name="TSENA" access="RW" reset_value="0" description="">
      <bit_field_value name="TCR_TSENA_0b0" value="0b0" description="Disabled."/>
      <bit_field_value name="TCR_TSENA_0b1" value="0b1" description="Enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="SYNCENA" access="RW" reset_value="0" description="">
      <bit_field_value name="TCR_SYNCENA_0b0" value="0b0" description="Disabled."/>
      <bit_field_value name="TCR_SYNCENA_0b1" value="0b1" description="Enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="TXENA" access="RW" reset_value="0" description="">
      <bit_field_value name="TCR_TXENA_0b0" value="0b0" description="Disabled."/>
      <bit_field_value name="TCR_TXENA_0b1" value="0b1" description="Enabled."/>
    </bit_field>
    <bit_field offset="4" width="1" name="SWOENA" access="RW" reset_value="0" description="">
      <bit_field_value name="TCR_SWOENA_0b0" value="0b0" description="Timestamp counter uses the processor system clock."/>
      <bit_field_value name="TCR_SWOENA_0b1" value="0b1" description="Timestamp counter uses asynchronous clock from the TPIU interface."/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="2" name="TSPrescale" access="RW" reset_value="0" description="Local timestamp prescaler, used with the trace packet reference clock.">
      <bit_field_value name="TCR_TSPrescale_0b00" value="0b00" description="No prescaling."/>
      <bit_field_value name="TCR_TSPrescale_0b01" value="0b01" description="Divide by 4."/>
      <bit_field_value name="TCR_TSPrescale_0b10" value="0b10" description="Divide by 16."/>
      <bit_field_value name="TCR_TSPrescale_0b11" value="0b11" description="Divide by 64."/>
    </bit_field>
    <bit_field offset="10" width="2" name="GTSFREQ" access="RW" reset_value="0" description="Global timestamp frequency. Defines how often the ITM generates a global timestamp, based on the global timestamp clock frequency, or disables generation of global timestamps.">
      <bit_field_value name="TCR_GTSFREQ_0b00" value="0b00" description="Disable generation of global timestamps."/>
      <bit_field_value name="TCR_GTSFREQ_0b01" value="0b01" description="Generate timestamp request whenever the ITM detects a change in global timestamp counter bits [47:7]. This is approximately every 128 cycles."/>
      <bit_field_value name="TCR_GTSFREQ_0b10" value="0b10" description="Generate timestamp request whenever the ITM detects a change in global timestamp counter bits [47:13]. This is approximately every 8192 cycles."/>
      <bit_field_value name="TCR_GTSFREQ_0b11" value="0b11" description="Generate a timestamp after every packet, if the output FIFO is empty."/>
    </bit_field>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="7" name="TraceBusID" access="RW" reset_value="0" description="Identifier for multi-source trace stream formatting. If multi-source trace is in use, the debugger must write a non-zero value to this field."/>
    <bit_field offset="23" width="1" name="BUSY" access="RO" reset_value="0" description="Indicates whether the ITM is currently processing events: 0: ITM is not processing any events. 1: ITM events present and being drained.">
      <bit_field_value name="TCR_BUSY_0b0" value="0b0" description="ITM is not processing any events."/>
      <bit_field_value name="TCR_BUSY_0b1" value="0b1" description="ITM events present and beeing drained."/>
    </bit_field>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFB0" width="32" name="LAR" description="Lock Access Register">
    <bit_field offset="0" width="32" name="WriteAccessCode" access="RW" reset_value="0" reset_mask="0" description="Write Access Code. A write of 0xC5ACCE55 enables further write access to this device. An invalid write will have the affect of removing write access."/>
  </register>
  <register offset="0xFB4" width="32" name="LSR" description="Lock Status Register">
    <bit_field offset="0" width="1" name="IMP" access="RO" reset_value="0x1" description="Lock mechanism is implemented. This bit always reads 1."/>
    <bit_field offset="1" width="1" name="STATUS" access="RO" reset_value="0" reset_mask="0" description="Lock Status. This bit is HIGH when the device is locked, and LOW when unlocked."/>
    <bit_field offset="2" width="1" name="s8BIT" access="RO" reset_value="0" description="Access Lock Register size. This bit reads 0 to indicate a 32-bit register is present."/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFD0" width="32" name="PID4" description="Peripheral Identification Register 4.">
    <bit_field offset="0" width="4" name="JEP106" access="RO" reset_value="0x4" description="JEP106 continuation code."/>
    <bit_field offset="4" width="4" name="c4KB" access="RO" reset_value="0" description="4KB Count"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFD4" width="32" name="PID5" description="Peripheral Identification Register 5.">
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFD8" width="32" name="PID6" description="Peripheral Identification Register 6.">
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFDC" width="32" name="PID7" description="Peripheral Identification Register 7.">
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFE0" width="32" name="PID0" description="Peripheral Identification Register 0.">
    <bit_field offset="0" width="8" name="PartNumber" access="RO" reset_value="0x2" description="Part Number [7:0]"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFE4" width="32" name="PID1" description="Peripheral Identification Register 1.">
    <bit_field offset="0" width="4" name="PartNumber" access="RO" reset_value="0" description="Part Number [11:8]"/>
    <bit_field offset="4" width="4" name="JEP106_identity_code" access="RO" reset_value="0xB" description="JEP106 identity code [3:0]"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFE8" width="32" name="PID2" description="Peripheral Identification Register 2.">
    <bit_field offset="0" width="3" name="JEP106_identity_code" access="RO" reset_value="0x3" description="JEP106 identity code [6:4]"/>
    <reserved_bit_field offset="3" width="1" reset_value="0x1"/>
    <bit_field offset="4" width="4" name="Revision" access="RO" reset_value="0x3" description="Revision"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFEC" width="32" name="PID3" description="Peripheral Identification Register 3.">
    <bit_field offset="0" width="4" name="CustomerModified" access="RO" reset_value="0" description="Customer Modified."/>
    <bit_field offset="4" width="4" name="RevAnd" access="RO" reset_value="0" description="RevAnd"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFF0" width="32" name="CID0" description="Component Identification Register 0.">
    <bit_field offset="0" width="8" name="Preamble" access="RO" reset_value="0xD" description="Preamble"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFF4" width="32" name="CID1" description="Component Identification Register 1.">
    <bit_field offset="0" width="4" name="Preamble" access="RO" reset_value="0" description="Preamble"/>
    <bit_field offset="4" width="4" name="ComponentClass" access="RO" reset_value="0xE" description="Component class">
      <bit_field_value name="CID1_ComponentClass_0b0001" value="0b0001" description="ROM table."/>
      <bit_field_value name="CID1_ComponentClass_0b1001" value="0b1001" description="CoreSight component."/>
      <bit_field_value name="CID1_ComponentClass_0b1111" value="0b1111" description="PrimeCell of system component with no standardized register layout, for backward compatibility."/>
    </bit_field>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFF8" width="32" name="CID2" description="Component Identification Register 2.">
    <bit_field offset="0" width="8" name="Preamble" access="RO" reset_value="0x5" description="Preamble"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFFC" width="32" name="CID3" description="Component Identification Register 3.">
    <bit_field offset="0" width="8" name="Preamble" access="RO" reset_value="0xB1" description="Preamble"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
</regs:peripheral>