<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - UZ_D_GaN_ip_src_PWMdutycycFreqDetection.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../UZ_D_GaN_ip_src_PWMdutycycFreqDetection.vhd" target="rtwreport_document_frame" id="linkToText_plain">UZ_D_GaN_ip_src_PWMdutycycFreqDetection.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\UZ_D_GaN_Inverter\UZ_D_GaN_ip_src_PWMdutycycFreqDetection.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-04-27 21:22:04</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: UZ_D_GaN_ip_src_PWMdutycycFreqDetection</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: UZ_D_GaN_Inverter/UZ_D_GaN_Inverter/PWMdutycycFreqDetection</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> UZ_D_GaN_ip_src_PWMdutycycFreqDetection <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        PWMin                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        AXI_freq                          :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="28">   28   </a>        AXI_hightime                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="29">   29   </a>        AXI_lowtime                       :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="30">   30   </a>        AXI_dutycyc                       :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" id="31">   31   </a>        );
</span><span><a class="LN" id="32">   32   </a><span class="KW">END</span> UZ_D_GaN_ip_src_PWMdutycycFreqDetection;
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> UZ_D_GaN_ip_src_PWMdutycycFreqDetection <span class="KW">IS</span>
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">COMPONENT</span> UZ_D_GaN_ip_src_Detect_Rise_Positive
</span><span><a class="LN" id="39">   39   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="40">   40   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="41">   41   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="42">   42   </a>          U                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="43">   43   </a>          Y                               :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="44">   44   </a>          );
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="46">   46   </a>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">COMPONENT</span> UZ_D_GaN_ip_src_Detect_Fall_Nonpositive
</span><span><a class="LN" id="48">   48   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="51">   51   </a>          U                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="52">   52   </a>          Y                               :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="53">   53   </a>          );
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="55">   55   </a>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">COMPONENT</span> UZ_D_GaN_ip_src_HDL_Reciprocal
</span><span><a class="LN" id="57">   57   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="58">   58   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="59">   59   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="60">   60   </a>          din                             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="61">   61   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="62">   62   </a>          );
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="64">   64   </a>
</span><span><a class="LN" id="65">   65   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : UZ_D_GaN_ip_src_Detect_Rise_Positive
</span><span><a class="LN" id="67">   67   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.UZ_D_GaN_ip_src_Detect_Rise_Positive(rtl);
</span><span><a class="LN" id="68">   68   </a>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : UZ_D_GaN_ip_src_Detect_Fall_Nonpositive
</span><span><a class="LN" id="70">   70   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.UZ_D_GaN_ip_src_Detect_Fall_Nonpositive(rtl);
</span><span><a class="LN" id="71">   71   </a>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : UZ_D_GaN_ip_src_HDL_Reciprocal
</span><span><a class="LN" id="73">   73   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.UZ_D_GaN_ip_src_HDL_Reciprocal(rtl);
</span><span><a class="LN" id="74">   74   </a>
</span><span><a class="LN" id="75">   75   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">SIGNAL</span> Detect_Rise_Positive_out1        : std_logic;
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> HDL_Counter_out1                 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">SIGNAL</span> Detect_Fall_Nonpositive_out1     : std_logic;
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">SIGNAL</span> Sum_out1                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">SIGNAL</span> HDL_Reciprocal_out1              : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">SIGNAL</span> HDL_Reciprocal_out1_unsigned     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">SIGNAL</span> Product_mul_temp                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64_En31</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">SIGNAL</span> Product_out1                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En30</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">SIGNAL</span> Gain_mul_temp                    : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En54</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">SIGNAL</span> Gain_out1                        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96">   96   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="97" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:38')" name="code2model">   97   </a>  u_Detect_Rise_Positive : UZ_D_GaN_ip_src_Detect_Rise_Positive
</span><span><a class="LN" id="98" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:38')" name="code2model">   98   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="99" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:38')" name="code2model">   99   </a>              reset =&gt; reset,
</span><span><a class="LN" id="100" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:38')" name="code2model">  100   </a>              enb =&gt; enb,
</span><span><a class="LN" id="101" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:38')" name="code2model">  101   </a>              U =&gt; PWMin,
</span><span><a class="LN" id="102" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:38')" name="code2model">  102   </a>              Y =&gt; Detect_Rise_Positive_out1
</span><span><a class="LN" id="103" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:38')" name="code2model">  103   </a>              );
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:37')" name="code2model">  105   </a>  u_Detect_Fall_Nonpositive : UZ_D_GaN_ip_src_Detect_Fall_Nonpositive
</span><span><a class="LN" id="106" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:37')" name="code2model">  106   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="107" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:37')" name="code2model">  107   </a>              reset =&gt; reset,
</span><span><a class="LN" id="108" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:37')" name="code2model">  108   </a>              enb =&gt; enb,
</span><span><a class="LN" id="109" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:37')" name="code2model">  109   </a>              U =&gt; PWMin,
</span><span><a class="LN" id="110" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:37')" name="code2model">  110   </a>              Y =&gt; Detect_Fall_Nonpositive_out1
</span><span><a class="LN" id="111" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:37')" name="code2model">  111   </a>              );
</span><span><a class="LN" id="112">  112   </a>
</span><span><a class="LN" id="113" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:41')" name="code2model">  113   </a>  u_HDL_Reciprocal : UZ_D_GaN_ip_src_HDL_Reciprocal
</span><span><a class="LN" id="114" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:41')" name="code2model">  114   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="115" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:41')" name="code2model">  115   </a>              reset =&gt; reset,
</span><span><a class="LN" id="116" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:41')" name="code2model">  116   </a>              enb =&gt; enb,
</span><span><a class="LN" id="117" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:41')" name="code2model">  117   </a>              din =&gt; std_logic_vector(Switch_out1),  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="118" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:41')" name="code2model">  118   </a>              dout =&gt; HDL_Reciprocal_out1  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="119" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:41')" name="code2model">  119   </a>              );
</span><span><a class="LN" id="120">  120   </a>
</span><span><a class="LN" id="121">  121   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="CT">--  count to value  = 2500000</span>
</span><span><a class="LN" id="125" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  125   </a>  HDL_Counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="126" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  126   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="127" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  127   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="128" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  128   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="129" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  129   </a>        HDL_Counter_out1 &lt;= to_unsigned(1, 32);
</span><span><a class="LN" id="130" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  130   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="131" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  131   </a>        <span class="KW">IF</span> Detect_Rise_Positive_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="132" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  132   </a>          HDL_Counter_out1 &lt;= to_unsigned(1, 32);
</span><span><a class="LN" id="133" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  133   </a>        <span class="KW">ELSIF</span> HDL_Counter_out1 &gt;= to_unsigned(2500000, 32) <span class="KW">THEN</span>
</span><span><a class="LN" id="134" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  134   </a>          HDL_Counter_out1 &lt;= to_unsigned(1, 32);
</span><span><a class="LN" id="135" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  135   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="136" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  136   </a>          HDL_Counter_out1 &lt;= HDL_Counter_out1 + to_unsigned(1, 32);
</span><span><a class="LN" id="137" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  137   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="138" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  138   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="139" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  139   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="140" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:40')" name="code2model">  140   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter_process;
</span><span><a class="LN" id="141">  141   </a>
</span><span><a class="LN" id="142">  142   </a>
</span><span><a class="LN" id="143">  143   </a>
</span><span><a class="LN" id="144" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:33')" name="code2model">  144   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> HDL_Counter_out1 = to_unsigned(1, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="145" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:33')" name="code2model">  145   </a>      '0';
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147">  147   </a>
</span><span><a class="LN" id="148">  148   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> Compare_To_Constant1_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="149">  149   </a>      '0';
</span><span><a class="LN" id="150">  150   </a>
</span><span><a class="LN" id="151" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:34')" name="code2model">  151   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="152" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:34')" name="code2model">  152   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="153" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:34')" name="code2model">  153   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="154" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:34')" name="code2model">  154   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="155" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:34')" name="code2model">  155   </a>        Delay_out1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="156" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:34')" name="code2model">  156   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="157" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:34')" name="code2model">  157   </a>        Delay_out1 &lt;= HDL_Counter_out1;
</span><span><a class="LN" id="158" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:34')" name="code2model">  158   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="159" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:34')" name="code2model">  159   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="160" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:34')" name="code2model">  160   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="161">  161   </a>
</span><span><a class="LN" id="162">  162   </a>
</span><span><a class="LN" id="163" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:35')" name="code2model">  163   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="164" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:35')" name="code2model">  164   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="165" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:35')" name="code2model">  165   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="166" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:35')" name="code2model">  166   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="167" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:35')" name="code2model">  167   </a>        Delay1_out1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="168" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:35')" name="code2model">  168   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="169" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:35')" name="code2model">  169   </a>        Delay1_out1 &lt;= Switch_out1;
</span><span><a class="LN" id="170" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:35')" name="code2model">  170   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="171" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:35')" name="code2model">  171   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="172" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:35')" name="code2model">  172   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="173">  173   </a>
</span><span><a class="LN" id="174">  174   </a>
</span><span><a class="LN" id="175">  175   </a>
</span><span><a class="LN" id="176" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:45')" name="code2model">  176   </a>  Switch_out1 &lt;= Delay1_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="177" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:45')" name="code2model">  177   </a>      Delay_out1;
</span><span><a class="LN" id="178">  178   </a>
</span><span><a class="LN" id="179">  179   </a>  AXI_freq &lt;= std_logic_vector(Switch_out1);
</span><span><a class="LN" id="180">  180   </a>
</span><span><a class="LN" id="181">  181   </a>
</span><span><a class="LN" id="182" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:32')" name="code2model">  182   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> Detect_Fall_Nonpositive_out1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="183" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:32')" name="code2model">  183   </a>      '0';
</span><span><a class="LN" id="184">  184   </a>
</span><span><a class="LN" id="185">  185   </a>
</span><span><a class="LN" id="186">  186   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Compare_To_Constant_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="187">  187   </a>      '0';
</span><span><a class="LN" id="188">  188   </a>
</span><span><a class="LN" id="189" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:36')" name="code2model">  189   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="190" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:36')" name="code2model">  190   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="191" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:36')" name="code2model">  191   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="192" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:36')" name="code2model">  192   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="193" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:36')" name="code2model">  193   </a>        Delay3_out1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="194" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:36')" name="code2model">  194   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="195" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:36')" name="code2model">  195   </a>        Delay3_out1 &lt;= Switch1_out1;
</span><span><a class="LN" id="196" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:36')" name="code2model">  196   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="197" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:36')" name="code2model">  197   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="198" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:36')" name="code2model">  198   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200">  200   </a>
</span><span><a class="LN" id="201">  201   </a>
</span><span><a class="LN" id="202" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:46')" name="code2model">  202   </a>  Switch1_out1 &lt;= Delay3_out1 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="203" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:46')" name="code2model">  203   </a>      Delay_out1;
</span><span><a class="LN" id="204">  204   </a>
</span><span><a class="LN" id="205">  205   </a>  AXI_hightime &lt;= std_logic_vector(Switch1_out1);
</span><span><a class="LN" id="206">  206   </a>
</span><span><a class="LN" id="207" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:44')" name="code2model">  207   </a>  Sum_out1 &lt;= Switch_out1 - Switch1_out1;
</span><span><a class="LN" id="208">  208   </a>
</span><span><a class="LN" id="209">  209   </a>  AXI_lowtime &lt;= std_logic_vector(Sum_out1);
</span><span><a class="LN" id="210">  210   </a>
</span><span><a class="LN" id="211">  211   </a>  HDL_Reciprocal_out1_unsigned &lt;= unsigned(HDL_Reciprocal_out1);
</span><span><a class="LN" id="212">  212   </a>
</span><span><a class="LN" id="213" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:42')" name="code2model">  213   </a>  Product_mul_temp &lt;= Switch1_out1 * HDL_Reciprocal_out1_unsigned;
</span><span><a class="LN" id="214" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:42')" name="code2model">  214   </a>  Product_out1 &lt;= signed(Product_mul_temp(32 <span class="KW">DOWNTO</span> 1));
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:39')" name="code2model">  216   </a>  Gain_mul_temp &lt;= to_signed(1677721600, 32) * Product_out1;
</span><span><a class="LN" id="217" href="matlab:set_param('UZ_D_GaN_Inverter','hiliteAncestors', 'none');coder.internal.code2model('UZ_D_GaN_Inverter:39')" name="code2model">  217   </a>  Gain_out1 &lt;= Gain_mul_temp(61 <span class="KW">DOWNTO</span> 30);
</span><span><a class="LN" id="218">  218   </a>
</span><span><a class="LN" id="219">  219   </a>  AXI_dutycyc &lt;= std_logic_vector(Gain_out1);
</span><span><a class="LN" id="220">  220   </a>
</span><span><a class="LN" id="221">  221   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="222">  222   </a>
</span><span><a class="LN" id="223">  223   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
