
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000020    0.120199 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005381    0.026104    0.167189    0.287388 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.026104    0.000014    0.287402 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054678    0.391775    0.679177 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054678    0.000025    0.679203 v fanout76/A (sg13g2_buf_8)
     8    0.037711    0.029743    0.093182    0.772385 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029743    0.000178    0.772563 v _216_/A_N (sg13g2_nand2b_1)
     3    0.009997    0.071689    0.105858    0.878421 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.071689    0.000015    0.878436 v _250_/B (sg13g2_nand2_1)
     2    0.007950    0.052987    0.067472    0.945908 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.052987    0.000013    0.945921 ^ _252_/A (sg13g2_nand2_1)
     2    0.008236    0.061751    0.073190    1.019111 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.061751    0.000046    1.019157 v _253_/A (sg13g2_nor2b_1)
     2    0.008015    0.090718    0.091725    1.110882 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.090718    0.000030    1.110912 ^ _254_/C (sg13g2_nor3_1)
     1    0.003761    0.041938    0.054310    1.165222 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.041938    0.000013    1.165235 v _255_/D (sg13g2_nor4_1)
     1    0.003611    0.124970    0.110033    1.275267 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.124970    0.000006    1.275274 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.006811    0.080975    0.095838    1.371112 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.080975    0.000074    1.371186 v output4/A (sg13g2_buf_2)
     1    0.052892    0.090062    0.159129    1.530315 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090064    0.000535    1.530849 v sine_out[0] (out)
                                              1.530849   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.530849   data arrival time
---------------------------------------------------------------------------------------------
                                              2.319150   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
