<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>simmons.org</spirit:vendor>
  <spirit:library>IBM3270</spirit:library>
  <spirit:name>Transmitter</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">dataIn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dataIn</spirit:name>
      <spirit:displayName>Data In</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dataAvailable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ren</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>enable</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>enable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>active</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>active</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>transmitter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>df2f09d1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>transmitter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>df2f09d1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c845f35d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dataAvailable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ren</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>serialOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>serialOutComplement</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>serialOutDelayed</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>active</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>header</spirit:name>
        <spirit:displayName>Header</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.header" spirit:bitStringLength="17">&quot;11100010101010101&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>trailer</spirit:name>
        <spirit:displayName>Trailer</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.trailer" spirit:bitStringLength="6">&quot;111101&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>spacing</spirit:name>
        <spirit:displayName>Spacing</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.spacing">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../../3270_Coax_Transmitter/3270_Coax_Transmitter.srcs/sources_1/imports/new/transmitter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_df2f09d1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../../3270_Coax_Transmitter/3270_Coax_Transmitter.srcs/sources_1/imports/new/transmitter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Transmitter_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c845f35d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>transmitter_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">transmitter_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>spacing</spirit:name>
      <spirit:displayName>Spacing</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.spacing">0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>transmitter_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>Chris Simmons</xilinx:vendorDisplayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-09-19T19:02:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee8ba81_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7960bc0f_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b69469_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265e088_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38800634_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74007d69_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c24db4d_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edcb2d6_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571f2b59_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d6f3e2_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7834426f_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6027ea_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@def3aa5_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454022cd_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2704f7d_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247ceb67_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59714e43_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299d0377_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349f9365_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f129ce_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705f9816_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46816234_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442fc4db_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3124c07e_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363b25dd_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4373610f_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fe677a_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c957640_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25aa4d17_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31875940_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a340297_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4256f707_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4a8428_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c41c959_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c001864_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1b7cd2_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f69338e_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a3b613_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c910d87_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4283dd62_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d62c0ff_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71500aff_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e133652_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9cfc397_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72346383_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f760252_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@802898_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0e7a72_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715e4722_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90af05_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367a51c3_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724a8d23_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671aa600_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8177d2_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcae2f4_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b23cca_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55759665_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29674fcd_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d136802_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469aa65c_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4acee603_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bc8fbe_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fec40cd_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bca238e_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8d6171_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162817a0_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d219a3_ARCHIVE_LOCATION">/home/simmons/serialTo3270/serialTo3270.srcs/sources_1/imports/new</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2a12a5d4"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="56c3dd50"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5b18e7ea"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1bae8f7b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b70b4133"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
