// Seed: 3818579280
module module_0 #(
    parameter id_2 = 32'd83
);
  wire id_1;
  wire [(  -1  ) : -1] _id_2;
  logic id_3;
  ;
  logic [id_2 : id_2] id_4 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  logic [-1 : 1 'b0] id_4;
  wand id_5 = id_1 == {1, -1, -1, ~id_3};
  assign id_4 = id_5;
  assign id_5 = id_3 == id_4;
  always @(posedge id_2, negedge !id_1[-1==-1]) begin : LABEL_0
    @(posedge id_3);
  end
  module_0 modCall_1 ();
  assign id_4 = -1;
endmodule
