project -fileorder "C:/lscc/diamond/3.5_x64/cae_library/synthesis/vhdl/xp2.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR_8bit.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/simple_PWM.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_Loop_filter.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_NCO.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_phase_detector.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/proj/lattice/ulx2s/FIR8_asinc.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_25M_50M_8M33.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_50M_360M_10M.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_rf_pll.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_top.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FleaFPGA_FM_Radio.vhd" "C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/ulx2s_toplevel.vhd" 