<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head></head>
<body>
<table><tr><td width="184"><p>Block/Register
Name</p>
</td>
<td width="80"><p>Default
value</p>
</td>
<td width="83"><p>Address(ahb)</p>
</td>
</tr>
<tr><td width="184"><p><a href="#PDM_mark">block:PDM</a></p>
</td>
<td width="80"><p></p>
</td>
<td width="83"><p>0x0</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_ADC_CLK_CTRL0_mark">DPSLEP_ADC_CLK_CTRL0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x0</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_ADC_RST_CTRL0_mark">DPSLEP_ADC_RST_CTRL0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x4</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_ADC_CTRL_mark">DPSLEP_ADC_CTRL</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x8</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_ADC_CH0_CTRL0_mark">DPSLEP_ADC_CH0_CTRL0</a></p>
</td>
<td width="80"><p>0x24000</p>
</td>
<td width="83"><p>0xc</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_ADC_CH0_CTRL1_mark">DPSLEP_ADC_CH0_CTRL1</a></p>
</td>
<td width="80"><p>0x695</p>
</td>
<td width="83"><p>0x10</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_ADC_CH1_CTRL0_mark">DPSLEP_ADC_CH1_CTRL0</a></p>
</td>
<td width="80"><p>0x24000</p>
</td>
<td width="83"><p>0x14</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_ADC_CH1_CTRL1_mark">DPSLEP_ADC_CH1_CTRL1</a></p>
</td>
<td width="80"><p>0x695</p>
</td>
<td width="83"><p>0x18</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_DMIC_CTRL0_mark">DPSLEP_DMIC_CTRL0</a></p>
</td>
<td width="80"><p>0x1</p>
</td>
<td width="83"><p>0x1c</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_DMIC_CTRL1_mark">DPSLEP_DMIC_CTRL1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x20</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_RX_FIFO_INT_EN_mark">DPSLEP_RX_FIFO_INT_EN</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x24</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_RX_FIFO_INT_mark">DPSLEP_RX_FIFO_INT</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x28</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_RX_FIFO_CTR_mark">DPSLEP_RX_FIFO_CTR</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x2c</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_RX_FIFO_WAKE_CTR_mark">DPSLEP_RX_FIFO_WAKE_CTR</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x30</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_RX_FIFO_STA_mark">DPSLEP_RX_FIFO_STA</a></p>
</td>
<td width="80"><p>0x40</p>
</td>
<td width="83"><p>0x34</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_RX_FIFO_ADD_STA_CH0_mark">DPSLEP_RX_FIFO_ADD_STA_CH0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x38</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_RX_FIFO_ADD_STA_CH1_mark">DPSLEP_RX_FIFO_ADD_STA_CH1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x3c</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG0_COEF0_mark">IIR_CH0_STG0_COEF0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x4c</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG0_COEF1_mark">IIR_CH0_STG0_COEF1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x50</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG0_COEF2_mark">IIR_CH0_STG0_COEF2</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x54</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG1_COEF0_mark">IIR_CH0_STG1_COEF0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x58</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG1_COEF1_mark">IIR_CH0_STG1_COEF1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x5c</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG1_COEF2_mark">IIR_CH0_STG1_COEF2</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x60</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG2_COEF0_mark">IIR_CH0_STG2_COEF0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x64</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG2_COEF1_mark">IIR_CH0_STG2_COEF1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x68</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG2_COEF2_mark">IIR_CH0_STG2_COEF2</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x6c</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG3_COEF0_mark">IIR_CH0_STG3_COEF0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x70</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG3_COEF1_mark">IIR_CH0_STG3_COEF1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x74</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG3_COEF2_mark">IIR_CH0_STG3_COEF2</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x78</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG4_COEF0_mark">IIR_CH0_STG4_COEF0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x7c</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG4_COEF1_mark">IIR_CH0_STG4_COEF1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x80</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH0_STG4_COEF2_mark">IIR_CH0_STG4_COEF2</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x84</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG0_COEF0_mark">IIR_CH1_STG0_COEF0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x88</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG0_COEF1_mark">IIR_CH1_STG0_COEF1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x8c</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG0_COEF2_mark">IIR_CH1_STG0_COEF2</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x90</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG1_COEF0_mark">IIR_CH1_STG1_COEF0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x94</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG1_COEF1_mark">IIR_CH1_STG1_COEF1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x98</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG1_COEF2_mark">IIR_CH1_STG1_COEF2</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0x9c</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG2_COEF0_mark">IIR_CH1_STG2_COEF0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xa0</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG2_COEF1_mark">IIR_CH1_STG2_COEF1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xa4</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG2_COEF2_mark">IIR_CH1_STG2_COEF2</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xa8</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG3_COEF0_mark">IIR_CH1_STG3_COEF0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xac</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG3_COEF1_mark">IIR_CH1_STG3_COEF1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xb0</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG3_COEF2_mark">IIR_CH1_STG3_COEF2</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xb4</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG4_COEF0_mark">IIR_CH1_STG4_COEF0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xb8</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG4_COEF1_mark">IIR_CH1_STG4_COEF1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xbc</p>
</td>
</tr>
<tr><td width="184"><p><a href="#IIR_CH1_STG4_COEF2_mark">IIR_CH1_STG4_COEF2</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xc0</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_RX_FIFO_DAT_CH0_mark">DPSLEP_RX_FIFO_DAT_CH0</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xd0</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_RX_FIFO_DAT_CH1_mark">DPSLEP_RX_FIFO_DAT_CH1</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xd4</p>
</td>
</tr>
<tr><td width="184"><p><a href="#DPSLEP_RX_FIFO_DAT_INTLEA_mark">DPSLEP_RX_FIFO_DAT_INTLEA</a></p>
</td>
<td width="80"><p>0x0</p>
</td>
<td width="83"><p>0xd8</p>
</td>
</tr>
</table><h1>Revision</h1>
<table width="576"><tr><td width="114"><p class="Default">Revision</p>
</td>
<td width="84"><p class="Default"></p>
</td>
<td width="90"><p class="Default"></p>
</td>
<td width="288"><p class="Default"></p>
</td>
</tr>
<tr><td width="114"><p class="Default">v1.00</p>
</td>
<td width="84"><p class="Default">2025/6/11</p>
</td>
<td width="90"><p class="Default">linzhang</p>
</td>
<td width="288"><p class="Default">Initial version</p>
</td>
</tr>
</table><h1> </h1>
<p class="Standard"> </p>
<h1>1.PDM</h1>
<p class="Standard">(The following table is just used by reggen script,it
will be removed in official register spec)</p>
<h2><a
name="__DdeLink__65620_1236852755">1.1DPSLEP_ADC_CLK_CTRL0</a></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_ADC_CLK_CTRL0_mark">DPSLEP_ADC_CLK_CTRL0 ( AHB: 0x0 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x0</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><a name="_Hlk171979910">9</a>:8</p>
</td>
<td width="88"><p class="Default">�adc_ch_iir_clk_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: enableiir filterclock for channel 0~1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:6</p>
</td>
<td width="88"><p class="Default">�ch_pclk_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: enablepclkclock for channel 0~1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">5:4</p>
</td>
<td width="88"><p class="Default">adc_ch_hpf_clk_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: enable
adc hfp clock for channel 0~1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><a name="_Hlk172296228">3:2</a></p>
</td>
<td width="88"><p class="Default">adc_clk_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: enable
adc clock for channel 0~1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1:0</p>
</td>
<td width="88"><p class="Default">anc_clk_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: enableLL filterclock for channel 0~1</p>
</td>
</tr>
</table><h2>1.2DPSLEP_ADC_RST_CTRL0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_ADC_RST_CTRL0_mark">DPSLEP_ADC_RST_CTRL0 ( AHB: 0x4 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x4</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">10:9</p>
</td>
<td width="88"><p class="Default">adc_ch_iir_soft_rst</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1:iirfilter�soft resetfor
channel 0~1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">8</p>
</td>
<td width="88"><p class="Default">dmic_soft_rst</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">DMIC reset;</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:6</p>
</td>
<td width="88"><p class="Default">ch_pclk_soft_rst</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1:pclksoft resetfor
channel 0~1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">5:4</p>
</td>
<td width="88"><p class="Default">adc_ch_hpf_soft_rst</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: adchpf
soft resetfor channel 0~1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><a name="_Hlk172296282">3:2</a></p>
</td>
<td width="88"><p class="Default">adc_ch_soft_rst</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1:adc�soft
resetfor channel 0~1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1:0</p>
</td>
<td width="88"><p class="Default">anc_ch_soft_rst</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1:LL
filter�soft resetfor channel 0~1</p>
</td>
</tr>
</table><h2>1.3DPSLEP_ADC_CTRL</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_ADC_CTRL_mark"></a><a
name="ADC_CTRL_mark"></a>DPSLEP_ADC_CTRL ( AHB: 0x8 )</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x8</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Default"><a name="_Hlk171979976">9</a></p>
</td>
<td width="88"><p class="Default">model_sel</p>
</td>
<td width="37"><p class="Default">RW</p>
<p class="Default"></p>
</td>
<td width="37"><p class="Default">RO</p>
<p class="Default"></p>
</td>
<td width="53"><p class="Default">0</p>
</td>
<td width="260"><p class="Default">0: When lp_demic is enabled, the sampled data will continue to be
written to FIFO(Mode-0)</p>
<p class="Default">1: When lp_demic is enabled, the sampled data will no longer be
written to FIFO(Mode-2)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Default">8</p>
</td>
<td width="88"><p class="Default">lp_mic_en</p>
</td>
<td width="37"><p class="Default">RW</p>
<p class="Default"></p>
</td>
<td width="37"><p class="Default">RO</p>
<p class="Default"></p>
</td>
<td width="53"><p class="Default">0</p>
</td>
<td width="260"><p class="Default">Enable lp dmic function</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7</p>
</td>
<td width="88"><p class="Default">cfg_package_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: package two sampls into a 32bit APB interface data.</p>
<p class="Default">0: Do not package sampls. If it is less than 32 bits, add 0.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">6</p>
</td>
<td width="88"><p class="Default">cfg_datloc_swap</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: The newly inputted sampling data is placed in the high16bits of 32 bits.</p>
<p class="Default">0: The newly inputted sampling data is placed in the lower16bits of 32 bits.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">5</p>
</td>
<td width="88"><p class="Default">cfg_sample_bits</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: The sampled data is a 16 bits input.</p>
<p class="Default">0: The sampled data is not a 16 bits input.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">4</p>
</td>
<td width="88"><p class="Default">adc_allch_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">dmic enable</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Default"><a name="_Hlk171980068">3:2</a></p>
</td>
<td width="88"><p class="Default">adc_ch_en</p>
</td>
<td width="37"><p class="Default">RW</p>
<p class="Default"></p>
</td>
<td width="37"><p class="Default">RO</p>
<p class="Default"></p>
</td>
<td width="53"><p class="Default">0</p>
</td>
<td width="260"><p class="Default">adc enable
for channel 0~1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1:0</p>
</td>
<td width="88"><p class="Default">ll_filter_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">LL filter enable for channel
0~1</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.4DPSLEP_ADC_CH0_CTRL0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_ADC_CH0_CTRL0_mark"></a><a
name="ADC_CH0_CTRL0_mark"></a>DPSLEP_ADC_CH0_CTRL0 ( AHB: 0xc )</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xc</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x24000</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><a name="_Hlk171981953">2</a>4</p>
</td>
<td width="88"><p class="Default">adc_ch0_iir_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">adc iir filter enable</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">23:22</p>
</td>
<td width="88"><p class="Default">adc_ch0_iir_in_ctrl</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">2'b0: 0db</p>
<p class="Default">2'd1: -6db </p>
<p class="Default">2'd2: -12
db</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">21</p>
</td>
<td width="88"><p class="Default"><a name="OLE_LINK44">ll_</a><a name="OLE_LINK73">filter</a>_ch0_lwf_reg_byp</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: Bypass
anc low latency filter</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">20</p>
</td>
<td width="88"><p class="Default">adc_ch0_hp_lp_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">adc filter
select for channel 0</p>
<p class="Default">1: high
performance</p>
<p class="Default">0: low
power</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">19</p>
</td>
<td width="88"><p class="Default">adc_ch0_hpf_bypass</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">adc hpf
bypass</p>
<p class="Default">1: bypass
hpf</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">18</p>
</td>
<td width="88"><p class="Default">tst_ch0_hpf_spole</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">adc hpf
single pole</p>
<p class="Default">1: one
order</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><a name="_Hlk171981354">17:13</a></p>
</td>
<td width="88"><p class="Default">adc_ch0_hpf_sel_k2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x12</p>
</td>
<td width="260"><p class="Default">hpf k2
settin</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">12:10</p>
</td>
<td width="88"><p class="Default">adc_ch0_hpf_rate_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">ADC HPF
shift rate selection for channel 0:</p>
<p class="Default">3'b000:
2^-14, default</p>
<p class="Default">3'b001:
2^-15</p>
<p class="Default">3'b010:
2^-16</p>
<p class="Default">3'b011:
2^-17</p>
<p class="Default">3'b100:
2^-18</p>
<p class="Default">3'b101:
2^-13</p>
<p class="Default">others:
reserved, decoded to default value</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">9:5</p>
</td>
<td width="88"><p class="Default">adc_ch0_hpf_sel_k1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">hpf k1
settin</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">4</p>
</td>
<td width="88"><p class="Default">adc_ch0_hpf_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"><a name="OLE_LINK3"></a><a
name="OLE_LINK4">adc hpf enable</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Default"><a name="_Hlk160545444"></a><a
name="_Hlk172551042"></a><a name="_Hlk172555641">3:2</a></p>
</td>
<td width="88"><p class="Default">ll_filter_ch0_filter_sel</p>
</td>
<td width="37"><p class="Default">RW</p>
<p class="Default"></p>
</td>
<td width="37"><p class="Default">RO</p>
<p class="Default"></p>
</td>
<td width="53"><p class="Default">0</p>
</td>
<td width="260"><p class="Default">LL filter
selection.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Default">1:0</p>
</td>
<td width="88"><p class="Default">adc_ch0_down_sample_ratio</p>
</td>
<td width="37"><p class="Default">RW</p>
<p class="Default"></p>
</td>
<td width="37"><p class="Default">RO</p>
<p class="Default"></p>
</td>
<td width="53"><p class="Default">0</p>
</td>
<td width="260"><p class="Default">�</p>
<p class="Default">adc
decimation ratio for channel 0</p>
<p class="Default">2�d0: down
sample by 64</p>
<p class="Default">2�d1: down
sample by 32</p>
<p class="Default">2�d2: down
sample by 16</p>
<p class="Default">2�d3:
invalid</p>
<p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.5DPSLEP_ADC_CH0_CTRL1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_ADC_CH0_CTRL1_mark"></a><a
name="ADC_CH0_CTRL1_mark"></a>DPSLEP_ADC_CH0_CTRL1 ( AHB: 0x10
)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x10</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x695</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">14:12</p>
</td>
<td width="88"><p class="Default">adc_ch0_boost</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Digmic/Amic
boost function for channel 0</p>
<p class="Default">3�d0:� 0db</p>
<p class="Default">3�d1: +6db</p>
<p class="Default">3�d2: +12db</p>
<p class="Default">3�d3: +18db</p>
<p class="Default">3�d4: +24db</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">11:8</p>
</td>
<td width="88"><p class="Default">ch0_mic_gain_ctrl</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x6</p>
</td>
<td width="260"><p class="Default">mic gain
balance for channel 0</p>
<p class="Default">4�d0: -3db</p>
<p class="Default">4�d1:
-2.5db</p>
<p class="Default">4�d2: -2db</p>
<p class="Default">4�d3:
-1.5db</p>
<p class="Default">4�d4: -1db</p>
<p class="Default">4�d5:
-0.5db</p>
<p class="Default">4�d6: 0db</p>
<p class="Default">4�d7: 0.5db</p>
<p class="Default">4�d8: 1db</p>
<p class="Default">4�d9: 1.5db</p>
<p class="Default">4�d10: 2db</p>
<p class="Default">4�d11:
2.5db</p>
<p class="Default">4�d12: 3db</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Default">ch0_volume_ctrl</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x95</p>
</td>
<td width="260"><p class="Default">adc volume
setting for channel 0</p>
<p class="Default">step is
0.5db</p>
<p class="Default">0xe3: +36dB</p>
<p class="Default">0xb3: +15dB</p>
<p class="Default">��</p>
<p class="Default">0xa1: +6db</p>
<p class="Default">��.</p>
<p class="Default">0x95: 0db</p>
<p class="Default">��.</p>
<p class="Default">0x01: -74db</p>
<p class="Default">0x00:
mute������</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.6DPSLEP_ADC_CH1_CTRL0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_ADC_CH1_CTRL0_mark"></a><a
name="ADC_CH1_CTRL0_mark"></a>DPSLEP_ADC_CH1_CTRL0 ( AHB: 0x14
)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x14</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x24000</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">24</p>
</td>
<td width="88"><p class="Default">adc_ch1_iir_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">adc iir filter enable</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">23:22</p>
</td>
<td width="88"><p class="Default">adc_ch1_iir_in_ctrl</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">2'b0: 0db</p>
<p class="Default">2'd1: -6db </p>
<p class="Default">2'd2: -12
db</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">21</p>
</td>
<td width="88"><p class="Default">ll_filter_ch1_lwf_reg_byp</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">1: Bypass
anc low latency filter</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">20</p>
</td>
<td width="88"><p class="Default">adc_ch1_hp_lp_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">adc filter
select for channel 1</p>
<p class="Default">1: high
performance</p>
<p class="Default">0: low power</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">19</p>
</td>
<td width="88"><p class="Default">adc_ch1_hpf_bypass</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">adc hpf
bypass</p>
<p class="Default">1: bypass
hpf</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">18</p>
</td>
<td width="88"><p class="Default">tst_ch1_hpf_spole</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">adc hpf
single pole</p>
<p class="Default">1: one
order</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">17:13</p>
</td>
<td width="88"><p class="Default">adc_ch1_hpf_sel_k2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x12</p>
</td>
<td width="260"><p class="Default">hpf k2
settin</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">12:10</p>
</td>
<td width="88"><p class="Default">adc_ch1_hpf_rate_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">ADC HPF
shift rate selection for channel 1:</p>
<p class="Default">3'b000:
2^-14, default</p>
<p class="Default">3'b001:
2^-15</p>
<p class="Default">3'b010:
2^-16</p>
<p class="Default">3'b011:
2^-17</p>
<p class="Default">3'b100:
2^-18</p>
<p class="Default">3'b101:
2^-13</p>
<p class="Default">others:
reserved, decoded to default value</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">9:5</p>
</td>
<td width="88"><p class="Default">adc_ch1_hpf_sel_k1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">hpf k1
settin</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">4</p>
</td>
<td width="88"><p class="Default">adc_ch1_hpf_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">adc hpf
enable</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3:2</p>
</td>
<td width="88"><p class="Default">ll_filter_ch1_filter_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">LL filter
selection.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1:0</p>
</td>
<td width="88"><p class="Default">adc_ch1_down_sample_ratio</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">�</p>
<p class="Default">adc
decimation ratio for channel 1</p>
<p class="Default">2�d0: down
sample by 64</p>
<p class="Default">2�d1: down
sample by 32</p>
<p class="Default">2�d2: down
sample by 16</p>
<p class="Default">2�d3:
invalid</p>
<p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.7DPSLEP_ADC_CH1_CTRL1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_ADC_CH1_CTRL1_mark"></a><a
name="ADC_CH1_CTRL1_mark"></a>DPSLEP_ADC_CH1_CTRL1 ( AHB: 0x18
)</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x18</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x695</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">14:12</p>
</td>
<td width="88"><p class="Default">adc_ch1_boost</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Digmic/Amic
boost function for channel 1</p>
<p class="Default">3�d0:� 0db</p>
<p class="Default">3�d1: +6db</p>
<p class="Default">3�d2: +12db</p>
<p class="Default">3�d3: +18db</p>
<p class="Default">3�d4: +24db</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">11:8</p>
</td>
<td width="88"><p class="Default">ch1_mic_gain_ctrl</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x6</p>
</td>
<td width="260"><p class="Default">mic gain
balance for channel 1</p>
<p class="Default">4�d0: -3db</p>
<p class="Default">4�d1:
-2.5db</p>
<p class="Default">4�d2: -2db</p>
<p class="Default">4�d3:
-1.5db</p>
<p class="Default">4�d4: -1db</p>
<p class="Default">4�d5:
-0.5db</p>
<p class="Default">4�d6: 0db</p>
<p class="Default">4�d7: 0.5db</p>
<p class="Default">4�d8: 1db</p>
<p class="Default">4�d9: 1.5db</p>
<p class="Default">4�d10: 2db</p>
<p class="Default">4�d11:
2.5db</p>
<p class="Default">4�d12: 3db</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:0</p>
</td>
<td width="88"><p class="Default">ch1_volume_ctrl</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x95</p>
</td>
<td width="260"><p class="Default">adc volume
setting for channel 1</p>
<p class="Default">step is
0.5db</p>
<p class="Default">0xe3: +36dB</p>
<p class="Default">0xb3: +15dB</p>
<p class="Default">��</p>
<p class="Default">0xa1: +6db</p>
<p class="Default">��.</p>
<p class="Default">0x95: 0db</p>
<p class="Default">��.</p>
<p class="Default">0x01: -74db</p>
<p class="Default">0x00:
mute������</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.8DPSLEP_DMIC_CTRL0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_DMIC_CTRL0_mark"></a><a
name="ADC_DMIC_CTRL0_mark"></a>DPSLEP_DMIC_CTRL0 ( AHB: 0x1c )</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x1c</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">5</p>
</td>
<td width="88"><p class="Default">pdm_clk_out_sel</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">Pdmoutputclockselection
foreach PDM.</p>
<p class="Default">0: select divider clock</p>
<p class="Default">1: select common clock</p>
<p class="Default"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">4</p>
</td>
<td width="88"><p class="Default">dmic_clk_chg_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">DMIC clock
divide index change enable for each DMIC</p>
<p class="Default"></p>
<p class="Default">Only a 0 to
1 transition of this bit will make the value of dmic_clk_div in
ADC_DMIC_CTRL0 register take effect.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3:0</p>
</td>
<td width="88"><p class="Default">dmic_clk_div</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x1</p>
</td>
<td width="260"><p class="Default">DMIC clock
divide index from 6.144Mhz.</p>
<p class="Default">0 = divide
by 1;</p>
<p class="Default">1 = divide
by 2;</p>
<p class="Default">2 = divide
by 3;</p>
<p class="Default">�</p>
</td>
</tr>
</table><p class="Standard"> </p>
<p class="Standard"> </p>
<h2><a name="OLE_LINK31">1.9DPSLEP_DMIC_CTRL1</a></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_DMIC_CTRL1_mark"></a><a
name="ADC_DMIC_CTRL1_mark"></a>DPSLEP_DMIC_CTRL1 ( AHB: 0x20 )</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x20</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">6:4</p>
</td>
<td width="88"><p class="Default">dmic_retime
_pdm</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">DMIC Retime
module control. Each DM interface has three bits to control its
functionality.</p>
<p class="Default">[0]: +ve FF
Cycle Selection</p>
<p class="Default">0: Gets
full cycle</p>
<p class="Default">1: Gets
half cycle to avoid any Hold issues</p>
<p class="Default">[1]: -ve FF
Cycle Selection</p>
<p class="Default">0: Gets
full cycle</p>
<p class="Default">1: Gets
half cycle to avoid any Hold issues</p>
<p class="Default">[2]: Bypass
Retimer</p>
<p class="Default">0: Data is
flopped using PAD clock loopback</p>
<p class="Default">1: Data is directly
flopped using output Clock before PAD.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3:2</p>
</td>
<td width="88"><p class="Default">dmic_in_phase</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default">phase
control for each DMIC input data</p>
<p class="Default"></p>
<p class="Default"><a name="OLE_LINK13"></a><a
name="OLE_LINK12">0 =</a><a name="OLE_LINK66"></a><a name="OLE_LINK17">Data
driven by positive edge of DMIC clock on input DMIC interface is aligned with
the data driven by following negative edge of DMIC clock.</a></p>
<p class="Default">1 =Data driven by negative edge of DMIC clock on input DMIC
interface is aligned with the data driven by following positive edge of DMIC
clock.</p>
<p class="Default">2 =<a
name="OLE_LINK14">(support digital retiming logic)</a>Data driven by
positive edge of DMIC clock on input DMIC interface is aligned with the data
driven by following negative edge of DMIC clock.</p>
<p class="Default">3 =(support
digital<a name="OLE_LINK15">retiming</a>logic) Data driven by negative edge of DMIC clock on input DMIC
interface is aligned with the data driven by following positive edge of DMIC
clock.</p>
<p class="Default"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1</p>
</td>
<td width="88"><p class="Default">dmic_if_out_chl_revs</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">Channel
swap control for each DMIC output</p>
<p class="Default">0 = the
first received bit on DMIC interface is driven to output channel 0 of DMIC
interface; the second received bit of the same phase is driven to output
channel 1 of DMIC.</p>
<p class="Default">1 = the
first received bit on DMIC interface is driven to output channel 1 of DMIC
interface; the second received bit of the same phase is driven to output
channel 0 of DMIC.</p>
<p class="Default"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">0</p>
</td>
<td width="88"><p class="Default">dmic_if_out_pol_revs</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">Polary
control for each DMIC output</p>
<p class="Default">0 = 112 is
output from DMIC interface when DMIC data is 1; -112 is output from DMIC
interface when DMIC is 0;</p>
<p class="Default">1 = -112 is
output from DMIC interface when DMIC data is 1; 112 is output from DMIC
interface when DMIC is 0;</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2><a name="OLE_LINK49">1.10DPSLEP_RX_FIFO_INT_EN</a></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a
name="DPSLEP_RX_FIFO_INT_EN_mark">DPSLEP_RX_FIFO_INT_EN ( AHB:
0x24 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x24</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><a name="_Hlk171983268"></a><a
name="_Hlk171982611">7:6</a></p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_wake_<a
name="OLE_LINK79">int_</a>en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifowakeinterrupt enable .</p>
<p class="Default">Bit 4 :
channel 0.</p>
<p class="Default">Bit 5 : channel 1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">5:4</p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_ovr_flo_int_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifooverflowinterrupt enable .</p>
<p class="Default">Bit 4 :
channel 0.</p>
<p class="Default">Bit 5 : channel 1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3:2</p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_full_int_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifo
full interrupt enable .</p>
<p class="Default">Bit 2 :
channel 0.</p>
<p class="Default">Bit 3 : channel 1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><a name="_Hlk171982531">1:0</a></p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_afull_int_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifo
almost fullinterrupt enable.</p>
<p class="Default">Bit 0 :
channel 0.</p>
<p class="Default">Bit 1 : channel 1.</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2><a name="OLE_LINK1">1.11DPSLEP_RX_FIFO_INT</a></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_RX_FIFO_INT_mark">DPSLEP_RX_FIFO_INT ( AHB: 0x28 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x28</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard"><a name="_Hlk171983251">7:6</a></p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_wake_int</p>
</td>
<td width="37"><p class="Standard">W1C</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifowakeinterrupt status.</p>
<p class="Default">Bit 4 :
channel 0.</p>
<p class="Default">Bit 5 : channel 1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">5:4</p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_ovr_flo_int</p>
</td>
<td width="37"><p class="Standard">W1C</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifooverflowf interrupt status.</p>
<p class="Default">Bit 4<a
name="OLE_LINK10">:</a>channel 0.</p>
<p class="Default">Bit 5 : channel 1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3:2</p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_full_int</p>
</td>
<td width="37"><p class="Standard">W1C</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifo
full interrupt<a name="OLE_LINK9">status</a>.</p>
<p class="Default">Bit 2:channel 0.</p>
<p class="Default">Bit 3 : channel 1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1:0</p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_afull_int</p>
</td>
<td width="37"><p class="Standard">W1C</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifo
almost fullinterrupt status.</p>
<p class="Default">Bit 0 :
channel 0.</p>
<p class="Default">Bit 1 : channel 1.</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2><a name="OLE_LINK55">1.12DPSLEP_RX_FIFO_CTR</a></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_RX_FIFO_CTR_mark">DPSLEP_RX_FIFO_CTR ( AHB: 0x2c )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x2c</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Default"><a name="_Hlk171983067"></a><a
name="_Hlk171983070">19:11</a></p>
</td>
<td width="88"><p class="Default">rx_cfg_afull_threshold_ch1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX FIFO almost full
threshold for channel 1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Default"><a name="_Hlk171983057">10:2</a></p>
</td>
<td width="88"><p class="Default">rx_cfg_afull_threshold_ch0</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX FIFO almost
full threshold for channel 0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Default">1:0</p>
</td>
<td width="88"><p class="Default">rx_cfg_fifo_en</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifo
enable.</p>
<p class="Default">Bit 0 :
channel 0.</p>
<p class="Default">Bit 1 :
channel 1.</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.13DPSLEP_RX_FIFO_WAKE_CTR</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a
name="DPSLEP_RX_FIFO_WAKE_CTR_mark">DPSLEP_RX_FIFO_WAKE_CTR (
AHB: 0x30 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x30</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Default">17:9</p>
</td>
<td width="88"><p class="Default">rx_cfg_wake_threshold_ch1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX FIFOwakethreshold for channel 1</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Default">8:0</p>
</td>
<td width="88"><p class="Default">rx_cfg_wakel_threshold_ch0</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX FIFOwakethreshold for channel 0</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.14DPSLEP_RX_FIFO_STA</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="DPSLEP_RX_FIFO_STA_mark">DPSLEP_RX_FIFO_STA ( AHB: 0x34 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x34</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x40</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">9:8</p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_wake</p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifowake</p>
<p class="Default">Bit 0 :
channel 0.</p>
<p class="Default">Bit 1 : channel 1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">7:6</p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_empty</p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x1</p>
</td>
<td width="260"><p class="Default">RX Fifoempty</p>
<p class="Default">Bit 0 :
channel 0.</p>
<p class="Default">Bit 1 : channel 1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">5:4</p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_ovr_flo</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default"><a name="OLE_LINK8">RX Fifo</a>overflow</p>
<p class="Default">Bit 0 :
channel 0.</p>
<p class="Default">Bit 1 : channel 1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">3:2</p>
</td>
<td width="88"><p class="Default"><a name="OLE_LINK2">adc_rx_fifo_full</a></p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="53"><p class="Standard"><a name="OLE_LINK7">0x0</a></p>
</td>
<td width="260"><p class="Default">RX Fifo
full</p>
<p class="Default">Bit 0 :
channel 0.</p>
<p class="Default">Bit 1 : channel 1.</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">1:0</p>
</td>
<td width="88"><p class="Default">adc_rx_fifo_afull</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifo
almost ful</p>
<p class="Default">Bit 0 :
channel 0.</p>
<p class="Default">Bit 1 : channel 1.</p>
</td>
</tr>
</table><p class="Default"> </p>
<p class="Default"> </p>
<h2>1.15DPSLEP_RX_FIFO_ADD_STA_CH0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a
name="DPSLEP_RX_FIFO_ADD_STA_CH0_mark">DPSLEP_RX_FIFO_ADD_STA_CH0
( AHB: 0x38 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x38</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">28:20</p>
</td>
<td width="88"><p class="Default">fifo_addr_in</p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">FIFOwriteaddress pointer</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">18:10</p>
</td>
<td width="88"><p class="Default">fifo_addr_out</p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">FIFO read address pointer</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">8:0</p>
</td>
<td width="88"><p class="Default">fifo_addr_diff_ch</p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">The difference between FIFO read and write address pointers</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.16DPSLEP_RX_FIFO_ADD_STA_CH1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a
name="DPSLEP_RX_FIFO_ADD_STA_CH1_mark">DPSLEP_RX_FIFO_ADD_STA_CH1
( AHB: 0x3c )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x3c</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">28:20</p>
</td>
<td width="88"><p class="Default">fifo_addr_in</p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">FIFOwriteaddress pointer</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">18:10</p>
</td>
<td width="88"><p class="Default">fifo_addr_out</p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">FIFO read address pointer</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">8:0</p>
</td>
<td width="88"><p class="Default">fifo_addr_diff_ch</p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">The difference between FIFO read and write address pointers</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2><a name="OLE_LINK56">1.17DPSLEP_RX_FIFO_DAT_CH0</a></h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a
name="DPSLEP_RX_FIFO_DAT_CH0_mark">DPSLEP_RX_FIFO_DAT_CH0 (
AHB: 0xd0 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xD0</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">23:0</p>
</td>
<td width="88"><p class="Default">Rx_fifo_dat_ch0</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="37"><p class="Standard">WO</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifo �read
out data for channel 0.</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.18DPSLEP_RX_FIFO_DAT_CH1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a
name="DPSLEP_RX_FIFO_DAT_CH1_mark">DPSLEP_RX_FIFO_DAT_CH1 (
AHB: 0xd4 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xD4</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">23:0</p>
</td>
<td width="88"><p class="Default">Rx_fifo_dat_ch1</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="37"><p class="Standard">WO</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifo�
read out dataforchannel 1.</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.19DPSLEP_RX_FIFO_DAT_INTLEA</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a
name="DPSLEP_RX_FIFO_DAT_INTLEA_mark">DPSLEP_RX_FIFO_DAT_INTLEA
( AHB: 0xd8 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xD8</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">23:0</p>
</td>
<td width="88"><p class="Default">Rx_fifo_dat_intlea</p>
</td>
<td width="37"><p class="Standard">RO</p>
</td>
<td width="37"><p class="Standard">RW</p>
</td>
<td width="53"><p class="Standard">0x0</p>
</td>
<td width="260"><p class="Default">RX Fifo�
read out data for channel0 and channel1.</p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.20IIR_CH0_STG0_COEF0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG0_COEF0_mark">IIR_CH0_STG0_COEF0 ( AHB: 0x4c )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x4c</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg0_coef0</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.21IIR_CH0_STG0_COEF1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG0_COEF1_mark">IIR_CH0_STG0_COEF1 ( AHB: 0x50 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x50</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg0_coef1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.22IIR_CH0_STG0_COEF2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG0_COEF2_mark">IIR_CH0_STG0_COEF2 ( AHB: 0x54 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x54</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg0_coef2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.23IIR_CH0_STG1_COEF0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG1_COEF0_mark">IIR_CH0_STG1_COEF0 ( AHB: 0x58 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x58</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg1_coef0</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.24IIR_CH0_STG1_COEF1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG1_COEF1_mark">IIR_CH0_STG1_COEF1 ( AHB: 0x5c )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x5c</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg1_coef1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.25IIR_CH0_STG1_COEF2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG1_COEF2_mark">IIR_CH0_STG1_COEF2 ( AHB: 0x60 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x60</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg1_coef2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.26IIR_CH0_STG2_COEF0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG2_COEF0_mark">IIR_CH0_STG2_COEF0 ( AHB: 0x64 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x64</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg2_coef0</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.27IIR_CH0_STG2_COEF1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG2_COEF1_mark">IIR_CH0_STG2_COEF1 ( AHB: 0x68 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x68</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg2_coef1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.28IIR_CH0_STG2_COEF2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG2_COEF2_mark">IIR_CH0_STG2_COEF2 ( AHB: 0x6c )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x6c</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg2_coef2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.29IIR_CH0_STG3_COEF0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG3_COEF0_mark">IIR_CH0_STG3_COEF0 ( AHB: 0x70 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x70</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg3_coef0</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.30IIR_CH0_STG3_COEF1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG3_COEF1_mark">IIR_CH0_STG3_COEF1 ( AHB: 0x74 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x74</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg3_coef1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.31IIR_CH0_STG3_COEF2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG3_COEF2_mark">IIR_CH0_STG3_COEF2 ( AHB: 0x78 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x78</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg3_coef2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.32IIR_CH0_STG4_COEF0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG4_COEF0_mark">IIR_CH0_STG4_COEF0 ( AHB: 0x7c )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x7c</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg4_coef0</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.33IIR_CH0_STG4_COEF1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG4_COEF1_mark">IIR_CH0_STG4_COEF1 ( AHB: 0x80 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x80</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg4_coef1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.34IIR_CH0_STG4_COEF2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH0_STG4_COEF2_mark">IIR_CH0_STG4_COEF2 ( AHB: 0x84 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x84</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch0_stg4_coef2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.35IIR_CH1_STG0_COEF0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG0_COEF0_mark">IIR_CH1_STG0_COEF0 ( AHB: 0x88 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x88</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg0_coef0</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.36IIR_CH1_STG0_COEF1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG0_COEF1_mark">IIR_CH1_STG0_COEF1 ( AHB: 0x8c )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x8c</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg0_coef1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.37IIR_CH1_STG0_COEF2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG0_COEF2_mark">IIR_CH1_STG0_COEF2 ( AHB: 0x90 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x90</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg0_coef2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.38IIR_CH1_STG1_COEF0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG1_COEF0_mark">IIR_CH1_STG1_COEF0 ( AHB: 0x94 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x94</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg1_coef0</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.39IIR_CH1_STG1_COEF1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG1_COEF1_mark">IIR_CH1_STG1_COEF1 ( AHB: 0x98 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x98</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg1_coef1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.40IIR_CH1_STG1_COEF2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG1_COEF2_mark">IIR_CH1_STG1_COEF2 ( AHB: 0x9c )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0x9c</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg1_coef2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.41IIR_CH1_STG2_COEF0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG2_COEF0_mark">IIR_CH1_STG2_COEF0 ( AHB: 0xa0 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xa0</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg2_coef0</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.42IIR_CH1_STG2_COEF1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG2_COEF1_mark">IIR_CH1_STG2_COEF1 ( AHB: 0xa4 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xa4</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg2_coef1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.43IIR_CH1_STG2_COEF2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG2_COEF2_mark">IIR_CH1_STG2_COEF2 ( AHB: 0xa8 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xa8</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg2_coef2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.44IIR_CH1_STG3_COEF0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG3_COEF0_mark">IIR_CH1_STG3_COEF0 ( AHB: 0xac )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xac</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg3_coef0</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.45IIR_CH1_STG3_COEF1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG3_COEF1_mark">IIR_CH1_STG3_COEF1 ( AHB: 0xb0 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xb0</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg3_coef1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.46IIR_CH1_STG3_COEF2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG3_COEF2_mark">IIR_CH1_STG3_COEF2 ( AHB: 0xb4 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xb4</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg3_coef2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<h2>1.47IIR_CH1_STG4_COEF0</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG4_COEF0_mark">IIR_CH1_STG4_COEF0 ( AHB: 0xb8 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xb8</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg4_coef0</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.48IIR_CH1_STG4_COEF1</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG4_COEF1_mark">IIR_CH1_STG4_COEF1 ( AHB: 0xbc )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xbc</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg4_coef1</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><h2>1.49IIR_CH1_STG4_COEF2</h2>
<table width="523"><tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"><a name="IIR_CH1_STG4_COEF2_mark">IIR_CH1_STG4_COEF2 ( AHB: 0xc0 )</a></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">offset</p>
</td>
<td width="88"><p class="Standard">0xc0</p>
</td>
<td width="37"><p class="Standard">size</p>
</td>
<td width="37"><p class="Standard">32</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">0x0</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="523" colspan="6"><p class="Standard"></p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">bits</p>
</td>
<td width="88"><p class="Standard">name</p>
</td>
<td width="37"><p class="Standard">s/w</p>
</td>
<td width="37"><p class="Standard">h/w</p>
</td>
<td width="53"><p class="Standard">default</p>
</td>
<td width="260"><p class="Standard">description</p>
</td>
</tr>
<tr style='height:1.0pt'><td width="47"><p class="Standard">31:0</p>
</td>
<td width="88"><p class="Default">Iir_ch1_stg4_coef2</p>
</td>
<td width="37"><p class="Standard">RW</p>
<p class="Standard"></p>
</td>
<td width="37"><p class="Standard">RO</p>
<p class="Standard"></p>
</td>
<td width="53"><p class="Standard">0</p>
</td>
<td width="260"><p class="Default"></p>
</td>
</tr>
</table><p class="Standard"> </p>
<p class="Standard"> </p>
<p class="Standard"> </p>
<p class="Standard"> </p>
</body></html>
