#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 30 09:35:50 2023
# Process ID: 20330
# Current directory: /home/nakashim/proj-arm64/fpga/ZU19EG-step4000
# Command line: vivado -stack 10000 ZU19EG_16st.xpr
# Log file: /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/vivado.log
# Journal file: /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ZU19EG_16st.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv comparch:user:emax6:1.0 [get_ips  design_1_emax6_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_emax6_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/questa} {ies=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/ies} {xcelium=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
