

================================================================
== Vivado HLS Report for 'MaxPool2d'
================================================================
* Date:           Thu Nov  3 16:10:27 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_4_new_network
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.027|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|   7 ~ 9  |          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 14 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 13 
11 --> 12 
12 --> 13 
13 --> 5 
14 --> 15 
15 --> 16 
16 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:38]   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "br label %.loopexit" [f_b_4_new_network/forw_back_new_network.c:38]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.69ns)   --->   "%icmp_ln38 = icmp eq i3 %i_0, -2" [f_b_4_new_network/forw_back_new_network.c:38]   --->   Operation 21 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.74ns)   --->   "%i = add i3 %i_0, 1" [f_b_4_new_network/forw_back_new_network.c:38]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %9, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:38]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%col = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 24 'bitconcatenate' 'col' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %col to i32" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 25 'zext' 'zext_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i4 %col to i7" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 26 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.86ns)   --->   "%add_ln41 = add i4 %col, 2" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 27 'add' 'add_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i4 %add_ln41 to i32" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 28 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i6 %shl_ln to i7" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 30 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.88ns)   --->   "%sub_ln45 = sub i7 %zext_ln45_2, %zext_ln41_3" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 31 'sub' 'sub_ln45' <Predicate = (!icmp_ln38)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 32 'br' <Predicate = (!icmp_ln38)> <Delay = 0.75>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:49]   --->   Operation 33 'ret' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.89>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 34 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_0_cast3 = zext i3 %j_0 to i7" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 35 'zext' 'j_0_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 36 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.69ns)   --->   "%icmp_ln39 = icmp eq i3 %j_0, -2" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 37 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.74ns)   --->   "%j = add i3 %j_0, 1" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 38 'add' 'j' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %1" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%row = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_0, i1 false)" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 40 'bitconcatenate' 'row' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i4 %row to i32" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 41 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.86ns)   --->   "%add_ln42 = add i4 %row, 2" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 42 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i4 %add_ln42 to i32" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 43 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.89ns)   --->   "%add_ln45 = add i7 %j_0_cast3, %sub_ln45" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 44 'add' 'add_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i7 %add_ln45 to i32" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 45 'sext' 'sext_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i32 %sext_ln45 to i64" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 46 'zext' 'zext_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [36 x float]* %output_matrix, i64 0, i64 %zext_ln45" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 47 'getelementptr' 'output_matrix_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%locate_matrix_addr = getelementptr [36 x float]* %locate_matrix, i64 0, i64 %zext_ln45" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 48 'getelementptr' 'locate_matrix_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.75ns)   --->   "br label %2" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 49 'br' <Predicate = (!icmp_ln39)> <Delay = 0.75>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 50 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%max_num_0 = phi i32 [ -999, %1 ], [ %max_num_1, %7 ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 51 'phi' 'max_num_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%col_0 = phi i32 [ %zext_ln41, %1 ], [ %col_2, %7 ]"   --->   Operation 52 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.11ns)   --->   "%icmp_ln41 = icmp slt i32 %col_0, %zext_ln41_4" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 53 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %3, label %8" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln43)   --->   "%shl_ln43 = shl i32 %col_0, 4" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 55 'shl' 'shl_ln43' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln43)   --->   "%shl_ln43_2 = shl i32 %col_0, 2" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 56 'shl' 'shl_ln43_2' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln43 = sub i32 %shl_ln43, %shl_ln43_2" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 57 'sub' 'sub_ln43' <Predicate = (icmp_ln41)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.75ns)   --->   "br label %4" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 58 'br' <Predicate = (icmp_ln41)> <Delay = 0.75>
ST_4 : Operation 59 [4/4] (6.67ns)   --->   "%tmp = sitofp i32 %max_num_0 to float" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 59 'sitofp' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%max_num_1 = phi i32 [ %max_num_0, %3 ], [ %max_num_2, %._crit_edge ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 60 'phi' 'max_num_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%row_0 = phi i32 [ %zext_ln42, %3 ], [ %row_2, %._crit_edge ]"   --->   Operation 61 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.11ns)   --->   "%icmp_ln42 = icmp slt i32 %row_0, %zext_ln42_2" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 62 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %5, label %7" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [4/4] (6.67ns)   --->   "%tmp_s = sitofp i32 %max_num_1 to float" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 64 'sitofp' 'tmp_s' <Predicate = (icmp_ln42)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.20ns)   --->   "%col_2 = add nsw i32 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 65 'add' 'col_2' <Predicate = (!icmp_ln42)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %2" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 66 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 67 [3/4] (6.67ns)   --->   "%tmp_s = sitofp i32 %max_num_1 to float" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 67 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.67>
ST_7 : Operation 68 [2/4] (6.67ns)   --->   "%tmp_s = sitofp i32 %max_num_1 to float" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 68 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.67>
ST_8 : Operation 69 [1/1] (1.20ns)   --->   "%add_ln43 = add nsw i32 %row_0, %sub_ln43" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 69 'add' 'add_ln43' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i32 %add_ln43 to i64" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 70 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%conv_out_2_addr = getelementptr [144 x float]* @conv_out_2, i64 0, i64 %sext_ln43" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 71 'getelementptr' 'conv_out_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [2/2] (1.35ns)   --->   "%conv_out_2_load = load float* %conv_out_2_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 72 'load' 'conv_out_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 73 [1/4] (6.67ns)   --->   "%tmp_s = sitofp i32 %max_num_1 to float" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 73 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.70>
ST_9 : Operation 74 [1/2] (1.35ns)   --->   "%conv_out_2_load = load float* %conv_out_2_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 74 'load' 'conv_out_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln43_2 = bitcast float %tmp_s to i32" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 75 'bitcast' 'bitcast_ln43_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln43_2, i32 23, i32 30)" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 76 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = trunc i32 %bitcast_ln43_2 to i23" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 77 'trunc' 'trunc_ln43_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.85ns)   --->   "%icmp_ln43_5 = icmp ne i8 %tmp_14, -1" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 78 'icmp' 'icmp_ln43_5' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.97ns)   --->   "%icmp_ln43_6 = icmp eq i23 %trunc_ln43_2, 0" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 79 'icmp' 'icmp_ln43_6' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [2/2] (3.34ns)   --->   "%tmp_15 = fcmp ogt float %conv_out_2_load, %tmp_s" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 80 'fcmp' 'tmp_15' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.67>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %conv_out_2_load to i32" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 81 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 82 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_V_2 = trunc i32 %p_Val2_s to i23" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 83 'trunc' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.85ns)   --->   "%icmp_ln43 = icmp ne i8 %tmp_V, -1" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 84 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.97ns)   --->   "%icmp_ln43_4 = icmp eq i23 %tmp_V_2, 0" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 85 'icmp' 'icmp_ln43_4' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_2)   --->   "%or_ln43 = or i1 %icmp_ln43_4, %icmp_ln43" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 86 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_2)   --->   "%or_ln43_2 = or i1 %icmp_ln43_6, %icmp_ln43_5" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 87 'or' 'or_ln43_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_2)   --->   "%and_ln43 = and i1 %or_ln43, %or_ln43_2" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 88 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/2] (3.34ns)   --->   "%tmp_15 = fcmp ogt float %conv_out_2_load, %tmp_s" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 89 'fcmp' 'tmp_15' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln43_2 = and i1 %and_ln43, %tmp_15" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 90 'and' 'and_ln43_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.75ns)   --->   "br i1 %and_ln43_2, label %6, label %._crit_edge" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.75>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 92 'bitselect' 'p_Result_s' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_10 : Operation 93 [4/4] (6.67ns)   --->   "%tmp_7 = sitofp i32 %add_ln43 to float" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 93 'sitofp' 'tmp_7' <Predicate = (and_ln43_2)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.67>
ST_11 : Operation 94 [3/4] (6.67ns)   --->   "%tmp_7 = sitofp i32 %add_ln43 to float" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 94 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.67>
ST_12 : Operation 95 [2/4] (6.67ns)   --->   "%tmp_7 = sitofp i32 %add_ln43 to float" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 95 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.02>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_2, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 96 'bitconcatenate' 'mantissa_V' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 97 'zext' 'zext_ln682' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 98 'zext' 'zext_ln339' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.90ns)   --->   "%add_ln339 = add i9 %zext_ln339, -127" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 99 'add' 'add_ln339' <Predicate = (and_ln43_2)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 100 'bitselect' 'isNeg' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.90ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 101 'sub' 'sub_ln1311' <Predicate = (and_ln43_2)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 102 'sext' 'sext_ln1311' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.45ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 103 'select' 'ush' <Predicate = (and_ln43_2)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sext_ln1311_2 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 104 'sext' 'sext_ln1311_2' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sext_ln1311_3 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 105 'sext' 'sext_ln1311_3' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_2 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 106 'zext' 'zext_ln1287' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 107 'lshr' 'r_V' <Predicate = (and_ln43_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%r_V_2 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 108 'shl' 'r_V_2' <Predicate = (and_ln43_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 109 'bitselect' 'tmp_8' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln662 = zext i1 %tmp_8 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 110 'zext' 'zext_ln662' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_2, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 111 'partselect' 'tmp_11' <Predicate = (and_ln43_2)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (1.45ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 112 'select' 'p_Val2_11' <Predicate = (and_ln43_2)> <Delay = 1.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (1.20ns)   --->   "%result_V_2 = sub i32 0, %p_Val2_11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 113 'sub' 'result_V_2' <Predicate = (and_ln43_2 & p_Result_s)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.52ns)   --->   "%p_Val2_12 = select i1 %p_Result_s, i32 %result_V_2, i32 %p_Val2_11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 114 'select' 'p_Val2_12' <Predicate = (and_ln43_2)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 115 [1/4] (6.67ns)   --->   "%tmp_7 = sitofp i32 %add_ln43 to float" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 115 'sitofp' 'tmp_7' <Predicate = (and_ln43_2)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (1.35ns)   --->   "store float %tmp_7, float* %locate_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 116 'store' <Predicate = (and_ln43_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 117 [1/1] (0.75ns)   --->   "br label %._crit_edge" [f_b_4_new_network/forw_back_new_network.c:46]   --->   Operation 117 'br' <Predicate = (and_ln43_2)> <Delay = 0.75>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%max_num_2 = phi i32 [ %p_Val2_12, %6 ], [ %max_num_1, %5 ]"   --->   Operation 118 'phi' 'max_num_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (1.20ns)   --->   "%row_2 = add nsw i32 %row_0, 1" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 119 'add' 'row_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "br label %4" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 6.67>
ST_14 : Operation 121 [3/4] (6.67ns)   --->   "%tmp = sitofp i32 %max_num_0 to float" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 121 'sitofp' 'tmp' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 5> <Delay = 6.67>
ST_15 : Operation 122 [2/4] (6.67ns)   --->   "%tmp = sitofp i32 %max_num_0 to float" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 122 'sitofp' 'tmp' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 6> <Delay = 8.02>
ST_16 : Operation 123 [1/4] (6.67ns)   --->   "%tmp = sitofp i32 %max_num_0 to float" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 123 'sitofp' 'tmp' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (1.35ns)   --->   "store float %tmp, float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 124 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ locate_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln38   (specmemcore      ) [ 00000000000000000]
br_ln38            (br               ) [ 01111111111111111]
i_0                (phi              ) [ 00100000000000000]
empty              (speclooptripcount) [ 00000000000000000]
icmp_ln38          (icmp             ) [ 00111111111111111]
i                  (add              ) [ 01111111111111111]
br_ln38            (br               ) [ 00000000000000000]
col                (bitconcatenate   ) [ 00000000000000000]
zext_ln41          (zext             ) [ 00011111111111111]
zext_ln41_3        (zext             ) [ 00000000000000000]
add_ln41           (add              ) [ 00000000000000000]
zext_ln41_4        (zext             ) [ 00011111111111111]
shl_ln             (bitconcatenate   ) [ 00000000000000000]
zext_ln45_2        (zext             ) [ 00000000000000000]
sub_ln45           (sub              ) [ 00011111111111111]
br_ln39            (br               ) [ 00111111111111111]
ret_ln49           (ret              ) [ 00000000000000000]
j_0                (phi              ) [ 00010000000000000]
j_0_cast3          (zext             ) [ 00000000000000000]
empty_123          (speclooptripcount) [ 00000000000000000]
icmp_ln39          (icmp             ) [ 00111111111111111]
j                  (add              ) [ 00111111111111111]
br_ln39            (br               ) [ 00000000000000000]
row                (bitconcatenate   ) [ 00000000000000000]
zext_ln42          (zext             ) [ 00001111111111000]
add_ln42           (add              ) [ 00000000000000000]
zext_ln42_2        (zext             ) [ 00001111111111000]
add_ln45           (add              ) [ 00000000000000000]
sext_ln45          (sext             ) [ 00000000000000000]
zext_ln45          (zext             ) [ 00000000000000000]
output_matrix_addr (getelementptr    ) [ 00001111111111111]
locate_matrix_addr (getelementptr    ) [ 00001111111111000]
br_ln41            (br               ) [ 00111111111111111]
br_ln0             (br               ) [ 01111111111111111]
max_num_0          (phi              ) [ 00001111111111111]
col_0              (phi              ) [ 00001111111111000]
icmp_ln41          (icmp             ) [ 00111111111111111]
br_ln41            (br               ) [ 00000000000000000]
shl_ln43           (shl              ) [ 00000000000000000]
shl_ln43_2         (shl              ) [ 00000000000000000]
sub_ln43           (sub              ) [ 00000111111111000]
br_ln42            (br               ) [ 00111111111111111]
max_num_1          (phi              ) [ 00111111111111111]
row_0              (phi              ) [ 00000111111111000]
icmp_ln42          (icmp             ) [ 00111111111111111]
br_ln42            (br               ) [ 00000000000000000]
col_2              (add              ) [ 00111111111111111]
br_ln41            (br               ) [ 00111111111111111]
add_ln43           (add              ) [ 00000000011111000]
sext_ln43          (sext             ) [ 00000000000000000]
conv_out_2_addr    (getelementptr    ) [ 00000000010000000]
tmp_s              (sitofp           ) [ 00000000011000000]
conv_out_2_load    (load             ) [ 00000000001000000]
bitcast_ln43_2     (bitcast          ) [ 00000000000000000]
tmp_14             (partselect       ) [ 00000000000000000]
trunc_ln43_2       (trunc            ) [ 00000000000000000]
icmp_ln43_5        (icmp             ) [ 00000000001000000]
icmp_ln43_6        (icmp             ) [ 00000000001000000]
p_Val2_s           (bitcast          ) [ 00000000000000000]
tmp_V              (partselect       ) [ 00000000000111000]
tmp_V_2            (trunc            ) [ 00000000000111000]
icmp_ln43          (icmp             ) [ 00000000000000000]
icmp_ln43_4        (icmp             ) [ 00000000000000000]
or_ln43            (or               ) [ 00000000000000000]
or_ln43_2          (or               ) [ 00000000000000000]
and_ln43           (and              ) [ 00000000000000000]
tmp_15             (fcmp             ) [ 00000000000000000]
and_ln43_2         (and              ) [ 00111111111111111]
br_ln43            (br               ) [ 00111111111111111]
p_Result_s         (bitselect        ) [ 00000000000111000]
mantissa_V         (bitconcatenate   ) [ 00000000000000000]
zext_ln682         (zext             ) [ 00000000000000000]
zext_ln339         (zext             ) [ 00000000000000000]
add_ln339          (add              ) [ 00000000000000000]
isNeg              (bitselect        ) [ 00000000000000000]
sub_ln1311         (sub              ) [ 00000000000000000]
sext_ln1311        (sext             ) [ 00000000000000000]
ush                (select           ) [ 00000000000000000]
sext_ln1311_2      (sext             ) [ 00000000000000000]
sext_ln1311_3      (sext             ) [ 00000000000000000]
zext_ln1287        (zext             ) [ 00000000000000000]
r_V                (lshr             ) [ 00000000000000000]
r_V_2              (shl              ) [ 00000000000000000]
tmp_8              (bitselect        ) [ 00000000000000000]
zext_ln662         (zext             ) [ 00000000000000000]
tmp_11             (partselect       ) [ 00000000000000000]
p_Val2_11          (select           ) [ 00000000000000000]
result_V_2         (sub              ) [ 00000000000000000]
p_Val2_12          (select           ) [ 00000000000000000]
tmp_7              (sitofp           ) [ 00000000000000000]
store_ln45         (store            ) [ 00000000000000000]
br_ln46            (br               ) [ 00000000000000000]
max_num_2          (phi              ) [ 00111100000111111]
row_2              (add              ) [ 00111111111111111]
br_ln42            (br               ) [ 00111111111111111]
tmp                (sitofp           ) [ 00000000000000000]
store_ln47         (store            ) [ 00000000000000000]
br_ln39            (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="locate_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="locate_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="output_matrix_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="locate_matrix_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="6" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="locate_matrix_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="conv_out_2_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_2_addr/8 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_2_load/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln45_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="10"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/13 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln47_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="4"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/16 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_0_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="1"/>
<pin id="119" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="j_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="1"/>
<pin id="130" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="max_num_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_num_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="max_num_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="32" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_num_0/4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="col_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="col_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="2"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="max_num_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_num_1 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="max_num_1_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="32" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_num_1/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="row_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="3"/>
<pin id="175" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="row_0_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="2"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/5 "/>
</bind>
</comp>

<comp id="183" class="1005" name="max_num_2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_num_2 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="max_num_2_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="8"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_num_2/13 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp/4 tmp_s/5 tmp_7/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln38_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="col_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln41_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln41_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_3/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln41_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln41_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_4/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln45_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sub_ln45_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="j_0_cast3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_cast3/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln39_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="j_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="row_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="row/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln42_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln42_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln42_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln45_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="1"/>
<pin id="304" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln45_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln45_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln41_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="2"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln43_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln43/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln43_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln43_2/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sub_ln43_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln43/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln42_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="2"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="col_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln43_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="3"/>
<pin id="352" dir="0" index="1" bw="32" slack="4"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln43_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="bitcast_ln43_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_2/9 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_14_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln43_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_2/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln43_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_5/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln43_6_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="23" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_6/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Val2_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/10 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_V_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_2/10 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln43_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/10 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln43_4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="23" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_4/10 "/>
</bind>
</comp>

<comp id="418" class="1004" name="or_ln43_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/10 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln43_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="1" slack="1"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_2/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln43_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="and_ln43_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_2/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_s_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mantissa_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="25" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="23" slack="3"/>
<pin id="452" dir="0" index="3" bw="1" slack="0"/>
<pin id="453" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln682_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="25" slack="0"/>
<pin id="459" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln339_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="3"/>
<pin id="463" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/13 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln339_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="isNeg_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="9" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/13 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sub_ln1311_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="3"/>
<pin id="481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/13 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln1311_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="ush_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="0" index="2" bw="9" slack="0"/>
<pin id="491" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/13 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln1311_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/13 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln1311_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="0"/>
<pin id="501" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/13 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln1287_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="0"/>
<pin id="505" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/13 "/>
</bind>
</comp>

<comp id="507" class="1004" name="r_V_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="25" slack="0"/>
<pin id="509" dir="0" index="1" bw="9" slack="0"/>
<pin id="510" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/13 "/>
</bind>
</comp>

<comp id="513" class="1004" name="r_V_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="25" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/13 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_8_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="25" slack="0"/>
<pin id="522" dir="0" index="2" bw="6" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln662_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_11_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="79" slack="0"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="0" index="3" bw="7" slack="0"/>
<pin id="536" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_Val2_11_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="32" slack="0"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/13 "/>
</bind>
</comp>

<comp id="549" class="1004" name="result_V_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_Val2_12_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="3"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="32" slack="0"/>
<pin id="559" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/13 "/>
</bind>
</comp>

<comp id="563" class="1004" name="row_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="8"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_2/13 "/>
</bind>
</comp>

<comp id="572" class="1005" name="i_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="577" class="1005" name="zext_ln41_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="2"/>
<pin id="579" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln41 "/>
</bind>
</comp>

<comp id="582" class="1005" name="zext_ln41_4_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="2"/>
<pin id="584" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln41_4 "/>
</bind>
</comp>

<comp id="587" class="1005" name="sub_ln45_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="7" slack="1"/>
<pin id="589" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln45 "/>
</bind>
</comp>

<comp id="595" class="1005" name="j_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="0"/>
<pin id="597" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="600" class="1005" name="zext_ln42_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="2"/>
<pin id="602" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="605" class="1005" name="zext_ln42_2_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="2"/>
<pin id="607" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln42_2 "/>
</bind>
</comp>

<comp id="610" class="1005" name="output_matrix_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="4"/>
<pin id="612" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="output_matrix_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="locate_matrix_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="10"/>
<pin id="617" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="locate_matrix_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="sub_ln43_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="4"/>
<pin id="625" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln43 "/>
</bind>
</comp>

<comp id="631" class="1005" name="col_2_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

<comp id="636" class="1005" name="add_ln43_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="2"/>
<pin id="638" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="641" class="1005" name="conv_out_2_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="1"/>
<pin id="643" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_2_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_s_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="652" class="1005" name="conv_out_2_load_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_2_load "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln43_5_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43_5 "/>
</bind>
</comp>

<comp id="663" class="1005" name="icmp_ln43_6_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43_6 "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_V_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="3"/>
<pin id="670" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="674" class="1005" name="tmp_V_2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="23" slack="3"/>
<pin id="676" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="and_ln43_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="3"/>
<pin id="681" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln43_2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="p_Result_s_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="3"/>
<pin id="685" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="688" class="1005" name="row_2_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="160"><net_src comp="154" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="171"><net_src comp="139" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="182"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="193"><net_src comp="161" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="199"><net_src comp="143" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="165" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="206"><net_src comp="101" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="121" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="121" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="121" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="219" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="219" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="121" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="231" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="132" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="132" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="132" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="132" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="279" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="263" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="320"><net_src comp="154" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="154" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="154" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="321" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="176" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="151" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="173" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="376"><net_src comp="360" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="363" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="373" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="48" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="405"><net_src comp="389" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="392" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="402" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="52" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="406" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="432"><net_src comp="418" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="202" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="389" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="454"><net_src comp="58" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="60" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="28" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="460"><net_src comp="448" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="64" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="68" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="470" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="464" pin="2"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="487" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="495" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="448" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="499" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="457" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="503" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="70" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="507" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="72" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="74" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="513" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="72" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="76" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="546"><net_src comp="470" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="527" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="531" pin="4"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="78" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="541" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="541" pin="3"/><net_sink comp="555" pin=2"/></net>

<net id="562"><net_src comp="555" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="567"><net_src comp="173" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="42" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="213" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="580"><net_src comp="227" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="585"><net_src comp="241" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="590"><net_src comp="257" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="598"><net_src comp="273" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="603"><net_src comp="287" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="608"><net_src comp="297" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="613"><net_src comp="80" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="618"><net_src comp="87" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="626"><net_src comp="333" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="634"><net_src comp="344" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="639"><net_src comp="350" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="644"><net_src comp="94" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="649"><net_src comp="195" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="655"><net_src comp="101" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="661"><net_src comp="377" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="666"><net_src comp="383" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="671"><net_src comp="392" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="677"><net_src comp="402" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="682"><net_src comp="434" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="440" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="691"><net_src comp="563" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="176" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_matrix | {16 }
	Port: locate_matrix | {13 }
 - Input state : 
	Port: MaxPool2d : conv_out_2 | {8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln38 : 1
		i : 1
		br_ln38 : 2
		col : 1
		zext_ln41 : 2
		zext_ln41_3 : 2
		add_ln41 : 2
		zext_ln41_4 : 3
		shl_ln : 1
		zext_ln45_2 : 2
		sub_ln45 : 3
	State 3
		j_0_cast3 : 1
		icmp_ln39 : 1
		j : 1
		br_ln39 : 2
		row : 1
		zext_ln42 : 2
		add_ln42 : 2
		zext_ln42_2 : 3
		add_ln45 : 2
		sext_ln45 : 3
		zext_ln45 : 4
		output_matrix_addr : 5
		locate_matrix_addr : 5
	State 4
		icmp_ln41 : 1
		br_ln41 : 2
		shl_ln43 : 1
		shl_ln43_2 : 1
		sub_ln43 : 1
		tmp : 1
	State 5
		icmp_ln42 : 1
		br_ln42 : 2
		tmp_s : 1
	State 6
	State 7
	State 8
		sext_ln43 : 1
		conv_out_2_addr : 2
		conv_out_2_load : 3
	State 9
		tmp_14 : 1
		trunc_ln43_2 : 1
		icmp_ln43_5 : 2
		icmp_ln43_6 : 2
		tmp_15 : 1
	State 10
		tmp_V : 1
		tmp_V_2 : 1
		icmp_ln43 : 2
		icmp_ln43_4 : 2
		or_ln43 : 3
		and_ln43 : 3
		and_ln43_2 : 3
		br_ln43 : 3
		p_Result_s : 1
	State 11
	State 12
	State 13
		zext_ln682 : 1
		add_ln339 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
		sext_ln1311_2 : 4
		sext_ln1311_3 : 4
		zext_ln1287 : 5
		r_V : 5
		r_V_2 : 6
		tmp_8 : 6
		zext_ln662 : 7
		tmp_11 : 7
		p_Val2_11 : 8
		result_V_2 : 9
		p_Val2_12 : 10
		store_ln45 : 1
		max_num_2 : 11
	State 14
	State 15
	State 16
		store_ln47 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|  sitofp  |      grp_fu_195      |    0    |   168   |   339   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_213       |    0    |    0    |    11   |
|          |    add_ln41_fu_235   |    0    |    0    |    12   |
|          |       j_fu_273       |    0    |    0    |    11   |
|          |    add_ln42_fu_291   |    0    |    0    |    12   |
|    add   |    add_ln45_fu_301   |    0    |    0    |    15   |
|          |     col_2_fu_344     |    0    |    0    |    39   |
|          |    add_ln43_fu_350   |    0    |    0    |    39   |
|          |   add_ln339_fu_464   |    0    |    0    |    15   |
|          |     row_2_fu_563     |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_202      |    0    |    66   |    66   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln38_fu_207   |    0    |    0    |    9    |
|          |   icmp_ln39_fu_267   |    0    |    0    |    9    |
|          |   icmp_ln41_fu_316   |    0    |    0    |    20   |
|   icmp   |   icmp_ln42_fu_339   |    0    |    0    |    20   |
|          |  icmp_ln43_5_fu_377  |    0    |    0    |    11   |
|          |  icmp_ln43_6_fu_383  |    0    |    0    |    20   |
|          |   icmp_ln43_fu_406   |    0    |    0    |    11   |
|          |  icmp_ln43_4_fu_412  |    0    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln45_fu_257   |    0    |    0    |    15   |
|    sub   |    sub_ln43_fu_333   |    0    |    0    |    39   |
|          |   sub_ln1311_fu_478  |    0    |    0    |    15   |
|          |   result_V_2_fu_549  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln43_fu_321   |    0    |    0    |    0    |
|    shl   |   shl_ln43_2_fu_327  |    0    |    0    |    0    |
|          |     r_V_2_fu_513     |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |      ush_fu_487      |    0    |    0    |    9    |
|  select  |   p_Val2_11_fu_541   |    0    |    0    |    32   |
|          |   p_Val2_12_fu_555   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   lshr   |      r_V_fu_507      |    0    |    0    |    73   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln43_fu_418    |    0    |    0    |    2    |
|          |   or_ln43_2_fu_424   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln43_fu_428   |    0    |    0    |    2    |
|          |   and_ln43_2_fu_434  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |      col_fu_219      |    0    |    0    |    0    |
|bitconcatenate|     shl_ln_fu_245    |    0    |    0    |    0    |
|          |      row_fu_279      |    0    |    0    |    0    |
|          |   mantissa_V_fu_448  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln41_fu_227   |    0    |    0    |    0    |
|          |  zext_ln41_3_fu_231  |    0    |    0    |    0    |
|          |  zext_ln41_4_fu_241  |    0    |    0    |    0    |
|          |  zext_ln45_2_fu_253  |    0    |    0    |    0    |
|          |   j_0_cast3_fu_263   |    0    |    0    |    0    |
|   zext   |   zext_ln42_fu_287   |    0    |    0    |    0    |
|          |  zext_ln42_2_fu_297  |    0    |    0    |    0    |
|          |   zext_ln45_fu_310   |    0    |    0    |    0    |
|          |   zext_ln682_fu_457  |    0    |    0    |    0    |
|          |   zext_ln339_fu_461  |    0    |    0    |    0    |
|          |  zext_ln1287_fu_503  |    0    |    0    |    0    |
|          |   zext_ln662_fu_527  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln45_fu_306   |    0    |    0    |    0    |
|          |   sext_ln43_fu_355   |    0    |    0    |    0    |
|   sext   |  sext_ln1311_fu_483  |    0    |    0    |    0    |
|          | sext_ln1311_2_fu_495 |    0    |    0    |    0    |
|          | sext_ln1311_3_fu_499 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_14_fu_363    |    0    |    0    |    0    |
|partselect|     tmp_V_fu_392     |    0    |    0    |    0    |
|          |     tmp_11_fu_531    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln43_2_fu_373 |    0    |    0    |    0    |
|          |    tmp_V_2_fu_402    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_s_fu_440  |    0    |    0    |    0    |
| bitselect|     isNeg_fu_470     |    0    |    0    |    0    |
|          |     tmp_8_fu_519     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   234   |   1081  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln43_reg_636     |   32   |
|    and_ln43_2_reg_679    |    1   |
|       col_0_reg_151      |   32   |
|       col_2_reg_631      |   32   |
|  conv_out_2_addr_reg_641 |    8   |
|  conv_out_2_load_reg_652 |   32   |
|        i_0_reg_117       |    3   |
|         i_reg_572        |    3   |
|    icmp_ln43_5_reg_658   |    1   |
|    icmp_ln43_6_reg_663   |    1   |
|        j_0_reg_128       |    3   |
|         j_reg_595        |    3   |
|locate_matrix_addr_reg_615|    6   |
|     max_num_0_reg_139    |   32   |
|     max_num_1_reg_161    |   32   |
|     max_num_2_reg_183    |   32   |
|output_matrix_addr_reg_610|    6   |
|    p_Result_s_reg_683    |    1   |
|       row_0_reg_173      |   32   |
|       row_2_reg_688      |   32   |
|     sub_ln43_reg_623     |   32   |
|     sub_ln45_reg_587     |    7   |
|      tmp_V_2_reg_674     |   23   |
|       tmp_V_reg_668      |    8   |
|       tmp_s_reg_646      |   32   |
|    zext_ln41_4_reg_582   |   32   |
|     zext_ln41_reg_577    |   32   |
|    zext_ln42_2_reg_605   |   32   |
|     zext_ln42_reg_600    |   32   |
+--------------------------+--------+
|           Total          |   554  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   8  |   16   ||    9    |
| max_num_0_reg_139 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_195    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_202    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  || 3.44975 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   234  |  1081  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   42   |
|  Register |    -   |    -   |   554  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   788  |  1123  |
+-----------+--------+--------+--------+--------+
