# TCL File Generated by Component Editor 13.0
# Thu Nov 07 10:05:59 EST 2013
# DO NOT MODIFY


# 
# regfile_final "Grab Regfile" v1.0
#  2013.11.07.10:05:59
# 
# 

# 
# request TCL package from ACDS 13.0
# 
package require -exact qsys 13.0


# 
# module regfile_final
# 
set_module_property DESCRIPTION ""
set_module_property NAME regfile_final
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "Grab Regfile"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL regfile_final
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file regfile_final.vhd VHDL PATH first_nios2_system/synthesis/regfile_final.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL regfile_final
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file regfile_final.vhd VHDL PATH first_nios2_system/synthesis/regfile_final.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset_sink
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 address address Input 5
add_interface_port avalon_slave_0 readdata readdata Output 32
add_interface_port avalon_slave_0 write_n write_n Input 1
add_interface_port avalon_slave_0 writedata writedata Input 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 100000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst reset Input 1


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock
set_interface_property conduit_end associatedReset reset_sink
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""

add_interface_port conduit_end GSPDG export Output 1
add_interface_port conduit_end GACTIVE export Output 1
add_interface_port conduit_end GFMT export Output 1
add_interface_port conduit_end GMODE export Output 2
add_interface_port conduit_end GXSS export Output 2
add_interface_port conduit_end GYSS export Output 2
add_interface_port conduit_end GFSTART export Output 23
add_interface_port conduit_end GLPITCH export Output 23
add_interface_port conduit_end SOFIEN export Output 1
add_interface_port conduit_end SOFISTS export Output 1
add_interface_port conduit_end EOFIEN export Output 1
add_interface_port conduit_end EOFISTS export Output 1
add_interface_port conduit_end DMAEN export Output 1
add_interface_port conduit_end DMALR export Output 1
add_interface_port conduit_end DMAFSTART export Output 23
add_interface_port conduit_end DMALPITCH export Output 23
add_interface_port conduit_end DMAXSIZE export Output 16
add_interface_port conduit_end VGAHZOOM export Output 2
add_interface_port conduit_end VGAVZOOM export Output 2
add_interface_port conduit_end PFMT export Output 2
add_interface_port conduit_end HTOTAL export Output 16
add_interface_port conduit_end HSSYNC export Output 16
add_interface_port conduit_end HESYNC export Output 16
add_interface_port conduit_end HSVALID export Output 16
add_interface_port conduit_end HEVALID export Output 16
add_interface_port conduit_end VTOTAL export Output 16
add_interface_port conduit_end VSSYNC export Output 16
add_interface_port conduit_end VESYNC export Output 16
add_interface_port conduit_end VSVALID export Output 16
add_interface_port conduit_end VEVALID export Output 16
add_interface_port conduit_end GACTIVE_IN export Input 1
add_interface_port conduit_end GSPDG_IN export Input 1
add_interface_port conduit_end GSSHT export Output 1

