# vsim . 
# Start time: 19:20:48 on Apr 05,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 19:20:48 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/mypackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:50 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/mypackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package mypackage
# End time: 19:20:50 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:52 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 19:20:52 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:53 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 19:20:53 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.adc_test -t 10ps
# vsim work.adc_test -t 10ps 
# Start time: 19:21:06 on Apr 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mypackage
# Loading work.sar_adc(behavioral)
# ** Warning: (vsim-8713) D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(47): Suspect default binding for component instance 'adc'.
#    Entity has no generics at all; the component has generic:
#           RESOLUTION
#    Time: 0 ps  Iteration: 0  Instance: /adc_test/adc File: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:39 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(17): (vcom-1136) Unknown identifier "RESOLUTION".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(17): ** Error: (vcom-1591) Bad expression in left bound of range expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(17): Type error in range expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(18): (vcom-1136) Unknown identifier "RESOLUTION".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(18): ** Error: (vcom-1591) Bad expression in left bound of range expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(18): Type error in range expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(68): VHDL Compiler exiting
# End time: 19:21:39 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/mypackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:57 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/mypackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package mypackage
# End time: 19:21:57 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:02 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 19:22:02 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:04 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(17): (vcom-1136) Unknown identifier "RESOLUTION".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(17): ** Error: (vcom-1591) Bad expression in left bound of range expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(17): Type error in range expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(18): (vcom-1136) Unknown identifier "RESOLUTION".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(18): ** Error: (vcom-1591) Bad expression in left bound of range expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(18): Type error in range expression.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd(68): VHDL Compiler exiting
# End time: 19:22:04 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:23 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 19:22:23 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.adc_test -t 10ps
# End time: 19:22:29 on Apr 05,2024, Elapsed time: 0:01:23
# Errors: 16, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 19:22:29 on Apr 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mypackage
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
run 500 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 3  Instance: /adc_test
restart
add wave -position insertpoint sim:/adc_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: emanu  Hostname: DESKTOP-MN1N44L  ProcessID: 8476
#           Attempting to use alternate WLF file "./wlft7jfd13".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7jfd13
run 500 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 3  Instance: /adc_test
add wave -position insertpoint sim:/adc_test/adc/*
restart
run 500 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 3  Instance: /adc_test
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:18 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 19:30:19 on Apr 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -t 10ps work.adc_test
# End time: 19:30:34 on Apr 05,2024, Elapsed time: 0:08:05
# Errors: 0, Warnings: 8
# vsim -t 10ps work.adc_test 
# Start time: 19:30:34 on Apr 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mypackage
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
add wave -position insertpoint sim:/adc_test/adc/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: emanu  Hostname: DESKTOP-MN1N44L  ProcessID: 8476
#           Attempting to use alternate WLF file "./wlft9nncff".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9nncff
run 500 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:12 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 19:32:12 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.adc_test
# End time: 19:32:21 on Apr 05,2024, Elapsed time: 0:01:47
# Errors: 0, Warnings: 3
# vsim -t 10ps work.adc_test 
# Start time: 19:32:21 on Apr 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mypackage
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
add wave -position insertpoint sim:/adc_test/adc/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: emanu  Hostname: DESKTOP-MN1N44L  ProcessID: 8476
#           Attempting to use alternate WLF file "./wlftdbxvbj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdbxvbj
run 500 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:37 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 19:34:37 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.adc_test
# End time: 19:34:44 on Apr 05,2024, Elapsed time: 0:02:23
# Errors: 0, Warnings: 3
# vsim -t 10ps work.adc_test 
# Start time: 19:34:44 on Apr 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mypackage
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
add wave -position insertpoint sim:/adc_test/adc/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: emanu  Hostname: DESKTOP-MN1N44L  ProcessID: 8476
#           Attempting to use alternate WLF file "./wlftkwhmz0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkwhmz0
run 500 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:12 on Apr 05,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 19:36:12 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.adc_test
# End time: 19:36:15 on Apr 05,2024, Elapsed time: 0:01:31
# Errors: 0, Warnings: 3
# vsim -t 10ps work.adc_test 
# Start time: 19:36:15 on Apr 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mypackage
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
add wave -position insertpoint sim:/adc_test/adc/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: emanu  Hostname: DESKTOP-MN1N44L  ProcessID: 8476
#           Attempting to use alternate WLF file "./wlft68w7by".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft68w7by
run 500 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
# End time: 19:50:49 on Apr 05,2024, Elapsed time: 0:14:34
# Errors: 0, Warnings: 3
