/**
  @page ClockFailureDetect example
  
  @verbatim
  * File   : RCC/ClockFailureDetect/readme.txt 
  * Version: V1.3.0
  * Date   : 2021-03-18
  * Brief  : Description of the ClockFailureDetect example.
  ******************************************************************************
   @endverbatim

@par Example Description 

In this demo, the PA8 will output CLK_PLL_Div4. When CFD has occured, sysclk switch
to 192M with HSI. uart1 print result, Maybe you can find some difference with 
measuring frequency of PA8.

 */

