
SW_Controller_OUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ac8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000834  08009d68  08009d68  0000ad68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a59c  0800a59c  0000b59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a5a4  0800a5a4  0000b5a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a5a8  0800a5a8  0000b5a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  24000000  0800a5ac  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000d9c  2400007c  0800a628  0000c07c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000e18  0800a628  0000ce18  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016a93  00000000  00000000  0000c0aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002bb0  00000000  00000000  00022b3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f90  00000000  00000000  000256f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000bfd  00000000  00000000  00026680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000389f3  00000000  00000000  0002727d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015f25  00000000  00000000  0005fc70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001659c4  00000000  00000000  00075b95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001db559  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000046c0  00000000  00000000  001db59c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  001dfc5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400007c 	.word	0x2400007c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08009d50 	.word	0x08009d50

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000080 	.word	0x24000080
 80002dc:	08009d50 	.word	0x08009d50

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <Debug_Init>:
/**
 * @brief  Initialize debug UART interface
 * @retval None
 */
void Debug_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
    currentDebugLevel = DEBUG_DEFAULT_LEVEL;
 80006b0:	4b04      	ldr	r3, [pc, #16]	@ (80006c4 <Debug_Init+0x18>)
 80006b2:	2202      	movs	r2, #2
 80006b4:	701a      	strb	r2, [r3, #0]
    DEBUG_INFO("Debug UART initialized");
 80006b6:	4904      	ldr	r1, [pc, #16]	@ (80006c8 <Debug_Init+0x1c>)
 80006b8:	2002      	movs	r0, #2
 80006ba:	f000 f807 	bl	80006cc <Debug_Print>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	24000000 	.word	0x24000000
 80006c8:	08009d90 	.word	0x08009d90

080006cc <Debug_Print>:
 * @param  level: Debug level
 * @param  format: Printf-style format string
 * @retval None
 */
void Debug_Print(DebugLevel_t level, const char* format, ...)
{
 80006cc:	b40e      	push	{r1, r2, r3}
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b085      	sub	sp, #20
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	4603      	mov	r3, r0
 80006d6:	71fb      	strb	r3, [r7, #7]
    if (level > currentDebugLevel) {
 80006d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000790 <Debug_Print+0xc4>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	79fa      	ldrb	r2, [r7, #7]
 80006de:	429a      	cmp	r2, r3
 80006e0:	d84f      	bhi.n	8000782 <Debug_Print+0xb6>
        return;
    }

    va_list args;
    va_start(args, format);
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	60bb      	str	r3, [r7, #8]

    /* Get system tick for timestamp */
    systemTicks = HAL_GetTick();
 80006e8:	f001 ff0e 	bl	8002508 <HAL_GetTick>
 80006ec:	4603      	mov	r3, r0
 80006ee:	4a29      	ldr	r2, [pc, #164]	@ (8000794 <Debug_Print+0xc8>)
 80006f0:	6013      	str	r3, [r2, #0]

    /* Format message */
    int offset = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
    
#if DEBUG_TIMESTAMP_ENABLED
    offset = snprintf(debugBuffer, DEBUG_BUFFER_SIZE, "[%8lu] ", systemTicks);
 80006f6:	4b27      	ldr	r3, [pc, #156]	@ (8000794 <Debug_Print+0xc8>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a27      	ldr	r2, [pc, #156]	@ (8000798 <Debug_Print+0xcc>)
 80006fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000700:	4826      	ldr	r0, [pc, #152]	@ (800079c <Debug_Print+0xd0>)
 8000702:	f008 fe35 	bl	8009370 <sniprintf>
 8000706:	60f8      	str	r0, [r7, #12]
#endif

    /* Add level */
    offset += snprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	4a24      	ldr	r2, [pc, #144]	@ (800079c <Debug_Print+0xd0>)
 800070c:	1898      	adds	r0, r3, r2
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000714:	4619      	mov	r1, r3
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	4a21      	ldr	r2, [pc, #132]	@ (80007a0 <Debug_Print+0xd4>)
 800071a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800071e:	4a21      	ldr	r2, [pc, #132]	@ (80007a4 <Debug_Print+0xd8>)
 8000720:	f008 fe26 	bl	8009370 <sniprintf>
 8000724:	4602      	mov	r2, r0
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	4413      	add	r3, r2
 800072a:	60fb      	str	r3, [r7, #12]
                       "[%s] ", levelNames[level]);

    /* Add user message */
    offset += vsnprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <Debug_Print+0xd0>)
 8000730:	1898      	adds	r0, r3, r2
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000738:	4619      	mov	r1, r3
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	69fa      	ldr	r2, [r7, #28]
 800073e:	f008 fe7b 	bl	8009438 <vsniprintf>
 8000742:	4602      	mov	r2, r0
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	4413      	add	r3, r2
 8000748:	60fb      	str	r3, [r7, #12]
                        format, args);

    /* Add newline */
    if (offset < DEBUG_BUFFER_SIZE - 2) {
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2bfd      	cmp	r3, #253	@ 0xfd
 800074e:	dc10      	bgt.n	8000772 <Debug_Print+0xa6>
        debugBuffer[offset++] = '\r';
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	60fa      	str	r2, [r7, #12]
 8000756:	4a11      	ldr	r2, [pc, #68]	@ (800079c <Debug_Print+0xd0>)
 8000758:	210d      	movs	r1, #13
 800075a:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset++] = '\n';
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	1c5a      	adds	r2, r3, #1
 8000760:	60fa      	str	r2, [r7, #12]
 8000762:	4a0e      	ldr	r2, [pc, #56]	@ (800079c <Debug_Print+0xd0>)
 8000764:	210a      	movs	r1, #10
 8000766:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset] = '\0';
 8000768:	4a0c      	ldr	r2, [pc, #48]	@ (800079c <Debug_Print+0xd0>)
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	4413      	add	r3, r2
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
    }

    va_end(args);

    /* Transmit via UART */
    HAL_UART_Transmit(&huart1, (uint8_t*)debugBuffer, offset, 100);
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	b29a      	uxth	r2, r3
 8000776:	2364      	movs	r3, #100	@ 0x64
 8000778:	4908      	ldr	r1, [pc, #32]	@ (800079c <Debug_Print+0xd0>)
 800077a:	480b      	ldr	r0, [pc, #44]	@ (80007a8 <Debug_Print+0xdc>)
 800077c:	f006 f9fe 	bl	8006b7c <HAL_UART_Transmit>
 8000780:	e000      	b.n	8000784 <Debug_Print+0xb8>
        return;
 8000782:	bf00      	nop
}
 8000784:	3714      	adds	r7, #20
 8000786:	46bd      	mov	sp, r7
 8000788:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800078c:	b003      	add	sp, #12
 800078e:	4770      	bx	lr
 8000790:	24000000 	.word	0x24000000
 8000794:	24000198 	.word	0x24000198
 8000798:	08009da8 	.word	0x08009da8
 800079c:	24000098 	.word	0x24000098
 80007a0:	24000004 	.word	0x24000004
 80007a4:	08009db0 	.word	0x08009db0
 80007a8:	24000434 	.word	0x24000434

080007ac <DigitalOutput_Init>:
/**
 * @brief  Initialize digital output handler
 * @retval None
 */
void DigitalOutput_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
    memset(digitalOutputs, 0, sizeof(digitalOutputs));
 80007b2:	f44f 72e0 	mov.w	r2, #448	@ 0x1c0
 80007b6:	2100      	movs	r1, #0
 80007b8:	4821      	ldr	r0, [pc, #132]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007ba:	f008 fe4b 	bl	8009454 <memset>
    memset(outputStates, 0, sizeof(outputStates));
 80007be:	2238      	movs	r2, #56	@ 0x38
 80007c0:	2100      	movs	r1, #0
 80007c2:	4820      	ldr	r0, [pc, #128]	@ (8000844 <DigitalOutput_Init+0x98>)
 80007c4:	f008 fe46 	bl	8009454 <memset>
    
    /* Configure output structures */
    for (uint8_t i = 0; i < NUM_OUTPUT_PINS && i < NUM_DIGITAL_OUTPUTS; i++) {
 80007c8:	2300      	movs	r3, #0
 80007ca:	71fb      	strb	r3, [r7, #7]
 80007cc:	e028      	b.n	8000820 <DigitalOutput_Init+0x74>
        digitalOutputs[i].port = outputPinMap[i].port;
 80007ce:	79fa      	ldrb	r2, [r7, #7]
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	491d      	ldr	r1, [pc, #116]	@ (8000848 <DigitalOutput_Init+0x9c>)
 80007d4:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 80007d8:	4919      	ldr	r1, [pc, #100]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        digitalOutputs[i].pin = outputPinMap[i].pin;
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	79fa      	ldrb	r2, [r7, #7]
 80007e2:	4919      	ldr	r1, [pc, #100]	@ (8000848 <DigitalOutput_Init+0x9c>)
 80007e4:	00db      	lsls	r3, r3, #3
 80007e6:	440b      	add	r3, r1
 80007e8:	8898      	ldrh	r0, [r3, #4]
 80007ea:	4915      	ldr	r1, [pc, #84]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007ec:	00d3      	lsls	r3, r2, #3
 80007ee:	440b      	add	r3, r1
 80007f0:	4602      	mov	r2, r0
 80007f2:	809a      	strh	r2, [r3, #4]
        digitalOutputs[i].currentState = 0;
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	4a12      	ldr	r2, [pc, #72]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007f8:	00db      	lsls	r3, r3, #3
 80007fa:	4413      	add	r3, r2
 80007fc:	2200      	movs	r2, #0
 80007fe:	719a      	strb	r2, [r3, #6]
        
        /* Initialize outputs to low */
        HAL_GPIO_WritePin(digitalOutputs[i].port, digitalOutputs[i].pin, GPIO_PIN_RESET);
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	4a0f      	ldr	r2, [pc, #60]	@ (8000840 <DigitalOutput_Init+0x94>)
 8000804:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	4a0d      	ldr	r2, [pc, #52]	@ (8000840 <DigitalOutput_Init+0x94>)
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	4413      	add	r3, r2
 8000810:	889b      	ldrh	r3, [r3, #4]
 8000812:	2200      	movs	r2, #0
 8000814:	4619      	mov	r1, r3
 8000816:	f003 fae1 	bl	8003ddc <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_OUTPUT_PINS && i < NUM_DIGITAL_OUTPUTS; i++) {
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	3301      	adds	r3, #1
 800081e:	71fb      	strb	r3, [r7, #7]
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	2b37      	cmp	r3, #55	@ 0x37
 8000824:	d802      	bhi.n	800082c <DigitalOutput_Init+0x80>
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	2b37      	cmp	r3, #55	@ 0x37
 800082a:	d9d0      	bls.n	80007ce <DigitalOutput_Init+0x22>
    }
    
    DEBUG_INFO("Digital Output Handler initialized, %d outputs", NUM_OUTPUT_PINS);
 800082c:	2238      	movs	r2, #56	@ 0x38
 800082e:	4907      	ldr	r1, [pc, #28]	@ (800084c <DigitalOutput_Init+0xa0>)
 8000830:	2002      	movs	r0, #2
 8000832:	f7ff ff4b 	bl	80006cc <Debug_Print>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	2400019c 	.word	0x2400019c
 8000844:	2400035c 	.word	0x2400035c
 8000848:	0800a370 	.word	0x0800a370
 800084c:	08009dd4 	.word	0x08009dd4

08000850 <DigitalOutput_Set>:
 * @param  outputNum: Output number (0-63)
 * @param  state: Output state (0 or 1)
 * @retval None
 */
void DigitalOutput_Set(uint8_t outputNum, uint8_t state)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	460a      	mov	r2, r1
 800085a:	71fb      	strb	r3, [r7, #7]
 800085c:	4613      	mov	r3, r2
 800085e:	71bb      	strb	r3, [r7, #6]
    if (outputNum < NUM_OUTPUT_PINS && outputNum < NUM_DIGITAL_OUTPUTS) {
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	2b37      	cmp	r3, #55	@ 0x37
 8000864:	d820      	bhi.n	80008a8 <DigitalOutput_Set+0x58>
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2b37      	cmp	r3, #55	@ 0x37
 800086a:	d81d      	bhi.n	80008a8 <DigitalOutput_Set+0x58>
        GPIO_PinState pinState = state ? GPIO_PIN_SET : GPIO_PIN_RESET;
 800086c:	79bb      	ldrb	r3, [r7, #6]
 800086e:	2b00      	cmp	r3, #0
 8000870:	bf14      	ite	ne
 8000872:	2301      	movne	r3, #1
 8000874:	2300      	moveq	r3, #0
 8000876:	b2db      	uxtb	r3, r3
 8000878:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(digitalOutputs[outputNum].port, 
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	4a0c      	ldr	r2, [pc, #48]	@ (80008b0 <DigitalOutput_Set+0x60>)
 800087e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	4a0a      	ldr	r2, [pc, #40]	@ (80008b0 <DigitalOutput_Set+0x60>)
 8000886:	00db      	lsls	r3, r3, #3
 8000888:	4413      	add	r3, r2
 800088a:	889b      	ldrh	r3, [r3, #4]
 800088c:	7bfa      	ldrb	r2, [r7, #15]
 800088e:	4619      	mov	r1, r3
 8000890:	f003 faa4 	bl	8003ddc <HAL_GPIO_WritePin>
                         digitalOutputs[outputNum].pin, 
                         pinState);
        
        digitalOutputs[outputNum].currentState = state;
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	4a06      	ldr	r2, [pc, #24]	@ (80008b0 <DigitalOutput_Set+0x60>)
 8000898:	00db      	lsls	r3, r3, #3
 800089a:	4413      	add	r3, r2
 800089c:	79ba      	ldrb	r2, [r7, #6]
 800089e:	719a      	strb	r2, [r3, #6]
        outputStates[outputNum] = state;
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	4904      	ldr	r1, [pc, #16]	@ (80008b4 <DigitalOutput_Set+0x64>)
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	54ca      	strb	r2, [r1, r3]
    }
}
 80008a8:	bf00      	nop
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	2400019c 	.word	0x2400019c
 80008b4:	2400035c 	.word	0x2400035c

080008b8 <DigitalOutput_SetAll>:
 * @param  buffer: Buffer containing output states
 * @param  bufferSize: Buffer size
 * @retval None
 */
void DigitalOutput_SetAll(const uint8_t* buffer, uint16_t bufferSize)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	460b      	mov	r3, r1
 80008c2:	807b      	strh	r3, [r7, #2]
    uint16_t numBytes = (NUM_DIGITAL_OUTPUTS + 7) / 8;
 80008c4:	2307      	movs	r3, #7
 80008c6:	81fb      	strh	r3, [r7, #14]
    
    if (numBytes > bufferSize) {
 80008c8:	89fa      	ldrh	r2, [r7, #14]
 80008ca:	887b      	ldrh	r3, [r7, #2]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d901      	bls.n	80008d4 <DigitalOutput_SetAll+0x1c>
        numBytes = bufferSize;
 80008d0:	887b      	ldrh	r3, [r7, #2]
 80008d2:	81fb      	strh	r3, [r7, #14]
    }
    
    /* Unpack bits from bytes and set outputs */
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 80008d4:	2300      	movs	r3, #0
 80008d6:	81bb      	strh	r3, [r7, #12]
 80008d8:	e01a      	b.n	8000910 <DigitalOutput_SetAll+0x58>
        uint8_t state = (buffer[i / 8] >> (i % 8)) & 0x01;
 80008da:	89bb      	ldrh	r3, [r7, #12]
 80008dc:	08db      	lsrs	r3, r3, #3
 80008de:	b29b      	uxth	r3, r3
 80008e0:	461a      	mov	r2, r3
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4413      	add	r3, r2
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	461a      	mov	r2, r3
 80008ea:	89bb      	ldrh	r3, [r7, #12]
 80008ec:	f003 0307 	and.w	r3, r3, #7
 80008f0:	fa42 f303 	asr.w	r3, r2, r3
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	72fb      	strb	r3, [r7, #11]
        DigitalOutput_Set(i, state);
 80008fc:	89bb      	ldrh	r3, [r7, #12]
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	7afa      	ldrb	r2, [r7, #11]
 8000902:	4611      	mov	r1, r2
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ffa3 	bl	8000850 <DigitalOutput_Set>
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 800090a:	89bb      	ldrh	r3, [r7, #12]
 800090c:	3301      	adds	r3, #1
 800090e:	81bb      	strh	r3, [r7, #12]
 8000910:	89bb      	ldrh	r3, [r7, #12]
 8000912:	2b37      	cmp	r3, #55	@ 0x37
 8000914:	d804      	bhi.n	8000920 <DigitalOutput_SetAll+0x68>
 8000916:	89ba      	ldrh	r2, [r7, #12]
 8000918:	89fb      	ldrh	r3, [r7, #14]
 800091a:	00db      	lsls	r3, r3, #3
 800091c:	429a      	cmp	r2, r3
 800091e:	dbdc      	blt.n	80008da <DigitalOutput_SetAll+0x22>
    }
    
    DEBUG_DEBUG("All outputs set");
 8000920:	4903      	ldr	r1, [pc, #12]	@ (8000930 <DigitalOutput_SetAll+0x78>)
 8000922:	2003      	movs	r0, #3
 8000924:	f7ff fed2 	bl	80006cc <Debug_Print>
}
 8000928:	bf00      	nop
 800092a:	3710      	adds	r7, #16
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	08009e04 	.word	0x08009e04

08000934 <DigitalOutput_GetAll>:
 * @param  buffer: Buffer to store output states
 * @param  bufferSize: Buffer size
 * @retval None
 */
void DigitalOutput_GetAll(uint8_t* buffer, uint16_t bufferSize)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	460b      	mov	r3, r1
 800093e:	807b      	strh	r3, [r7, #2]
    uint16_t numBytes = 7;  // 56 outputs = 7 bytes
 8000940:	2307      	movs	r3, #7
 8000942:	81fb      	strh	r3, [r7, #14]
    
    if (numBytes > bufferSize) {
 8000944:	89fa      	ldrh	r2, [r7, #14]
 8000946:	887b      	ldrh	r3, [r7, #2]
 8000948:	429a      	cmp	r2, r3
 800094a:	d901      	bls.n	8000950 <DigitalOutput_GetAll+0x1c>
        numBytes = bufferSize;
 800094c:	887b      	ldrh	r3, [r7, #2]
 800094e:	81fb      	strh	r3, [r7, #14]
    }
    
    memset(buffer, 0, numBytes);
 8000950:	89fb      	ldrh	r3, [r7, #14]
 8000952:	461a      	mov	r2, r3
 8000954:	2100      	movs	r1, #0
 8000956:	6878      	ldr	r0, [r7, #4]
 8000958:	f008 fd7c 	bl	8009454 <memset>
    
    /* Pack bits into bytes (56 outputs) */
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 800095c:	2300      	movs	r3, #0
 800095e:	81bb      	strh	r3, [r7, #12]
 8000960:	e01d      	b.n	800099e <DigitalOutput_GetAll+0x6a>
        if (outputStates[i]) {
 8000962:	89bb      	ldrh	r3, [r7, #12]
 8000964:	4a14      	ldr	r2, [pc, #80]	@ (80009b8 <DigitalOutput_GetAll+0x84>)
 8000966:	5cd3      	ldrb	r3, [r2, r3]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d015      	beq.n	8000998 <DigitalOutput_GetAll+0x64>
            buffer[i / 8] |= (1 << (i % 8));
 800096c:	89bb      	ldrh	r3, [r7, #12]
 800096e:	08db      	lsrs	r3, r3, #3
 8000970:	b298      	uxth	r0, r3
 8000972:	4602      	mov	r2, r0
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4413      	add	r3, r2
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	b25a      	sxtb	r2, r3
 800097c:	89bb      	ldrh	r3, [r7, #12]
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	2101      	movs	r1, #1
 8000984:	fa01 f303 	lsl.w	r3, r1, r3
 8000988:	b25b      	sxtb	r3, r3
 800098a:	4313      	orrs	r3, r2
 800098c:	b25a      	sxtb	r2, r3
 800098e:	4601      	mov	r1, r0
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	440b      	add	r3, r1
 8000994:	b2d2      	uxtb	r2, r2
 8000996:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 8000998:	89bb      	ldrh	r3, [r7, #12]
 800099a:	3301      	adds	r3, #1
 800099c:	81bb      	strh	r3, [r7, #12]
 800099e:	89bb      	ldrh	r3, [r7, #12]
 80009a0:	2b37      	cmp	r3, #55	@ 0x37
 80009a2:	d804      	bhi.n	80009ae <DigitalOutput_GetAll+0x7a>
 80009a4:	89ba      	ldrh	r2, [r7, #12]
 80009a6:	89fb      	ldrh	r3, [r7, #14]
 80009a8:	00db      	lsls	r3, r3, #3
 80009aa:	429a      	cmp	r2, r3
 80009ac:	dbd9      	blt.n	8000962 <DigitalOutput_GetAll+0x2e>
        }
    }
}
 80009ae:	bf00      	nop
 80009b0:	3710      	adds	r7, #16
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	2400035c 	.word	0x2400035c

080009bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009bc:	b590      	push	{r4, r7, lr}
 80009be:	b087      	sub	sp, #28
 80009c0:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80009c2:	f000 fb73 	bl	80010ac <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009c6:	f001 fd19 	bl	80023fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ca:	f000 f88d 	bl	8000ae8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ce:	f000 f9f5 	bl	8000dbc <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80009d2:	f000 f8f7 	bl	8000bc4 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 80009d6:	f000 f959 	bl	8000c8c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80009da:	f000 f9a3 	bl	8000d24 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initialize hierarchical layers */
  Debug_Init();
 80009de:	f7ff fe65 	bl	80006ac <Debug_Init>
  
  /* Print startup banner */
  Version_GetString(versionString, VERSION_STRING_SIZE);
 80009e2:	2140      	movs	r1, #64	@ 0x40
 80009e4:	4835      	ldr	r0, [pc, #212]	@ (8000abc <main+0x100>)
 80009e6:	f001 fcb5 	bl	8002354 <Version_GetString>
  DEBUG_INFO("===========================================");
 80009ea:	4935      	ldr	r1, [pc, #212]	@ (8000ac0 <main+0x104>)
 80009ec:	2002      	movs	r0, #2
 80009ee:	f7ff fe6d 	bl	80006cc <Debug_Print>
  DEBUG_INFO("  %s", versionString);
 80009f2:	4a32      	ldr	r2, [pc, #200]	@ (8000abc <main+0x100>)
 80009f4:	4933      	ldr	r1, [pc, #204]	@ (8000ac4 <main+0x108>)
 80009f6:	2002      	movs	r0, #2
 80009f8:	f7ff fe68 	bl	80006cc <Debug_Print>
  DEBUG_INFO("===========================================");
 80009fc:	4930      	ldr	r1, [pc, #192]	@ (8000ac0 <main+0x104>)
 80009fe:	2002      	movs	r0, #2
 8000a00:	f7ff fe64 	bl	80006cc <Debug_Print>
  
  /* Initialize digital output handler */
  DigitalOutput_Init();
 8000a04:	f7ff fed2 	bl	80007ac <DigitalOutput_Init>
  
  /* Initialize RS485 protocol layer */
  RS485_Init(RS485_ADDR_CONTROLLER_OUT);
 8000a08:	2003      	movs	r0, #3
 8000a0a:	f000 fb81 	bl	8001110 <RS485_Init>
  
  /* Register command handlers */
  RS485_RegisterCommandHandler(CMD_WRITE_DO, HandleWriteDO);
 8000a0e:	492e      	ldr	r1, [pc, #184]	@ (8000ac8 <main+0x10c>)
 8000a10:	2030      	movs	r0, #48	@ 0x30
 8000a12:	f000 feb7 	bl	8001784 <RS485_RegisterCommandHandler>
  RS485_RegisterCommandHandler(CMD_READ_DO, HandleReadDO);
 8000a16:	492d      	ldr	r1, [pc, #180]	@ (8000acc <main+0x110>)
 8000a18:	2032      	movs	r0, #50	@ 0x32
 8000a1a:	f000 feb3 	bl	8001784 <RS485_RegisterCommandHandler>
  
  DEBUG_INFO("System initialization complete");
 8000a1e:	492c      	ldr	r1, [pc, #176]	@ (8000ad0 <main+0x114>)
 8000a20:	2002      	movs	r0, #2
 8000a22:	f7ff fe53 	bl	80006cc <Debug_Print>
  DEBUG_INFO("Entering main loop...");
 8000a26:	492b      	ldr	r1, [pc, #172]	@ (8000ad4 <main+0x118>)
 8000a28:	2002      	movs	r0, #2
 8000a2a:	f7ff fe4f 	bl	80006cc <Debug_Print>
  
  heartbeatTimer = HAL_GetTick();
 8000a2e:	f001 fd6b 	bl	8002508 <HAL_GetTick>
 8000a32:	4603      	mov	r3, r0
 8000a34:	4a28      	ldr	r2, [pc, #160]	@ (8000ad8 <main+0x11c>)
 8000a36:	6013      	str	r3, [r2, #0]
  statusLedTimer = HAL_GetTick();
 8000a38:	f001 fd66 	bl	8002508 <HAL_GetTick>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	4a27      	ldr	r2, [pc, #156]	@ (8000adc <main+0x120>)
 8000a40:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    /* Process RS485 communication */
    RS485_Process();
 8000a42:	f000 fbb7 	bl	80011b4 <RS485_Process>
    
    /* Status LED blink (every 500ms) */
    if (HAL_GetTick() - statusLedTimer >= 500) {
 8000a46:	f001 fd5f 	bl	8002508 <HAL_GetTick>
 8000a4a:	4602      	mov	r2, r0
 8000a4c:	4b23      	ldr	r3, [pc, #140]	@ (8000adc <main+0x120>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	1ad3      	subs	r3, r2, r3
 8000a52:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a56:	d308      	bcc.n	8000a6a <main+0xae>
      statusLedTimer = HAL_GetTick();
 8000a58:	f001 fd56 	bl	8002508 <HAL_GetTick>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	4a1f      	ldr	r2, [pc, #124]	@ (8000adc <main+0x120>)
 8000a60:	6013      	str	r3, [r2, #0]
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_1); // Status LED
 8000a62:	2102      	movs	r1, #2
 8000a64:	481e      	ldr	r0, [pc, #120]	@ (8000ae0 <main+0x124>)
 8000a66:	f003 f9d2 	bl	8003e0e <HAL_GPIO_TogglePin>
    }
    
    /* Periodic heartbeat logging (every 10 seconds) */
    if (HAL_GetTick() - heartbeatTimer >= 10000) {
 8000a6a:	f001 fd4d 	bl	8002508 <HAL_GetTick>
 8000a6e:	4602      	mov	r2, r0
 8000a70:	4b19      	ldr	r3, [pc, #100]	@ (8000ad8 <main+0x11c>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d91a      	bls.n	8000ab4 <main+0xf8>
      heartbeatTimer = HAL_GetTick();
 8000a7e:	f001 fd43 	bl	8002508 <HAL_GetTick>
 8000a82:	4603      	mov	r3, r0
 8000a84:	4a14      	ldr	r2, [pc, #80]	@ (8000ad8 <main+0x11c>)
 8000a86:	6013      	str	r3, [r2, #0]
      RS485_Status_t* status = RS485_GetStatus();
 8000a88:	f000 fe90 	bl	80017ac <RS485_GetStatus>
 8000a8c:	6078      	str	r0, [r7, #4]
      DEBUG_INFO("Heartbeat: Uptime=%lu RX=%lu TX=%lu Err=%lu Health=%d%%", 
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6858      	ldr	r0, [r3, #4]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	68dc      	ldr	r4, [r3, #12]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	691b      	ldr	r3, [r3, #16]
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	6892      	ldr	r2, [r2, #8]
 8000a9e:	6879      	ldr	r1, [r7, #4]
 8000aa0:	7849      	ldrb	r1, [r1, #1]
 8000aa2:	9102      	str	r1, [sp, #8]
 8000aa4:	9201      	str	r2, [sp, #4]
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	4623      	mov	r3, r4
 8000aaa:	4602      	mov	r2, r0
 8000aac:	490d      	ldr	r1, [pc, #52]	@ (8000ae4 <main+0x128>)
 8000aae:	2002      	movs	r0, #2
 8000ab0:	f7ff fe0c 	bl	80006cc <Debug_Print>
                 status->uptime, status->rxPacketCount, 
                 status->txPacketCount, status->errorCount, status->health);
    }
    
    /* Small delay to prevent CPU hogging */
    HAL_Delay(1);
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	f001 fd33 	bl	8002520 <HAL_Delay>
    RS485_Process();
 8000aba:	e7c2      	b.n	8000a42 <main+0x86>
 8000abc:	24000564 	.word	0x24000564
 8000ac0:	08009e14 	.word	0x08009e14
 8000ac4:	08009e40 	.word	0x08009e40
 8000ac8:	08001039 	.word	0x08001039
 8000acc:	08001075 	.word	0x08001075
 8000ad0:	08009e48 	.word	0x08009e48
 8000ad4:	08009e68 	.word	0x08009e68
 8000ad8:	2400055c 	.word	0x2400055c
 8000adc:	24000560 	.word	0x24000560
 8000ae0:	58020c00 	.word	0x58020c00
 8000ae4:	08009e80 	.word	0x08009e80

08000ae8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b09c      	sub	sp, #112	@ 0x70
 8000aec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000af2:	224c      	movs	r2, #76	@ 0x4c
 8000af4:	2100      	movs	r1, #0
 8000af6:	4618      	mov	r0, r3
 8000af8:	f008 fcac 	bl	8009454 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000afc:	1d3b      	adds	r3, r7, #4
 8000afe:	2220      	movs	r2, #32
 8000b00:	2100      	movs	r1, #0
 8000b02:	4618      	mov	r0, r3
 8000b04:	f008 fca6 	bl	8009454 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b08:	2002      	movs	r0, #2
 8000b0a:	f003 f99b 	bl	8003e44 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b0e:	2300      	movs	r3, #0
 8000b10:	603b      	str	r3, [r7, #0]
 8000b12:	4b2a      	ldr	r3, [pc, #168]	@ (8000bbc <SystemClock_Config+0xd4>)
 8000b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b16:	4a29      	ldr	r2, [pc, #164]	@ (8000bbc <SystemClock_Config+0xd4>)
 8000b18:	f023 0301 	bic.w	r3, r3, #1
 8000b1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b1e:	4b27      	ldr	r3, [pc, #156]	@ (8000bbc <SystemClock_Config+0xd4>)
 8000b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b22:	f003 0301 	and.w	r3, r3, #1
 8000b26:	603b      	str	r3, [r7, #0]
 8000b28:	4b25      	ldr	r3, [pc, #148]	@ (8000bc0 <SystemClock_Config+0xd8>)
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b30:	4a23      	ldr	r2, [pc, #140]	@ (8000bc0 <SystemClock_Config+0xd8>)
 8000b32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b36:	6193      	str	r3, [r2, #24]
 8000b38:	4b21      	ldr	r3, [pc, #132]	@ (8000bc0 <SystemClock_Config+0xd8>)
 8000b3a:	699b      	ldr	r3, [r3, #24]
 8000b3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b40:	603b      	str	r3, [r7, #0]
 8000b42:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b44:	bf00      	nop
 8000b46:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc0 <SystemClock_Config+0xd8>)
 8000b48:	699b      	ldr	r3, [r3, #24]
 8000b4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b52:	d1f8      	bne.n	8000b46 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000b54:	2303      	movs	r3, #3
 8000b56:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b58:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b62:	2340      	movs	r3, #64	@ 0x40
 8000b64:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b66:	2300      	movs	r3, #0
 8000b68:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f003 f9a2 	bl	8003eb8 <HAL_RCC_OscConfig>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b7a:	f000 fac3 	bl	8001104 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b7e:	233f      	movs	r3, #63	@ 0x3f
 8000b80:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b82:	2300      	movs	r3, #0
 8000b84:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b92:	2340      	movs	r3, #64	@ 0x40
 8000b94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b9a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ba0:	1d3b      	adds	r3, r7, #4
 8000ba2:	2101      	movs	r1, #1
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f003 fde1 	bl	800476c <HAL_RCC_ClockConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000bb0:	f000 faa8 	bl	8001104 <Error_Handler>
  }
}
 8000bb4:	bf00      	nop
 8000bb6:	3770      	adds	r7, #112	@ 0x70
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	58000400 	.word	0x58000400
 8000bc0:	58024800 	.word	0x58024800

08000bc4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000bc8:	4b2e      	ldr	r3, [pc, #184]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000bca:	4a2f      	ldr	r2, [pc, #188]	@ (8000c88 <MX_FDCAN1_Init+0xc4>)
 8000bcc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000bce:	4b2d      	ldr	r3, [pc, #180]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000bda:	4b2a      	ldr	r3, [pc, #168]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000be0:	4b28      	ldr	r3, [pc, #160]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000be6:	4b27      	ldr	r3, [pc, #156]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000bec:	4b25      	ldr	r3, [pc, #148]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000bee:	2210      	movs	r2, #16
 8000bf0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000bf2:	4b24      	ldr	r3, [pc, #144]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000bf8:	4b22      	ldr	r3, [pc, #136]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000bfe:	4b21      	ldr	r3, [pc, #132]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000c04:	4b1f      	ldr	r3, [pc, #124]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000c0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000c10:	4b1c      	ldr	r3, [pc, #112]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000c16:	4b1b      	ldr	r3, [pc, #108]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000c1c:	4b19      	ldr	r3, [pc, #100]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000c22:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000c28:	4b16      	ldr	r3, [pc, #88]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000c2e:	4b15      	ldr	r3, [pc, #84]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000c34:	4b13      	ldr	r3, [pc, #76]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c36:	2204      	movs	r2, #4
 8000c38:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000c3a:	4b12      	ldr	r3, [pc, #72]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c40:	4b10      	ldr	r3, [pc, #64]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c42:	2204      	movs	r2, #4
 8000c44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000c46:	4b0f      	ldr	r3, [pc, #60]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c4e:	2204      	movs	r2, #4
 8000c50:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000c52:	4b0c      	ldr	r3, [pc, #48]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000c58:	4b0a      	ldr	r3, [pc, #40]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000c5e:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c64:	4b07      	ldr	r3, [pc, #28]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c6a:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c70:	4804      	ldr	r0, [pc, #16]	@ (8000c84 <MX_FDCAN1_Init+0xc0>)
 8000c72:	f002 fb87 	bl	8003384 <HAL_FDCAN_Init>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000c7c:	f000 fa42 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	24000394 	.word	0x24000394
 8000c88:	4000a000 	.word	0x4000a000

08000c8c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c90:	4b22      	ldr	r3, [pc, #136]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000c92:	4a23      	ldr	r2, [pc, #140]	@ (8000d20 <MX_USART1_UART_Init+0x94>)
 8000c94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c96:	4b21      	ldr	r3, [pc, #132]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000c98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ca4:	4b1d      	ldr	r3, [pc, #116]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000caa:	4b1c      	ldr	r3, [pc, #112]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000cb2:	220c      	movs	r2, #12
 8000cb4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cb6:	4b19      	ldr	r3, [pc, #100]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cbc:	4b17      	ldr	r3, [pc, #92]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cc2:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cc8:	4b14      	ldr	r3, [pc, #80]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cce:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cd4:	4811      	ldr	r0, [pc, #68]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000cd6:	f005 ff01 	bl	8006adc <HAL_UART_Init>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000ce0:	f000 fa10 	bl	8001104 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	480d      	ldr	r0, [pc, #52]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000ce8:	f008 fa77 	bl	80091da <HAL_UARTEx_SetTxFifoThreshold>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000cf2:	f000 fa07 	bl	8001104 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	4808      	ldr	r0, [pc, #32]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000cfa:	f008 faac 	bl	8009256 <HAL_UARTEx_SetRxFifoThreshold>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000d04:	f000 f9fe 	bl	8001104 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000d08:	4804      	ldr	r0, [pc, #16]	@ (8000d1c <MX_USART1_UART_Init+0x90>)
 8000d0a:	f008 fa2d 	bl	8009168 <HAL_UARTEx_DisableFifoMode>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000d14:	f000 f9f6 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	24000434 	.word	0x24000434
 8000d20:	40011000 	.word	0x40011000

08000d24 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d28:	4b22      	ldr	r3, [pc, #136]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d2a:	4a23      	ldr	r2, [pc, #140]	@ (8000db8 <MX_USART2_UART_Init+0x94>)
 8000d2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d2e:	4b21      	ldr	r3, [pc, #132]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d36:	4b1f      	ldr	r3, [pc, #124]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d42:	4b1c      	ldr	r3, [pc, #112]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d48:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d4e:	4b19      	ldr	r3, [pc, #100]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d54:	4b17      	ldr	r3, [pc, #92]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d5a:	4b16      	ldr	r3, [pc, #88]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d60:	4b14      	ldr	r3, [pc, #80]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d66:	4b13      	ldr	r3, [pc, #76]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d6c:	4811      	ldr	r0, [pc, #68]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d6e:	f005 feb5 	bl	8006adc <HAL_UART_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000d78:	f000 f9c4 	bl	8001104 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	480d      	ldr	r0, [pc, #52]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d80:	f008 fa2b 	bl	80091da <HAL_UARTEx_SetTxFifoThreshold>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000d8a:	f000 f9bb 	bl	8001104 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d8e:	2100      	movs	r1, #0
 8000d90:	4808      	ldr	r0, [pc, #32]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000d92:	f008 fa60 	bl	8009256 <HAL_UARTEx_SetRxFifoThreshold>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000d9c:	f000 f9b2 	bl	8001104 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000da0:	4804      	ldr	r0, [pc, #16]	@ (8000db4 <MX_USART2_UART_Init+0x90>)
 8000da2:	f008 f9e1 	bl	8009168 <HAL_UARTEx_DisableFifoMode>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000dac:	f000 f9aa 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	240004c8 	.word	0x240004c8
 8000db8:	40004400 	.word	0x40004400

08000dbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b08e      	sub	sp, #56	@ 0x38
 8000dc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	605a      	str	r2, [r3, #4]
 8000dcc:	609a      	str	r2, [r3, #8]
 8000dce:	60da      	str	r2, [r3, #12]
 8000dd0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd2:	4b91      	ldr	r3, [pc, #580]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd8:	4a8f      	ldr	r2, [pc, #572]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000dda:	f043 0304 	orr.w	r3, r3, #4
 8000dde:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000de2:	4b8d      	ldr	r3, [pc, #564]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de8:	f003 0304 	and.w	r3, r3, #4
 8000dec:	623b      	str	r3, [r7, #32]
 8000dee:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000df0:	4b89      	ldr	r3, [pc, #548]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000df2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df6:	4a88      	ldr	r2, [pc, #544]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000df8:	f043 0320 	orr.w	r3, r3, #32
 8000dfc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e00:	4b85      	ldr	r3, [pc, #532]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e06:	f003 0320 	and.w	r3, r3, #32
 8000e0a:	61fb      	str	r3, [r7, #28]
 8000e0c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e0e:	4b82      	ldr	r3, [pc, #520]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e14:	4a80      	ldr	r2, [pc, #512]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e1e:	4b7e      	ldr	r3, [pc, #504]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e28:	61bb      	str	r3, [r7, #24]
 8000e2a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2c:	4b7a      	ldr	r3, [pc, #488]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e32:	4a79      	ldr	r2, [pc, #484]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e3c:	4b76      	ldr	r3, [pc, #472]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	617b      	str	r3, [r7, #20]
 8000e48:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4a:	4b73      	ldr	r3, [pc, #460]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e50:	4a71      	ldr	r2, [pc, #452]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e52:	f043 0302 	orr.w	r3, r3, #2
 8000e56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e5a:	4b6f      	ldr	r3, [pc, #444]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e60:	f003 0302 	and.w	r3, r3, #2
 8000e64:	613b      	str	r3, [r7, #16]
 8000e66:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e68:	4b6b      	ldr	r3, [pc, #428]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6e:	4a6a      	ldr	r2, [pc, #424]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e70:	f043 0310 	orr.w	r3, r3, #16
 8000e74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e78:	4b67      	ldr	r3, [pc, #412]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e7e:	f003 0310 	and.w	r3, r3, #16
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e86:	4b64      	ldr	r3, [pc, #400]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8c:	4a62      	ldr	r2, [pc, #392]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e8e:	f043 0308 	orr.w	r3, r3, #8
 8000e92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e96:	4b60      	ldr	r3, [pc, #384]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000e98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9c:	f003 0308 	and.w	r3, r3, #8
 8000ea0:	60bb      	str	r3, [r7, #8]
 8000ea2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ea4:	4b5c      	ldr	r3, [pc, #368]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000ea6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eaa:	4a5b      	ldr	r2, [pc, #364]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000eac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000eb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eb4:	4b58      	ldr	r3, [pc, #352]	@ (8001018 <MX_GPIO_Init+0x25c>)
 8000eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, MCU_DO0_Pin|MCU_DO1_Pin|MCU_DO2_Pin|MCU_DO3_Pin
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8000ec8:	4854      	ldr	r0, [pc, #336]	@ (800101c <MX_GPIO_Init+0x260>)
 8000eca:	f002 ff87 	bl	8003ddc <HAL_GPIO_WritePin>
                          |MCU_DO4_Pin|MCU_DO5_Pin|MCU_DO6_Pin|MCU_DO7_Pin
                          |MCU_DO8_Pin|MCU_DO9_Pin|MCU_DO10_Pin|MCU_DO28_Pin
                          |MCU_DO29_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MCU_DO11_Pin|MCU_DO12_Pin|MCU_DO13_Pin|MCU_DO14_Pin
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000ed4:	4852      	ldr	r0, [pc, #328]	@ (8001020 <MX_GPIO_Init+0x264>)
 8000ed6:	f002 ff81 	bl	8003ddc <HAL_GPIO_WritePin>
                          |MCU_DO23_Pin|MCU_DO24_Pin|MCU_DO50_Pin|MCU_DO51_Pin
                          |MCU_DO52_Pin|MCU_DO53_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MCU_DO15_Pin|MCU_DO16_Pin|MCU_DO17_Pin|MCU_DO18_Pin
 8000eda:	2200      	movs	r2, #0
 8000edc:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000ee0:	4850      	ldr	r0, [pc, #320]	@ (8001024 <MX_GPIO_Init+0x268>)
 8000ee2:	f002 ff7b 	bl	8003ddc <HAL_GPIO_WritePin>
                          |MCU_DO19_Pin|MCU_DO20_Pin|MCU_DO21_Pin|MCU_DO22_Pin
                          |MCU_DO54_Pin|MCU_DO55_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MCU_DO25_Pin|MCU_DO26_Pin|MCU_DO27_Pin|MCU_DO31_Pin
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f643 4107 	movw	r1, #15367	@ 0x3c07
 8000eec:	484e      	ldr	r0, [pc, #312]	@ (8001028 <MX_GPIO_Init+0x26c>)
 8000eee:	f002 ff75 	bl	8003ddc <HAL_GPIO_WritePin>
                          |MCU_DO32_Pin|MCU_DO33_Pin|MCU_DO34_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_DO30_GPIO_Port, MCU_DO30_Pin, GPIO_PIN_RESET);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ef8:	484c      	ldr	r0, [pc, #304]	@ (800102c <MX_GPIO_Init+0x270>)
 8000efa:	f002 ff6f 	bl	8003ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MCU_DO35_Pin|MCU_DO36_Pin|MCU_DO37_Pin|MCU_DO38_Pin
 8000efe:	2200      	movs	r2, #0
 8000f00:	f64f 7116 	movw	r1, #65302	@ 0xff16
 8000f04:	484a      	ldr	r0, [pc, #296]	@ (8001030 <MX_GPIO_Init+0x274>)
 8000f06:	f002 ff69 	bl	8003ddc <HAL_GPIO_WritePin>
                          |MCU_DO39_Pin|MCU_DO40_Pin|MCU_DO41_Pin|MCU_DO42_Pin
                          |LED_RUN_OUT_Pin|LED_ERR_OUT_Pin|RS485_COM_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MCU_DO43_Pin|MCU_DO44_Pin|MCU_DO45_Pin|MCU_DO46_Pin
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f44f 71fe 	mov.w	r1, #508	@ 0x1fc
 8000f10:	4848      	ldr	r0, [pc, #288]	@ (8001034 <MX_GPIO_Init+0x278>)
 8000f12:	f002 ff63 	bl	8003ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MCU_DO0_Pin MCU_DO1_Pin MCU_DO2_Pin MCU_DO3_Pin
                           MCU_DO4_Pin MCU_DO5_Pin MCU_DO6_Pin MCU_DO7_Pin
                           MCU_DO8_Pin MCU_DO9_Pin MCU_DO10_Pin MCU_DO28_Pin
                           MCU_DO29_Pin */
  GPIO_InitStruct.Pin = MCU_DO0_Pin|MCU_DO1_Pin|MCU_DO2_Pin|MCU_DO3_Pin
 8000f16:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000f1a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO4_Pin|MCU_DO5_Pin|MCU_DO6_Pin|MCU_DO7_Pin
                          |MCU_DO8_Pin|MCU_DO9_Pin|MCU_DO10_Pin|MCU_DO28_Pin
                          |MCU_DO29_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	483b      	ldr	r0, [pc, #236]	@ (800101c <MX_GPIO_Init+0x260>)
 8000f30:	f002 fd8c 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO11_Pin MCU_DO12_Pin MCU_DO13_Pin MCU_DO14_Pin
                           MCU_DO23_Pin MCU_DO24_Pin MCU_DO50_Pin MCU_DO51_Pin
                           MCU_DO52_Pin MCU_DO53_Pin */
  GPIO_InitStruct.Pin = MCU_DO11_Pin|MCU_DO12_Pin|MCU_DO13_Pin|MCU_DO14_Pin
 8000f34:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8000f38:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO23_Pin|MCU_DO24_Pin|MCU_DO50_Pin|MCU_DO51_Pin
                          |MCU_DO52_Pin|MCU_DO53_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2300      	movs	r3, #0
 8000f44:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4834      	ldr	r0, [pc, #208]	@ (8001020 <MX_GPIO_Init+0x264>)
 8000f4e:	f002 fd7d 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO15_Pin MCU_DO16_Pin MCU_DO17_Pin MCU_DO18_Pin
                           MCU_DO19_Pin MCU_DO20_Pin MCU_DO21_Pin MCU_DO22_Pin
                           MCU_DO54_Pin MCU_DO55_Pin */
  GPIO_InitStruct.Pin = MCU_DO15_Pin|MCU_DO16_Pin|MCU_DO17_Pin|MCU_DO18_Pin
 8000f52:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8000f56:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO19_Pin|MCU_DO20_Pin|MCU_DO21_Pin|MCU_DO22_Pin
                          |MCU_DO54_Pin|MCU_DO55_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2300      	movs	r3, #0
 8000f62:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f68:	4619      	mov	r1, r3
 8000f6a:	482e      	ldr	r0, [pc, #184]	@ (8001024 <MX_GPIO_Init+0x268>)
 8000f6c:	f002 fd6e 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO25_Pin MCU_DO26_Pin MCU_DO27_Pin MCU_DO31_Pin
                           MCU_DO32_Pin MCU_DO33_Pin MCU_DO34_Pin */
  GPIO_InitStruct.Pin = MCU_DO25_Pin|MCU_DO26_Pin|MCU_DO27_Pin|MCU_DO31_Pin
 8000f70:	f643 4307 	movw	r3, #15367	@ 0x3c07
 8000f74:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO32_Pin|MCU_DO33_Pin|MCU_DO34_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f76:	2301      	movs	r3, #1
 8000f78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f86:	4619      	mov	r1, r3
 8000f88:	4827      	ldr	r0, [pc, #156]	@ (8001028 <MX_GPIO_Init+0x26c>)
 8000f8a:	f002 fd5f 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_DO30_Pin */
  GPIO_InitStruct.Pin = MCU_DO30_Pin;
 8000f8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(MCU_DO30_GPIO_Port, &GPIO_InitStruct);
 8000fa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4821      	ldr	r0, [pc, #132]	@ (800102c <MX_GPIO_Init+0x270>)
 8000fa8:	f002 fd50 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO35_Pin MCU_DO36_Pin MCU_DO37_Pin MCU_DO38_Pin
                           MCU_DO39_Pin MCU_DO40_Pin MCU_DO41_Pin MCU_DO42_Pin
                           LED_RUN_OUT_Pin LED_ERR_OUT_Pin RS485_COM_OUT_Pin */
  GPIO_InitStruct.Pin = MCU_DO35_Pin|MCU_DO36_Pin|MCU_DO37_Pin|MCU_DO38_Pin
 8000fac:	f64f 7316 	movw	r3, #65302	@ 0xff16
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO39_Pin|MCU_DO40_Pin|MCU_DO41_Pin|MCU_DO42_Pin
                          |LED_RUN_OUT_Pin|LED_ERR_OUT_Pin|RS485_COM_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	481a      	ldr	r0, [pc, #104]	@ (8001030 <MX_GPIO_Init+0x274>)
 8000fc6:	f002 fd41 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO43_Pin MCU_DO44_Pin MCU_DO45_Pin MCU_DO46_Pin
                           MCU_DO47_Pin MCU_DO48_Pin MCU_DO49_Pin */
  GPIO_InitStruct.Pin = MCU_DO43_Pin|MCU_DO44_Pin|MCU_DO45_Pin|MCU_DO46_Pin
 8000fca:	f44f 73fe 	mov.w	r3, #508	@ 0x1fc
 8000fce:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO47_Pin|MCU_DO48_Pin|MCU_DO49_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4814      	ldr	r0, [pc, #80]	@ (8001034 <MX_GPIO_Init+0x278>)
 8000fe4:	f002 fd32 	bl	8003a4c <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 8000fe8:	2100      	movs	r1, #0
 8000fea:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000fee:	f001 fac7 	bl	8002580 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000ff8:	f001 fac2 	bl	8002580 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8001002:	f001 fabd 	bl	8002580 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_CLOSE);
 8001006:	2100      	movs	r1, #0
 8001008:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800100c:	f001 fab8 	bl	8002580 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001010:	bf00      	nop
 8001012:	3738      	adds	r7, #56	@ 0x38
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	58024400 	.word	0x58024400
 800101c:	58021400 	.word	0x58021400
 8001020:	58020800 	.word	0x58020800
 8001024:	58020000 	.word	0x58020000
 8001028:	58020400 	.word	0x58020400
 800102c:	58021000 	.word	0x58021000
 8001030:	58020c00 	.word	0x58020c00
 8001034:	58021800 	.word	0x58021800

08001038 <HandleWriteDO>:
 * @brief  Handle Write Digital Output command
 * @param  packet: Received packet
 * @retval None
 */
void HandleWriteDO(const RS485_Packet_t* packet)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
    /* Set outputs from received data */
    DigitalOutput_SetAll(packet->data, packet->length);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	1d5a      	adds	r2, r3, #5
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	791b      	ldrb	r3, [r3, #4]
 8001048:	4619      	mov	r1, r3
 800104a:	4610      	mov	r0, r2
 800104c:	f7ff fc34 	bl	80008b8 <DigitalOutput_SetAll>
    
    /* Send confirmation response */
    RS485_SendResponse(packet->srcAddr, CMD_DO_RESPONSE, NULL, 0);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	7898      	ldrb	r0, [r3, #2]
 8001054:	2300      	movs	r3, #0
 8001056:	2200      	movs	r2, #0
 8001058:	2131      	movs	r1, #49	@ 0x31
 800105a:	f000 fb61 	bl	8001720 <RS485_SendResponse>
    
    DEBUG_DEBUG("Digital outputs written");
 800105e:	4904      	ldr	r1, [pc, #16]	@ (8001070 <HandleWriteDO+0x38>)
 8001060:	2003      	movs	r0, #3
 8001062:	f7ff fb33 	bl	80006cc <Debug_Print>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	08009eb8 	.word	0x08009eb8

08001074 <HandleReadDO>:
 * @brief  Handle Read Digital Output command
 * @param  packet: Received packet
 * @retval None
 */
void HandleReadDO(const RS485_Packet_t* packet)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
    uint8_t outputData[7]; // 56 outputs = 7 bytes
    DigitalOutput_GetAll(outputData, sizeof(outputData));
 800107c:	f107 0308 	add.w	r3, r7, #8
 8001080:	2107      	movs	r1, #7
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fc56 	bl	8000934 <DigitalOutput_GetAll>
    
    RS485_SendResponse(packet->srcAddr, CMD_DO_RESPONSE, outputData, sizeof(outputData));
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	7898      	ldrb	r0, [r3, #2]
 800108c:	f107 0208 	add.w	r2, r7, #8
 8001090:	2307      	movs	r3, #7
 8001092:	2131      	movs	r1, #49	@ 0x31
 8001094:	f000 fb44 	bl	8001720 <RS485_SendResponse>
    
    DEBUG_DEBUG("Digital output state read and sent (56 channels)");
 8001098:	4903      	ldr	r1, [pc, #12]	@ (80010a8 <HandleReadDO+0x34>)
 800109a:	2003      	movs	r0, #3
 800109c:	f7ff fb16 	bl	80006cc <Debug_Print>
}
 80010a0:	bf00      	nop
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	08009ed0 	.word	0x08009ed0

080010ac <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010b2:	463b      	mov	r3, r7
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80010be:	f001 fb85 	bl	80027cc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80010c2:	2301      	movs	r3, #1
 80010c4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80010ce:	231f      	movs	r3, #31
 80010d0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80010d2:	2387      	movs	r3, #135	@ 0x87
 80010d4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80010da:	2300      	movs	r3, #0
 80010dc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80010de:	2301      	movs	r3, #1
 80010e0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80010e2:	2301      	movs	r3, #1
 80010e4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80010ea:	2300      	movs	r3, #0
 80010ec:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80010ee:	463b      	mov	r3, r7
 80010f0:	4618      	mov	r0, r3
 80010f2:	f001 fba3 	bl	800283c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80010f6:	2004      	movs	r0, #4
 80010f8:	f001 fb80 	bl	80027fc <HAL_MPU_Enable>

}
 80010fc:	bf00      	nop
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001108:	b672      	cpsid	i
}
 800110a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800110c:	bf00      	nop
 800110e:	e7fd      	b.n	800110c <Error_Handler+0x8>

08001110 <RS485_Init>:
 * @brief  Initialize RS485 protocol
 * @param  myAddr: This MCU's address
 * @retval None
 */
void RS485_Init(uint8_t myAddr)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
    myAddress = myAddr;
 800111a:	4a1b      	ldr	r2, [pc, #108]	@ (8001188 <RS485_Init+0x78>)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	7013      	strb	r3, [r2, #0]
    rxIndex = 0;
 8001120:	4b1a      	ldr	r3, [pc, #104]	@ (800118c <RS485_Init+0x7c>)
 8001122:	2200      	movs	r2, #0
 8001124:	801a      	strh	r2, [r3, #0]
    memset(&status, 0, sizeof(status));
 8001126:	2214      	movs	r2, #20
 8001128:	2100      	movs	r1, #0
 800112a:	4819      	ldr	r0, [pc, #100]	@ (8001190 <RS485_Init+0x80>)
 800112c:	f008 f992 	bl	8009454 <memset>
    
    status.mcuId = myAddress;
 8001130:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <RS485_Init+0x78>)
 8001132:	781a      	ldrb	r2, [r3, #0]
 8001134:	4b16      	ldr	r3, [pc, #88]	@ (8001190 <RS485_Init+0x80>)
 8001136:	701a      	strb	r2, [r3, #0]
    status.health = 100;
 8001138:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <RS485_Init+0x80>)
 800113a:	2264      	movs	r2, #100	@ 0x64
 800113c:	705a      	strb	r2, [r3, #1]
    
    /* Initialize RS485 direction pin (PD4) to RX mode (LOW) */
    HAL_GPIO_WritePin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin, GPIO_PIN_RESET);
 800113e:	2200      	movs	r2, #0
 8001140:	2110      	movs	r1, #16
 8001142:	4814      	ldr	r0, [pc, #80]	@ (8001194 <RS485_Init+0x84>)
 8001144:	f002 fe4a 	bl	8003ddc <HAL_GPIO_WritePin>
    
    /* Register default command handlers */
    RS485_RegisterCommandHandler(CMD_PING, RS485_HandlePing);
 8001148:	4913      	ldr	r1, [pc, #76]	@ (8001198 <RS485_Init+0x88>)
 800114a:	2001      	movs	r0, #1
 800114c:	f000 fb1a 	bl	8001784 <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_VERSION, RS485_HandleGetVersion);
 8001150:	4912      	ldr	r1, [pc, #72]	@ (800119c <RS485_Init+0x8c>)
 8001152:	2003      	movs	r0, #3
 8001154:	f000 fb16 	bl	8001784 <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_HEARTBEAT, RS485_HandleHeartbeat);
 8001158:	4911      	ldr	r1, [pc, #68]	@ (80011a0 <RS485_Init+0x90>)
 800115a:	2005      	movs	r0, #5
 800115c:	f000 fb12 	bl	8001784 <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_STATUS, RS485_HandleGetStatus);
 8001160:	4910      	ldr	r1, [pc, #64]	@ (80011a4 <RS485_Init+0x94>)
 8001162:	2010      	movs	r0, #16
 8001164:	f000 fb0e 	bl	8001784 <RS485_RegisterCommandHandler>
    
    /* Start receiving in interrupt mode */
    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001168:	2201      	movs	r2, #1
 800116a:	490f      	ldr	r1, [pc, #60]	@ (80011a8 <RS485_Init+0x98>)
 800116c:	480f      	ldr	r0, [pc, #60]	@ (80011ac <RS485_Init+0x9c>)
 800116e:	f005 fd93 	bl	8006c98 <HAL_UART_Receive_IT>
    
    DEBUG_INFO("RS485 Protocol initialized, Address: 0x%02X", myAddress);
 8001172:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <RS485_Init+0x78>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	461a      	mov	r2, r3
 8001178:	490d      	ldr	r1, [pc, #52]	@ (80011b0 <RS485_Init+0xa0>)
 800117a:	2002      	movs	r0, #2
 800117c:	f7ff faa6 	bl	80006cc <Debug_Print>
}
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	24000018 	.word	0x24000018
 800118c:	240007a4 	.word	0x240007a4
 8001190:	240007a8 	.word	0x240007a8
 8001194:	58020c00 	.word	0x58020c00
 8001198:	08001b39 	.word	0x08001b39
 800119c:	08001b9d 	.word	0x08001b9d
 80011a0:	08001be5 	.word	0x08001be5
 80011a4:	08001c19 	.word	0x08001c19
 80011a8:	240005a4 	.word	0x240005a4
 80011ac:	240004c8 	.word	0x240004c8
 80011b0:	08009f04 	.word	0x08009f04

080011b4 <RS485_Process>:
/**
 * @brief  Process RS485 communication (call in main loop)
 * @retval None
 */
void RS485_Process(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
    /* Update uptime */
    status.uptime = HAL_GetTick() / 1000;
 80011b8:	f001 f9a6 	bl	8002508 <HAL_GetTick>
 80011bc:	4603      	mov	r3, r0
 80011be:	4a04      	ldr	r2, [pc, #16]	@ (80011d0 <RS485_Process+0x1c>)
 80011c0:	fba2 2303 	umull	r2, r3, r2, r3
 80011c4:	099b      	lsrs	r3, r3, #6
 80011c6:	4a03      	ldr	r2, [pc, #12]	@ (80011d4 <RS485_Process+0x20>)
 80011c8:	6053      	str	r3, [r2, #4]
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	10624dd3 	.word	0x10624dd3
 80011d4:	240007a8 	.word	0x240007a8

080011d8 <RS485_SendPacket>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendPacket(uint8_t destAddr, RS485_Command_t cmd, 
                                   const uint8_t* data, uint8_t length)
{
 80011d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011dc:	b0d7      	sub	sp, #348	@ 0x15c
 80011de:	af08      	add	r7, sp, #32
 80011e0:	4606      	mov	r6, r0
 80011e2:	4608      	mov	r0, r1
 80011e4:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80011e8:	f5a1 7194 	sub.w	r1, r1, #296	@ 0x128
 80011ec:	600a      	str	r2, [r1, #0]
 80011ee:	4619      	mov	r1, r3
 80011f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80011f4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80011f8:	4632      	mov	r2, r6
 80011fa:	701a      	strb	r2, [r3, #0]
 80011fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001200:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8001204:	4602      	mov	r2, r0
 8001206:	701a      	strb	r2, [r3, #0]
 8001208:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800120c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001210:	460a      	mov	r2, r1
 8001212:	701a      	strb	r2, [r3, #0]
 8001214:	466b      	mov	r3, sp
 8001216:	607b      	str	r3, [r7, #4]
    if (length > 250) {
 8001218:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800121c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2bfa      	cmp	r3, #250	@ 0xfa
 8001224:	d901      	bls.n	800122a <RS485_SendPacket+0x52>
        return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e25e      	b.n	80016e8 <RS485_SendPacket+0x510>
    }
    
    RS485_Packet_t packet;
    packet.startByte = RS485_START_BYTE;
 800122a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800122e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001232:	22aa      	movs	r2, #170	@ 0xaa
 8001234:	701a      	strb	r2, [r3, #0]
    packet.destAddr = destAddr;
 8001236:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800123a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800123e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8001242:	f2a2 1221 	subw	r2, r2, #289	@ 0x121
 8001246:	7812      	ldrb	r2, [r2, #0]
 8001248:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = myAddress;
 800124a:	4bd2      	ldr	r3, [pc, #840]	@ (8001594 <RS485_SendPacket+0x3bc>)
 800124c:	781a      	ldrb	r2, [r3, #0]
 800124e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001252:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001256:	709a      	strb	r2, [r3, #2]
    packet.command = cmd;
 8001258:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800125c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001260:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8001264:	f5a2 7291 	sub.w	r2, r2, #290	@ 0x122
 8001268:	7812      	ldrb	r2, [r2, #0]
 800126a:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 800126c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001270:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001274:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8001278:	f2a2 1223 	subw	r2, r2, #291	@ 0x123
 800127c:	7812      	ldrb	r2, [r2, #0]
 800127e:	711a      	strb	r2, [r3, #4]
    
    if (length > 0 && data != NULL) {
 8001280:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001284:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d016      	beq.n	80012bc <RS485_SendPacket+0xe4>
 800128e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001292:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d00f      	beq.n	80012bc <RS485_SendPacket+0xe4>
        memcpy(packet.data, data, length);
 800129c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012a0:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80012a4:	7819      	ldrb	r1, [r3, #0]
 80012a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012aa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80012ae:	f107 0220 	add.w	r2, r7, #32
 80012b2:	1d50      	adds	r0, r2, #5
 80012b4:	460a      	mov	r2, r1
 80012b6:	6819      	ldr	r1, [r3, #0]
 80012b8:	f008 f900 	bl	80094bc <memcpy>
    }
    
    /* Calculate CRC over header and data */
    uint8_t crcBuffer[5 + length];
 80012bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012c0:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	1d59      	adds	r1, r3, #5
 80012c8:	1e4b      	subs	r3, r1, #1
 80012ca:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80012ce:	460a      	mov	r2, r1
 80012d0:	2300      	movs	r3, #0
 80012d2:	60ba      	str	r2, [r7, #8]
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	f04f 0200 	mov.w	r2, #0
 80012da:	f04f 0300 	mov.w	r3, #0
 80012de:	68f8      	ldr	r0, [r7, #12]
 80012e0:	00c3      	lsls	r3, r0, #3
 80012e2:	68b8      	ldr	r0, [r7, #8]
 80012e4:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80012e8:	68b8      	ldr	r0, [r7, #8]
 80012ea:	00c2      	lsls	r2, r0, #3
 80012ec:	460a      	mov	r2, r1
 80012ee:	2300      	movs	r3, #0
 80012f0:	4692      	mov	sl, r2
 80012f2:	469b      	mov	fp, r3
 80012f4:	f04f 0200 	mov.w	r2, #0
 80012f8:	f04f 0300 	mov.w	r3, #0
 80012fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001300:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001304:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001308:	460b      	mov	r3, r1
 800130a:	3307      	adds	r3, #7
 800130c:	08db      	lsrs	r3, r3, #3
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	ebad 0d03 	sub.w	sp, sp, r3
 8001314:	ab08      	add	r3, sp, #32
 8001316:	3300      	adds	r3, #0
 8001318:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    crcBuffer[0] = packet.destAddr;
 800131c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001320:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001324:	785a      	ldrb	r2, [r3, #1]
 8001326:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800132a:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = packet.srcAddr;
 800132c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001330:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001334:	789a      	ldrb	r2, [r3, #2]
 8001336:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800133a:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = packet.command;
 800133c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001340:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001344:	78da      	ldrb	r2, [r3, #3]
 8001346:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800134a:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = packet.length;
 800134c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001350:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001354:	791a      	ldrb	r2, [r3, #4]
 8001356:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800135a:	70da      	strb	r2, [r3, #3]
    memcpy(&crcBuffer[4], packet.data, length);
 800135c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001360:	1d18      	adds	r0, r3, #4
 8001362:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001366:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800136a:	781a      	ldrb	r2, [r3, #0]
 800136c:	f107 0320 	add.w	r3, r7, #32
 8001370:	3305      	adds	r3, #5
 8001372:	4619      	mov	r1, r3
 8001374:	f008 f8a2 	bl	80094bc <memcpy>
    
    packet.checksum = RS485_CalculateCRC(crcBuffer, 4 + length);
 8001378:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800137c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	b29b      	uxth	r3, r3
 8001384:	3304      	adds	r3, #4
 8001386:	b29b      	uxth	r3, r3
 8001388:	4619      	mov	r1, r3
 800138a:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 800138e:	f000 fa17 	bl	80017c0 <RS485_CalculateCRC>
 8001392:	4603      	mov	r3, r0
 8001394:	461a      	mov	r2, r3
 8001396:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800139a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800139e:	f8a3 20ff 	strh.w	r2, [r3, #255]	@ 0xff
    packet.endByte = RS485_END_BYTE;
 80013a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013a6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013aa:	2255      	movs	r2, #85	@ 0x55
 80013ac:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    
    /* Build packet buffer manually (to avoid struct padding issues) */
    uint16_t packetSize = 5 + length + 2 + 1; // header + data + crc + end
 80013b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013b4:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	3308      	adds	r3, #8
 80013be:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
    uint8_t txBuffer[packetSize];
 80013c2:	f8b7 112e 	ldrh.w	r1, [r7, #302]	@ 0x12e
 80013c6:	460b      	mov	r3, r1
 80013c8:	3b01      	subs	r3, #1
 80013ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80013ce:	b28b      	uxth	r3, r1
 80013d0:	2200      	movs	r2, #0
 80013d2:	4698      	mov	r8, r3
 80013d4:	4691      	mov	r9, r2
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	f04f 0300 	mov.w	r3, #0
 80013de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80013e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80013e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80013ea:	b28b      	uxth	r3, r1
 80013ec:	2200      	movs	r2, #0
 80013ee:	461c      	mov	r4, r3
 80013f0:	4615      	mov	r5, r2
 80013f2:	f04f 0200 	mov.w	r2, #0
 80013f6:	f04f 0300 	mov.w	r3, #0
 80013fa:	00eb      	lsls	r3, r5, #3
 80013fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001400:	00e2      	lsls	r2, r4, #3
 8001402:	460b      	mov	r3, r1
 8001404:	3307      	adds	r3, #7
 8001406:	08db      	lsrs	r3, r3, #3
 8001408:	00db      	lsls	r3, r3, #3
 800140a:	ebad 0d03 	sub.w	sp, sp, r3
 800140e:	ab08      	add	r3, sp, #32
 8001410:	3300      	adds	r3, #0
 8001412:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    
    txBuffer[0] = RS485_START_BYTE;
 8001416:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800141a:	22aa      	movs	r2, #170	@ 0xaa
 800141c:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = packet.destAddr;
 800141e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001422:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001426:	785a      	ldrb	r2, [r3, #1]
 8001428:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800142c:	705a      	strb	r2, [r3, #1]
    txBuffer[2] = packet.srcAddr;
 800142e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001432:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001436:	789a      	ldrb	r2, [r3, #2]
 8001438:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800143c:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = packet.command;
 800143e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001442:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001446:	78da      	ldrb	r2, [r3, #3]
 8001448:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800144c:	70da      	strb	r2, [r3, #3]
    txBuffer[4] = packet.length;
 800144e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001452:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001456:	791a      	ldrb	r2, [r3, #4]
 8001458:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800145c:	711a      	strb	r2, [r3, #4]
    if (length > 0) {
 800145e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001462:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d00d      	beq.n	8001488 <RS485_SendPacket+0x2b0>
        memcpy(&txBuffer[5], packet.data, length);
 800146c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001470:	1d58      	adds	r0, r3, #5
 8001472:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001476:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800147a:	781a      	ldrb	r2, [r3, #0]
 800147c:	f107 0320 	add.w	r3, r7, #32
 8001480:	3305      	adds	r3, #5
 8001482:	4619      	mov	r1, r3
 8001484:	f008 f81a 	bl	80094bc <memcpy>
    }
    txBuffer[5 + length] = packet.checksum & 0xFF;         // CRC low byte
 8001488:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800148c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001490:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 8001494:	b29a      	uxth	r2, r3
 8001496:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800149a:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	3305      	adds	r3, #5
 80014a2:	b2d1      	uxtb	r1, r2
 80014a4:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80014a8:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 1] = (packet.checksum >> 8) & 0xFF; // CRC high byte
 80014aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014ae:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80014b2:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	0a1b      	lsrs	r3, r3, #8
 80014ba:	b29a      	uxth	r2, r3
 80014bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014c0:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	3306      	adds	r3, #6
 80014c8:	b2d1      	uxtb	r1, r2
 80014ca:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80014ce:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 2] = RS485_END_BYTE;
 80014d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014d4:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	3307      	adds	r3, #7
 80014dc:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80014e0:	2155      	movs	r1, #85	@ 0x55
 80014e2:	54d1      	strb	r1, [r2, r3]
    
    DEBUG_INFO("TX Buffer (%d bytes): %02X %02X %02X %02X %02X %02X %02X %02X", 
 80014e4:	f8b7 212e 	ldrh.w	r2, [r7, #302]	@ 0x12e
 80014e8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	469c      	mov	ip, r3
 80014f0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80014f4:	785b      	ldrb	r3, [r3, #1]
 80014f6:	4619      	mov	r1, r3
 80014f8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80014fc:	789b      	ldrb	r3, [r3, #2]
 80014fe:	4618      	mov	r0, r3
 8001500:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001504:	78db      	ldrb	r3, [r3, #3]
 8001506:	461c      	mov	r4, r3
 8001508:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800150c:	791b      	ldrb	r3, [r3, #4]
 800150e:	461d      	mov	r5, r3
 8001510:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001514:	795b      	ldrb	r3, [r3, #5]
 8001516:	461e      	mov	r6, r3
 8001518:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800151c:	799b      	ldrb	r3, [r3, #6]
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001524:	79db      	ldrb	r3, [r3, #7]
 8001526:	9306      	str	r3, [sp, #24]
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	9305      	str	r3, [sp, #20]
 800152c:	9604      	str	r6, [sp, #16]
 800152e:	9503      	str	r5, [sp, #12]
 8001530:	9402      	str	r4, [sp, #8]
 8001532:	9001      	str	r0, [sp, #4]
 8001534:	9100      	str	r1, [sp, #0]
 8001536:	4663      	mov	r3, ip
 8001538:	4917      	ldr	r1, [pc, #92]	@ (8001598 <RS485_SendPacket+0x3c0>)
 800153a:	2002      	movs	r0, #2
 800153c:	f7ff f8c6 	bl	80006cc <Debug_Print>
               packetSize, txBuffer[0], txBuffer[1], txBuffer[2], txBuffer[3],
               txBuffer[4], txBuffer[5], txBuffer[6], txBuffer[7]);
    
    /* Set TX in progress flag */
    txInProgress = 1;
 8001540:	4b16      	ldr	r3, [pc, #88]	@ (800159c <RS485_SendPacket+0x3c4>)
 8001542:	2201      	movs	r2, #1
 8001544:	701a      	strb	r2, [r3, #0]
    
    /* Disable UART RX interrupt during TX to prevent conflicts */
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);
 8001546:	4b16      	ldr	r3, [pc, #88]	@ (80015a0 <RS485_SendPacket+0x3c8>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4b14      	ldr	r3, [pc, #80]	@ (80015a0 <RS485_SendPacket+0x3c8>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f022 0220 	bic.w	r2, r2, #32
 8001554:	601a      	str	r2, [r3, #0]
    
    /* Enable RS485 transmitter (PD4 = HIGH) */
    DEBUG_INFO("Setting PD4 HIGH (TX mode)");
 8001556:	4913      	ldr	r1, [pc, #76]	@ (80015a4 <RS485_SendPacket+0x3cc>)
 8001558:	2002      	movs	r0, #2
 800155a:	f7ff f8b7 	bl	80006cc <Debug_Print>
    HAL_GPIO_WritePin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin, GPIO_PIN_SET);
 800155e:	2201      	movs	r2, #1
 8001560:	2110      	movs	r1, #16
 8001562:	4811      	ldr	r0, [pc, #68]	@ (80015a8 <RS485_SendPacket+0x3d0>)
 8001564:	f002 fc3a 	bl	8003ddc <HAL_GPIO_WritePin>
    GPIO_PinState pin_state = HAL_GPIO_ReadPin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin);
 8001568:	2110      	movs	r1, #16
 800156a:	480f      	ldr	r0, [pc, #60]	@ (80015a8 <RS485_SendPacket+0x3d0>)
 800156c:	f002 fc1e 	bl	8003dac <HAL_GPIO_ReadPin>
 8001570:	4603      	mov	r3, r0
 8001572:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
    DEBUG_INFO("PD4 state after SET: %d", pin_state);
 8001576:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 800157a:	461a      	mov	r2, r3
 800157c:	490b      	ldr	r1, [pc, #44]	@ (80015ac <RS485_SendPacket+0x3d4>)
 800157e:	2002      	movs	r0, #2
 8001580:	f7ff f8a4 	bl	80006cc <Debug_Print>
    
    /* Small delay for transceiver switching - busy wait instead of HAL_Delay */
    /* At 480MHz, this gives ~1ms delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001584:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001588:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	e01a      	b.n	80015c8 <RS485_SendPacket+0x3f0>
 8001592:	bf00      	nop
 8001594:	24000018 	.word	0x24000018
 8001598:	08009f30 	.word	0x08009f30
 800159c:	240007bc 	.word	0x240007bc
 80015a0:	240004c8 	.word	0x240004c8
 80015a4:	08009f70 	.word	0x08009f70
 80015a8:	58020c00 	.word	0x58020c00
 80015ac:	08009f8c 	.word	0x08009f8c
        __NOP();
 80015b0:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 80015b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80015b6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	1c5a      	adds	r2, r3, #1
 80015be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80015c2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80015cc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a49      	ldr	r2, [pc, #292]	@ (80016f8 <RS485_SendPacket+0x520>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d9eb      	bls.n	80015b0 <RS485_SendPacket+0x3d8>
    }
    
    /* Transmit packet */
    HAL_StatusTypeDef result = HAL_UART_Transmit(&huart2, txBuffer, 
 80015d8:	f8b7 212e 	ldrh.w	r2, [r7, #302]	@ 0x12e
 80015dc:	2364      	movs	r3, #100	@ 0x64
 80015de:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 80015e2:	4846      	ldr	r0, [pc, #280]	@ (80016fc <RS485_SendPacket+0x524>)
 80015e4:	f005 faca 	bl	8006b7c <HAL_UART_Transmit>
 80015e8:	4603      	mov	r3, r0
 80015ea:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122
                                                  packetSize, RS485_TIMEOUT_MS);
    
    /* Wait for transmission complete */
    while(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC) == RESET);
 80015ee:	bf00      	nop
 80015f0:	4b42      	ldr	r3, [pc, #264]	@ (80016fc <RS485_SendPacket+0x524>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	69db      	ldr	r3, [r3, #28]
 80015f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015fa:	2b40      	cmp	r3, #64	@ 0x40
 80015fc:	d1f8      	bne.n	80015f0 <RS485_SendPacket+0x418>
    DEBUG_INFO("UART TX complete");
 80015fe:	4940      	ldr	r1, [pc, #256]	@ (8001700 <RS485_SendPacket+0x528>)
 8001600:	2002      	movs	r0, #2
 8001602:	f7ff f863 	bl	80006cc <Debug_Print>
    
    /* Small delay before switching back - busy wait instead of HAL_Delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001606:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800160a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	e00b      	b.n	800162c <RS485_SendPacket+0x454>
        __NOP();
 8001614:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001616:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800161a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	1c5a      	adds	r2, r3, #1
 8001622:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001626:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001630:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a30      	ldr	r2, [pc, #192]	@ (80016f8 <RS485_SendPacket+0x520>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d9eb      	bls.n	8001614 <RS485_SendPacket+0x43c>
    }
    
    /* Switch back to receive mode (PD4 = LOW) */
    DEBUG_INFO("Setting PD4 LOW (RX mode)");
 800163c:	4931      	ldr	r1, [pc, #196]	@ (8001704 <RS485_SendPacket+0x52c>)
 800163e:	2002      	movs	r0, #2
 8001640:	f7ff f844 	bl	80006cc <Debug_Print>
    HAL_GPIO_WritePin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	2110      	movs	r1, #16
 8001648:	482f      	ldr	r0, [pc, #188]	@ (8001708 <RS485_SendPacket+0x530>)
 800164a:	f002 fbc7 	bl	8003ddc <HAL_GPIO_WritePin>
    pin_state = HAL_GPIO_ReadPin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin);
 800164e:	2110      	movs	r1, #16
 8001650:	482d      	ldr	r0, [pc, #180]	@ (8001708 <RS485_SendPacket+0x530>)
 8001652:	f002 fbab 	bl	8003dac <HAL_GPIO_ReadPin>
 8001656:	4603      	mov	r3, r0
 8001658:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
    DEBUG_INFO("PD4 state after RESET: %d", pin_state);
 800165c:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 8001660:	461a      	mov	r2, r3
 8001662:	492a      	ldr	r1, [pc, #168]	@ (800170c <RS485_SendPacket+0x534>)
 8001664:	2002      	movs	r0, #2
 8001666:	f7ff f831 	bl	80006cc <Debug_Print>
    
    /* Re-enable UART RX interrupt */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 800166a:	4b24      	ldr	r3, [pc, #144]	@ (80016fc <RS485_SendPacket+0x524>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	4b22      	ldr	r3, [pc, #136]	@ (80016fc <RS485_SendPacket+0x524>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f042 0220 	orr.w	r2, r2, #32
 8001678:	601a      	str	r2, [r3, #0]
    
    /* Clear TX in progress flag */
    txInProgress = 0;
 800167a:	4b25      	ldr	r3, [pc, #148]	@ (8001710 <RS485_SendPacket+0x538>)
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
    
    if (result == HAL_OK) {
 8001680:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 8001684:	2b00      	cmp	r3, #0
 8001686:	d11a      	bne.n	80016be <RS485_SendPacket+0x4e6>
        status.txPacketCount++;
 8001688:	4b22      	ldr	r3, [pc, #136]	@ (8001714 <RS485_SendPacket+0x53c>)
 800168a:	691b      	ldr	r3, [r3, #16]
 800168c:	3301      	adds	r3, #1
 800168e:	4a21      	ldr	r2, [pc, #132]	@ (8001714 <RS485_SendPacket+0x53c>)
 8001690:	6113      	str	r3, [r2, #16]
        DEBUG_DEBUG("TX: Addr=0x%02X Cmd=0x%02X Len=%d", destAddr, cmd, length);
 8001692:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001696:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800169a:	781a      	ldrb	r2, [r3, #0]
 800169c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016a0:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 80016a4:	7819      	ldrb	r1, [r3, #0]
 80016a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016aa:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	460b      	mov	r3, r1
 80016b4:	4918      	ldr	r1, [pc, #96]	@ (8001718 <RS485_SendPacket+0x540>)
 80016b6:	2003      	movs	r0, #3
 80016b8:	f7ff f808 	bl	80006cc <Debug_Print>
 80016bc:	e012      	b.n	80016e4 <RS485_SendPacket+0x50c>
    } else {
        status.errorCount++;
 80016be:	4b15      	ldr	r3, [pc, #84]	@ (8001714 <RS485_SendPacket+0x53c>)
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	3301      	adds	r3, #1
 80016c4:	4a13      	ldr	r2, [pc, #76]	@ (8001714 <RS485_SendPacket+0x53c>)
 80016c6:	6093      	str	r3, [r2, #8]
        DEBUG_ERROR("TX Failed: Addr=0x%02X Cmd=0x%02X", destAddr, cmd);
 80016c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016cc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80016d0:	781a      	ldrb	r2, [r3, #0]
 80016d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016d6:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	490f      	ldr	r1, [pc, #60]	@ (800171c <RS485_SendPacket+0x544>)
 80016de:	2000      	movs	r0, #0
 80016e0:	f7fe fff4 	bl	80006cc <Debug_Print>
    }
    
    return result;
 80016e4:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 80016e8:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 80016f2:	46bd      	mov	sp, r7
 80016f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016f8:	0003a97f 	.word	0x0003a97f
 80016fc:	240004c8 	.word	0x240004c8
 8001700:	08009fa4 	.word	0x08009fa4
 8001704:	08009fb8 	.word	0x08009fb8
 8001708:	58020c00 	.word	0x58020c00
 800170c:	08009fd4 	.word	0x08009fd4
 8001710:	240007bc 	.word	0x240007bc
 8001714:	240007a8 	.word	0x240007a8
 8001718:	08009ff0 	.word	0x08009ff0
 800171c:	0800a014 	.word	0x0800a014

08001720 <RS485_SendResponse>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendResponse(uint8_t destAddr, RS485_Command_t cmd, 
                                     const uint8_t* data, uint8_t length)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	603a      	str	r2, [r7, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
 800172e:	460b      	mov	r3, r1
 8001730:	71bb      	strb	r3, [r7, #6]
 8001732:	4613      	mov	r3, r2
 8001734:	717b      	strb	r3, [r7, #5]
    return RS485_SendPacket(destAddr, cmd, data, length);
 8001736:	797b      	ldrb	r3, [r7, #5]
 8001738:	79b9      	ldrb	r1, [r7, #6]
 800173a:	79f8      	ldrb	r0, [r7, #7]
 800173c:	683a      	ldr	r2, [r7, #0]
 800173e:	f7ff fd4b 	bl	80011d8 <RS485_SendPacket>
 8001742:	4603      	mov	r3, r0
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <RS485_SendError>:
 * @param  destAddr: Destination address
 * @param  error: Error code
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendError(uint8_t destAddr, RS485_Error_t error)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	460a      	mov	r2, r1
 8001756:	71fb      	strb	r3, [r7, #7]
 8001758:	4613      	mov	r3, r2
 800175a:	71bb      	strb	r3, [r7, #6]
    uint8_t errorData[2];
    errorData[0] = error;
 800175c:	79bb      	ldrb	r3, [r7, #6]
 800175e:	733b      	strb	r3, [r7, #12]
    errorData[1] = myAddress;
 8001760:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <RS485_SendError+0x34>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	737b      	strb	r3, [r7, #13]
    
    return RS485_SendPacket(destAddr, CMD_ERROR_RESPONSE, errorData, 2);
 8001766:	f107 020c 	add.w	r2, r7, #12
 800176a:	79f8      	ldrb	r0, [r7, #7]
 800176c:	2302      	movs	r3, #2
 800176e:	21ff      	movs	r1, #255	@ 0xff
 8001770:	f7ff fd32 	bl	80011d8 <RS485_SendPacket>
 8001774:	4603      	mov	r3, r0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	24000018 	.word	0x24000018

08001784 <RS485_RegisterCommandHandler>:
 * @param  handler: Handler function
 * @retval None
 */
void RS485_RegisterCommandHandler(RS485_Command_t cmd, 
                                  void (*handler)(const RS485_Packet_t* packet))
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	6039      	str	r1, [r7, #0]
 800178e:	71fb      	strb	r3, [r7, #7]
    commandHandlers[cmd] = handler;
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	4905      	ldr	r1, [pc, #20]	@ (80017a8 <RS485_RegisterCommandHandler+0x24>)
 8001794:	683a      	ldr	r2, [r7, #0]
 8001796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	240007c0 	.word	0x240007c0

080017ac <RS485_GetStatus>:
/**
 * @brief  Get protocol status
 * @retval Pointer to status structure
 */
RS485_Status_t* RS485_GetStatus(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
    return &status;
 80017b0:	4b02      	ldr	r3, [pc, #8]	@ (80017bc <RS485_GetStatus+0x10>)
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	240007a8 	.word	0x240007a8

080017c0 <RS485_CalculateCRC>:
 * @param  data: Data buffer
 * @param  length: Data length
 * @retval CRC16 value
 */
uint16_t RS485_CalculateCRC(const uint8_t* data, uint16_t length)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80017cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017d0:	81fb      	strh	r3, [r7, #14]
    
    for (uint16_t i = 0; i < length; i++) {
 80017d2:	2300      	movs	r3, #0
 80017d4:	81bb      	strh	r3, [r7, #12]
 80017d6:	e022      	b.n	800181e <RS485_CalculateCRC+0x5e>
        crc ^= data[i];
 80017d8:	89bb      	ldrh	r3, [r7, #12]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	4413      	add	r3, r2
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	461a      	mov	r2, r3
 80017e2:	89fb      	ldrh	r3, [r7, #14]
 80017e4:	4053      	eors	r3, r2
 80017e6:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80017e8:	2300      	movs	r3, #0
 80017ea:	72fb      	strb	r3, [r7, #11]
 80017ec:	e011      	b.n	8001812 <RS485_CalculateCRC+0x52>
            if (crc & 0x0001) {
 80017ee:	89fb      	ldrh	r3, [r7, #14]
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d006      	beq.n	8001806 <RS485_CalculateCRC+0x46>
                crc = (crc >> 1) ^ 0xA001;
 80017f8:	89fb      	ldrh	r3, [r7, #14]
 80017fa:	085b      	lsrs	r3, r3, #1
 80017fc:	b29a      	uxth	r2, r3
 80017fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001834 <RS485_CalculateCRC+0x74>)
 8001800:	4053      	eors	r3, r2
 8001802:	81fb      	strh	r3, [r7, #14]
 8001804:	e002      	b.n	800180c <RS485_CalculateCRC+0x4c>
            } else {
                crc >>= 1;
 8001806:	89fb      	ldrh	r3, [r7, #14]
 8001808:	085b      	lsrs	r3, r3, #1
 800180a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 800180c:	7afb      	ldrb	r3, [r7, #11]
 800180e:	3301      	adds	r3, #1
 8001810:	72fb      	strb	r3, [r7, #11]
 8001812:	7afb      	ldrb	r3, [r7, #11]
 8001814:	2b07      	cmp	r3, #7
 8001816:	d9ea      	bls.n	80017ee <RS485_CalculateCRC+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 8001818:	89bb      	ldrh	r3, [r7, #12]
 800181a:	3301      	adds	r3, #1
 800181c:	81bb      	strh	r3, [r7, #12]
 800181e:	89ba      	ldrh	r2, [r7, #12]
 8001820:	887b      	ldrh	r3, [r7, #2]
 8001822:	429a      	cmp	r2, r3
 8001824:	d3d8      	bcc.n	80017d8 <RS485_CalculateCRC+0x18>
            }
        }
    }
    
    return crc;
 8001826:	89fb      	ldrh	r3, [r7, #14]
}
 8001828:	4618      	mov	r0, r3
 800182a:	3714      	adds	r7, #20
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	ffffa001 	.word	0xffffa001

08001838 <RS485_ProcessPacket>:
 * @brief  Process received packet (from raw buffer)
 * @param  buffer: Raw packet buffer
 * @retval None
 */
static void RS485_ProcessPacket(const uint8_t* buffer)
{
 8001838:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800183c:	b0cb      	sub	sp, #300	@ 0x12c
 800183e:	af02      	add	r7, sp, #8
 8001840:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001844:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001848:	6018      	str	r0, [r3, #0]
 800184a:	466b      	mov	r3, sp
 800184c:	461e      	mov	r6, r3
    /* Parse packet manually to handle variable length data */
    uint8_t destAddr = buffer[1];
 800184e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001852:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	3301      	adds	r3, #1
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    uint8_t srcAddr = buffer[2];
 8001860:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001864:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	3302      	adds	r3, #2
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    uint8_t command = buffer[3];
 8001872:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001876:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	3303      	adds	r3, #3
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
    uint8_t length = buffer[4];
 8001884:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001888:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	3304      	adds	r3, #4
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
    const uint8_t* data = &buffer[5];
 8001896:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800189a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	3305      	adds	r3, #5
 80018a2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    
    /* CRC is at position 5 + length (2 bytes, little endian) */
    uint16_t receivedCRC = buffer[5 + length] | (buffer[5 + length + 1] << 8);
 80018a6:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80018aa:	3305      	adds	r3, #5
 80018ac:	461a      	mov	r2, r3
 80018ae:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80018b2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4413      	add	r3, r2
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	b21a      	sxth	r2, r3
 80018be:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80018c2:	3306      	adds	r3, #6
 80018c4:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80018c8:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 80018cc:	6809      	ldr	r1, [r1, #0]
 80018ce:	440b      	add	r3, r1
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b21b      	sxth	r3, r3
 80018d4:	021b      	lsls	r3, r3, #8
 80018d6:	b21b      	sxth	r3, r3
 80018d8:	4313      	orrs	r3, r2
 80018da:	b21b      	sxth	r3, r3
 80018dc:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    
    DEBUG_INFO("Parsing: dest=0x%02X src=0x%02X cmd=0x%02X len=%d", 
 80018e0:	f897 111f 	ldrb.w	r1, [r7, #287]	@ 0x11f
 80018e4:	f897 011e 	ldrb.w	r0, [r7, #286]	@ 0x11e
 80018e8:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80018ec:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 80018f0:	9201      	str	r2, [sp, #4]
 80018f2:	9300      	str	r3, [sp, #0]
 80018f4:	4603      	mov	r3, r0
 80018f6:	460a      	mov	r2, r1
 80018f8:	4983      	ldr	r1, [pc, #524]	@ (8001b08 <RS485_ProcessPacket+0x2d0>)
 80018fa:	2002      	movs	r0, #2
 80018fc:	f7fe fee6 	bl	80006cc <Debug_Print>
               destAddr, srcAddr, command, length);
    DEBUG_INFO("Received CRC: 0x%04X", receivedCRC);
 8001900:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001904:	461a      	mov	r2, r3
 8001906:	4981      	ldr	r1, [pc, #516]	@ (8001b0c <RS485_ProcessPacket+0x2d4>)
 8001908:	2002      	movs	r0, #2
 800190a:	f7fe fedf 	bl	80006cc <Debug_Print>
    
    /* Verify checksum */
    uint8_t crcBuffer[4 + length];
 800190e:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001912:	1d19      	adds	r1, r3, #4
 8001914:	1e4b      	subs	r3, r1, #1
 8001916:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800191a:	460a      	mov	r2, r1
 800191c:	2300      	movs	r3, #0
 800191e:	4690      	mov	r8, r2
 8001920:	4699      	mov	r9, r3
 8001922:	f04f 0200 	mov.w	r2, #0
 8001926:	f04f 0300 	mov.w	r3, #0
 800192a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800192e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001932:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001936:	460a      	mov	r2, r1
 8001938:	2300      	movs	r3, #0
 800193a:	4614      	mov	r4, r2
 800193c:	461d      	mov	r5, r3
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	f04f 0300 	mov.w	r3, #0
 8001946:	00eb      	lsls	r3, r5, #3
 8001948:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800194c:	00e2      	lsls	r2, r4, #3
 800194e:	460b      	mov	r3, r1
 8001950:	3307      	adds	r3, #7
 8001952:	08db      	lsrs	r3, r3, #3
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	ebad 0d03 	sub.w	sp, sp, r3
 800195a:	ab02      	add	r3, sp, #8
 800195c:	3300      	adds	r3, #0
 800195e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    crcBuffer[0] = destAddr;
 8001962:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001966:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 800196a:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = srcAddr;
 800196c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001970:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001974:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = command;
 8001976:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800197a:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800197e:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = length;
 8001980:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001984:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001988:	70da      	strb	r2, [r3, #3]
    if (length > 0) {
 800198a:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 800198e:	2b00      	cmp	r3, #0
 8001990:	d009      	beq.n	80019a6 <RS485_ProcessPacket+0x16e>
        memcpy(&crcBuffer[4], data, length);
 8001992:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001996:	3304      	adds	r3, #4
 8001998:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 800199c:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 80019a0:	4618      	mov	r0, r3
 80019a2:	f007 fd8b 	bl	80094bc <memcpy>
    }
    
    uint16_t calculatedCRC = RS485_CalculateCRC(crcBuffer, 4 + length);
 80019a6:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	3304      	adds	r3, #4
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	4619      	mov	r1, r3
 80019b2:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80019b6:	f7ff ff03 	bl	80017c0 <RS485_CalculateCRC>
 80019ba:	4603      	mov	r3, r0
 80019bc:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
    DEBUG_INFO("Calculated CRC: 0x%04X", calculatedCRC);
 80019c0:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80019c4:	461a      	mov	r2, r3
 80019c6:	4952      	ldr	r1, [pc, #328]	@ (8001b10 <RS485_ProcessPacket+0x2d8>)
 80019c8:	2002      	movs	r0, #2
 80019ca:	f7fe fe7f 	bl	80006cc <Debug_Print>
    
    if (calculatedCRC != receivedCRC) {
 80019ce:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 80019d2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d013      	beq.n	8001a02 <RS485_ProcessPacket+0x1ca>
        DEBUG_ERROR("CRC Error: Expected 0x%04X, Got 0x%04X", 
 80019da:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 80019de:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80019e2:	494c      	ldr	r1, [pc, #304]	@ (8001b14 <RS485_ProcessPacket+0x2dc>)
 80019e4:	2000      	movs	r0, #0
 80019e6:	f7fe fe71 	bl	80006cc <Debug_Print>
                   calculatedCRC, receivedCRC);
        status.errorCount++;
 80019ea:	4b4b      	ldr	r3, [pc, #300]	@ (8001b18 <RS485_ProcessPacket+0x2e0>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	3301      	adds	r3, #1
 80019f0:	4a49      	ldr	r2, [pc, #292]	@ (8001b18 <RS485_ProcessPacket+0x2e0>)
 80019f2:	6093      	str	r3, [r2, #8]
        RS485_SendError(srcAddr, RS485_ERR_INVALID_CHECKSUM);
 80019f4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80019f8:	2101      	movs	r1, #1
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff fea6 	bl	800174c <RS485_SendError>
        return;
 8001a00:	e07c      	b.n	8001afc <RS485_ProcessPacket+0x2c4>
    }
    
    DEBUG_INFO("CRC OK!");
 8001a02:	4946      	ldr	r1, [pc, #280]	@ (8001b1c <RS485_ProcessPacket+0x2e4>)
 8001a04:	2002      	movs	r0, #2
 8001a06:	f7fe fe61 	bl	80006cc <Debug_Print>
    
    /* Check if packet is for us */
    if (destAddr != myAddress && destAddr != RS485_ADDR_BROADCAST) {
 8001a0a:	4b45      	ldr	r3, [pc, #276]	@ (8001b20 <RS485_ProcessPacket+0x2e8>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d00c      	beq.n	8001a30 <RS485_ProcessPacket+0x1f8>
 8001a16:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d008      	beq.n	8001a30 <RS485_ProcessPacket+0x1f8>
        DEBUG_INFO("Not for us (dest=0x%02X, my=0x%02X)", destAddr, myAddress);
 8001a1e:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001a22:	4b3f      	ldr	r3, [pc, #252]	@ (8001b20 <RS485_ProcessPacket+0x2e8>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	493f      	ldr	r1, [pc, #252]	@ (8001b24 <RS485_ProcessPacket+0x2ec>)
 8001a28:	2002      	movs	r0, #2
 8001a2a:	f7fe fe4f 	bl	80006cc <Debug_Print>
        return; // Not for us
 8001a2e:	e065      	b.n	8001afc <RS485_ProcessPacket+0x2c4>
    }
    
    status.rxPacketCount++;
 8001a30:	4b39      	ldr	r3, [pc, #228]	@ (8001b18 <RS485_ProcessPacket+0x2e0>)
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	3301      	adds	r3, #1
 8001a36:	4a38      	ldr	r2, [pc, #224]	@ (8001b18 <RS485_ProcessPacket+0x2e0>)
 8001a38:	60d3      	str	r3, [r2, #12]
    DEBUG_INFO("RX: From=0x%02X Cmd=0x%02X Len=%d", srcAddr, command, length);
 8001a3a:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001a3e:	f897 111d 	ldrb.w	r1, [r7, #285]	@ 0x11d
 8001a42:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4937      	ldr	r1, [pc, #220]	@ (8001b28 <RS485_ProcessPacket+0x2f0>)
 8001a4c:	2002      	movs	r0, #2
 8001a4e:	f7fe fe3d 	bl	80006cc <Debug_Print>
    
    /* Build packet structure for handler */
    RS485_Packet_t packet;
    packet.destAddr = destAddr;
 8001a52:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001a56:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001a5a:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001a5e:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = srcAddr;
 8001a60:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001a64:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001a68:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001a6c:	709a      	strb	r2, [r3, #2]
    packet.command = command;
 8001a6e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001a72:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001a76:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8001a7a:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 8001a7c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001a80:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001a84:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001a88:	711a      	strb	r2, [r3, #4]
    if (length > 0 && length <= 250) {
 8001a8a:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d00d      	beq.n	8001aae <RS485_ProcessPacket+0x276>
 8001a92:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001a96:	2bfa      	cmp	r3, #250	@ 0xfa
 8001a98:	d809      	bhi.n	8001aae <RS485_ProcessPacket+0x276>
        memcpy(packet.data, data, length);
 8001a9a:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001a9e:	f107 0308 	add.w	r3, r7, #8
 8001aa2:	3305      	adds	r3, #5
 8001aa4:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f007 fd07 	bl	80094bc <memcpy>
    }
    
    /* Call command handler if registered */
    if (commandHandlers[command] != NULL) {
 8001aae:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8001b2c <RS485_ProcessPacket+0x2f4>)
 8001ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d010      	beq.n	8001ade <RS485_ProcessPacket+0x2a6>
        DEBUG_INFO("Calling handler for cmd=0x%02X", command);
 8001abc:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	491b      	ldr	r1, [pc, #108]	@ (8001b30 <RS485_ProcessPacket+0x2f8>)
 8001ac4:	2002      	movs	r0, #2
 8001ac6:	f7fe fe01 	bl	80006cc <Debug_Print>
        commandHandlers[command](&packet);
 8001aca:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001ace:	4a17      	ldr	r2, [pc, #92]	@ (8001b2c <RS485_ProcessPacket+0x2f4>)
 8001ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad4:	f107 0208 	add.w	r2, r7, #8
 8001ad8:	4610      	mov	r0, r2
 8001ada:	4798      	blx	r3
 8001adc:	e00c      	b.n	8001af8 <RS485_ProcessPacket+0x2c0>
    } else {
        DEBUG_WARNING("Unhandled command: 0x%02X", command);
 8001ade:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	4913      	ldr	r1, [pc, #76]	@ (8001b34 <RS485_ProcessPacket+0x2fc>)
 8001ae6:	2001      	movs	r0, #1
 8001ae8:	f7fe fdf0 	bl	80006cc <Debug_Print>
        RS485_SendError(srcAddr, RS485_ERR_INVALID_COMMAND);
 8001aec:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001af0:	2103      	movs	r1, #3
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff fe2a 	bl	800174c <RS485_SendError>
 8001af8:	46b5      	mov	sp, r6
 8001afa:	e000      	b.n	8001afe <RS485_ProcessPacket+0x2c6>
        return;
 8001afc:	46b5      	mov	sp, r6
    }
}
 8001afe:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8001b02:	46bd      	mov	sp, r7
 8001b04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b08:	0800a038 	.word	0x0800a038
 8001b0c:	0800a06c 	.word	0x0800a06c
 8001b10:	0800a084 	.word	0x0800a084
 8001b14:	0800a09c 	.word	0x0800a09c
 8001b18:	240007a8 	.word	0x240007a8
 8001b1c:	0800a0c4 	.word	0x0800a0c4
 8001b20:	24000018 	.word	0x24000018
 8001b24:	0800a0cc 	.word	0x0800a0cc
 8001b28:	0800a0f0 	.word	0x0800a0f0
 8001b2c:	240007c0 	.word	0x240007c0
 8001b30:	0800a114 	.word	0x0800a114
 8001b34:	0800a134 	.word	0x0800a134

08001b38 <RS485_HandlePing>:
 * @brief  Handle PING command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandlePing(const RS485_Packet_t* packet)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
    DEBUG_INFO("PING received from 0x%02X", packet->srcAddr);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	789b      	ldrb	r3, [r3, #2]
 8001b44:	461a      	mov	r2, r3
 8001b46:	4911      	ldr	r1, [pc, #68]	@ (8001b8c <RS485_HandlePing+0x54>)
 8001b48:	2002      	movs	r0, #2
 8001b4a:	f7fe fdbf 	bl	80006cc <Debug_Print>
    DEBUG_INFO("Sending PING response...");
 8001b4e:	4910      	ldr	r1, [pc, #64]	@ (8001b90 <RS485_HandlePing+0x58>)
 8001b50:	2002      	movs	r0, #2
 8001b52:	f7fe fdbb 	bl	80006cc <Debug_Print>
    HAL_StatusTypeDef result = RS485_SendResponse(packet->srcAddr, CMD_PING_RESPONSE, NULL, 0);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	7898      	ldrb	r0, [r3, #2]
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2102      	movs	r1, #2
 8001b60:	f7ff fdde 	bl	8001720 <RS485_SendResponse>
 8001b64:	4603      	mov	r3, r0
 8001b66:	73fb      	strb	r3, [r7, #15]
    if (result == HAL_OK) {
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d104      	bne.n	8001b78 <RS485_HandlePing+0x40>
        DEBUG_INFO("PING response sent OK!");
 8001b6e:	4909      	ldr	r1, [pc, #36]	@ (8001b94 <RS485_HandlePing+0x5c>)
 8001b70:	2002      	movs	r0, #2
 8001b72:	f7fe fdab 	bl	80006cc <Debug_Print>
    } else {
        DEBUG_ERROR("PING response FAILED! Error=%d", result);
    }
}
 8001b76:	e005      	b.n	8001b84 <RS485_HandlePing+0x4c>
        DEBUG_ERROR("PING response FAILED! Error=%d", result);
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	4906      	ldr	r1, [pc, #24]	@ (8001b98 <RS485_HandlePing+0x60>)
 8001b7e:	2000      	movs	r0, #0
 8001b80:	f7fe fda4 	bl	80006cc <Debug_Print>
}
 8001b84:	bf00      	nop
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	0800a150 	.word	0x0800a150
 8001b90:	0800a16c 	.word	0x0800a16c
 8001b94:	0800a188 	.word	0x0800a188
 8001b98:	0800a1a0 	.word	0x0800a1a0

08001b9c <RS485_HandleGetVersion>:
 * @brief  Handle GET_VERSION command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetVersion(const RS485_Packet_t* packet)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
    uint8_t versionData[8];
    versionData[0] = FW_VERSION_MAJOR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	723b      	strb	r3, [r7, #8]
    versionData[1] = FW_VERSION_MINOR;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	727b      	strb	r3, [r7, #9]
    versionData[2] = FW_VERSION_PATCH;
 8001bac:	2300      	movs	r3, #0
 8001bae:	72bb      	strb	r3, [r7, #10]
    versionData[3] = FW_BUILD_NUMBER;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	72fb      	strb	r3, [r7, #11]
    versionData[4] = myAddress;
 8001bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8001be0 <RS485_HandleGetVersion+0x44>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	733b      	strb	r3, [r7, #12]
    versionData[5] = 0; // Reserved
 8001bba:	2300      	movs	r3, #0
 8001bbc:	737b      	strb	r3, [r7, #13]
    versionData[6] = 0; // Reserved
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	73bb      	strb	r3, [r7, #14]
    versionData[7] = 0; // Reserved
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	73fb      	strb	r3, [r7, #15]
    
    RS485_SendResponse(packet->srcAddr, CMD_VERSION_RESPONSE, versionData, 8);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	7898      	ldrb	r0, [r3, #2]
 8001bca:	f107 0208 	add.w	r2, r7, #8
 8001bce:	2308      	movs	r3, #8
 8001bd0:	2104      	movs	r1, #4
 8001bd2:	f7ff fda5 	bl	8001720 <RS485_SendResponse>
}
 8001bd6:	bf00      	nop
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	24000018 	.word	0x24000018

08001be4 <RS485_HandleHeartbeat>:
 * @brief  Handle HEARTBEAT command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleHeartbeat(const RS485_Packet_t* packet)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
    uint8_t heartbeatData[2];
    heartbeatData[0] = myAddress;
 8001bec:	4b08      	ldr	r3, [pc, #32]	@ (8001c10 <RS485_HandleHeartbeat+0x2c>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	733b      	strb	r3, [r7, #12]
    heartbeatData[1] = status.health;
 8001bf2:	4b08      	ldr	r3, [pc, #32]	@ (8001c14 <RS485_HandleHeartbeat+0x30>)
 8001bf4:	785b      	ldrb	r3, [r3, #1]
 8001bf6:	737b      	strb	r3, [r7, #13]
    
    RS485_SendResponse(packet->srcAddr, CMD_HEARTBEAT_RESPONSE, heartbeatData, 2);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	7898      	ldrb	r0, [r3, #2]
 8001bfc:	f107 020c 	add.w	r2, r7, #12
 8001c00:	2302      	movs	r3, #2
 8001c02:	2106      	movs	r1, #6
 8001c04:	f7ff fd8c 	bl	8001720 <RS485_SendResponse>
}
 8001c08:	bf00      	nop
 8001c0a:	3710      	adds	r7, #16
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	24000018 	.word	0x24000018
 8001c14:	240007a8 	.word	0x240007a8

08001c18 <RS485_HandleGetStatus>:
 * @brief  Handle GET_STATUS command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetStatus(const RS485_Packet_t* packet)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
    uint8_t statusData[16];
    statusData[0] = status.mcuId;
 8001c20:	4b10      	ldr	r3, [pc, #64]	@ (8001c64 <RS485_HandleGetStatus+0x4c>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	723b      	strb	r3, [r7, #8]
    statusData[1] = status.health;
 8001c26:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <RS485_HandleGetStatus+0x4c>)
 8001c28:	785b      	ldrb	r3, [r3, #1]
 8001c2a:	727b      	strb	r3, [r7, #9]
    memcpy(&statusData[2], &status.uptime, 4);
 8001c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c64 <RS485_HandleGetStatus+0x4c>)
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f8c7 300a 	str.w	r3, [r7, #10]
    memcpy(&statusData[6], &status.errorCount, 4);
 8001c34:	4b0b      	ldr	r3, [pc, #44]	@ (8001c64 <RS485_HandleGetStatus+0x4c>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f8c7 300e 	str.w	r3, [r7, #14]
    memcpy(&statusData[10], &status.rxPacketCount, 4);
 8001c3c:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <RS485_HandleGetStatus+0x4c>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	f8c7 3012 	str.w	r3, [r7, #18]
    memcpy(&statusData[14], &status.txPacketCount, 2);
 8001c44:	4b07      	ldr	r3, [pc, #28]	@ (8001c64 <RS485_HandleGetStatus+0x4c>)
 8001c46:	8a1b      	ldrh	r3, [r3, #16]
 8001c48:	82fb      	strh	r3, [r7, #22]
    
    RS485_SendResponse(packet->srcAddr, CMD_STATUS_RESPONSE, statusData, 16);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	7898      	ldrb	r0, [r3, #2]
 8001c4e:	f107 0208 	add.w	r2, r7, #8
 8001c52:	2310      	movs	r3, #16
 8001c54:	2111      	movs	r1, #17
 8001c56:	f7ff fd63 	bl	8001720 <RS485_SendResponse>
}
 8001c5a:	bf00      	nop
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	240007a8 	.word	0x240007a8

08001c68 <HAL_UART_RxCpltCallback>:
 * @brief  UART Receive Complete Callback
 * @param  huart: UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a14      	ldr	r2, [pc, #80]	@ (8001cc8 <HAL_UART_RxCpltCallback+0x60>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d122      	bne.n	8001cc0 <HAL_UART_RxCpltCallback+0x58>
        /* Ignore RX during TX (loopback prevention) */
        if (txInProgress) {
 8001c7a:	4b14      	ldr	r3, [pc, #80]	@ (8001ccc <HAL_UART_RxCpltCallback+0x64>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d00c      	beq.n	8001c9e <HAL_UART_RxCpltCallback+0x36>
            DEBUG_INFO("RX: 0x%02X (IGNORED - TX in progress)", rxBuffer[0]);
 8001c84:	4b12      	ldr	r3, [pc, #72]	@ (8001cd0 <HAL_UART_RxCpltCallback+0x68>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4912      	ldr	r1, [pc, #72]	@ (8001cd4 <HAL_UART_RxCpltCallback+0x6c>)
 8001c8c:	2002      	movs	r0, #2
 8001c8e:	f7fe fd1d 	bl	80006cc <Debug_Print>
            HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001c92:	2201      	movs	r2, #1
 8001c94:	490e      	ldr	r1, [pc, #56]	@ (8001cd0 <HAL_UART_RxCpltCallback+0x68>)
 8001c96:	4810      	ldr	r0, [pc, #64]	@ (8001cd8 <HAL_UART_RxCpltCallback+0x70>)
 8001c98:	f004 fffe 	bl	8006c98 <HAL_UART_Receive_IT>
            return;
 8001c9c:	e010      	b.n	8001cc0 <HAL_UART_RxCpltCallback+0x58>
        }
        
        DEBUG_INFO("RX: 0x%02X", rxBuffer[0]);
 8001c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <HAL_UART_RxCpltCallback+0x68>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	490d      	ldr	r1, [pc, #52]	@ (8001cdc <HAL_UART_RxCpltCallback+0x74>)
 8001ca6:	2002      	movs	r0, #2
 8001ca8:	f7fe fd10 	bl	80006cc <Debug_Print>
        RS485_ProcessReceivedByte(rxBuffer[0]);
 8001cac:	4b08      	ldr	r3, [pc, #32]	@ (8001cd0 <HAL_UART_RxCpltCallback+0x68>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f000 f815 	bl	8001ce0 <RS485_ProcessReceivedByte>
        HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	4905      	ldr	r1, [pc, #20]	@ (8001cd0 <HAL_UART_RxCpltCallback+0x68>)
 8001cba:	4807      	ldr	r0, [pc, #28]	@ (8001cd8 <HAL_UART_RxCpltCallback+0x70>)
 8001cbc:	f004 ffec 	bl	8006c98 <HAL_UART_Receive_IT>
    }
}
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40004400 	.word	0x40004400
 8001ccc:	240007bc 	.word	0x240007bc
 8001cd0:	240005a4 	.word	0x240005a4
 8001cd4:	0800a1c0 	.word	0x0800a1c0
 8001cd8:	240004c8 	.word	0x240004c8
 8001cdc:	0800a1e8 	.word	0x0800a1e8

08001ce0 <RS485_ProcessReceivedByte>:
 * @brief  Process received byte
 * @param  byte: Received byte
 * @retval None
 */
static void RS485_ProcessReceivedByte(uint8_t byte)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	71fb      	strb	r3, [r7, #7]
    static uint16_t packetIndex = 0;
    static uint8_t expectedLength = 0;
    static uint32_t lastByteTime = 0;
    
    /* Reset parser if no byte received for >500ms (inter-packet timeout) */
    uint32_t now = HAL_GetTick();
 8001cea:	f000 fc0d 	bl	8002508 <HAL_GetTick>
 8001cee:	60f8      	str	r0, [r7, #12]
    if (now - lastByteTime > 500 && packetIndex > 0) {
 8001cf0:	4b48      	ldr	r3, [pc, #288]	@ (8001e14 <RS485_ProcessReceivedByte+0x134>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001cfc:	d910      	bls.n	8001d20 <RS485_ProcessReceivedByte+0x40>
 8001cfe:	4b46      	ldr	r3, [pc, #280]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d00:	881b      	ldrh	r3, [r3, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d00c      	beq.n	8001d20 <RS485_ProcessReceivedByte+0x40>
        DEBUG_INFO("Packet timeout! Resetting parser (was at index %d)", packetIndex);
 8001d06:	4b44      	ldr	r3, [pc, #272]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d08:	881b      	ldrh	r3, [r3, #0]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	4943      	ldr	r1, [pc, #268]	@ (8001e1c <RS485_ProcessReceivedByte+0x13c>)
 8001d0e:	2002      	movs	r0, #2
 8001d10:	f7fe fcdc 	bl	80006cc <Debug_Print>
        packetIndex = 0;
 8001d14:	4b40      	ldr	r3, [pc, #256]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001d1a:	4b41      	ldr	r3, [pc, #260]	@ (8001e20 <RS485_ProcessReceivedByte+0x140>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
    }
    lastByteTime = now;
 8001d20:	4a3c      	ldr	r2, [pc, #240]	@ (8001e14 <RS485_ProcessReceivedByte+0x134>)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6013      	str	r3, [r2, #0]
    
    if (packetIndex == 0 && byte != RS485_START_BYTE) {
 8001d26:	4b3c      	ldr	r3, [pc, #240]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d28:	881b      	ldrh	r3, [r3, #0]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d109      	bne.n	8001d42 <RS485_ProcessReceivedByte+0x62>
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	2baa      	cmp	r3, #170	@ 0xaa
 8001d32:	d006      	beq.n	8001d42 <RS485_ProcessReceivedByte+0x62>
        DEBUG_INFO("Waiting for START, got 0x%02X", byte);
 8001d34:	79fb      	ldrb	r3, [r7, #7]
 8001d36:	461a      	mov	r2, r3
 8001d38:	493a      	ldr	r1, [pc, #232]	@ (8001e24 <RS485_ProcessReceivedByte+0x144>)
 8001d3a:	2002      	movs	r0, #2
 8001d3c:	f7fe fcc6 	bl	80006cc <Debug_Print>
        return; // Wait for start byte
 8001d40:	e065      	b.n	8001e0e <RS485_ProcessReceivedByte+0x12e>
    }
    
    packetBuffer[packetIndex++] = byte;
 8001d42:	4b35      	ldr	r3, [pc, #212]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d44:	881b      	ldrh	r3, [r3, #0]
 8001d46:	1c5a      	adds	r2, r3, #1
 8001d48:	b291      	uxth	r1, r2
 8001d4a:	4a33      	ldr	r2, [pc, #204]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d4c:	8011      	strh	r1, [r2, #0]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4a35      	ldr	r2, [pc, #212]	@ (8001e28 <RS485_ProcessReceivedByte+0x148>)
 8001d52:	79fb      	ldrb	r3, [r7, #7]
 8001d54:	5453      	strb	r3, [r2, r1]
    DEBUG_INFO("Packet[%d] = 0x%02X", packetIndex-1, byte);
 8001d56:	4b30      	ldr	r3, [pc, #192]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	1e5a      	subs	r2, r3, #1
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	4933      	ldr	r1, [pc, #204]	@ (8001e2c <RS485_ProcessReceivedByte+0x14c>)
 8001d60:	2002      	movs	r0, #2
 8001d62:	f7fe fcb3 	bl	80006cc <Debug_Print>
    
    /* Get expected length from packet header */
    if (packetIndex == 5) {
 8001d66:	4b2c      	ldr	r3, [pc, #176]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	2b05      	cmp	r3, #5
 8001d6c:	d103      	bne.n	8001d76 <RS485_ProcessReceivedByte+0x96>
        expectedLength = packetBuffer[4]; // Length field
 8001d6e:	4b2e      	ldr	r3, [pc, #184]	@ (8001e28 <RS485_ProcessReceivedByte+0x148>)
 8001d70:	791a      	ldrb	r2, [r3, #4]
 8001d72:	4b2b      	ldr	r3, [pc, #172]	@ (8001e20 <RS485_ProcessReceivedByte+0x140>)
 8001d74:	701a      	strb	r2, [r3, #0]
    }
    
    /* Check if we have complete packet */
    if (packetIndex >= 8 && packetIndex >= (5 + expectedLength + 3)) {
 8001d76:	4b28      	ldr	r3, [pc, #160]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	2b07      	cmp	r3, #7
 8001d7c:	d934      	bls.n	8001de8 <RS485_ProcessReceivedByte+0x108>
 8001d7e:	4b28      	ldr	r3, [pc, #160]	@ (8001e20 <RS485_ProcessReceivedByte+0x140>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	3307      	adds	r3, #7
 8001d84:	4a24      	ldr	r2, [pc, #144]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d86:	8812      	ldrh	r2, [r2, #0]
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	da2d      	bge.n	8001de8 <RS485_ProcessReceivedByte+0x108>
        DEBUG_INFO("Packet complete! Index=%d, Expected=%d", packetIndex, 5 + expectedLength + 3);
 8001d8c:	4b22      	ldr	r3, [pc, #136]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001d8e:	881b      	ldrh	r3, [r3, #0]
 8001d90:	461a      	mov	r2, r3
 8001d92:	4b23      	ldr	r3, [pc, #140]	@ (8001e20 <RS485_ProcessReceivedByte+0x140>)
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	3308      	adds	r3, #8
 8001d98:	4925      	ldr	r1, [pc, #148]	@ (8001e30 <RS485_ProcessReceivedByte+0x150>)
 8001d9a:	2002      	movs	r0, #2
 8001d9c:	f7fe fc96 	bl	80006cc <Debug_Print>
        /* Verify end byte */
        if (packetBuffer[packetIndex - 1] == RS485_END_BYTE) {
 8001da0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	3b01      	subs	r3, #1
 8001da6:	4a20      	ldr	r2, [pc, #128]	@ (8001e28 <RS485_ProcessReceivedByte+0x148>)
 8001da8:	5cd3      	ldrb	r3, [r2, r3]
 8001daa:	2b55      	cmp	r3, #85	@ 0x55
 8001dac:	d107      	bne.n	8001dbe <RS485_ProcessReceivedByte+0xde>
            DEBUG_INFO("Valid packet, processing...");
 8001dae:	4921      	ldr	r1, [pc, #132]	@ (8001e34 <RS485_ProcessReceivedByte+0x154>)
 8001db0:	2002      	movs	r0, #2
 8001db2:	f7fe fc8b 	bl	80006cc <Debug_Print>
            RS485_ProcessPacket(packetBuffer);
 8001db6:	481c      	ldr	r0, [pc, #112]	@ (8001e28 <RS485_ProcessReceivedByte+0x148>)
 8001db8:	f7ff fd3e 	bl	8001838 <RS485_ProcessPacket>
 8001dbc:	e00e      	b.n	8001ddc <RS485_ProcessReceivedByte+0xfc>
        } else {
            DEBUG_ERROR("Invalid end byte: 0x%02X", packetBuffer[packetIndex - 1]);
 8001dbe:	4b16      	ldr	r3, [pc, #88]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001dc0:	881b      	ldrh	r3, [r3, #0]
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	4a18      	ldr	r2, [pc, #96]	@ (8001e28 <RS485_ProcessReceivedByte+0x148>)
 8001dc6:	5cd3      	ldrb	r3, [r2, r3]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	491b      	ldr	r1, [pc, #108]	@ (8001e38 <RS485_ProcessReceivedByte+0x158>)
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f7fe fc7d 	bl	80006cc <Debug_Print>
            status.errorCount++;
 8001dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e3c <RS485_ProcessReceivedByte+0x15c>)
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	4a18      	ldr	r2, [pc, #96]	@ (8001e3c <RS485_ProcessReceivedByte+0x15c>)
 8001dda:	6093      	str	r3, [r2, #8]
        }
        packetIndex = 0;
 8001ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001de2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e20 <RS485_ProcessReceivedByte+0x140>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]
    }
    
    /* Prevent buffer overflow */
    if (packetIndex >= RS485_MAX_PACKET_SIZE) {
 8001de8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	2bff      	cmp	r3, #255	@ 0xff
 8001dee:	d90e      	bls.n	8001e0e <RS485_ProcessReceivedByte+0x12e>
        packetIndex = 0;
 8001df0:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <RS485_ProcessReceivedByte+0x138>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001df6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e20 <RS485_ProcessReceivedByte+0x140>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	701a      	strb	r2, [r3, #0]
        DEBUG_ERROR("RX buffer overflow");
 8001dfc:	4910      	ldr	r1, [pc, #64]	@ (8001e40 <RS485_ProcessReceivedByte+0x160>)
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f7fe fc64 	bl	80006cc <Debug_Print>
        status.errorCount++;
 8001e04:	4b0d      	ldr	r3, [pc, #52]	@ (8001e3c <RS485_ProcessReceivedByte+0x15c>)
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	4a0c      	ldr	r2, [pc, #48]	@ (8001e3c <RS485_ProcessReceivedByte+0x15c>)
 8001e0c:	6093      	str	r3, [r2, #8]
    }
}
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	24000bc0 	.word	0x24000bc0
 8001e18:	24000bc4 	.word	0x24000bc4
 8001e1c:	0800a1f4 	.word	0x0800a1f4
 8001e20:	24000bc6 	.word	0x24000bc6
 8001e24:	0800a228 	.word	0x0800a228
 8001e28:	24000bc8 	.word	0x24000bc8
 8001e2c:	0800a248 	.word	0x0800a248
 8001e30:	0800a25c 	.word	0x0800a25c
 8001e34:	0800a284 	.word	0x0800a284
 8001e38:	0800a2a0 	.word	0x0800a2a0
 8001e3c:	240007a8 	.word	0x240007a8
 8001e40:	0800a2bc 	.word	0x0800a2bc

08001e44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e74 <HAL_MspInit+0x30>)
 8001e4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e50:	4a08      	ldr	r2, [pc, #32]	@ (8001e74 <HAL_MspInit+0x30>)
 8001e52:	f043 0302 	orr.w	r3, r3, #2
 8001e56:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e5a:	4b06      	ldr	r3, [pc, #24]	@ (8001e74 <HAL_MspInit+0x30>)
 8001e5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	58024400 	.word	0x58024400

08001e78 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b0ba      	sub	sp, #232	@ 0xe8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	22c0      	movs	r2, #192	@ 0xc0
 8001e96:	2100      	movs	r1, #0
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f007 fadb 	bl	8009454 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a27      	ldr	r2, [pc, #156]	@ (8001f40 <HAL_FDCAN_MspInit+0xc8>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d146      	bne.n	8001f36 <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001ea8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001eac:	f04f 0300 	mov.w	r3, #0
 8001eb0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eba:	f107 0310 	add.w	r3, r7, #16
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f002 ffe0 	bl	8004e84 <HAL_RCCEx_PeriphCLKConfig>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8001eca:	f7ff f91b 	bl	8001104 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001ece:	4b1d      	ldr	r3, [pc, #116]	@ (8001f44 <HAL_FDCAN_MspInit+0xcc>)
 8001ed0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001ed4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f44 <HAL_FDCAN_MspInit+0xcc>)
 8001ed6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eda:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001ede:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <HAL_FDCAN_MspInit+0xcc>)
 8001ee0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001ee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eec:	4b15      	ldr	r3, [pc, #84]	@ (8001f44 <HAL_FDCAN_MspInit+0xcc>)
 8001eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ef2:	4a14      	ldr	r2, [pc, #80]	@ (8001f44 <HAL_FDCAN_MspInit+0xcc>)
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001efc:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <HAL_FDCAN_MspInit+0xcc>)
 8001efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	60bb      	str	r3, [r7, #8]
 8001f08:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f0a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f12:	2302      	movs	r3, #2
 8001f14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001f24:	2309      	movs	r3, #9
 8001f26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4805      	ldr	r0, [pc, #20]	@ (8001f48 <HAL_FDCAN_MspInit+0xd0>)
 8001f32:	f001 fd8b 	bl	8003a4c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001f36:	bf00      	nop
 8001f38:	37e8      	adds	r7, #232	@ 0xe8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	4000a000 	.word	0x4000a000
 8001f44:	58024400 	.word	0x58024400
 8001f48:	58020000 	.word	0x58020000

08001f4c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b0bc      	sub	sp, #240	@ 0xf0
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f64:	f107 0318 	add.w	r3, r7, #24
 8001f68:	22c0      	movs	r2, #192	@ 0xc0
 8001f6a:	2100      	movs	r1, #0
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f007 fa71 	bl	8009454 <memset>
  if(huart->Instance==USART1)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a59      	ldr	r2, [pc, #356]	@ (80020dc <HAL_UART_MspInit+0x190>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d14f      	bne.n	800201c <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001f7c:	f04f 0201 	mov.w	r2, #1
 8001f80:	f04f 0300 	mov.w	r3, #0
 8001f84:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f8e:	f107 0318 	add.w	r3, r7, #24
 8001f92:	4618      	mov	r0, r3
 8001f94:	f002 ff76 	bl	8004e84 <HAL_RCCEx_PeriphCLKConfig>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001f9e:	f7ff f8b1 	bl	8001104 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fa2:	4b4f      	ldr	r3, [pc, #316]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 8001fa4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fa8:	4a4d      	ldr	r2, [pc, #308]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 8001faa:	f043 0310 	orr.w	r3, r3, #16
 8001fae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001fb2:	4b4b      	ldr	r3, [pc, #300]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 8001fb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fb8:	f003 0310 	and.w	r3, r3, #16
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc0:	4b47      	ldr	r3, [pc, #284]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 8001fc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fc6:	4a46      	ldr	r2, [pc, #280]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 8001fc8:	f043 0302 	orr.w	r3, r3, #2
 8001fcc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fd0:	4b43      	ldr	r3, [pc, #268]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 8001fd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001fde:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001fe2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fec:	2300      	movs	r3, #0
 8001fee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001ff8:	2304      	movs	r3, #4
 8001ffa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffe:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002002:	4619      	mov	r1, r3
 8002004:	4837      	ldr	r0, [pc, #220]	@ (80020e4 <HAL_UART_MspInit+0x198>)
 8002006:	f001 fd21 	bl	8003a4c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800200a:	2200      	movs	r2, #0
 800200c:	2100      	movs	r1, #0
 800200e:	2025      	movs	r0, #37	@ 0x25
 8002010:	f000 fba7 	bl	8002762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002014:	2025      	movs	r0, #37	@ 0x25
 8002016:	f000 fbbe 	bl	8002796 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800201a:	e05a      	b.n	80020d2 <HAL_UART_MspInit+0x186>
  else if(huart->Instance==USART2)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a31      	ldr	r2, [pc, #196]	@ (80020e8 <HAL_UART_MspInit+0x19c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d155      	bne.n	80020d2 <HAL_UART_MspInit+0x186>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002026:	f04f 0202 	mov.w	r2, #2
 800202a:	f04f 0300 	mov.w	r3, #0
 800202e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002032:	2300      	movs	r3, #0
 8002034:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002038:	f107 0318 	add.w	r3, r7, #24
 800203c:	4618      	mov	r0, r3
 800203e:	f002 ff21 	bl	8004e84 <HAL_RCCEx_PeriphCLKConfig>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <HAL_UART_MspInit+0x100>
      Error_Handler();
 8002048:	f7ff f85c 	bl	8001104 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800204c:	4b24      	ldr	r3, [pc, #144]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 800204e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002052:	4a23      	ldr	r2, [pc, #140]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 8002054:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002058:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800205c:	4b20      	ldr	r3, [pc, #128]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 800205e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800206a:	4b1d      	ldr	r3, [pc, #116]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 800206c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002070:	4a1b      	ldr	r2, [pc, #108]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 8002072:	f043 0308 	orr.w	r3, r3, #8
 8002076:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800207a:	4b19      	ldr	r3, [pc, #100]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 800207c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002080:	f003 0308 	and.w	r3, r3, #8
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_TX_OUT_Pin|RS485_RX_OUT_Pin;
 8002088:	2360      	movs	r3, #96	@ 0x60
 800208a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208e:	2302      	movs	r3, #2
 8002090:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	2300      	movs	r3, #0
 8002096:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209a:	2300      	movs	r3, #0
 800209c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020a0:	2307      	movs	r3, #7
 80020a2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020a6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80020aa:	4619      	mov	r1, r3
 80020ac:	480f      	ldr	r0, [pc, #60]	@ (80020ec <HAL_UART_MspInit+0x1a0>)
 80020ae:	f001 fccd 	bl	8003a4c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80020b2:	2200      	movs	r2, #0
 80020b4:	2100      	movs	r1, #0
 80020b6:	2026      	movs	r0, #38	@ 0x26
 80020b8:	f000 fb53 	bl	8002762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020bc:	2026      	movs	r0, #38	@ 0x26
 80020be:	f000 fb6a 	bl	8002796 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80020c2:	2200      	movs	r2, #0
 80020c4:	2105      	movs	r1, #5
 80020c6:	2026      	movs	r0, #38	@ 0x26
 80020c8:	f000 fb4b 	bl	8002762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020cc:	2026      	movs	r0, #38	@ 0x26
 80020ce:	f000 fb62 	bl	8002796 <HAL_NVIC_EnableIRQ>
}
 80020d2:	bf00      	nop
 80020d4:	37f0      	adds	r7, #240	@ 0xf0
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40011000 	.word	0x40011000
 80020e0:	58024400 	.word	0x58024400
 80020e4:	58020400 	.word	0x58020400
 80020e8:	40004400 	.word	0x40004400
 80020ec:	58020c00 	.word	0x58020c00

080020f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <NMI_Handler+0x4>

080020f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020fc:	bf00      	nop
 80020fe:	e7fd      	b.n	80020fc <HardFault_Handler+0x4>

08002100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002104:	bf00      	nop
 8002106:	e7fd      	b.n	8002104 <MemManage_Handler+0x4>

08002108 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800210c:	bf00      	nop
 800210e:	e7fd      	b.n	800210c <BusFault_Handler+0x4>

08002110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002114:	bf00      	nop
 8002116:	e7fd      	b.n	8002114 <UsageFault_Handler+0x4>

08002118 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002146:	f000 f9cb 	bl	80024e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002154:	4802      	ldr	r0, [pc, #8]	@ (8002160 <USART1_IRQHandler+0x10>)
 8002156:	f004 fdeb 	bl	8006d30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	24000434 	.word	0x24000434

08002164 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002168:	4802      	ldr	r0, [pc, #8]	@ (8002174 <USART2_IRQHandler+0x10>)
 800216a:	f004 fde1 	bl	8006d30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	240004c8 	.word	0x240004c8

08002178 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b086      	sub	sp, #24
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002180:	4a14      	ldr	r2, [pc, #80]	@ (80021d4 <_sbrk+0x5c>)
 8002182:	4b15      	ldr	r3, [pc, #84]	@ (80021d8 <_sbrk+0x60>)
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800218c:	4b13      	ldr	r3, [pc, #76]	@ (80021dc <_sbrk+0x64>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d102      	bne.n	800219a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002194:	4b11      	ldr	r3, [pc, #68]	@ (80021dc <_sbrk+0x64>)
 8002196:	4a12      	ldr	r2, [pc, #72]	@ (80021e0 <_sbrk+0x68>)
 8002198:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800219a:	4b10      	ldr	r3, [pc, #64]	@ (80021dc <_sbrk+0x64>)
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4413      	add	r3, r2
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d207      	bcs.n	80021b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021a8:	f007 f95c 	bl	8009464 <__errno>
 80021ac:	4603      	mov	r3, r0
 80021ae:	220c      	movs	r2, #12
 80021b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021b2:	f04f 33ff 	mov.w	r3, #4294967295
 80021b6:	e009      	b.n	80021cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021b8:	4b08      	ldr	r3, [pc, #32]	@ (80021dc <_sbrk+0x64>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021be:	4b07      	ldr	r3, [pc, #28]	@ (80021dc <_sbrk+0x64>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	4a05      	ldr	r2, [pc, #20]	@ (80021dc <_sbrk+0x64>)
 80021c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ca:	68fb      	ldr	r3, [r7, #12]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3718      	adds	r7, #24
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	24080000 	.word	0x24080000
 80021d8:	00000400 	.word	0x00000400
 80021dc:	24000cc8 	.word	0x24000cc8
 80021e0:	24000e18 	.word	0x24000e18

080021e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80021e8:	4b43      	ldr	r3, [pc, #268]	@ (80022f8 <SystemInit+0x114>)
 80021ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ee:	4a42      	ldr	r2, [pc, #264]	@ (80022f8 <SystemInit+0x114>)
 80021f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80021f8:	4b40      	ldr	r3, [pc, #256]	@ (80022fc <SystemInit+0x118>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 030f 	and.w	r3, r3, #15
 8002200:	2b06      	cmp	r3, #6
 8002202:	d807      	bhi.n	8002214 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002204:	4b3d      	ldr	r3, [pc, #244]	@ (80022fc <SystemInit+0x118>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f023 030f 	bic.w	r3, r3, #15
 800220c:	4a3b      	ldr	r2, [pc, #236]	@ (80022fc <SystemInit+0x118>)
 800220e:	f043 0307 	orr.w	r3, r3, #7
 8002212:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002214:	4b3a      	ldr	r3, [pc, #232]	@ (8002300 <SystemInit+0x11c>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a39      	ldr	r2, [pc, #228]	@ (8002300 <SystemInit+0x11c>)
 800221a:	f043 0301 	orr.w	r3, r3, #1
 800221e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002220:	4b37      	ldr	r3, [pc, #220]	@ (8002300 <SystemInit+0x11c>)
 8002222:	2200      	movs	r2, #0
 8002224:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002226:	4b36      	ldr	r3, [pc, #216]	@ (8002300 <SystemInit+0x11c>)
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	4935      	ldr	r1, [pc, #212]	@ (8002300 <SystemInit+0x11c>)
 800222c:	4b35      	ldr	r3, [pc, #212]	@ (8002304 <SystemInit+0x120>)
 800222e:	4013      	ands	r3, r2
 8002230:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002232:	4b32      	ldr	r3, [pc, #200]	@ (80022fc <SystemInit+0x118>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0308 	and.w	r3, r3, #8
 800223a:	2b00      	cmp	r3, #0
 800223c:	d007      	beq.n	800224e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800223e:	4b2f      	ldr	r3, [pc, #188]	@ (80022fc <SystemInit+0x118>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f023 030f 	bic.w	r3, r3, #15
 8002246:	4a2d      	ldr	r2, [pc, #180]	@ (80022fc <SystemInit+0x118>)
 8002248:	f043 0307 	orr.w	r3, r3, #7
 800224c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800224e:	4b2c      	ldr	r3, [pc, #176]	@ (8002300 <SystemInit+0x11c>)
 8002250:	2200      	movs	r2, #0
 8002252:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002254:	4b2a      	ldr	r3, [pc, #168]	@ (8002300 <SystemInit+0x11c>)
 8002256:	2200      	movs	r2, #0
 8002258:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800225a:	4b29      	ldr	r3, [pc, #164]	@ (8002300 <SystemInit+0x11c>)
 800225c:	2200      	movs	r2, #0
 800225e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002260:	4b27      	ldr	r3, [pc, #156]	@ (8002300 <SystemInit+0x11c>)
 8002262:	4a29      	ldr	r2, [pc, #164]	@ (8002308 <SystemInit+0x124>)
 8002264:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002266:	4b26      	ldr	r3, [pc, #152]	@ (8002300 <SystemInit+0x11c>)
 8002268:	4a28      	ldr	r2, [pc, #160]	@ (800230c <SystemInit+0x128>)
 800226a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800226c:	4b24      	ldr	r3, [pc, #144]	@ (8002300 <SystemInit+0x11c>)
 800226e:	4a28      	ldr	r2, [pc, #160]	@ (8002310 <SystemInit+0x12c>)
 8002270:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002272:	4b23      	ldr	r3, [pc, #140]	@ (8002300 <SystemInit+0x11c>)
 8002274:	2200      	movs	r2, #0
 8002276:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002278:	4b21      	ldr	r3, [pc, #132]	@ (8002300 <SystemInit+0x11c>)
 800227a:	4a25      	ldr	r2, [pc, #148]	@ (8002310 <SystemInit+0x12c>)
 800227c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800227e:	4b20      	ldr	r3, [pc, #128]	@ (8002300 <SystemInit+0x11c>)
 8002280:	2200      	movs	r2, #0
 8002282:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002284:	4b1e      	ldr	r3, [pc, #120]	@ (8002300 <SystemInit+0x11c>)
 8002286:	4a22      	ldr	r2, [pc, #136]	@ (8002310 <SystemInit+0x12c>)
 8002288:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800228a:	4b1d      	ldr	r3, [pc, #116]	@ (8002300 <SystemInit+0x11c>)
 800228c:	2200      	movs	r2, #0
 800228e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002290:	4b1b      	ldr	r3, [pc, #108]	@ (8002300 <SystemInit+0x11c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a1a      	ldr	r2, [pc, #104]	@ (8002300 <SystemInit+0x11c>)
 8002296:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800229a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800229c:	4b18      	ldr	r3, [pc, #96]	@ (8002300 <SystemInit+0x11c>)
 800229e:	2200      	movs	r2, #0
 80022a0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80022a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002314 <SystemInit+0x130>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002318 <SystemInit+0x134>)
 80022a8:	4013      	ands	r3, r2
 80022aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022ae:	d202      	bcs.n	80022b6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80022b0:	4b1a      	ldr	r3, [pc, #104]	@ (800231c <SystemInit+0x138>)
 80022b2:	2201      	movs	r2, #1
 80022b4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80022b6:	4b12      	ldr	r3, [pc, #72]	@ (8002300 <SystemInit+0x11c>)
 80022b8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80022bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d113      	bne.n	80022ec <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80022c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002300 <SystemInit+0x11c>)
 80022c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80022ca:	4a0d      	ldr	r2, [pc, #52]	@ (8002300 <SystemInit+0x11c>)
 80022cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022d0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80022d4:	4b12      	ldr	r3, [pc, #72]	@ (8002320 <SystemInit+0x13c>)
 80022d6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80022da:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80022dc:	4b08      	ldr	r3, [pc, #32]	@ (8002300 <SystemInit+0x11c>)
 80022de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80022e2:	4a07      	ldr	r2, [pc, #28]	@ (8002300 <SystemInit+0x11c>)
 80022e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80022e8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80022ec:	bf00      	nop
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	e000ed00 	.word	0xe000ed00
 80022fc:	52002000 	.word	0x52002000
 8002300:	58024400 	.word	0x58024400
 8002304:	eaf6ed7f 	.word	0xeaf6ed7f
 8002308:	02020200 	.word	0x02020200
 800230c:	01ff0000 	.word	0x01ff0000
 8002310:	01010280 	.word	0x01010280
 8002314:	5c001000 	.word	0x5c001000
 8002318:	ffff0000 	.word	0xffff0000
 800231c:	51008108 	.word	0x51008108
 8002320:	52004000 	.word	0x52004000

08002324 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002328:	4b09      	ldr	r3, [pc, #36]	@ (8002350 <ExitRun0Mode+0x2c>)
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	4a08      	ldr	r2, [pc, #32]	@ (8002350 <ExitRun0Mode+0x2c>)
 800232e:	f043 0302 	orr.w	r3, r3, #2
 8002332:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002334:	bf00      	nop
 8002336:	4b06      	ldr	r3, [pc, #24]	@ (8002350 <ExitRun0Mode+0x2c>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d0f9      	beq.n	8002336 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002342:	bf00      	nop
 8002344:	bf00      	nop
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	58024800 	.word	0x58024800

08002354 <Version_GetString>:
 * @param  buffer: Buffer to store version string
 * @param  size: Buffer size
 * @retval None
 */
void Version_GetString(char* buffer, uint32_t size)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08a      	sub	sp, #40	@ 0x28
 8002358:	af08      	add	r7, sp, #32
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
    snprintf(buffer, size, "%s v%d.%d.%d.%d HW:%s Built: %s %s",
 800235e:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <Version_GetString+0x3c>)
 8002360:	9306      	str	r3, [sp, #24]
 8002362:	4b0c      	ldr	r3, [pc, #48]	@ (8002394 <Version_GetString+0x40>)
 8002364:	9305      	str	r3, [sp, #20]
 8002366:	4b0c      	ldr	r3, [pc, #48]	@ (8002398 <Version_GetString+0x44>)
 8002368:	9304      	str	r3, [sp, #16]
 800236a:	2301      	movs	r3, #1
 800236c:	9303      	str	r3, [sp, #12]
 800236e:	2300      	movs	r3, #0
 8002370:	9302      	str	r3, [sp, #8]
 8002372:	2300      	movs	r3, #0
 8002374:	9301      	str	r3, [sp, #4]
 8002376:	2301      	movs	r3, #1
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	4b08      	ldr	r3, [pc, #32]	@ (800239c <Version_GetString+0x48>)
 800237c:	4a08      	ldr	r2, [pc, #32]	@ (80023a0 <Version_GetString+0x4c>)
 800237e:	6839      	ldr	r1, [r7, #0]
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	f006 fff5 	bl	8009370 <sniprintf>
             FW_VERSION_PATCH,
             FW_BUILD_NUMBER,
             HW_VERSION,
             BUILD_DATE,
             BUILD_TIME);
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	0800a304 	.word	0x0800a304
 8002394:	0800a310 	.word	0x0800a310
 8002398:	0800a31c 	.word	0x0800a31c
 800239c:	0800a2d0 	.word	0x0800a2d0
 80023a0:	0800a2e0 	.word	0x0800a2e0

080023a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80023a4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80023e0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80023a8:	f7ff ffbc 	bl	8002324 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80023ac:	f7ff ff1a 	bl	80021e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023b0:	480c      	ldr	r0, [pc, #48]	@ (80023e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023b2:	490d      	ldr	r1, [pc, #52]	@ (80023e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023b4:	4a0d      	ldr	r2, [pc, #52]	@ (80023ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023b8:	e002      	b.n	80023c0 <LoopCopyDataInit>

080023ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023be:	3304      	adds	r3, #4

080023c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023c4:	d3f9      	bcc.n	80023ba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023c6:	4a0a      	ldr	r2, [pc, #40]	@ (80023f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023c8:	4c0a      	ldr	r4, [pc, #40]	@ (80023f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023cc:	e001      	b.n	80023d2 <LoopFillZerobss>

080023ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023d0:	3204      	adds	r2, #4

080023d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023d4:	d3fb      	bcc.n	80023ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023d6:	f007 f84b 	bl	8009470 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023da:	f7fe faef 	bl	80009bc <main>
  bx  lr
 80023de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023e0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80023e4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80023e8:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 80023ec:	0800a5ac 	.word	0x0800a5ac
  ldr r2, =_sbss
 80023f0:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 80023f4:	24000e18 	.word	0x24000e18

080023f8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023f8:	e7fe      	b.n	80023f8 <ADC3_IRQHandler>
	...

080023fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002402:	2003      	movs	r0, #3
 8002404:	f000 f9a2 	bl	800274c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002408:	f002 fb66 	bl	8004ad8 <HAL_RCC_GetSysClockFreq>
 800240c:	4602      	mov	r2, r0
 800240e:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <HAL_Init+0x68>)
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	0a1b      	lsrs	r3, r3, #8
 8002414:	f003 030f 	and.w	r3, r3, #15
 8002418:	4913      	ldr	r1, [pc, #76]	@ (8002468 <HAL_Init+0x6c>)
 800241a:	5ccb      	ldrb	r3, [r1, r3]
 800241c:	f003 031f 	and.w	r3, r3, #31
 8002420:	fa22 f303 	lsr.w	r3, r2, r3
 8002424:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002426:	4b0f      	ldr	r3, [pc, #60]	@ (8002464 <HAL_Init+0x68>)
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	f003 030f 	and.w	r3, r3, #15
 800242e:	4a0e      	ldr	r2, [pc, #56]	@ (8002468 <HAL_Init+0x6c>)
 8002430:	5cd3      	ldrb	r3, [r2, r3]
 8002432:	f003 031f 	and.w	r3, r3, #31
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	fa22 f303 	lsr.w	r3, r2, r3
 800243c:	4a0b      	ldr	r2, [pc, #44]	@ (800246c <HAL_Init+0x70>)
 800243e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002440:	4a0b      	ldr	r2, [pc, #44]	@ (8002470 <HAL_Init+0x74>)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002446:	200f      	movs	r0, #15
 8002448:	f000 f814 	bl	8002474 <HAL_InitTick>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e002      	b.n	800245c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002456:	f7ff fcf5 	bl	8001e44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	58024400 	.word	0x58024400
 8002468:	0800a530 	.word	0x0800a530
 800246c:	24000020 	.word	0x24000020
 8002470:	2400001c 	.word	0x2400001c

08002474 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800247c:	4b15      	ldr	r3, [pc, #84]	@ (80024d4 <HAL_InitTick+0x60>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d101      	bne.n	8002488 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e021      	b.n	80024cc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002488:	4b13      	ldr	r3, [pc, #76]	@ (80024d8 <HAL_InitTick+0x64>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	4b11      	ldr	r3, [pc, #68]	@ (80024d4 <HAL_InitTick+0x60>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	4619      	mov	r1, r3
 8002492:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002496:	fbb3 f3f1 	udiv	r3, r3, r1
 800249a:	fbb2 f3f3 	udiv	r3, r2, r3
 800249e:	4618      	mov	r0, r3
 80024a0:	f000 f987 	bl	80027b2 <HAL_SYSTICK_Config>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e00e      	b.n	80024cc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2b0f      	cmp	r3, #15
 80024b2:	d80a      	bhi.n	80024ca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024b4:	2200      	movs	r2, #0
 80024b6:	6879      	ldr	r1, [r7, #4]
 80024b8:	f04f 30ff 	mov.w	r0, #4294967295
 80024bc:	f000 f951 	bl	8002762 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024c0:	4a06      	ldr	r2, [pc, #24]	@ (80024dc <HAL_InitTick+0x68>)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
 80024c8:	e000      	b.n	80024cc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3708      	adds	r7, #8
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	24000028 	.word	0x24000028
 80024d8:	2400001c 	.word	0x2400001c
 80024dc:	24000024 	.word	0x24000024

080024e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024e4:	4b06      	ldr	r3, [pc, #24]	@ (8002500 <HAL_IncTick+0x20>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	461a      	mov	r2, r3
 80024ea:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <HAL_IncTick+0x24>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4413      	add	r3, r2
 80024f0:	4a04      	ldr	r2, [pc, #16]	@ (8002504 <HAL_IncTick+0x24>)
 80024f2:	6013      	str	r3, [r2, #0]
}
 80024f4:	bf00      	nop
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	24000028 	.word	0x24000028
 8002504:	24000ccc 	.word	0x24000ccc

08002508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  return uwTick;
 800250c:	4b03      	ldr	r3, [pc, #12]	@ (800251c <HAL_GetTick+0x14>)
 800250e:	681b      	ldr	r3, [r3, #0]
}
 8002510:	4618      	mov	r0, r3
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	24000ccc 	.word	0x24000ccc

08002520 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002528:	f7ff ffee 	bl	8002508 <HAL_GetTick>
 800252c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002538:	d005      	beq.n	8002546 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800253a:	4b0a      	ldr	r3, [pc, #40]	@ (8002564 <HAL_Delay+0x44>)
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	461a      	mov	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	4413      	add	r3, r2
 8002544:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002546:	bf00      	nop
 8002548:	f7ff ffde 	bl	8002508 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	429a      	cmp	r2, r3
 8002556:	d8f7      	bhi.n	8002548 <HAL_Delay+0x28>
  {
  }
}
 8002558:	bf00      	nop
 800255a:	bf00      	nop
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	24000028 	.word	0x24000028

08002568 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800256c:	4b03      	ldr	r3, [pc, #12]	@ (800257c <HAL_GetREVID+0x14>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	0c1b      	lsrs	r3, r3, #16
}
 8002572:	4618      	mov	r0, r3
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr
 800257c:	5c001000 	.word	0x5c001000

08002580 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800258a:	4b07      	ldr	r3, [pc, #28]	@ (80025a8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800258c:	685a      	ldr	r2, [r3, #4]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	43db      	mvns	r3, r3
 8002592:	401a      	ands	r2, r3
 8002594:	4904      	ldr	r1, [pc, #16]	@ (80025a8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	4313      	orrs	r3, r2
 800259a:	604b      	str	r3, [r1, #4]
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	58000400 	.word	0x58000400

080025ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f003 0307 	and.w	r3, r3, #7
 80025ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025bc:	4b0b      	ldr	r3, [pc, #44]	@ (80025ec <__NVIC_SetPriorityGrouping+0x40>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025c2:	68ba      	ldr	r2, [r7, #8]
 80025c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025c8:	4013      	ands	r3, r2
 80025ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80025d4:	4b06      	ldr	r3, [pc, #24]	@ (80025f0 <__NVIC_SetPriorityGrouping+0x44>)
 80025d6:	4313      	orrs	r3, r2
 80025d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025da:	4a04      	ldr	r2, [pc, #16]	@ (80025ec <__NVIC_SetPriorityGrouping+0x40>)
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	60d3      	str	r3, [r2, #12]
}
 80025e0:	bf00      	nop
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	e000ed00 	.word	0xe000ed00
 80025f0:	05fa0000 	.word	0x05fa0000

080025f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f8:	4b04      	ldr	r3, [pc, #16]	@ (800260c <__NVIC_GetPriorityGrouping+0x18>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	0a1b      	lsrs	r3, r3, #8
 80025fe:	f003 0307 	and.w	r3, r3, #7
}
 8002602:	4618      	mov	r0, r3
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	e000ed00 	.word	0xe000ed00

08002610 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800261a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800261e:	2b00      	cmp	r3, #0
 8002620:	db0b      	blt.n	800263a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002622:	88fb      	ldrh	r3, [r7, #6]
 8002624:	f003 021f 	and.w	r2, r3, #31
 8002628:	4907      	ldr	r1, [pc, #28]	@ (8002648 <__NVIC_EnableIRQ+0x38>)
 800262a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	2001      	movs	r0, #1
 8002632:	fa00 f202 	lsl.w	r2, r0, r2
 8002636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	e000e100 	.word	0xe000e100

0800264c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	6039      	str	r1, [r7, #0]
 8002656:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002658:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800265c:	2b00      	cmp	r3, #0
 800265e:	db0a      	blt.n	8002676 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	b2da      	uxtb	r2, r3
 8002664:	490c      	ldr	r1, [pc, #48]	@ (8002698 <__NVIC_SetPriority+0x4c>)
 8002666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800266a:	0112      	lsls	r2, r2, #4
 800266c:	b2d2      	uxtb	r2, r2
 800266e:	440b      	add	r3, r1
 8002670:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002674:	e00a      	b.n	800268c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	b2da      	uxtb	r2, r3
 800267a:	4908      	ldr	r1, [pc, #32]	@ (800269c <__NVIC_SetPriority+0x50>)
 800267c:	88fb      	ldrh	r3, [r7, #6]
 800267e:	f003 030f 	and.w	r3, r3, #15
 8002682:	3b04      	subs	r3, #4
 8002684:	0112      	lsls	r2, r2, #4
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	440b      	add	r3, r1
 800268a:	761a      	strb	r2, [r3, #24]
}
 800268c:	bf00      	nop
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	e000e100 	.word	0xe000e100
 800269c:	e000ed00 	.word	0xe000ed00

080026a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b089      	sub	sp, #36	@ 0x24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	f1c3 0307 	rsb	r3, r3, #7
 80026ba:	2b04      	cmp	r3, #4
 80026bc:	bf28      	it	cs
 80026be:	2304      	movcs	r3, #4
 80026c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	3304      	adds	r3, #4
 80026c6:	2b06      	cmp	r3, #6
 80026c8:	d902      	bls.n	80026d0 <NVIC_EncodePriority+0x30>
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	3b03      	subs	r3, #3
 80026ce:	e000      	b.n	80026d2 <NVIC_EncodePriority+0x32>
 80026d0:	2300      	movs	r3, #0
 80026d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d4:	f04f 32ff 	mov.w	r2, #4294967295
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	fa02 f303 	lsl.w	r3, r2, r3
 80026de:	43da      	mvns	r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	401a      	ands	r2, r3
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e8:	f04f 31ff 	mov.w	r1, #4294967295
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	fa01 f303 	lsl.w	r3, r1, r3
 80026f2:	43d9      	mvns	r1, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f8:	4313      	orrs	r3, r2
         );
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3724      	adds	r7, #36	@ 0x24
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
	...

08002708 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3b01      	subs	r3, #1
 8002714:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002718:	d301      	bcc.n	800271e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800271a:	2301      	movs	r3, #1
 800271c:	e00f      	b.n	800273e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800271e:	4a0a      	ldr	r2, [pc, #40]	@ (8002748 <SysTick_Config+0x40>)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	3b01      	subs	r3, #1
 8002724:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002726:	210f      	movs	r1, #15
 8002728:	f04f 30ff 	mov.w	r0, #4294967295
 800272c:	f7ff ff8e 	bl	800264c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002730:	4b05      	ldr	r3, [pc, #20]	@ (8002748 <SysTick_Config+0x40>)
 8002732:	2200      	movs	r2, #0
 8002734:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002736:	4b04      	ldr	r3, [pc, #16]	@ (8002748 <SysTick_Config+0x40>)
 8002738:	2207      	movs	r2, #7
 800273a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	e000e010 	.word	0xe000e010

0800274c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f7ff ff29 	bl	80025ac <__NVIC_SetPriorityGrouping>
}
 800275a:	bf00      	nop
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}

08002762 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b086      	sub	sp, #24
 8002766:	af00      	add	r7, sp, #0
 8002768:	4603      	mov	r3, r0
 800276a:	60b9      	str	r1, [r7, #8]
 800276c:	607a      	str	r2, [r7, #4]
 800276e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002770:	f7ff ff40 	bl	80025f4 <__NVIC_GetPriorityGrouping>
 8002774:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	68b9      	ldr	r1, [r7, #8]
 800277a:	6978      	ldr	r0, [r7, #20]
 800277c:	f7ff ff90 	bl	80026a0 <NVIC_EncodePriority>
 8002780:	4602      	mov	r2, r0
 8002782:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002786:	4611      	mov	r1, r2
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff ff5f 	bl	800264c <__NVIC_SetPriority>
}
 800278e:	bf00      	nop
 8002790:	3718      	adds	r7, #24
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b082      	sub	sp, #8
 800279a:	af00      	add	r7, sp, #0
 800279c:	4603      	mov	r3, r0
 800279e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff ff33 	bl	8002610 <__NVIC_EnableIRQ>
}
 80027aa:	bf00      	nop
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7ff ffa4 	bl	8002708 <SysTick_Config>
 80027c0:	4603      	mov	r3, r0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
	...

080027cc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80027d0:	f3bf 8f5f 	dmb	sy
}
 80027d4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80027d6:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <HAL_MPU_Disable+0x28>)
 80027d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027da:	4a06      	ldr	r2, [pc, #24]	@ (80027f4 <HAL_MPU_Disable+0x28>)
 80027dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027e0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80027e2:	4b05      	ldr	r3, [pc, #20]	@ (80027f8 <HAL_MPU_Disable+0x2c>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	605a      	str	r2, [r3, #4]
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	e000ed00 	.word	0xe000ed00
 80027f8:	e000ed90 	.word	0xe000ed90

080027fc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002804:	4a0b      	ldr	r2, [pc, #44]	@ (8002834 <HAL_MPU_Enable+0x38>)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f043 0301 	orr.w	r3, r3, #1
 800280c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800280e:	4b0a      	ldr	r3, [pc, #40]	@ (8002838 <HAL_MPU_Enable+0x3c>)
 8002810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002812:	4a09      	ldr	r2, [pc, #36]	@ (8002838 <HAL_MPU_Enable+0x3c>)
 8002814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002818:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800281a:	f3bf 8f4f 	dsb	sy
}
 800281e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002820:	f3bf 8f6f 	isb	sy
}
 8002824:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	e000ed90 	.word	0xe000ed90
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	785a      	ldrb	r2, [r3, #1]
 8002848:	4b1b      	ldr	r3, [pc, #108]	@ (80028b8 <HAL_MPU_ConfigRegion+0x7c>)
 800284a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800284c:	4b1a      	ldr	r3, [pc, #104]	@ (80028b8 <HAL_MPU_ConfigRegion+0x7c>)
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	4a19      	ldr	r2, [pc, #100]	@ (80028b8 <HAL_MPU_ConfigRegion+0x7c>)
 8002852:	f023 0301 	bic.w	r3, r3, #1
 8002856:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002858:	4a17      	ldr	r2, [pc, #92]	@ (80028b8 <HAL_MPU_ConfigRegion+0x7c>)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	7b1b      	ldrb	r3, [r3, #12]
 8002864:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	7adb      	ldrb	r3, [r3, #11]
 800286a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800286c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	7a9b      	ldrb	r3, [r3, #10]
 8002872:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002874:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	7b5b      	ldrb	r3, [r3, #13]
 800287a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800287c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	7b9b      	ldrb	r3, [r3, #14]
 8002882:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002884:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	7bdb      	ldrb	r3, [r3, #15]
 800288a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800288c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	7a5b      	ldrb	r3, [r3, #9]
 8002892:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002894:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	7a1b      	ldrb	r3, [r3, #8]
 800289a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800289c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	7812      	ldrb	r2, [r2, #0]
 80028a2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80028a4:	4a04      	ldr	r2, [pc, #16]	@ (80028b8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80028a6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80028a8:	6113      	str	r3, [r2, #16]
}
 80028aa:	bf00      	nop
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	e000ed90 	.word	0xe000ed90

080028bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80028c4:	f7ff fe20 	bl	8002508 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e2dc      	b.n	8002e8e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d008      	beq.n	80028f2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2280      	movs	r2, #128	@ 0x80
 80028e4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e2cd      	b.n	8002e8e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a76      	ldr	r2, [pc, #472]	@ (8002ad0 <HAL_DMA_Abort+0x214>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d04a      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a74      	ldr	r2, [pc, #464]	@ (8002ad4 <HAL_DMA_Abort+0x218>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d045      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a73      	ldr	r2, [pc, #460]	@ (8002ad8 <HAL_DMA_Abort+0x21c>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d040      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a71      	ldr	r2, [pc, #452]	@ (8002adc <HAL_DMA_Abort+0x220>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d03b      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a70      	ldr	r2, [pc, #448]	@ (8002ae0 <HAL_DMA_Abort+0x224>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d036      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a6e      	ldr	r2, [pc, #440]	@ (8002ae4 <HAL_DMA_Abort+0x228>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d031      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a6d      	ldr	r2, [pc, #436]	@ (8002ae8 <HAL_DMA_Abort+0x22c>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d02c      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a6b      	ldr	r2, [pc, #428]	@ (8002aec <HAL_DMA_Abort+0x230>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d027      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a6a      	ldr	r2, [pc, #424]	@ (8002af0 <HAL_DMA_Abort+0x234>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d022      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a68      	ldr	r2, [pc, #416]	@ (8002af4 <HAL_DMA_Abort+0x238>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d01d      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a67      	ldr	r2, [pc, #412]	@ (8002af8 <HAL_DMA_Abort+0x23c>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d018      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a65      	ldr	r2, [pc, #404]	@ (8002afc <HAL_DMA_Abort+0x240>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d013      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a64      	ldr	r2, [pc, #400]	@ (8002b00 <HAL_DMA_Abort+0x244>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d00e      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a62      	ldr	r2, [pc, #392]	@ (8002b04 <HAL_DMA_Abort+0x248>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d009      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a61      	ldr	r2, [pc, #388]	@ (8002b08 <HAL_DMA_Abort+0x24c>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d004      	beq.n	8002992 <HAL_DMA_Abort+0xd6>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a5f      	ldr	r2, [pc, #380]	@ (8002b0c <HAL_DMA_Abort+0x250>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d101      	bne.n	8002996 <HAL_DMA_Abort+0xda>
 8002992:	2301      	movs	r3, #1
 8002994:	e000      	b.n	8002998 <HAL_DMA_Abort+0xdc>
 8002996:	2300      	movs	r3, #0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d013      	beq.n	80029c4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 021e 	bic.w	r2, r2, #30
 80029aa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	695a      	ldr	r2, [r3, #20]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029ba:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	617b      	str	r3, [r7, #20]
 80029c2:	e00a      	b.n	80029da <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 020e 	bic.w	r2, r2, #14
 80029d2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a3c      	ldr	r2, [pc, #240]	@ (8002ad0 <HAL_DMA_Abort+0x214>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d072      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a3a      	ldr	r2, [pc, #232]	@ (8002ad4 <HAL_DMA_Abort+0x218>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d06d      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a39      	ldr	r2, [pc, #228]	@ (8002ad8 <HAL_DMA_Abort+0x21c>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d068      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a37      	ldr	r2, [pc, #220]	@ (8002adc <HAL_DMA_Abort+0x220>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d063      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a36      	ldr	r2, [pc, #216]	@ (8002ae0 <HAL_DMA_Abort+0x224>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d05e      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a34      	ldr	r2, [pc, #208]	@ (8002ae4 <HAL_DMA_Abort+0x228>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d059      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a33      	ldr	r2, [pc, #204]	@ (8002ae8 <HAL_DMA_Abort+0x22c>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d054      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a31      	ldr	r2, [pc, #196]	@ (8002aec <HAL_DMA_Abort+0x230>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d04f      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a30      	ldr	r2, [pc, #192]	@ (8002af0 <HAL_DMA_Abort+0x234>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d04a      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a2e      	ldr	r2, [pc, #184]	@ (8002af4 <HAL_DMA_Abort+0x238>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d045      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a2d      	ldr	r2, [pc, #180]	@ (8002af8 <HAL_DMA_Abort+0x23c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d040      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a2b      	ldr	r2, [pc, #172]	@ (8002afc <HAL_DMA_Abort+0x240>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d03b      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a2a      	ldr	r2, [pc, #168]	@ (8002b00 <HAL_DMA_Abort+0x244>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d036      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a28      	ldr	r2, [pc, #160]	@ (8002b04 <HAL_DMA_Abort+0x248>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d031      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a27      	ldr	r2, [pc, #156]	@ (8002b08 <HAL_DMA_Abort+0x24c>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d02c      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a25      	ldr	r2, [pc, #148]	@ (8002b0c <HAL_DMA_Abort+0x250>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d027      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a24      	ldr	r2, [pc, #144]	@ (8002b10 <HAL_DMA_Abort+0x254>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d022      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a22      	ldr	r2, [pc, #136]	@ (8002b14 <HAL_DMA_Abort+0x258>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d01d      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a21      	ldr	r2, [pc, #132]	@ (8002b18 <HAL_DMA_Abort+0x25c>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d018      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a1f      	ldr	r2, [pc, #124]	@ (8002b1c <HAL_DMA_Abort+0x260>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d013      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a1e      	ldr	r2, [pc, #120]	@ (8002b20 <HAL_DMA_Abort+0x264>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d00e      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a1c      	ldr	r2, [pc, #112]	@ (8002b24 <HAL_DMA_Abort+0x268>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d009      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a1b      	ldr	r2, [pc, #108]	@ (8002b28 <HAL_DMA_Abort+0x26c>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d004      	beq.n	8002aca <HAL_DMA_Abort+0x20e>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a19      	ldr	r2, [pc, #100]	@ (8002b2c <HAL_DMA_Abort+0x270>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d132      	bne.n	8002b30 <HAL_DMA_Abort+0x274>
 8002aca:	2301      	movs	r3, #1
 8002acc:	e031      	b.n	8002b32 <HAL_DMA_Abort+0x276>
 8002ace:	bf00      	nop
 8002ad0:	40020010 	.word	0x40020010
 8002ad4:	40020028 	.word	0x40020028
 8002ad8:	40020040 	.word	0x40020040
 8002adc:	40020058 	.word	0x40020058
 8002ae0:	40020070 	.word	0x40020070
 8002ae4:	40020088 	.word	0x40020088
 8002ae8:	400200a0 	.word	0x400200a0
 8002aec:	400200b8 	.word	0x400200b8
 8002af0:	40020410 	.word	0x40020410
 8002af4:	40020428 	.word	0x40020428
 8002af8:	40020440 	.word	0x40020440
 8002afc:	40020458 	.word	0x40020458
 8002b00:	40020470 	.word	0x40020470
 8002b04:	40020488 	.word	0x40020488
 8002b08:	400204a0 	.word	0x400204a0
 8002b0c:	400204b8 	.word	0x400204b8
 8002b10:	58025408 	.word	0x58025408
 8002b14:	5802541c 	.word	0x5802541c
 8002b18:	58025430 	.word	0x58025430
 8002b1c:	58025444 	.word	0x58025444
 8002b20:	58025458 	.word	0x58025458
 8002b24:	5802546c 	.word	0x5802546c
 8002b28:	58025480 	.word	0x58025480
 8002b2c:	58025494 	.word	0x58025494
 8002b30:	2300      	movs	r3, #0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d007      	beq.n	8002b46 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b44:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a6d      	ldr	r2, [pc, #436]	@ (8002d00 <HAL_DMA_Abort+0x444>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d04a      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a6b      	ldr	r2, [pc, #428]	@ (8002d04 <HAL_DMA_Abort+0x448>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d045      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a6a      	ldr	r2, [pc, #424]	@ (8002d08 <HAL_DMA_Abort+0x44c>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d040      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a68      	ldr	r2, [pc, #416]	@ (8002d0c <HAL_DMA_Abort+0x450>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d03b      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a67      	ldr	r2, [pc, #412]	@ (8002d10 <HAL_DMA_Abort+0x454>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d036      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a65      	ldr	r2, [pc, #404]	@ (8002d14 <HAL_DMA_Abort+0x458>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d031      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a64      	ldr	r2, [pc, #400]	@ (8002d18 <HAL_DMA_Abort+0x45c>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d02c      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a62      	ldr	r2, [pc, #392]	@ (8002d1c <HAL_DMA_Abort+0x460>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d027      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a61      	ldr	r2, [pc, #388]	@ (8002d20 <HAL_DMA_Abort+0x464>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d022      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a5f      	ldr	r2, [pc, #380]	@ (8002d24 <HAL_DMA_Abort+0x468>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d01d      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a5e      	ldr	r2, [pc, #376]	@ (8002d28 <HAL_DMA_Abort+0x46c>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d018      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a5c      	ldr	r2, [pc, #368]	@ (8002d2c <HAL_DMA_Abort+0x470>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d013      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a5b      	ldr	r2, [pc, #364]	@ (8002d30 <HAL_DMA_Abort+0x474>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d00e      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a59      	ldr	r2, [pc, #356]	@ (8002d34 <HAL_DMA_Abort+0x478>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d009      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a58      	ldr	r2, [pc, #352]	@ (8002d38 <HAL_DMA_Abort+0x47c>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d004      	beq.n	8002be6 <HAL_DMA_Abort+0x32a>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a56      	ldr	r2, [pc, #344]	@ (8002d3c <HAL_DMA_Abort+0x480>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d108      	bne.n	8002bf8 <HAL_DMA_Abort+0x33c>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f022 0201 	bic.w	r2, r2, #1
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	e007      	b.n	8002c08 <HAL_DMA_Abort+0x34c>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0201 	bic.w	r2, r2, #1
 8002c06:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002c08:	e013      	b.n	8002c32 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c0a:	f7ff fc7d 	bl	8002508 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b05      	cmp	r3, #5
 8002c16:	d90c      	bls.n	8002c32 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2220      	movs	r2, #32
 8002c1c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2203      	movs	r2, #3
 8002c22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e12d      	b.n	8002e8e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1e5      	bne.n	8002c0a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a2f      	ldr	r2, [pc, #188]	@ (8002d00 <HAL_DMA_Abort+0x444>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d04a      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a2d      	ldr	r2, [pc, #180]	@ (8002d04 <HAL_DMA_Abort+0x448>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d045      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a2c      	ldr	r2, [pc, #176]	@ (8002d08 <HAL_DMA_Abort+0x44c>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d040      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a2a      	ldr	r2, [pc, #168]	@ (8002d0c <HAL_DMA_Abort+0x450>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d03b      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a29      	ldr	r2, [pc, #164]	@ (8002d10 <HAL_DMA_Abort+0x454>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d036      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a27      	ldr	r2, [pc, #156]	@ (8002d14 <HAL_DMA_Abort+0x458>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d031      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a26      	ldr	r2, [pc, #152]	@ (8002d18 <HAL_DMA_Abort+0x45c>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d02c      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a24      	ldr	r2, [pc, #144]	@ (8002d1c <HAL_DMA_Abort+0x460>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d027      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a23      	ldr	r2, [pc, #140]	@ (8002d20 <HAL_DMA_Abort+0x464>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d022      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a21      	ldr	r2, [pc, #132]	@ (8002d24 <HAL_DMA_Abort+0x468>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d01d      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a20      	ldr	r2, [pc, #128]	@ (8002d28 <HAL_DMA_Abort+0x46c>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d018      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a1e      	ldr	r2, [pc, #120]	@ (8002d2c <HAL_DMA_Abort+0x470>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d013      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a1d      	ldr	r2, [pc, #116]	@ (8002d30 <HAL_DMA_Abort+0x474>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d00e      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a1b      	ldr	r2, [pc, #108]	@ (8002d34 <HAL_DMA_Abort+0x478>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d009      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a1a      	ldr	r2, [pc, #104]	@ (8002d38 <HAL_DMA_Abort+0x47c>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d004      	beq.n	8002cde <HAL_DMA_Abort+0x422>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a18      	ldr	r2, [pc, #96]	@ (8002d3c <HAL_DMA_Abort+0x480>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d101      	bne.n	8002ce2 <HAL_DMA_Abort+0x426>
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e000      	b.n	8002ce4 <HAL_DMA_Abort+0x428>
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d02b      	beq.n	8002d40 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cec:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf2:	f003 031f 	and.w	r3, r3, #31
 8002cf6:	223f      	movs	r2, #63	@ 0x3f
 8002cf8:	409a      	lsls	r2, r3
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	609a      	str	r2, [r3, #8]
 8002cfe:	e02a      	b.n	8002d56 <HAL_DMA_Abort+0x49a>
 8002d00:	40020010 	.word	0x40020010
 8002d04:	40020028 	.word	0x40020028
 8002d08:	40020040 	.word	0x40020040
 8002d0c:	40020058 	.word	0x40020058
 8002d10:	40020070 	.word	0x40020070
 8002d14:	40020088 	.word	0x40020088
 8002d18:	400200a0 	.word	0x400200a0
 8002d1c:	400200b8 	.word	0x400200b8
 8002d20:	40020410 	.word	0x40020410
 8002d24:	40020428 	.word	0x40020428
 8002d28:	40020440 	.word	0x40020440
 8002d2c:	40020458 	.word	0x40020458
 8002d30:	40020470 	.word	0x40020470
 8002d34:	40020488 	.word	0x40020488
 8002d38:	400204a0 	.word	0x400204a0
 8002d3c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d44:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4a:	f003 031f 	and.w	r3, r3, #31
 8002d4e:	2201      	movs	r2, #1
 8002d50:	409a      	lsls	r2, r3
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a4f      	ldr	r2, [pc, #316]	@ (8002e98 <HAL_DMA_Abort+0x5dc>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d072      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a4d      	ldr	r2, [pc, #308]	@ (8002e9c <HAL_DMA_Abort+0x5e0>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d06d      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a4c      	ldr	r2, [pc, #304]	@ (8002ea0 <HAL_DMA_Abort+0x5e4>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d068      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a4a      	ldr	r2, [pc, #296]	@ (8002ea4 <HAL_DMA_Abort+0x5e8>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d063      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a49      	ldr	r2, [pc, #292]	@ (8002ea8 <HAL_DMA_Abort+0x5ec>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d05e      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a47      	ldr	r2, [pc, #284]	@ (8002eac <HAL_DMA_Abort+0x5f0>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d059      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a46      	ldr	r2, [pc, #280]	@ (8002eb0 <HAL_DMA_Abort+0x5f4>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d054      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a44      	ldr	r2, [pc, #272]	@ (8002eb4 <HAL_DMA_Abort+0x5f8>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d04f      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a43      	ldr	r2, [pc, #268]	@ (8002eb8 <HAL_DMA_Abort+0x5fc>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d04a      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a41      	ldr	r2, [pc, #260]	@ (8002ebc <HAL_DMA_Abort+0x600>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d045      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a40      	ldr	r2, [pc, #256]	@ (8002ec0 <HAL_DMA_Abort+0x604>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d040      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a3e      	ldr	r2, [pc, #248]	@ (8002ec4 <HAL_DMA_Abort+0x608>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d03b      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a3d      	ldr	r2, [pc, #244]	@ (8002ec8 <HAL_DMA_Abort+0x60c>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d036      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a3b      	ldr	r2, [pc, #236]	@ (8002ecc <HAL_DMA_Abort+0x610>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d031      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a3a      	ldr	r2, [pc, #232]	@ (8002ed0 <HAL_DMA_Abort+0x614>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d02c      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a38      	ldr	r2, [pc, #224]	@ (8002ed4 <HAL_DMA_Abort+0x618>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d027      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a37      	ldr	r2, [pc, #220]	@ (8002ed8 <HAL_DMA_Abort+0x61c>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d022      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a35      	ldr	r2, [pc, #212]	@ (8002edc <HAL_DMA_Abort+0x620>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d01d      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a34      	ldr	r2, [pc, #208]	@ (8002ee0 <HAL_DMA_Abort+0x624>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d018      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a32      	ldr	r2, [pc, #200]	@ (8002ee4 <HAL_DMA_Abort+0x628>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d013      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a31      	ldr	r2, [pc, #196]	@ (8002ee8 <HAL_DMA_Abort+0x62c>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d00e      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a2f      	ldr	r2, [pc, #188]	@ (8002eec <HAL_DMA_Abort+0x630>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d009      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a2e      	ldr	r2, [pc, #184]	@ (8002ef0 <HAL_DMA_Abort+0x634>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d004      	beq.n	8002e46 <HAL_DMA_Abort+0x58a>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a2c      	ldr	r2, [pc, #176]	@ (8002ef4 <HAL_DMA_Abort+0x638>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d101      	bne.n	8002e4a <HAL_DMA_Abort+0x58e>
 8002e46:	2301      	movs	r3, #1
 8002e48:	e000      	b.n	8002e4c <HAL_DMA_Abort+0x590>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d015      	beq.n	8002e7c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002e58:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00c      	beq.n	8002e7c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e70:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002e7a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40020010 	.word	0x40020010
 8002e9c:	40020028 	.word	0x40020028
 8002ea0:	40020040 	.word	0x40020040
 8002ea4:	40020058 	.word	0x40020058
 8002ea8:	40020070 	.word	0x40020070
 8002eac:	40020088 	.word	0x40020088
 8002eb0:	400200a0 	.word	0x400200a0
 8002eb4:	400200b8 	.word	0x400200b8
 8002eb8:	40020410 	.word	0x40020410
 8002ebc:	40020428 	.word	0x40020428
 8002ec0:	40020440 	.word	0x40020440
 8002ec4:	40020458 	.word	0x40020458
 8002ec8:	40020470 	.word	0x40020470
 8002ecc:	40020488 	.word	0x40020488
 8002ed0:	400204a0 	.word	0x400204a0
 8002ed4:	400204b8 	.word	0x400204b8
 8002ed8:	58025408 	.word	0x58025408
 8002edc:	5802541c 	.word	0x5802541c
 8002ee0:	58025430 	.word	0x58025430
 8002ee4:	58025444 	.word	0x58025444
 8002ee8:	58025458 	.word	0x58025458
 8002eec:	5802546c 	.word	0x5802546c
 8002ef0:	58025480 	.word	0x58025480
 8002ef4:	58025494 	.word	0x58025494

08002ef8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e237      	b.n	800337a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d004      	beq.n	8002f20 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2280      	movs	r2, #128	@ 0x80
 8002f1a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e22c      	b.n	800337a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a5c      	ldr	r2, [pc, #368]	@ (8003098 <HAL_DMA_Abort_IT+0x1a0>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d04a      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a5b      	ldr	r2, [pc, #364]	@ (800309c <HAL_DMA_Abort_IT+0x1a4>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d045      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a59      	ldr	r2, [pc, #356]	@ (80030a0 <HAL_DMA_Abort_IT+0x1a8>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d040      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a58      	ldr	r2, [pc, #352]	@ (80030a4 <HAL_DMA_Abort_IT+0x1ac>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d03b      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a56      	ldr	r2, [pc, #344]	@ (80030a8 <HAL_DMA_Abort_IT+0x1b0>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d036      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a55      	ldr	r2, [pc, #340]	@ (80030ac <HAL_DMA_Abort_IT+0x1b4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d031      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a53      	ldr	r2, [pc, #332]	@ (80030b0 <HAL_DMA_Abort_IT+0x1b8>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d02c      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a52      	ldr	r2, [pc, #328]	@ (80030b4 <HAL_DMA_Abort_IT+0x1bc>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d027      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a50      	ldr	r2, [pc, #320]	@ (80030b8 <HAL_DMA_Abort_IT+0x1c0>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d022      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a4f      	ldr	r2, [pc, #316]	@ (80030bc <HAL_DMA_Abort_IT+0x1c4>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d01d      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a4d      	ldr	r2, [pc, #308]	@ (80030c0 <HAL_DMA_Abort_IT+0x1c8>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d018      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a4c      	ldr	r2, [pc, #304]	@ (80030c4 <HAL_DMA_Abort_IT+0x1cc>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d013      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a4a      	ldr	r2, [pc, #296]	@ (80030c8 <HAL_DMA_Abort_IT+0x1d0>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d00e      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a49      	ldr	r2, [pc, #292]	@ (80030cc <HAL_DMA_Abort_IT+0x1d4>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d009      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a47      	ldr	r2, [pc, #284]	@ (80030d0 <HAL_DMA_Abort_IT+0x1d8>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d004      	beq.n	8002fc0 <HAL_DMA_Abort_IT+0xc8>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a46      	ldr	r2, [pc, #280]	@ (80030d4 <HAL_DMA_Abort_IT+0x1dc>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d101      	bne.n	8002fc4 <HAL_DMA_Abort_IT+0xcc>
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e000      	b.n	8002fc6 <HAL_DMA_Abort_IT+0xce>
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	f000 8086 	beq.w	80030d8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2204      	movs	r2, #4
 8002fd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a2f      	ldr	r2, [pc, #188]	@ (8003098 <HAL_DMA_Abort_IT+0x1a0>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d04a      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a2e      	ldr	r2, [pc, #184]	@ (800309c <HAL_DMA_Abort_IT+0x1a4>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d045      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a2c      	ldr	r2, [pc, #176]	@ (80030a0 <HAL_DMA_Abort_IT+0x1a8>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d040      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a2b      	ldr	r2, [pc, #172]	@ (80030a4 <HAL_DMA_Abort_IT+0x1ac>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d03b      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a29      	ldr	r2, [pc, #164]	@ (80030a8 <HAL_DMA_Abort_IT+0x1b0>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d036      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a28      	ldr	r2, [pc, #160]	@ (80030ac <HAL_DMA_Abort_IT+0x1b4>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d031      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a26      	ldr	r2, [pc, #152]	@ (80030b0 <HAL_DMA_Abort_IT+0x1b8>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d02c      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a25      	ldr	r2, [pc, #148]	@ (80030b4 <HAL_DMA_Abort_IT+0x1bc>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d027      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a23      	ldr	r2, [pc, #140]	@ (80030b8 <HAL_DMA_Abort_IT+0x1c0>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d022      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a22      	ldr	r2, [pc, #136]	@ (80030bc <HAL_DMA_Abort_IT+0x1c4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d01d      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a20      	ldr	r2, [pc, #128]	@ (80030c0 <HAL_DMA_Abort_IT+0x1c8>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d018      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a1f      	ldr	r2, [pc, #124]	@ (80030c4 <HAL_DMA_Abort_IT+0x1cc>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d013      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a1d      	ldr	r2, [pc, #116]	@ (80030c8 <HAL_DMA_Abort_IT+0x1d0>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d00e      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a1c      	ldr	r2, [pc, #112]	@ (80030cc <HAL_DMA_Abort_IT+0x1d4>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d009      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a1a      	ldr	r2, [pc, #104]	@ (80030d0 <HAL_DMA_Abort_IT+0x1d8>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d004      	beq.n	8003074 <HAL_DMA_Abort_IT+0x17c>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a19      	ldr	r2, [pc, #100]	@ (80030d4 <HAL_DMA_Abort_IT+0x1dc>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d108      	bne.n	8003086 <HAL_DMA_Abort_IT+0x18e>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 0201 	bic.w	r2, r2, #1
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	e178      	b.n	8003378 <HAL_DMA_Abort_IT+0x480>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 0201 	bic.w	r2, r2, #1
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	e16f      	b.n	8003378 <HAL_DMA_Abort_IT+0x480>
 8003098:	40020010 	.word	0x40020010
 800309c:	40020028 	.word	0x40020028
 80030a0:	40020040 	.word	0x40020040
 80030a4:	40020058 	.word	0x40020058
 80030a8:	40020070 	.word	0x40020070
 80030ac:	40020088 	.word	0x40020088
 80030b0:	400200a0 	.word	0x400200a0
 80030b4:	400200b8 	.word	0x400200b8
 80030b8:	40020410 	.word	0x40020410
 80030bc:	40020428 	.word	0x40020428
 80030c0:	40020440 	.word	0x40020440
 80030c4:	40020458 	.word	0x40020458
 80030c8:	40020470 	.word	0x40020470
 80030cc:	40020488 	.word	0x40020488
 80030d0:	400204a0 	.word	0x400204a0
 80030d4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 020e 	bic.w	r2, r2, #14
 80030e6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a6c      	ldr	r2, [pc, #432]	@ (80032a0 <HAL_DMA_Abort_IT+0x3a8>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d04a      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a6b      	ldr	r2, [pc, #428]	@ (80032a4 <HAL_DMA_Abort_IT+0x3ac>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d045      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a69      	ldr	r2, [pc, #420]	@ (80032a8 <HAL_DMA_Abort_IT+0x3b0>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d040      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a68      	ldr	r2, [pc, #416]	@ (80032ac <HAL_DMA_Abort_IT+0x3b4>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d03b      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a66      	ldr	r2, [pc, #408]	@ (80032b0 <HAL_DMA_Abort_IT+0x3b8>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d036      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a65      	ldr	r2, [pc, #404]	@ (80032b4 <HAL_DMA_Abort_IT+0x3bc>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d031      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a63      	ldr	r2, [pc, #396]	@ (80032b8 <HAL_DMA_Abort_IT+0x3c0>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d02c      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a62      	ldr	r2, [pc, #392]	@ (80032bc <HAL_DMA_Abort_IT+0x3c4>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d027      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a60      	ldr	r2, [pc, #384]	@ (80032c0 <HAL_DMA_Abort_IT+0x3c8>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d022      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a5f      	ldr	r2, [pc, #380]	@ (80032c4 <HAL_DMA_Abort_IT+0x3cc>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d01d      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a5d      	ldr	r2, [pc, #372]	@ (80032c8 <HAL_DMA_Abort_IT+0x3d0>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d018      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a5c      	ldr	r2, [pc, #368]	@ (80032cc <HAL_DMA_Abort_IT+0x3d4>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d013      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a5a      	ldr	r2, [pc, #360]	@ (80032d0 <HAL_DMA_Abort_IT+0x3d8>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d00e      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a59      	ldr	r2, [pc, #356]	@ (80032d4 <HAL_DMA_Abort_IT+0x3dc>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d009      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a57      	ldr	r2, [pc, #348]	@ (80032d8 <HAL_DMA_Abort_IT+0x3e0>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d004      	beq.n	8003188 <HAL_DMA_Abort_IT+0x290>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a56      	ldr	r2, [pc, #344]	@ (80032dc <HAL_DMA_Abort_IT+0x3e4>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d108      	bne.n	800319a <HAL_DMA_Abort_IT+0x2a2>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 0201 	bic.w	r2, r2, #1
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	e007      	b.n	80031aa <HAL_DMA_Abort_IT+0x2b2>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 0201 	bic.w	r2, r2, #1
 80031a8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a3c      	ldr	r2, [pc, #240]	@ (80032a0 <HAL_DMA_Abort_IT+0x3a8>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d072      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a3a      	ldr	r2, [pc, #232]	@ (80032a4 <HAL_DMA_Abort_IT+0x3ac>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d06d      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a39      	ldr	r2, [pc, #228]	@ (80032a8 <HAL_DMA_Abort_IT+0x3b0>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d068      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a37      	ldr	r2, [pc, #220]	@ (80032ac <HAL_DMA_Abort_IT+0x3b4>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d063      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a36      	ldr	r2, [pc, #216]	@ (80032b0 <HAL_DMA_Abort_IT+0x3b8>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d05e      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a34      	ldr	r2, [pc, #208]	@ (80032b4 <HAL_DMA_Abort_IT+0x3bc>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d059      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a33      	ldr	r2, [pc, #204]	@ (80032b8 <HAL_DMA_Abort_IT+0x3c0>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d054      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a31      	ldr	r2, [pc, #196]	@ (80032bc <HAL_DMA_Abort_IT+0x3c4>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d04f      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a30      	ldr	r2, [pc, #192]	@ (80032c0 <HAL_DMA_Abort_IT+0x3c8>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d04a      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a2e      	ldr	r2, [pc, #184]	@ (80032c4 <HAL_DMA_Abort_IT+0x3cc>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d045      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a2d      	ldr	r2, [pc, #180]	@ (80032c8 <HAL_DMA_Abort_IT+0x3d0>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d040      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a2b      	ldr	r2, [pc, #172]	@ (80032cc <HAL_DMA_Abort_IT+0x3d4>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d03b      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a2a      	ldr	r2, [pc, #168]	@ (80032d0 <HAL_DMA_Abort_IT+0x3d8>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d036      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a28      	ldr	r2, [pc, #160]	@ (80032d4 <HAL_DMA_Abort_IT+0x3dc>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d031      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a27      	ldr	r2, [pc, #156]	@ (80032d8 <HAL_DMA_Abort_IT+0x3e0>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d02c      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a25      	ldr	r2, [pc, #148]	@ (80032dc <HAL_DMA_Abort_IT+0x3e4>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d027      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a24      	ldr	r2, [pc, #144]	@ (80032e0 <HAL_DMA_Abort_IT+0x3e8>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d022      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a22      	ldr	r2, [pc, #136]	@ (80032e4 <HAL_DMA_Abort_IT+0x3ec>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d01d      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a21      	ldr	r2, [pc, #132]	@ (80032e8 <HAL_DMA_Abort_IT+0x3f0>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d018      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a1f      	ldr	r2, [pc, #124]	@ (80032ec <HAL_DMA_Abort_IT+0x3f4>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d013      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a1e      	ldr	r2, [pc, #120]	@ (80032f0 <HAL_DMA_Abort_IT+0x3f8>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d00e      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a1c      	ldr	r2, [pc, #112]	@ (80032f4 <HAL_DMA_Abort_IT+0x3fc>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d009      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a1b      	ldr	r2, [pc, #108]	@ (80032f8 <HAL_DMA_Abort_IT+0x400>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d004      	beq.n	800329a <HAL_DMA_Abort_IT+0x3a2>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a19      	ldr	r2, [pc, #100]	@ (80032fc <HAL_DMA_Abort_IT+0x404>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d132      	bne.n	8003300 <HAL_DMA_Abort_IT+0x408>
 800329a:	2301      	movs	r3, #1
 800329c:	e031      	b.n	8003302 <HAL_DMA_Abort_IT+0x40a>
 800329e:	bf00      	nop
 80032a0:	40020010 	.word	0x40020010
 80032a4:	40020028 	.word	0x40020028
 80032a8:	40020040 	.word	0x40020040
 80032ac:	40020058 	.word	0x40020058
 80032b0:	40020070 	.word	0x40020070
 80032b4:	40020088 	.word	0x40020088
 80032b8:	400200a0 	.word	0x400200a0
 80032bc:	400200b8 	.word	0x400200b8
 80032c0:	40020410 	.word	0x40020410
 80032c4:	40020428 	.word	0x40020428
 80032c8:	40020440 	.word	0x40020440
 80032cc:	40020458 	.word	0x40020458
 80032d0:	40020470 	.word	0x40020470
 80032d4:	40020488 	.word	0x40020488
 80032d8:	400204a0 	.word	0x400204a0
 80032dc:	400204b8 	.word	0x400204b8
 80032e0:	58025408 	.word	0x58025408
 80032e4:	5802541c 	.word	0x5802541c
 80032e8:	58025430 	.word	0x58025430
 80032ec:	58025444 	.word	0x58025444
 80032f0:	58025458 	.word	0x58025458
 80032f4:	5802546c 	.word	0x5802546c
 80032f8:	58025480 	.word	0x58025480
 80032fc:	58025494 	.word	0x58025494
 8003300:	2300      	movs	r3, #0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d028      	beq.n	8003358 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003310:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003314:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800331a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003320:	f003 031f 	and.w	r3, r3, #31
 8003324:	2201      	movs	r2, #1
 8003326:	409a      	lsls	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003334:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00c      	beq.n	8003358 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003348:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800334c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003356:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800336c:	2b00      	cmp	r3, #0
 800336e:	d003      	beq.n	8003378 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop

08003384 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b098      	sub	sp, #96	@ 0x60
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800338c:	4a84      	ldr	r2, [pc, #528]	@ (80035a0 <HAL_FDCAN_Init+0x21c>)
 800338e:	f107 030c 	add.w	r3, r7, #12
 8003392:	4611      	mov	r1, r2
 8003394:	224c      	movs	r2, #76	@ 0x4c
 8003396:	4618      	mov	r0, r3
 8003398:	f006 f890 	bl	80094bc <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e1c6      	b.n	8003734 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a7e      	ldr	r2, [pc, #504]	@ (80035a4 <HAL_FDCAN_Init+0x220>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d106      	bne.n	80033be <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80033b8:	461a      	mov	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d106      	bne.n	80033d8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7fe fd50 	bl	8001e78 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	699a      	ldr	r2, [r3, #24]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f022 0210 	bic.w	r2, r2, #16
 80033e6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033e8:	f7ff f88e 	bl	8002508 <HAL_GetTick>
 80033ec:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80033ee:	e014      	b.n	800341a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80033f0:	f7ff f88a 	bl	8002508 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	2b0a      	cmp	r3, #10
 80033fc:	d90d      	bls.n	800341a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003404:	f043 0201 	orr.w	r2, r3, #1
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2203      	movs	r2, #3
 8003412:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e18c      	b.n	8003734 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	699b      	ldr	r3, [r3, #24]
 8003420:	f003 0308 	and.w	r3, r3, #8
 8003424:	2b08      	cmp	r3, #8
 8003426:	d0e3      	beq.n	80033f0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	699a      	ldr	r2, [r3, #24]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f042 0201 	orr.w	r2, r2, #1
 8003436:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003438:	f7ff f866 	bl	8002508 <HAL_GetTick>
 800343c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800343e:	e014      	b.n	800346a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003440:	f7ff f862 	bl	8002508 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b0a      	cmp	r3, #10
 800344c:	d90d      	bls.n	800346a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003454:	f043 0201 	orr.w	r2, r3, #1
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2203      	movs	r2, #3
 8003462:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e164      	b.n	8003734 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0e3      	beq.n	8003440 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	699a      	ldr	r2, [r3, #24]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f042 0202 	orr.w	r2, r2, #2
 8003486:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	7c1b      	ldrb	r3, [r3, #16]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d108      	bne.n	80034a2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	699a      	ldr	r2, [r3, #24]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800349e:	619a      	str	r2, [r3, #24]
 80034a0:	e007      	b.n	80034b2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	699a      	ldr	r2, [r3, #24]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034b0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	7c5b      	ldrb	r3, [r3, #17]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d108      	bne.n	80034cc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	699a      	ldr	r2, [r3, #24]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034c8:	619a      	str	r2, [r3, #24]
 80034ca:	e007      	b.n	80034dc <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	699a      	ldr	r2, [r3, #24]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80034da:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	7c9b      	ldrb	r3, [r3, #18]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d108      	bne.n	80034f6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	699a      	ldr	r2, [r3, #24]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80034f2:	619a      	str	r2, [r3, #24]
 80034f4:	e007      	b.n	8003506 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	699a      	ldr	r2, [r3, #24]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003504:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	430a      	orrs	r2, r1
 800351a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	699a      	ldr	r2, [r3, #24]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800352a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	691a      	ldr	r2, [r3, #16]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f022 0210 	bic.w	r2, r2, #16
 800353a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d108      	bne.n	8003556 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699a      	ldr	r2, [r3, #24]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f042 0204 	orr.w	r2, r2, #4
 8003552:	619a      	str	r2, [r3, #24]
 8003554:	e030      	b.n	80035b8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d02c      	beq.n	80035b8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	2b02      	cmp	r3, #2
 8003564:	d020      	beq.n	80035a8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	699a      	ldr	r2, [r3, #24]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003574:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	691a      	ldr	r2, [r3, #16]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f042 0210 	orr.w	r2, r2, #16
 8003584:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	2b03      	cmp	r3, #3
 800358c:	d114      	bne.n	80035b8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	699a      	ldr	r2, [r3, #24]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f042 0220 	orr.w	r2, r2, #32
 800359c:	619a      	str	r2, [r3, #24]
 800359e:	e00b      	b.n	80035b8 <HAL_FDCAN_Init+0x234>
 80035a0:	0800a324 	.word	0x0800a324
 80035a4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	699a      	ldr	r2, [r3, #24]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0220 	orr.w	r2, r2, #32
 80035b6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	3b01      	subs	r3, #1
 80035be:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	69db      	ldr	r3, [r3, #28]
 80035c4:	3b01      	subs	r3, #1
 80035c6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80035c8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80035d0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	3b01      	subs	r3, #1
 80035da:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80035e0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80035e2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035ec:	d115      	bne.n	800361a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f8:	3b01      	subs	r3, #1
 80035fa:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80035fc:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	3b01      	subs	r3, #1
 8003604:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003606:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360e:	3b01      	subs	r3, #1
 8003610:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003616:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003618:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00a      	beq.n	8003638 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003640:	4413      	add	r3, r2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d011      	beq.n	800366a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800364e:	f023 0107 	bic.w	r1, r3, #7
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	3360      	adds	r3, #96	@ 0x60
 800365a:	443b      	add	r3, r7
 800365c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366e:	2b00      	cmp	r3, #0
 8003670:	d011      	beq.n	8003696 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800367a:	f023 0107 	bic.w	r1, r3, #7
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	3360      	adds	r3, #96	@ 0x60
 8003686:	443b      	add	r3, r7
 8003688:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	430a      	orrs	r2, r1
 8003692:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800369a:	2b00      	cmp	r3, #0
 800369c:	d012      	beq.n	80036c4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80036a6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	3360      	adds	r3, #96	@ 0x60
 80036b2:	443b      	add	r3, r7
 80036b4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80036b8:	011a      	lsls	r2, r3, #4
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	430a      	orrs	r2, r1
 80036c0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d012      	beq.n	80036f2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80036d4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	3360      	adds	r3, #96	@ 0x60
 80036e0:	443b      	add	r3, r7
 80036e2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80036e6:	021a      	lsls	r2, r3, #8
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	430a      	orrs	r2, r1
 80036ee:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a11      	ldr	r2, [pc, #68]	@ (800373c <HAL_FDCAN_Init+0x3b8>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d107      	bne.n	800370c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	689a      	ldr	r2, [r3, #8]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f022 0203 	bic.w	r2, r2, #3
 800370a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 f80b 	bl	8003740 <FDCAN_CalcultateRamBlockAddresses>
 800372a:	4603      	mov	r3, r0
 800372c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003730:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003734:	4618      	mov	r0, r3
 8003736:	3760      	adds	r7, #96	@ 0x60
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	4000a000 	.word	0x4000a000

08003740 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800374c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003756:	4ba7      	ldr	r3, [pc, #668]	@ (80039f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003758:	4013      	ands	r3, r2
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	0091      	lsls	r1, r2, #2
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	430b      	orrs	r3, r1
 8003764:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003770:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003778:	041a      	lsls	r2, r3, #16
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	430a      	orrs	r2, r1
 8003780:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003788:	68ba      	ldr	r2, [r7, #8]
 800378a:	4413      	add	r3, r2
 800378c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003796:	4b97      	ldr	r3, [pc, #604]	@ (80039f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003798:	4013      	ands	r3, r2
 800379a:	68ba      	ldr	r2, [r7, #8]
 800379c:	0091      	lsls	r1, r2, #2
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6812      	ldr	r2, [r2, #0]
 80037a2:	430b      	orrs	r3, r1
 80037a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b8:	041a      	lsls	r2, r3, #16
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	68ba      	ldr	r2, [r7, #8]
 80037cc:	4413      	add	r3, r2
 80037ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80037d8:	4b86      	ldr	r3, [pc, #536]	@ (80039f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80037da:	4013      	ands	r3, r2
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	0091      	lsls	r1, r2, #2
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6812      	ldr	r2, [r2, #0]
 80037e4:	430b      	orrs	r3, r1
 80037e6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80037f2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fa:	041a      	lsls	r2, r3, #16
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800380e:	fb02 f303 	mul.w	r3, r2, r3
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	4413      	add	r3, r2
 8003816:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003820:	4b74      	ldr	r3, [pc, #464]	@ (80039f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003822:	4013      	ands	r3, r2
 8003824:	68ba      	ldr	r2, [r7, #8]
 8003826:	0091      	lsls	r1, r2, #2
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	6812      	ldr	r2, [r2, #0]
 800382c:	430b      	orrs	r3, r1
 800382e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800383a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003842:	041a      	lsls	r2, r3, #16
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	430a      	orrs	r2, r1
 800384a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003856:	fb02 f303 	mul.w	r3, r2, r3
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	4413      	add	r3, r2
 800385e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003868:	4b62      	ldr	r3, [pc, #392]	@ (80039f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800386a:	4013      	ands	r3, r2
 800386c:	68ba      	ldr	r2, [r7, #8]
 800386e:	0091      	lsls	r1, r2, #2
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	6812      	ldr	r2, [r2, #0]
 8003874:	430b      	orrs	r3, r1
 8003876:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003882:	fb02 f303 	mul.w	r3, r2, r3
 8003886:	68ba      	ldr	r2, [r7, #8]
 8003888:	4413      	add	r3, r2
 800388a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003894:	4b57      	ldr	r3, [pc, #348]	@ (80039f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003896:	4013      	ands	r3, r2
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	0091      	lsls	r1, r2, #2
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	6812      	ldr	r2, [r2, #0]
 80038a0:	430b      	orrs	r3, r1
 80038a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038ae:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b6:	041a      	lsls	r2, r3, #16
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	4413      	add	r3, r2
 80038cc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80038d6:	4b47      	ldr	r3, [pc, #284]	@ (80039f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80038d8:	4013      	ands	r3, r2
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	0091      	lsls	r1, r2, #2
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6812      	ldr	r2, [r2, #0]
 80038e2:	430b      	orrs	r3, r1
 80038e4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80038f0:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f8:	041a      	lsls	r2, r3, #16
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800390c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003914:	061a      	lsls	r2, r3, #24
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	430a      	orrs	r2, r1
 800391c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003924:	4b34      	ldr	r3, [pc, #208]	@ (80039f8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003926:	4413      	add	r3, r2
 8003928:	009a      	lsls	r2, r3, #2
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	441a      	add	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	441a      	add	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800395a:	fb01 f303 	mul.w	r3, r1, r3
 800395e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003960:	441a      	add	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003972:	fb01 f303 	mul.w	r3, r1, r3
 8003976:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003978:	441a      	add	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800398a:	fb01 f303 	mul.w	r3, r1, r3
 800398e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003990:	441a      	add	r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	441a      	add	r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80039ba:	fb01 f303 	mul.w	r3, r1, r3
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	441a      	add	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039d2:	6879      	ldr	r1, [r7, #4]
 80039d4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80039d6:	fb01 f303 	mul.w	r3, r1, r3
 80039da:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80039dc:	441a      	add	r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ea:	4a04      	ldr	r2, [pc, #16]	@ (80039fc <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d915      	bls.n	8003a1c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80039f0:	e006      	b.n	8003a00 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80039f2:	bf00      	nop
 80039f4:	ffff0003 	.word	0xffff0003
 80039f8:	10002b00 	.word	0x10002b00
 80039fc:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a06:	f043 0220 	orr.w	r2, r3, #32
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2203      	movs	r2, #3
 8003a14:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e010      	b.n	8003a3e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a20:	60fb      	str	r3, [r7, #12]
 8003a22:	e005      	b.n	8003a30 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	3304      	adds	r3, #4
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d3f3      	bcc.n	8003a24 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3714      	adds	r7, #20
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop

08003a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b089      	sub	sp, #36	@ 0x24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003a56:	2300      	movs	r3, #0
 8003a58:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003a5a:	4b89      	ldr	r3, [pc, #548]	@ (8003c80 <HAL_GPIO_Init+0x234>)
 8003a5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a5e:	e194      	b.n	8003d8a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	2101      	movs	r1, #1
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	fa01 f303 	lsl.w	r3, r1, r3
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	f000 8186 	beq.w	8003d84 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f003 0303 	and.w	r3, r3, #3
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d005      	beq.n	8003a90 <HAL_GPIO_Init+0x44>
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f003 0303 	and.w	r3, r3, #3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d130      	bne.n	8003af2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	2203      	movs	r2, #3
 8003a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa0:	43db      	mvns	r3, r3
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	68da      	ldr	r2, [r3, #12]
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	005b      	lsls	r3, r3, #1
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	69ba      	ldr	r2, [r7, #24]
 8003abe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	091b      	lsrs	r3, r3, #4
 8003adc:	f003 0201 	and.w	r2, r3, #1
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae6:	69ba      	ldr	r2, [r7, #24]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f003 0303 	and.w	r3, r3, #3
 8003afa:	2b03      	cmp	r3, #3
 8003afc:	d017      	beq.n	8003b2e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	005b      	lsls	r3, r3, #1
 8003b08:	2203      	movs	r2, #3
 8003b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0e:	43db      	mvns	r3, r3
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	4013      	ands	r3, r2
 8003b14:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	689a      	ldr	r2, [r3, #8]
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	005b      	lsls	r3, r3, #1
 8003b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b22:	69ba      	ldr	r2, [r7, #24]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f003 0303 	and.w	r3, r3, #3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d123      	bne.n	8003b82 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	08da      	lsrs	r2, r3, #3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3208      	adds	r2, #8
 8003b42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	220f      	movs	r2, #15
 8003b52:	fa02 f303 	lsl.w	r3, r2, r3
 8003b56:	43db      	mvns	r3, r3
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	691a      	ldr	r2, [r3, #16]
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	f003 0307 	and.w	r3, r3, #7
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	08da      	lsrs	r2, r3, #3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3208      	adds	r2, #8
 8003b7c:	69b9      	ldr	r1, [r7, #24]
 8003b7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	2203      	movs	r2, #3
 8003b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b92:	43db      	mvns	r3, r3
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	4013      	ands	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f003 0203 	and.w	r2, r3, #3
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	69ba      	ldr	r2, [r7, #24]
 8003bb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	f000 80e0 	beq.w	8003d84 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bc4:	4b2f      	ldr	r3, [pc, #188]	@ (8003c84 <HAL_GPIO_Init+0x238>)
 8003bc6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003bca:	4a2e      	ldr	r2, [pc, #184]	@ (8003c84 <HAL_GPIO_Init+0x238>)
 8003bcc:	f043 0302 	orr.w	r3, r3, #2
 8003bd0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8003c84 <HAL_GPIO_Init+0x238>)
 8003bd6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003bda:	f003 0302 	and.w	r3, r3, #2
 8003bde:	60fb      	str	r3, [r7, #12]
 8003be0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003be2:	4a29      	ldr	r2, [pc, #164]	@ (8003c88 <HAL_GPIO_Init+0x23c>)
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	089b      	lsrs	r3, r3, #2
 8003be8:	3302      	adds	r3, #2
 8003bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	220f      	movs	r2, #15
 8003bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfe:	43db      	mvns	r3, r3
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	4013      	ands	r3, r2
 8003c04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a20      	ldr	r2, [pc, #128]	@ (8003c8c <HAL_GPIO_Init+0x240>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d052      	beq.n	8003cb4 <HAL_GPIO_Init+0x268>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a1f      	ldr	r2, [pc, #124]	@ (8003c90 <HAL_GPIO_Init+0x244>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d031      	beq.n	8003c7a <HAL_GPIO_Init+0x22e>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a1e      	ldr	r2, [pc, #120]	@ (8003c94 <HAL_GPIO_Init+0x248>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d02b      	beq.n	8003c76 <HAL_GPIO_Init+0x22a>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a1d      	ldr	r2, [pc, #116]	@ (8003c98 <HAL_GPIO_Init+0x24c>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d025      	beq.n	8003c72 <HAL_GPIO_Init+0x226>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a1c      	ldr	r2, [pc, #112]	@ (8003c9c <HAL_GPIO_Init+0x250>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d01f      	beq.n	8003c6e <HAL_GPIO_Init+0x222>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a1b      	ldr	r2, [pc, #108]	@ (8003ca0 <HAL_GPIO_Init+0x254>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d019      	beq.n	8003c6a <HAL_GPIO_Init+0x21e>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a1a      	ldr	r2, [pc, #104]	@ (8003ca4 <HAL_GPIO_Init+0x258>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d013      	beq.n	8003c66 <HAL_GPIO_Init+0x21a>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a19      	ldr	r2, [pc, #100]	@ (8003ca8 <HAL_GPIO_Init+0x25c>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d00d      	beq.n	8003c62 <HAL_GPIO_Init+0x216>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a18      	ldr	r2, [pc, #96]	@ (8003cac <HAL_GPIO_Init+0x260>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d007      	beq.n	8003c5e <HAL_GPIO_Init+0x212>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a17      	ldr	r2, [pc, #92]	@ (8003cb0 <HAL_GPIO_Init+0x264>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d101      	bne.n	8003c5a <HAL_GPIO_Init+0x20e>
 8003c56:	2309      	movs	r3, #9
 8003c58:	e02d      	b.n	8003cb6 <HAL_GPIO_Init+0x26a>
 8003c5a:	230a      	movs	r3, #10
 8003c5c:	e02b      	b.n	8003cb6 <HAL_GPIO_Init+0x26a>
 8003c5e:	2308      	movs	r3, #8
 8003c60:	e029      	b.n	8003cb6 <HAL_GPIO_Init+0x26a>
 8003c62:	2307      	movs	r3, #7
 8003c64:	e027      	b.n	8003cb6 <HAL_GPIO_Init+0x26a>
 8003c66:	2306      	movs	r3, #6
 8003c68:	e025      	b.n	8003cb6 <HAL_GPIO_Init+0x26a>
 8003c6a:	2305      	movs	r3, #5
 8003c6c:	e023      	b.n	8003cb6 <HAL_GPIO_Init+0x26a>
 8003c6e:	2304      	movs	r3, #4
 8003c70:	e021      	b.n	8003cb6 <HAL_GPIO_Init+0x26a>
 8003c72:	2303      	movs	r3, #3
 8003c74:	e01f      	b.n	8003cb6 <HAL_GPIO_Init+0x26a>
 8003c76:	2302      	movs	r3, #2
 8003c78:	e01d      	b.n	8003cb6 <HAL_GPIO_Init+0x26a>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e01b      	b.n	8003cb6 <HAL_GPIO_Init+0x26a>
 8003c7e:	bf00      	nop
 8003c80:	58000080 	.word	0x58000080
 8003c84:	58024400 	.word	0x58024400
 8003c88:	58000400 	.word	0x58000400
 8003c8c:	58020000 	.word	0x58020000
 8003c90:	58020400 	.word	0x58020400
 8003c94:	58020800 	.word	0x58020800
 8003c98:	58020c00 	.word	0x58020c00
 8003c9c:	58021000 	.word	0x58021000
 8003ca0:	58021400 	.word	0x58021400
 8003ca4:	58021800 	.word	0x58021800
 8003ca8:	58021c00 	.word	0x58021c00
 8003cac:	58022000 	.word	0x58022000
 8003cb0:	58022400 	.word	0x58022400
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	69fa      	ldr	r2, [r7, #28]
 8003cb8:	f002 0203 	and.w	r2, r2, #3
 8003cbc:	0092      	lsls	r2, r2, #2
 8003cbe:	4093      	lsls	r3, r2
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cc6:	4938      	ldr	r1, [pc, #224]	@ (8003da8 <HAL_GPIO_Init+0x35c>)
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	089b      	lsrs	r3, r3, #2
 8003ccc:	3302      	adds	r3, #2
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	43db      	mvns	r3, r3
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003cfa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003d02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	4013      	ands	r3, r2
 8003d12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d003      	beq.n	8003d28 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003d28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	43db      	mvns	r3, r3
 8003d3a:	69ba      	ldr	r2, [r7, #24]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d003      	beq.n	8003d54 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	69ba      	ldr	r2, [r7, #24]
 8003d58:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	43db      	mvns	r3, r3
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	4013      	ands	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d003      	beq.n	8003d7e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003d76:	69ba      	ldr	r2, [r7, #24]
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	69ba      	ldr	r2, [r7, #24]
 8003d82:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	3301      	adds	r3, #1
 8003d88:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	fa22 f303 	lsr.w	r3, r2, r3
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f47f ae63 	bne.w	8003a60 <HAL_GPIO_Init+0x14>
  }
}
 8003d9a:	bf00      	nop
 8003d9c:	bf00      	nop
 8003d9e:	3724      	adds	r7, #36	@ 0x24
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr
 8003da8:	58000400 	.word	0x58000400

08003dac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	460b      	mov	r3, r1
 8003db6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691a      	ldr	r2, [r3, #16]
 8003dbc:	887b      	ldrh	r3, [r7, #2]
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d002      	beq.n	8003dca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
 8003dc8:	e001      	b.n	8003dce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	460b      	mov	r3, r1
 8003de6:	807b      	strh	r3, [r7, #2]
 8003de8:	4613      	mov	r3, r2
 8003dea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003dec:	787b      	ldrb	r3, [r7, #1]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003df2:	887a      	ldrh	r2, [r7, #2]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003df8:	e003      	b.n	8003e02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003dfa:	887b      	ldrh	r3, [r7, #2]
 8003dfc:	041a      	lsls	r2, r3, #16
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	619a      	str	r2, [r3, #24]
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b085      	sub	sp, #20
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
 8003e16:	460b      	mov	r3, r1
 8003e18:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e20:	887a      	ldrh	r2, [r7, #2]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	4013      	ands	r3, r2
 8003e26:	041a      	lsls	r2, r3, #16
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	43d9      	mvns	r1, r3
 8003e2c:	887b      	ldrh	r3, [r7, #2]
 8003e2e:	400b      	ands	r3, r1
 8003e30:	431a      	orrs	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	619a      	str	r2, [r3, #24]
}
 8003e36:	bf00      	nop
 8003e38:	3714      	adds	r7, #20
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
	...

08003e44 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003e4c:	4b19      	ldr	r3, [pc, #100]	@ (8003eb4 <HAL_PWREx_ConfigSupply+0x70>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b04      	cmp	r3, #4
 8003e56:	d00a      	beq.n	8003e6e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003e58:	4b16      	ldr	r3, [pc, #88]	@ (8003eb4 <HAL_PWREx_ConfigSupply+0x70>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f003 0307 	and.w	r3, r3, #7
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d001      	beq.n	8003e6a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e01f      	b.n	8003eaa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	e01d      	b.n	8003eaa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003e6e:	4b11      	ldr	r3, [pc, #68]	@ (8003eb4 <HAL_PWREx_ConfigSupply+0x70>)
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	f023 0207 	bic.w	r2, r3, #7
 8003e76:	490f      	ldr	r1, [pc, #60]	@ (8003eb4 <HAL_PWREx_ConfigSupply+0x70>)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003e7e:	f7fe fb43 	bl	8002508 <HAL_GetTick>
 8003e82:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003e84:	e009      	b.n	8003e9a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003e86:	f7fe fb3f 	bl	8002508 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e94:	d901      	bls.n	8003e9a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e007      	b.n	8003eaa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003e9a:	4b06      	ldr	r3, [pc, #24]	@ (8003eb4 <HAL_PWREx_ConfigSupply+0x70>)
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ea2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ea6:	d1ee      	bne.n	8003e86 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	58024800 	.word	0x58024800

08003eb8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b08c      	sub	sp, #48	@ 0x30
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d102      	bne.n	8003ecc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	f000 bc48 	b.w	800475c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 8088 	beq.w	8003fea <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003eda:	4b99      	ldr	r3, [pc, #612]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003ee4:	4b96      	ldr	r3, [pc, #600]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eec:	2b10      	cmp	r3, #16
 8003eee:	d007      	beq.n	8003f00 <HAL_RCC_OscConfig+0x48>
 8003ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef2:	2b18      	cmp	r3, #24
 8003ef4:	d111      	bne.n	8003f1a <HAL_RCC_OscConfig+0x62>
 8003ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef8:	f003 0303 	and.w	r3, r3, #3
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d10c      	bne.n	8003f1a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f00:	4b8f      	ldr	r3, [pc, #572]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d06d      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x130>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d169      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	f000 bc21 	b.w	800475c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f22:	d106      	bne.n	8003f32 <HAL_RCC_OscConfig+0x7a>
 8003f24:	4b86      	ldr	r3, [pc, #536]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a85      	ldr	r2, [pc, #532]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f2e:	6013      	str	r3, [r2, #0]
 8003f30:	e02e      	b.n	8003f90 <HAL_RCC_OscConfig+0xd8>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d10c      	bne.n	8003f54 <HAL_RCC_OscConfig+0x9c>
 8003f3a:	4b81      	ldr	r3, [pc, #516]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a80      	ldr	r2, [pc, #512]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f44:	6013      	str	r3, [r2, #0]
 8003f46:	4b7e      	ldr	r3, [pc, #504]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a7d      	ldr	r2, [pc, #500]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	e01d      	b.n	8003f90 <HAL_RCC_OscConfig+0xd8>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f5c:	d10c      	bne.n	8003f78 <HAL_RCC_OscConfig+0xc0>
 8003f5e:	4b78      	ldr	r3, [pc, #480]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a77      	ldr	r2, [pc, #476]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f68:	6013      	str	r3, [r2, #0]
 8003f6a:	4b75      	ldr	r3, [pc, #468]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a74      	ldr	r2, [pc, #464]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f74:	6013      	str	r3, [r2, #0]
 8003f76:	e00b      	b.n	8003f90 <HAL_RCC_OscConfig+0xd8>
 8003f78:	4b71      	ldr	r3, [pc, #452]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a70      	ldr	r2, [pc, #448]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f82:	6013      	str	r3, [r2, #0]
 8003f84:	4b6e      	ldr	r3, [pc, #440]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a6d      	ldr	r2, [pc, #436]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003f8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d013      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f98:	f7fe fab6 	bl	8002508 <HAL_GetTick>
 8003f9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fa0:	f7fe fab2 	bl	8002508 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b64      	cmp	r3, #100	@ 0x64
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e3d4      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003fb2:	4b63      	ldr	r3, [pc, #396]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0f0      	beq.n	8003fa0 <HAL_RCC_OscConfig+0xe8>
 8003fbe:	e014      	b.n	8003fea <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc0:	f7fe faa2 	bl	8002508 <HAL_GetTick>
 8003fc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003fc6:	e008      	b.n	8003fda <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fc8:	f7fe fa9e 	bl	8002508 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b64      	cmp	r3, #100	@ 0x64
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e3c0      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003fda:	4b59      	ldr	r3, [pc, #356]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d1f0      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x110>
 8003fe6:	e000      	b.n	8003fea <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	f000 80ca 	beq.w	800418c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ff8:	4b51      	ldr	r3, [pc, #324]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004000:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004002:	4b4f      	ldr	r3, [pc, #316]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8004004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004006:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004008:	6a3b      	ldr	r3, [r7, #32]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d007      	beq.n	800401e <HAL_RCC_OscConfig+0x166>
 800400e:	6a3b      	ldr	r3, [r7, #32]
 8004010:	2b18      	cmp	r3, #24
 8004012:	d156      	bne.n	80040c2 <HAL_RCC_OscConfig+0x20a>
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d151      	bne.n	80040c2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800401e:	4b48      	ldr	r3, [pc, #288]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0304 	and.w	r3, r3, #4
 8004026:	2b00      	cmp	r3, #0
 8004028:	d005      	beq.n	8004036 <HAL_RCC_OscConfig+0x17e>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e392      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004036:	4b42      	ldr	r3, [pc, #264]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f023 0219 	bic.w	r2, r3, #25
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	493f      	ldr	r1, [pc, #252]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8004044:	4313      	orrs	r3, r2
 8004046:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004048:	f7fe fa5e 	bl	8002508 <HAL_GetTick>
 800404c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004050:	f7fe fa5a 	bl	8002508 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b02      	cmp	r3, #2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e37c      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004062:	4b37      	ldr	r3, [pc, #220]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0304 	and.w	r3, r3, #4
 800406a:	2b00      	cmp	r3, #0
 800406c:	d0f0      	beq.n	8004050 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800406e:	f7fe fa7b 	bl	8002568 <HAL_GetREVID>
 8004072:	4603      	mov	r3, r0
 8004074:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004078:	4293      	cmp	r3, r2
 800407a:	d817      	bhi.n	80040ac <HAL_RCC_OscConfig+0x1f4>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	691b      	ldr	r3, [r3, #16]
 8004080:	2b40      	cmp	r3, #64	@ 0x40
 8004082:	d108      	bne.n	8004096 <HAL_RCC_OscConfig+0x1de>
 8004084:	4b2e      	ldr	r3, [pc, #184]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800408c:	4a2c      	ldr	r2, [pc, #176]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 800408e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004092:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004094:	e07a      	b.n	800418c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004096:	4b2a      	ldr	r3, [pc, #168]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	031b      	lsls	r3, r3, #12
 80040a4:	4926      	ldr	r1, [pc, #152]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040aa:	e06f      	b.n	800418c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ac:	4b24      	ldr	r3, [pc, #144]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	061b      	lsls	r3, r3, #24
 80040ba:	4921      	ldr	r1, [pc, #132]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040c0:	e064      	b.n	800418c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d047      	beq.n	800415a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80040ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f023 0219 	bic.w	r2, r3, #25
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	491a      	ldr	r1, [pc, #104]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040dc:	f7fe fa14 	bl	8002508 <HAL_GetTick>
 80040e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040e4:	f7fe fa10 	bl	8002508 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e332      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040f6:	4b12      	ldr	r3, [pc, #72]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0304 	and.w	r3, r3, #4
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0f0      	beq.n	80040e4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004102:	f7fe fa31 	bl	8002568 <HAL_GetREVID>
 8004106:	4603      	mov	r3, r0
 8004108:	f241 0203 	movw	r2, #4099	@ 0x1003
 800410c:	4293      	cmp	r3, r2
 800410e:	d819      	bhi.n	8004144 <HAL_RCC_OscConfig+0x28c>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	2b40      	cmp	r3, #64	@ 0x40
 8004116:	d108      	bne.n	800412a <HAL_RCC_OscConfig+0x272>
 8004118:	4b09      	ldr	r3, [pc, #36]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004120:	4a07      	ldr	r2, [pc, #28]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 8004122:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004126:	6053      	str	r3, [r2, #4]
 8004128:	e030      	b.n	800418c <HAL_RCC_OscConfig+0x2d4>
 800412a:	4b05      	ldr	r3, [pc, #20]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	031b      	lsls	r3, r3, #12
 8004138:	4901      	ldr	r1, [pc, #4]	@ (8004140 <HAL_RCC_OscConfig+0x288>)
 800413a:	4313      	orrs	r3, r2
 800413c:	604b      	str	r3, [r1, #4]
 800413e:	e025      	b.n	800418c <HAL_RCC_OscConfig+0x2d4>
 8004140:	58024400 	.word	0x58024400
 8004144:	4b9a      	ldr	r3, [pc, #616]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	061b      	lsls	r3, r3, #24
 8004152:	4997      	ldr	r1, [pc, #604]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004154:	4313      	orrs	r3, r2
 8004156:	604b      	str	r3, [r1, #4]
 8004158:	e018      	b.n	800418c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800415a:	4b95      	ldr	r3, [pc, #596]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a94      	ldr	r2, [pc, #592]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004160:	f023 0301 	bic.w	r3, r3, #1
 8004164:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004166:	f7fe f9cf 	bl	8002508 <HAL_GetTick>
 800416a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800416c:	e008      	b.n	8004180 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800416e:	f7fe f9cb 	bl	8002508 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e2ed      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004180:	4b8b      	ldr	r3, [pc, #556]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1f0      	bne.n	800416e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0310 	and.w	r3, r3, #16
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 80a9 	beq.w	80042ec <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800419a:	4b85      	ldr	r3, [pc, #532]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041a2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80041a4:	4b82      	ldr	r3, [pc, #520]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 80041a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	2b08      	cmp	r3, #8
 80041ae:	d007      	beq.n	80041c0 <HAL_RCC_OscConfig+0x308>
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	2b18      	cmp	r3, #24
 80041b4:	d13a      	bne.n	800422c <HAL_RCC_OscConfig+0x374>
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f003 0303 	and.w	r3, r3, #3
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d135      	bne.n	800422c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80041c0:	4b7b      	ldr	r3, [pc, #492]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d005      	beq.n	80041d8 <HAL_RCC_OscConfig+0x320>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	69db      	ldr	r3, [r3, #28]
 80041d0:	2b80      	cmp	r3, #128	@ 0x80
 80041d2:	d001      	beq.n	80041d8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e2c1      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041d8:	f7fe f9c6 	bl	8002568 <HAL_GetREVID>
 80041dc:	4603      	mov	r3, r0
 80041de:	f241 0203 	movw	r2, #4099	@ 0x1003
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d817      	bhi.n	8004216 <HAL_RCC_OscConfig+0x35e>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a1b      	ldr	r3, [r3, #32]
 80041ea:	2b20      	cmp	r3, #32
 80041ec:	d108      	bne.n	8004200 <HAL_RCC_OscConfig+0x348>
 80041ee:	4b70      	ldr	r3, [pc, #448]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80041f6:	4a6e      	ldr	r2, [pc, #440]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 80041f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80041fc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80041fe:	e075      	b.n	80042ec <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004200:	4b6b      	ldr	r3, [pc, #428]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a1b      	ldr	r3, [r3, #32]
 800420c:	069b      	lsls	r3, r3, #26
 800420e:	4968      	ldr	r1, [pc, #416]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004210:	4313      	orrs	r3, r2
 8004212:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004214:	e06a      	b.n	80042ec <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004216:	4b66      	ldr	r3, [pc, #408]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a1b      	ldr	r3, [r3, #32]
 8004222:	061b      	lsls	r3, r3, #24
 8004224:	4962      	ldr	r1, [pc, #392]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004226:	4313      	orrs	r3, r2
 8004228:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800422a:	e05f      	b.n	80042ec <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	69db      	ldr	r3, [r3, #28]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d042      	beq.n	80042ba <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004234:	4b5e      	ldr	r3, [pc, #376]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a5d      	ldr	r2, [pc, #372]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 800423a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800423e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004240:	f7fe f962 	bl	8002508 <HAL_GetTick>
 8004244:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004248:	f7fe f95e 	bl	8002508 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e280      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800425a:	4b55      	ldr	r3, [pc, #340]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0f0      	beq.n	8004248 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004266:	f7fe f97f 	bl	8002568 <HAL_GetREVID>
 800426a:	4603      	mov	r3, r0
 800426c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004270:	4293      	cmp	r3, r2
 8004272:	d817      	bhi.n	80042a4 <HAL_RCC_OscConfig+0x3ec>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a1b      	ldr	r3, [r3, #32]
 8004278:	2b20      	cmp	r3, #32
 800427a:	d108      	bne.n	800428e <HAL_RCC_OscConfig+0x3d6>
 800427c:	4b4c      	ldr	r3, [pc, #304]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004284:	4a4a      	ldr	r2, [pc, #296]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004286:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800428a:	6053      	str	r3, [r2, #4]
 800428c:	e02e      	b.n	80042ec <HAL_RCC_OscConfig+0x434>
 800428e:	4b48      	ldr	r3, [pc, #288]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	069b      	lsls	r3, r3, #26
 800429c:	4944      	ldr	r1, [pc, #272]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	604b      	str	r3, [r1, #4]
 80042a2:	e023      	b.n	80042ec <HAL_RCC_OscConfig+0x434>
 80042a4:	4b42      	ldr	r3, [pc, #264]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	061b      	lsls	r3, r3, #24
 80042b2:	493f      	ldr	r1, [pc, #252]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	60cb      	str	r3, [r1, #12]
 80042b8:	e018      	b.n	80042ec <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80042ba:	4b3d      	ldr	r3, [pc, #244]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a3c      	ldr	r2, [pc, #240]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 80042c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c6:	f7fe f91f 	bl	8002508 <HAL_GetTick>
 80042ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80042cc:	e008      	b.n	80042e0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80042ce:	f7fe f91b 	bl	8002508 <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d901      	bls.n	80042e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e23d      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80042e0:	4b33      	ldr	r3, [pc, #204]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1f0      	bne.n	80042ce <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0308 	and.w	r3, r3, #8
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d036      	beq.n	8004366 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	695b      	ldr	r3, [r3, #20]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d019      	beq.n	8004334 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004300:	4b2b      	ldr	r3, [pc, #172]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004302:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004304:	4a2a      	ldr	r2, [pc, #168]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004306:	f043 0301 	orr.w	r3, r3, #1
 800430a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800430c:	f7fe f8fc 	bl	8002508 <HAL_GetTick>
 8004310:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004314:	f7fe f8f8 	bl	8002508 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e21a      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004326:	4b22      	ldr	r3, [pc, #136]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004328:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0f0      	beq.n	8004314 <HAL_RCC_OscConfig+0x45c>
 8004332:	e018      	b.n	8004366 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004334:	4b1e      	ldr	r3, [pc, #120]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004336:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004338:	4a1d      	ldr	r2, [pc, #116]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 800433a:	f023 0301 	bic.w	r3, r3, #1
 800433e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004340:	f7fe f8e2 	bl	8002508 <HAL_GetTick>
 8004344:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004346:	e008      	b.n	800435a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004348:	f7fe f8de 	bl	8002508 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e200      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800435a:	4b15      	ldr	r3, [pc, #84]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 800435c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800435e:	f003 0302 	and.w	r3, r3, #2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1f0      	bne.n	8004348 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0320 	and.w	r3, r3, #32
 800436e:	2b00      	cmp	r3, #0
 8004370:	d039      	beq.n	80043e6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	699b      	ldr	r3, [r3, #24]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d01c      	beq.n	80043b4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800437a:	4b0d      	ldr	r3, [pc, #52]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a0c      	ldr	r2, [pc, #48]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 8004380:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004384:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004386:	f7fe f8bf 	bl	8002508 <HAL_GetTick>
 800438a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800438c:	e008      	b.n	80043a0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800438e:	f7fe f8bb 	bl	8002508 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b02      	cmp	r3, #2
 800439a:	d901      	bls.n	80043a0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e1dd      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80043a0:	4b03      	ldr	r3, [pc, #12]	@ (80043b0 <HAL_RCC_OscConfig+0x4f8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d0f0      	beq.n	800438e <HAL_RCC_OscConfig+0x4d6>
 80043ac:	e01b      	b.n	80043e6 <HAL_RCC_OscConfig+0x52e>
 80043ae:	bf00      	nop
 80043b0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80043b4:	4b9b      	ldr	r3, [pc, #620]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a9a      	ldr	r2, [pc, #616]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80043ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043be:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80043c0:	f7fe f8a2 	bl	8002508 <HAL_GetTick>
 80043c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80043c6:	e008      	b.n	80043da <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043c8:	f7fe f89e 	bl	8002508 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e1c0      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80043da:	4b92      	ldr	r3, [pc, #584]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1f0      	bne.n	80043c8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0304 	and.w	r3, r3, #4
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 8081 	beq.w	80044f6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80043f4:	4b8c      	ldr	r3, [pc, #560]	@ (8004628 <HAL_RCC_OscConfig+0x770>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a8b      	ldr	r2, [pc, #556]	@ (8004628 <HAL_RCC_OscConfig+0x770>)
 80043fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004400:	f7fe f882 	bl	8002508 <HAL_GetTick>
 8004404:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004406:	e008      	b.n	800441a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004408:	f7fe f87e 	bl	8002508 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b64      	cmp	r3, #100	@ 0x64
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e1a0      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800441a:	4b83      	ldr	r3, [pc, #524]	@ (8004628 <HAL_RCC_OscConfig+0x770>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004422:	2b00      	cmp	r3, #0
 8004424:	d0f0      	beq.n	8004408 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	2b01      	cmp	r3, #1
 800442c:	d106      	bne.n	800443c <HAL_RCC_OscConfig+0x584>
 800442e:	4b7d      	ldr	r3, [pc, #500]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004432:	4a7c      	ldr	r2, [pc, #496]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004434:	f043 0301 	orr.w	r3, r3, #1
 8004438:	6713      	str	r3, [r2, #112]	@ 0x70
 800443a:	e02d      	b.n	8004498 <HAL_RCC_OscConfig+0x5e0>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d10c      	bne.n	800445e <HAL_RCC_OscConfig+0x5a6>
 8004444:	4b77      	ldr	r3, [pc, #476]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004448:	4a76      	ldr	r2, [pc, #472]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 800444a:	f023 0301 	bic.w	r3, r3, #1
 800444e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004450:	4b74      	ldr	r3, [pc, #464]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004454:	4a73      	ldr	r2, [pc, #460]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004456:	f023 0304 	bic.w	r3, r3, #4
 800445a:	6713      	str	r3, [r2, #112]	@ 0x70
 800445c:	e01c      	b.n	8004498 <HAL_RCC_OscConfig+0x5e0>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	2b05      	cmp	r3, #5
 8004464:	d10c      	bne.n	8004480 <HAL_RCC_OscConfig+0x5c8>
 8004466:	4b6f      	ldr	r3, [pc, #444]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446a:	4a6e      	ldr	r2, [pc, #440]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 800446c:	f043 0304 	orr.w	r3, r3, #4
 8004470:	6713      	str	r3, [r2, #112]	@ 0x70
 8004472:	4b6c      	ldr	r3, [pc, #432]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004476:	4a6b      	ldr	r2, [pc, #428]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004478:	f043 0301 	orr.w	r3, r3, #1
 800447c:	6713      	str	r3, [r2, #112]	@ 0x70
 800447e:	e00b      	b.n	8004498 <HAL_RCC_OscConfig+0x5e0>
 8004480:	4b68      	ldr	r3, [pc, #416]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004482:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004484:	4a67      	ldr	r2, [pc, #412]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004486:	f023 0301 	bic.w	r3, r3, #1
 800448a:	6713      	str	r3, [r2, #112]	@ 0x70
 800448c:	4b65      	ldr	r3, [pc, #404]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 800448e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004490:	4a64      	ldr	r2, [pc, #400]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004492:	f023 0304 	bic.w	r3, r3, #4
 8004496:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d015      	beq.n	80044cc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a0:	f7fe f832 	bl	8002508 <HAL_GetTick>
 80044a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044a6:	e00a      	b.n	80044be <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a8:	f7fe f82e 	bl	8002508 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e14e      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044be:	4b59      	ldr	r3, [pc, #356]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80044c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d0ee      	beq.n	80044a8 <HAL_RCC_OscConfig+0x5f0>
 80044ca:	e014      	b.n	80044f6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044cc:	f7fe f81c 	bl	8002508 <HAL_GetTick>
 80044d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80044d2:	e00a      	b.n	80044ea <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044d4:	f7fe f818 	bl	8002508 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d901      	bls.n	80044ea <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e138      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80044ea:	4b4e      	ldr	r3, [pc, #312]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80044ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1ee      	bne.n	80044d4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f000 812d 	beq.w	800475a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004500:	4b48      	ldr	r3, [pc, #288]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004508:	2b18      	cmp	r3, #24
 800450a:	f000 80bd 	beq.w	8004688 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004512:	2b02      	cmp	r3, #2
 8004514:	f040 809e 	bne.w	8004654 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004518:	4b42      	ldr	r3, [pc, #264]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a41      	ldr	r2, [pc, #260]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 800451e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004522:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004524:	f7fd fff0 	bl	8002508 <HAL_GetTick>
 8004528:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800452a:	e008      	b.n	800453e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800452c:	f7fd ffec 	bl	8002508 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d901      	bls.n	800453e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e10e      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800453e:	4b39      	ldr	r3, [pc, #228]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1f0      	bne.n	800452c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800454a:	4b36      	ldr	r3, [pc, #216]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 800454c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800454e:	4b37      	ldr	r3, [pc, #220]	@ (800462c <HAL_RCC_OscConfig+0x774>)
 8004550:	4013      	ands	r3, r2
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800455a:	0112      	lsls	r2, r2, #4
 800455c:	430a      	orrs	r2, r1
 800455e:	4931      	ldr	r1, [pc, #196]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004560:	4313      	orrs	r3, r2
 8004562:	628b      	str	r3, [r1, #40]	@ 0x28
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004568:	3b01      	subs	r3, #1
 800456a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004572:	3b01      	subs	r3, #1
 8004574:	025b      	lsls	r3, r3, #9
 8004576:	b29b      	uxth	r3, r3
 8004578:	431a      	orrs	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800457e:	3b01      	subs	r3, #1
 8004580:	041b      	lsls	r3, r3, #16
 8004582:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004586:	431a      	orrs	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800458c:	3b01      	subs	r3, #1
 800458e:	061b      	lsls	r3, r3, #24
 8004590:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004594:	4923      	ldr	r1, [pc, #140]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004596:	4313      	orrs	r3, r2
 8004598:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800459a:	4b22      	ldr	r3, [pc, #136]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 800459c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459e:	4a21      	ldr	r2, [pc, #132]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045a0:	f023 0301 	bic.w	r3, r3, #1
 80045a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80045a6:	4b1f      	ldr	r3, [pc, #124]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045aa:	4b21      	ldr	r3, [pc, #132]	@ (8004630 <HAL_RCC_OscConfig+0x778>)
 80045ac:	4013      	ands	r3, r2
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80045b2:	00d2      	lsls	r2, r2, #3
 80045b4:	491b      	ldr	r1, [pc, #108]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80045ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045be:	f023 020c 	bic.w	r2, r3, #12
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c6:	4917      	ldr	r1, [pc, #92]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80045cc:	4b15      	ldr	r3, [pc, #84]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d0:	f023 0202 	bic.w	r2, r3, #2
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d8:	4912      	ldr	r1, [pc, #72]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80045de:	4b11      	ldr	r3, [pc, #68]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e2:	4a10      	ldr	r2, [pc, #64]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ee:	4a0d      	ldr	r2, [pc, #52]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80045f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fa:	4a0a      	ldr	r2, [pc, #40]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 80045fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004600:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004602:	4b08      	ldr	r3, [pc, #32]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004606:	4a07      	ldr	r2, [pc, #28]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004608:	f043 0301 	orr.w	r3, r3, #1
 800460c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800460e:	4b05      	ldr	r3, [pc, #20]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a04      	ldr	r2, [pc, #16]	@ (8004624 <HAL_RCC_OscConfig+0x76c>)
 8004614:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004618:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800461a:	f7fd ff75 	bl	8002508 <HAL_GetTick>
 800461e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004620:	e011      	b.n	8004646 <HAL_RCC_OscConfig+0x78e>
 8004622:	bf00      	nop
 8004624:	58024400 	.word	0x58024400
 8004628:	58024800 	.word	0x58024800
 800462c:	fffffc0c 	.word	0xfffffc0c
 8004630:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004634:	f7fd ff68 	bl	8002508 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b02      	cmp	r3, #2
 8004640:	d901      	bls.n	8004646 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e08a      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004646:	4b47      	ldr	r3, [pc, #284]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d0f0      	beq.n	8004634 <HAL_RCC_OscConfig+0x77c>
 8004652:	e082      	b.n	800475a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004654:	4b43      	ldr	r3, [pc, #268]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a42      	ldr	r2, [pc, #264]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 800465a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800465e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004660:	f7fd ff52 	bl	8002508 <HAL_GetTick>
 8004664:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004666:	e008      	b.n	800467a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004668:	f7fd ff4e 	bl	8002508 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e070      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800467a:	4b3a      	ldr	r3, [pc, #232]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1f0      	bne.n	8004668 <HAL_RCC_OscConfig+0x7b0>
 8004686:	e068      	b.n	800475a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004688:	4b36      	ldr	r3, [pc, #216]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 800468a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800468c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800468e:	4b35      	ldr	r3, [pc, #212]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 8004690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004692:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004698:	2b01      	cmp	r3, #1
 800469a:	d031      	beq.n	8004700 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	f003 0203 	and.w	r2, r3, #3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d12a      	bne.n	8004700 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	091b      	lsrs	r3, r3, #4
 80046ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d122      	bne.n	8004700 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d11a      	bne.n	8004700 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	0a5b      	lsrs	r3, r3, #9
 80046ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046d6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80046d8:	429a      	cmp	r2, r3
 80046da:	d111      	bne.n	8004700 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	0c1b      	lsrs	r3, r3, #16
 80046e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d108      	bne.n	8004700 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	0e1b      	lsrs	r3, r3, #24
 80046f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046fa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d001      	beq.n	8004704 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e02b      	b.n	800475c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004704:	4b17      	ldr	r3, [pc, #92]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 8004706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004708:	08db      	lsrs	r3, r3, #3
 800470a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800470e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004714:	693a      	ldr	r2, [r7, #16]
 8004716:	429a      	cmp	r2, r3
 8004718:	d01f      	beq.n	800475a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800471a:	4b12      	ldr	r3, [pc, #72]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 800471c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800471e:	4a11      	ldr	r2, [pc, #68]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 8004720:	f023 0301 	bic.w	r3, r3, #1
 8004724:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004726:	f7fd feef 	bl	8002508 <HAL_GetTick>
 800472a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800472c:	bf00      	nop
 800472e:	f7fd feeb 	bl	8002508 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004736:	4293      	cmp	r3, r2
 8004738:	d0f9      	beq.n	800472e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800473a:	4b0a      	ldr	r3, [pc, #40]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 800473c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800473e:	4b0a      	ldr	r3, [pc, #40]	@ (8004768 <HAL_RCC_OscConfig+0x8b0>)
 8004740:	4013      	ands	r3, r2
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004746:	00d2      	lsls	r2, r2, #3
 8004748:	4906      	ldr	r1, [pc, #24]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 800474a:	4313      	orrs	r3, r2
 800474c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800474e:	4b05      	ldr	r3, [pc, #20]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 8004750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004752:	4a04      	ldr	r2, [pc, #16]	@ (8004764 <HAL_RCC_OscConfig+0x8ac>)
 8004754:	f043 0301 	orr.w	r3, r3, #1
 8004758:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	3730      	adds	r7, #48	@ 0x30
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}
 8004764:	58024400 	.word	0x58024400
 8004768:	ffff0007 	.word	0xffff0007

0800476c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e19c      	b.n	8004aba <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004780:	4b8a      	ldr	r3, [pc, #552]	@ (80049ac <HAL_RCC_ClockConfig+0x240>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 030f 	and.w	r3, r3, #15
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	429a      	cmp	r2, r3
 800478c:	d910      	bls.n	80047b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800478e:	4b87      	ldr	r3, [pc, #540]	@ (80049ac <HAL_RCC_ClockConfig+0x240>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f023 020f 	bic.w	r2, r3, #15
 8004796:	4985      	ldr	r1, [pc, #532]	@ (80049ac <HAL_RCC_ClockConfig+0x240>)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	4313      	orrs	r3, r2
 800479c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800479e:	4b83      	ldr	r3, [pc, #524]	@ (80049ac <HAL_RCC_ClockConfig+0x240>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 030f 	and.w	r3, r3, #15
 80047a6:	683a      	ldr	r2, [r7, #0]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d001      	beq.n	80047b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e184      	b.n	8004aba <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0304 	and.w	r3, r3, #4
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d010      	beq.n	80047de <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	691a      	ldr	r2, [r3, #16]
 80047c0:	4b7b      	ldr	r3, [pc, #492]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d908      	bls.n	80047de <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80047cc:	4b78      	ldr	r3, [pc, #480]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	4975      	ldr	r1, [pc, #468]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0308 	and.w	r3, r3, #8
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d010      	beq.n	800480c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	695a      	ldr	r2, [r3, #20]
 80047ee:	4b70      	ldr	r3, [pc, #448]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80047f0:	69db      	ldr	r3, [r3, #28]
 80047f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d908      	bls.n	800480c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80047fa:	4b6d      	ldr	r3, [pc, #436]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80047fc:	69db      	ldr	r3, [r3, #28]
 80047fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	496a      	ldr	r1, [pc, #424]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 8004808:	4313      	orrs	r3, r2
 800480a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0310 	and.w	r3, r3, #16
 8004814:	2b00      	cmp	r3, #0
 8004816:	d010      	beq.n	800483a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	699a      	ldr	r2, [r3, #24]
 800481c:	4b64      	ldr	r3, [pc, #400]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 800481e:	69db      	ldr	r3, [r3, #28]
 8004820:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004824:	429a      	cmp	r2, r3
 8004826:	d908      	bls.n	800483a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004828:	4b61      	ldr	r3, [pc, #388]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 800482a:	69db      	ldr	r3, [r3, #28]
 800482c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	495e      	ldr	r1, [pc, #376]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 8004836:	4313      	orrs	r3, r2
 8004838:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0320 	and.w	r3, r3, #32
 8004842:	2b00      	cmp	r3, #0
 8004844:	d010      	beq.n	8004868 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	69da      	ldr	r2, [r3, #28]
 800484a:	4b59      	ldr	r3, [pc, #356]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004852:	429a      	cmp	r2, r3
 8004854:	d908      	bls.n	8004868 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004856:	4b56      	ldr	r3, [pc, #344]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	69db      	ldr	r3, [r3, #28]
 8004862:	4953      	ldr	r1, [pc, #332]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 8004864:	4313      	orrs	r3, r2
 8004866:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d010      	beq.n	8004896 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	68da      	ldr	r2, [r3, #12]
 8004878:	4b4d      	ldr	r3, [pc, #308]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	f003 030f 	and.w	r3, r3, #15
 8004880:	429a      	cmp	r2, r3
 8004882:	d908      	bls.n	8004896 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004884:	4b4a      	ldr	r3, [pc, #296]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	f023 020f 	bic.w	r2, r3, #15
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	4947      	ldr	r1, [pc, #284]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 8004892:	4313      	orrs	r3, r2
 8004894:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0301 	and.w	r3, r3, #1
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d055      	beq.n	800494e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80048a2:	4b43      	ldr	r3, [pc, #268]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	4940      	ldr	r1, [pc, #256]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d107      	bne.n	80048cc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80048bc:	4b3c      	ldr	r3, [pc, #240]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d121      	bne.n	800490c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e0f6      	b.n	8004aba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b03      	cmp	r3, #3
 80048d2:	d107      	bne.n	80048e4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80048d4:	4b36      	ldr	r3, [pc, #216]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d115      	bne.n	800490c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e0ea      	b.n	8004aba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d107      	bne.n	80048fc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80048ec:	4b30      	ldr	r3, [pc, #192]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d109      	bne.n	800490c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e0de      	b.n	8004aba <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048fc:	4b2c      	ldr	r3, [pc, #176]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0d6      	b.n	8004aba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800490c:	4b28      	ldr	r3, [pc, #160]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	f023 0207 	bic.w	r2, r3, #7
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	4925      	ldr	r1, [pc, #148]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 800491a:	4313      	orrs	r3, r2
 800491c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800491e:	f7fd fdf3 	bl	8002508 <HAL_GetTick>
 8004922:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004924:	e00a      	b.n	800493c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004926:	f7fd fdef 	bl	8002508 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004934:	4293      	cmp	r3, r2
 8004936:	d901      	bls.n	800493c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	e0be      	b.n	8004aba <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800493c:	4b1c      	ldr	r3, [pc, #112]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	00db      	lsls	r3, r3, #3
 800494a:	429a      	cmp	r2, r3
 800494c:	d1eb      	bne.n	8004926 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b00      	cmp	r3, #0
 8004958:	d010      	beq.n	800497c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	4b14      	ldr	r3, [pc, #80]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	f003 030f 	and.w	r3, r3, #15
 8004966:	429a      	cmp	r2, r3
 8004968:	d208      	bcs.n	800497c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800496a:	4b11      	ldr	r3, [pc, #68]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	f023 020f 	bic.w	r2, r3, #15
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	490e      	ldr	r1, [pc, #56]	@ (80049b0 <HAL_RCC_ClockConfig+0x244>)
 8004978:	4313      	orrs	r3, r2
 800497a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800497c:	4b0b      	ldr	r3, [pc, #44]	@ (80049ac <HAL_RCC_ClockConfig+0x240>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 030f 	and.w	r3, r3, #15
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d214      	bcs.n	80049b4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800498a:	4b08      	ldr	r3, [pc, #32]	@ (80049ac <HAL_RCC_ClockConfig+0x240>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f023 020f 	bic.w	r2, r3, #15
 8004992:	4906      	ldr	r1, [pc, #24]	@ (80049ac <HAL_RCC_ClockConfig+0x240>)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	4313      	orrs	r3, r2
 8004998:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800499a:	4b04      	ldr	r3, [pc, #16]	@ (80049ac <HAL_RCC_ClockConfig+0x240>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 030f 	and.w	r3, r3, #15
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d005      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e086      	b.n	8004aba <HAL_RCC_ClockConfig+0x34e>
 80049ac:	52002000 	.word	0x52002000
 80049b0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d010      	beq.n	80049e2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	691a      	ldr	r2, [r3, #16]
 80049c4:	4b3f      	ldr	r3, [pc, #252]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d208      	bcs.n	80049e2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80049d0:	4b3c      	ldr	r3, [pc, #240]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	4939      	ldr	r1, [pc, #228]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0308 	and.w	r3, r3, #8
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d010      	beq.n	8004a10 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	695a      	ldr	r2, [r3, #20]
 80049f2:	4b34      	ldr	r3, [pc, #208]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d208      	bcs.n	8004a10 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80049fe:	4b31      	ldr	r3, [pc, #196]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	492e      	ldr	r1, [pc, #184]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0310 	and.w	r3, r3, #16
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d010      	beq.n	8004a3e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	699a      	ldr	r2, [r3, #24]
 8004a20:	4b28      	ldr	r3, [pc, #160]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 8004a22:	69db      	ldr	r3, [r3, #28]
 8004a24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d208      	bcs.n	8004a3e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004a2c:	4b25      	ldr	r3, [pc, #148]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 8004a2e:	69db      	ldr	r3, [r3, #28]
 8004a30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	4922      	ldr	r1, [pc, #136]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0320 	and.w	r3, r3, #32
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d010      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	69da      	ldr	r2, [r3, #28]
 8004a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d208      	bcs.n	8004a6c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 8004a5c:	6a1b      	ldr	r3, [r3, #32]
 8004a5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	4917      	ldr	r1, [pc, #92]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a6c:	f000 f834 	bl	8004ad8 <HAL_RCC_GetSysClockFreq>
 8004a70:	4602      	mov	r2, r0
 8004a72:	4b14      	ldr	r3, [pc, #80]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	0a1b      	lsrs	r3, r3, #8
 8004a78:	f003 030f 	and.w	r3, r3, #15
 8004a7c:	4912      	ldr	r1, [pc, #72]	@ (8004ac8 <HAL_RCC_ClockConfig+0x35c>)
 8004a7e:	5ccb      	ldrb	r3, [r1, r3]
 8004a80:	f003 031f 	and.w	r3, r3, #31
 8004a84:	fa22 f303 	lsr.w	r3, r2, r3
 8004a88:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004ac4 <HAL_RCC_ClockConfig+0x358>)
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	f003 030f 	and.w	r3, r3, #15
 8004a92:	4a0d      	ldr	r2, [pc, #52]	@ (8004ac8 <HAL_RCC_ClockConfig+0x35c>)
 8004a94:	5cd3      	ldrb	r3, [r2, r3]
 8004a96:	f003 031f 	and.w	r3, r3, #31
 8004a9a:	693a      	ldr	r2, [r7, #16]
 8004a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8004aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8004acc <HAL_RCC_ClockConfig+0x360>)
 8004aa2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004aa4:	4a0a      	ldr	r2, [pc, #40]	@ (8004ad0 <HAL_RCC_ClockConfig+0x364>)
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad4 <HAL_RCC_ClockConfig+0x368>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f7fd fce0 	bl	8002474 <HAL_InitTick>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	58024400 	.word	0x58024400
 8004ac8:	0800a530 	.word	0x0800a530
 8004acc:	24000020 	.word	0x24000020
 8004ad0:	2400001c 	.word	0x2400001c
 8004ad4:	24000024 	.word	0x24000024

08004ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b089      	sub	sp, #36	@ 0x24
 8004adc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ade:	4bb3      	ldr	r3, [pc, #716]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ae6:	2b18      	cmp	r3, #24
 8004ae8:	f200 8155 	bhi.w	8004d96 <HAL_RCC_GetSysClockFreq+0x2be>
 8004aec:	a201      	add	r2, pc, #4	@ (adr r2, 8004af4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af2:	bf00      	nop
 8004af4:	08004b59 	.word	0x08004b59
 8004af8:	08004d97 	.word	0x08004d97
 8004afc:	08004d97 	.word	0x08004d97
 8004b00:	08004d97 	.word	0x08004d97
 8004b04:	08004d97 	.word	0x08004d97
 8004b08:	08004d97 	.word	0x08004d97
 8004b0c:	08004d97 	.word	0x08004d97
 8004b10:	08004d97 	.word	0x08004d97
 8004b14:	08004b7f 	.word	0x08004b7f
 8004b18:	08004d97 	.word	0x08004d97
 8004b1c:	08004d97 	.word	0x08004d97
 8004b20:	08004d97 	.word	0x08004d97
 8004b24:	08004d97 	.word	0x08004d97
 8004b28:	08004d97 	.word	0x08004d97
 8004b2c:	08004d97 	.word	0x08004d97
 8004b30:	08004d97 	.word	0x08004d97
 8004b34:	08004b85 	.word	0x08004b85
 8004b38:	08004d97 	.word	0x08004d97
 8004b3c:	08004d97 	.word	0x08004d97
 8004b40:	08004d97 	.word	0x08004d97
 8004b44:	08004d97 	.word	0x08004d97
 8004b48:	08004d97 	.word	0x08004d97
 8004b4c:	08004d97 	.word	0x08004d97
 8004b50:	08004d97 	.word	0x08004d97
 8004b54:	08004b8b 	.word	0x08004b8b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b58:	4b94      	ldr	r3, [pc, #592]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0320 	and.w	r3, r3, #32
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d009      	beq.n	8004b78 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b64:	4b91      	ldr	r3, [pc, #580]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	08db      	lsrs	r3, r3, #3
 8004b6a:	f003 0303 	and.w	r3, r3, #3
 8004b6e:	4a90      	ldr	r2, [pc, #576]	@ (8004db0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004b70:	fa22 f303 	lsr.w	r3, r2, r3
 8004b74:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004b76:	e111      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004b78:	4b8d      	ldr	r3, [pc, #564]	@ (8004db0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004b7a:	61bb      	str	r3, [r7, #24]
      break;
 8004b7c:	e10e      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004b7e:	4b8d      	ldr	r3, [pc, #564]	@ (8004db4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004b80:	61bb      	str	r3, [r7, #24]
      break;
 8004b82:	e10b      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004b84:	4b8c      	ldr	r3, [pc, #560]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004b86:	61bb      	str	r3, [r7, #24]
      break;
 8004b88:	e108      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b8a:	4b88      	ldr	r3, [pc, #544]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8e:	f003 0303 	and.w	r3, r3, #3
 8004b92:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004b94:	4b85      	ldr	r3, [pc, #532]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b98:	091b      	lsrs	r3, r3, #4
 8004b9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b9e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004ba0:	4b82      	ldr	r3, [pc, #520]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004baa:	4b80      	ldr	r3, [pc, #512]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bae:	08db      	lsrs	r3, r3, #3
 8004bb0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	fb02 f303 	mul.w	r3, r2, r3
 8004bba:	ee07 3a90 	vmov	s15, r3
 8004bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bc2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f000 80e1 	beq.w	8004d90 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	f000 8083 	beq.w	8004cdc <HAL_RCC_GetSysClockFreq+0x204>
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	2b02      	cmp	r3, #2
 8004bda:	f200 80a1 	bhi.w	8004d20 <HAL_RCC_GetSysClockFreq+0x248>
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d003      	beq.n	8004bec <HAL_RCC_GetSysClockFreq+0x114>
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d056      	beq.n	8004c98 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004bea:	e099      	b.n	8004d20 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bec:	4b6f      	ldr	r3, [pc, #444]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0320 	and.w	r3, r3, #32
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d02d      	beq.n	8004c54 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bf8:	4b6c      	ldr	r3, [pc, #432]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	08db      	lsrs	r3, r3, #3
 8004bfe:	f003 0303 	and.w	r3, r3, #3
 8004c02:	4a6b      	ldr	r2, [pc, #428]	@ (8004db0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004c04:	fa22 f303 	lsr.w	r3, r2, r3
 8004c08:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	ee07 3a90 	vmov	s15, r3
 8004c10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	ee07 3a90 	vmov	s15, r3
 8004c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c22:	4b62      	ldr	r3, [pc, #392]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c2a:	ee07 3a90 	vmov	s15, r3
 8004c2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c32:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c36:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004dbc <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c4e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004c52:	e087      	b.n	8004d64 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	ee07 3a90 	vmov	s15, r3
 8004c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c5e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004dc0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004c62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c66:	4b51      	ldr	r3, [pc, #324]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c6e:	ee07 3a90 	vmov	s15, r3
 8004c72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c76:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c7a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004dbc <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c92:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004c96:	e065      	b.n	8004d64 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	ee07 3a90 	vmov	s15, r3
 8004c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ca2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004dc4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004ca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004caa:	4b40      	ldr	r3, [pc, #256]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cb2:	ee07 3a90 	vmov	s15, r3
 8004cb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cba:	ed97 6a02 	vldr	s12, [r7, #8]
 8004cbe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004dbc <HAL_RCC_GetSysClockFreq+0x2e4>
 8004cc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cd6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004cda:	e043      	b.n	8004d64 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	ee07 3a90 	vmov	s15, r3
 8004ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ce6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004dc8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004cea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cee:	4b2f      	ldr	r3, [pc, #188]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cf6:	ee07 3a90 	vmov	s15, r3
 8004cfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cfe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d02:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004dbc <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004d1e:	e021      	b.n	8004d64 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	ee07 3a90 	vmov	s15, r3
 8004d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d2a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004dc4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004d2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d32:	4b1e      	ldr	r3, [pc, #120]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d3a:	ee07 3a90 	vmov	s15, r3
 8004d3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d42:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d46:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004dbc <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004d62:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004d64:	4b11      	ldr	r3, [pc, #68]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d68:	0a5b      	lsrs	r3, r3, #9
 8004d6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d6e:	3301      	adds	r3, #1
 8004d70:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	ee07 3a90 	vmov	s15, r3
 8004d78:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d7c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d88:	ee17 3a90 	vmov	r3, s15
 8004d8c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004d8e:	e005      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004d90:	2300      	movs	r3, #0
 8004d92:	61bb      	str	r3, [r7, #24]
      break;
 8004d94:	e002      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004d96:	4b07      	ldr	r3, [pc, #28]	@ (8004db4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004d98:	61bb      	str	r3, [r7, #24]
      break;
 8004d9a:	bf00      	nop
  }

  return sysclockfreq;
 8004d9c:	69bb      	ldr	r3, [r7, #24]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3724      	adds	r7, #36	@ 0x24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	58024400 	.word	0x58024400
 8004db0:	03d09000 	.word	0x03d09000
 8004db4:	003d0900 	.word	0x003d0900
 8004db8:	017d7840 	.word	0x017d7840
 8004dbc:	46000000 	.word	0x46000000
 8004dc0:	4c742400 	.word	0x4c742400
 8004dc4:	4a742400 	.word	0x4a742400
 8004dc8:	4bbebc20 	.word	0x4bbebc20

08004dcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004dd2:	f7ff fe81 	bl	8004ad8 <HAL_RCC_GetSysClockFreq>
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	4b10      	ldr	r3, [pc, #64]	@ (8004e1c <HAL_RCC_GetHCLKFreq+0x50>)
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	0a1b      	lsrs	r3, r3, #8
 8004dde:	f003 030f 	and.w	r3, r3, #15
 8004de2:	490f      	ldr	r1, [pc, #60]	@ (8004e20 <HAL_RCC_GetHCLKFreq+0x54>)
 8004de4:	5ccb      	ldrb	r3, [r1, r3]
 8004de6:	f003 031f 	and.w	r3, r3, #31
 8004dea:	fa22 f303 	lsr.w	r3, r2, r3
 8004dee:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004df0:	4b0a      	ldr	r3, [pc, #40]	@ (8004e1c <HAL_RCC_GetHCLKFreq+0x50>)
 8004df2:	699b      	ldr	r3, [r3, #24]
 8004df4:	f003 030f 	and.w	r3, r3, #15
 8004df8:	4a09      	ldr	r2, [pc, #36]	@ (8004e20 <HAL_RCC_GetHCLKFreq+0x54>)
 8004dfa:	5cd3      	ldrb	r3, [r2, r3]
 8004dfc:	f003 031f 	and.w	r3, r3, #31
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	fa22 f303 	lsr.w	r3, r2, r3
 8004e06:	4a07      	ldr	r2, [pc, #28]	@ (8004e24 <HAL_RCC_GetHCLKFreq+0x58>)
 8004e08:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e0a:	4a07      	ldr	r2, [pc, #28]	@ (8004e28 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004e10:	4b04      	ldr	r3, [pc, #16]	@ (8004e24 <HAL_RCC_GetHCLKFreq+0x58>)
 8004e12:	681b      	ldr	r3, [r3, #0]
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3708      	adds	r7, #8
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	58024400 	.word	0x58024400
 8004e20:	0800a530 	.word	0x0800a530
 8004e24:	24000020 	.word	0x24000020
 8004e28:	2400001c 	.word	0x2400001c

08004e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004e30:	f7ff ffcc 	bl	8004dcc <HAL_RCC_GetHCLKFreq>
 8004e34:	4602      	mov	r2, r0
 8004e36:	4b06      	ldr	r3, [pc, #24]	@ (8004e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	091b      	lsrs	r3, r3, #4
 8004e3c:	f003 0307 	and.w	r3, r3, #7
 8004e40:	4904      	ldr	r1, [pc, #16]	@ (8004e54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e42:	5ccb      	ldrb	r3, [r1, r3]
 8004e44:	f003 031f 	and.w	r3, r3, #31
 8004e48:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	58024400 	.word	0x58024400
 8004e54:	0800a530 	.word	0x0800a530

08004e58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004e5c:	f7ff ffb6 	bl	8004dcc <HAL_RCC_GetHCLKFreq>
 8004e60:	4602      	mov	r2, r0
 8004e62:	4b06      	ldr	r3, [pc, #24]	@ (8004e7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	0a1b      	lsrs	r3, r3, #8
 8004e68:	f003 0307 	and.w	r3, r3, #7
 8004e6c:	4904      	ldr	r1, [pc, #16]	@ (8004e80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e6e:	5ccb      	ldrb	r3, [r1, r3]
 8004e70:	f003 031f 	and.w	r3, r3, #31
 8004e74:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	58024400 	.word	0x58024400
 8004e80:	0800a530 	.word	0x0800a530

08004e84 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e88:	b0ca      	sub	sp, #296	@ 0x128
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e90:	2300      	movs	r3, #0
 8004e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e96:	2300      	movs	r3, #0
 8004e98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004ea8:	2500      	movs	r5, #0
 8004eaa:	ea54 0305 	orrs.w	r3, r4, r5
 8004eae:	d049      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004eb6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004eba:	d02f      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004ebc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ec0:	d828      	bhi.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004ec2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ec6:	d01a      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004ec8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ecc:	d822      	bhi.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004ed2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ed6:	d007      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004ed8:	e01c      	b.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004eda:	4bb8      	ldr	r3, [pc, #736]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ede:	4ab7      	ldr	r2, [pc, #732]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ee0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ee4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004ee6:	e01a      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eec:	3308      	adds	r3, #8
 8004eee:	2102      	movs	r1, #2
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f001 fc8f 	bl	8006814 <RCCEx_PLL2_Config>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004efc:	e00f      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f02:	3328      	adds	r3, #40	@ 0x28
 8004f04:	2102      	movs	r1, #2
 8004f06:	4618      	mov	r0, r3
 8004f08:	f001 fd36 	bl	8006978 <RCCEx_PLL3_Config>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004f12:	e004      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f1a:	e000      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004f1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10a      	bne.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004f26:	4ba5      	ldr	r3, [pc, #660]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f2a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f34:	4aa1      	ldr	r2, [pc, #644]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f36:	430b      	orrs	r3, r1
 8004f38:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f3a:	e003      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004f50:	f04f 0900 	mov.w	r9, #0
 8004f54:	ea58 0309 	orrs.w	r3, r8, r9
 8004f58:	d047      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f60:	2b04      	cmp	r3, #4
 8004f62:	d82a      	bhi.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004f64:	a201      	add	r2, pc, #4	@ (adr r2, 8004f6c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6a:	bf00      	nop
 8004f6c:	08004f81 	.word	0x08004f81
 8004f70:	08004f8f 	.word	0x08004f8f
 8004f74:	08004fa5 	.word	0x08004fa5
 8004f78:	08004fc3 	.word	0x08004fc3
 8004f7c:	08004fc3 	.word	0x08004fc3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f80:	4b8e      	ldr	r3, [pc, #568]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f84:	4a8d      	ldr	r2, [pc, #564]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f8c:	e01a      	b.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f92:	3308      	adds	r3, #8
 8004f94:	2100      	movs	r1, #0
 8004f96:	4618      	mov	r0, r3
 8004f98:	f001 fc3c 	bl	8006814 <RCCEx_PLL2_Config>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004fa2:	e00f      	b.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa8:	3328      	adds	r3, #40	@ 0x28
 8004faa:	2100      	movs	r1, #0
 8004fac:	4618      	mov	r0, r3
 8004fae:	f001 fce3 	bl	8006978 <RCCEx_PLL3_Config>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004fb8:	e004      	b.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fc0:	e000      	b.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004fc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10a      	bne.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004fcc:	4b7b      	ldr	r3, [pc, #492]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fd0:	f023 0107 	bic.w	r1, r3, #7
 8004fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fda:	4a78      	ldr	r2, [pc, #480]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fdc:	430b      	orrs	r3, r1
 8004fde:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fe0:	e003      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004ff6:	f04f 0b00 	mov.w	fp, #0
 8004ffa:	ea5a 030b 	orrs.w	r3, sl, fp
 8004ffe:	d04c      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800500a:	d030      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800500c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005010:	d829      	bhi.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005012:	2bc0      	cmp	r3, #192	@ 0xc0
 8005014:	d02d      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005016:	2bc0      	cmp	r3, #192	@ 0xc0
 8005018:	d825      	bhi.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800501a:	2b80      	cmp	r3, #128	@ 0x80
 800501c:	d018      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800501e:	2b80      	cmp	r3, #128	@ 0x80
 8005020:	d821      	bhi.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005022:	2b00      	cmp	r3, #0
 8005024:	d002      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005026:	2b40      	cmp	r3, #64	@ 0x40
 8005028:	d007      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800502a:	e01c      	b.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800502c:	4b63      	ldr	r3, [pc, #396]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800502e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005030:	4a62      	ldr	r2, [pc, #392]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005032:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005036:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005038:	e01c      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800503a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503e:	3308      	adds	r3, #8
 8005040:	2100      	movs	r1, #0
 8005042:	4618      	mov	r0, r3
 8005044:	f001 fbe6 	bl	8006814 <RCCEx_PLL2_Config>
 8005048:	4603      	mov	r3, r0
 800504a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800504e:	e011      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005054:	3328      	adds	r3, #40	@ 0x28
 8005056:	2100      	movs	r1, #0
 8005058:	4618      	mov	r0, r3
 800505a:	f001 fc8d 	bl	8006978 <RCCEx_PLL3_Config>
 800505e:	4603      	mov	r3, r0
 8005060:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005064:	e006      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800506c:	e002      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800506e:	bf00      	nop
 8005070:	e000      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005072:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005074:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10a      	bne.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800507c:	4b4f      	ldr	r3, [pc, #316]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800507e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005080:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800508a:	4a4c      	ldr	r2, [pc, #304]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800508c:	430b      	orrs	r3, r1
 800508e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005090:	e003      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005096:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800509a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800509e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80050a6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80050aa:	2300      	movs	r3, #0
 80050ac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80050b0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80050b4:	460b      	mov	r3, r1
 80050b6:	4313      	orrs	r3, r2
 80050b8:	d053      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80050ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80050c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80050c6:	d035      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80050c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80050cc:	d82e      	bhi.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80050ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80050d2:	d031      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80050d4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80050d8:	d828      	bhi.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80050da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050de:	d01a      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80050e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050e4:	d822      	bhi.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80050ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050ee:	d007      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80050f0:	e01c      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050f2:	4b32      	ldr	r3, [pc, #200]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f6:	4a31      	ldr	r2, [pc, #196]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050fe:	e01c      	b.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005104:	3308      	adds	r3, #8
 8005106:	2100      	movs	r1, #0
 8005108:	4618      	mov	r0, r3
 800510a:	f001 fb83 	bl	8006814 <RCCEx_PLL2_Config>
 800510e:	4603      	mov	r3, r0
 8005110:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005114:	e011      	b.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511a:	3328      	adds	r3, #40	@ 0x28
 800511c:	2100      	movs	r1, #0
 800511e:	4618      	mov	r0, r3
 8005120:	f001 fc2a 	bl	8006978 <RCCEx_PLL3_Config>
 8005124:	4603      	mov	r3, r0
 8005126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800512a:	e006      	b.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005132:	e002      	b.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005134:	bf00      	nop
 8005136:	e000      	b.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005138:	bf00      	nop
    }

    if (ret == HAL_OK)
 800513a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10b      	bne.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005142:	4b1e      	ldr	r3, [pc, #120]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005146:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800514a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800514e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005152:	4a1a      	ldr	r2, [pc, #104]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005154:	430b      	orrs	r3, r1
 8005156:	6593      	str	r3, [r2, #88]	@ 0x58
 8005158:	e003      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800515a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800515e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800516e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005172:	2300      	movs	r3, #0
 8005174:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005178:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800517c:	460b      	mov	r3, r1
 800517e:	4313      	orrs	r3, r2
 8005180:	d056      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005186:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800518a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800518e:	d038      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005190:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005194:	d831      	bhi.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005196:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800519a:	d034      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800519c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80051a0:	d82b      	bhi.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80051a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051a6:	d01d      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80051a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051ac:	d825      	bhi.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d006      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80051b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051b6:	d00a      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80051b8:	e01f      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80051ba:	bf00      	nop
 80051bc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051c0:	4ba2      	ldr	r3, [pc, #648]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c4:	4aa1      	ldr	r2, [pc, #644]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80051cc:	e01c      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80051ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d2:	3308      	adds	r3, #8
 80051d4:	2100      	movs	r1, #0
 80051d6:	4618      	mov	r0, r3
 80051d8:	f001 fb1c 	bl	8006814 <RCCEx_PLL2_Config>
 80051dc:	4603      	mov	r3, r0
 80051de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80051e2:	e011      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80051e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e8:	3328      	adds	r3, #40	@ 0x28
 80051ea:	2100      	movs	r1, #0
 80051ec:	4618      	mov	r0, r3
 80051ee:	f001 fbc3 	bl	8006978 <RCCEx_PLL3_Config>
 80051f2:	4603      	mov	r3, r0
 80051f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80051f8:	e006      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005200:	e002      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005202:	bf00      	nop
 8005204:	e000      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005206:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005208:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800520c:	2b00      	cmp	r3, #0
 800520e:	d10b      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005210:	4b8e      	ldr	r3, [pc, #568]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005214:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005220:	4a8a      	ldr	r2, [pc, #552]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005222:	430b      	orrs	r3, r1
 8005224:	6593      	str	r3, [r2, #88]	@ 0x58
 8005226:	e003      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005228:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800522c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005238:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800523c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005240:	2300      	movs	r3, #0
 8005242:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005246:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800524a:	460b      	mov	r3, r1
 800524c:	4313      	orrs	r3, r2
 800524e:	d03a      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005256:	2b30      	cmp	r3, #48	@ 0x30
 8005258:	d01f      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800525a:	2b30      	cmp	r3, #48	@ 0x30
 800525c:	d819      	bhi.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800525e:	2b20      	cmp	r3, #32
 8005260:	d00c      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005262:	2b20      	cmp	r3, #32
 8005264:	d815      	bhi.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005266:	2b00      	cmp	r3, #0
 8005268:	d019      	beq.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800526a:	2b10      	cmp	r3, #16
 800526c:	d111      	bne.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800526e:	4b77      	ldr	r3, [pc, #476]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005272:	4a76      	ldr	r2, [pc, #472]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005278:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800527a:	e011      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800527c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005280:	3308      	adds	r3, #8
 8005282:	2102      	movs	r1, #2
 8005284:	4618      	mov	r0, r3
 8005286:	f001 fac5 	bl	8006814 <RCCEx_PLL2_Config>
 800528a:	4603      	mov	r3, r0
 800528c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005290:	e006      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005298:	e002      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800529a:	bf00      	nop
 800529c:	e000      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800529e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10a      	bne.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80052a8:	4b68      	ldr	r3, [pc, #416]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80052b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052b6:	4a65      	ldr	r2, [pc, #404]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052b8:	430b      	orrs	r3, r1
 80052ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80052bc:	e003      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80052c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ce:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80052d2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80052d6:	2300      	movs	r3, #0
 80052d8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80052dc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80052e0:	460b      	mov	r3, r1
 80052e2:	4313      	orrs	r3, r2
 80052e4:	d051      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80052e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052f0:	d035      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80052f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052f6:	d82e      	bhi.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80052f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80052fc:	d031      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80052fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005302:	d828      	bhi.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005304:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005308:	d01a      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800530a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800530e:	d822      	bhi.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005310:	2b00      	cmp	r3, #0
 8005312:	d003      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005314:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005318:	d007      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800531a:	e01c      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800531c:	4b4b      	ldr	r3, [pc, #300]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800531e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005320:	4a4a      	ldr	r2, [pc, #296]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005322:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005326:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005328:	e01c      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800532a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800532e:	3308      	adds	r3, #8
 8005330:	2100      	movs	r1, #0
 8005332:	4618      	mov	r0, r3
 8005334:	f001 fa6e 	bl	8006814 <RCCEx_PLL2_Config>
 8005338:	4603      	mov	r3, r0
 800533a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800533e:	e011      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005344:	3328      	adds	r3, #40	@ 0x28
 8005346:	2100      	movs	r1, #0
 8005348:	4618      	mov	r0, r3
 800534a:	f001 fb15 	bl	8006978 <RCCEx_PLL3_Config>
 800534e:	4603      	mov	r3, r0
 8005350:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005354:	e006      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800535c:	e002      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800535e:	bf00      	nop
 8005360:	e000      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005362:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005364:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005368:	2b00      	cmp	r3, #0
 800536a:	d10a      	bne.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800536c:	4b37      	ldr	r3, [pc, #220]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800536e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005370:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005378:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800537a:	4a34      	ldr	r2, [pc, #208]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800537c:	430b      	orrs	r3, r1
 800537e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005380:	e003      	b.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005382:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005386:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800538a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005392:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005396:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800539a:	2300      	movs	r3, #0
 800539c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80053a0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80053a4:	460b      	mov	r3, r1
 80053a6:	4313      	orrs	r3, r2
 80053a8:	d056      	beq.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80053aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053b4:	d033      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80053b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053ba:	d82c      	bhi.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80053bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80053c0:	d02f      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80053c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80053c6:	d826      	bhi.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80053c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80053cc:	d02b      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80053ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80053d2:	d820      	bhi.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80053d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053d8:	d012      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80053da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053de:	d81a      	bhi.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d022      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80053e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053e8:	d115      	bne.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ee:	3308      	adds	r3, #8
 80053f0:	2101      	movs	r1, #1
 80053f2:	4618      	mov	r0, r3
 80053f4:	f001 fa0e 	bl	8006814 <RCCEx_PLL2_Config>
 80053f8:	4603      	mov	r3, r0
 80053fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80053fe:	e015      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005404:	3328      	adds	r3, #40	@ 0x28
 8005406:	2101      	movs	r1, #1
 8005408:	4618      	mov	r0, r3
 800540a:	f001 fab5 	bl	8006978 <RCCEx_PLL3_Config>
 800540e:	4603      	mov	r3, r0
 8005410:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005414:	e00a      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800541c:	e006      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800541e:	bf00      	nop
 8005420:	e004      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005422:	bf00      	nop
 8005424:	e002      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005426:	bf00      	nop
 8005428:	e000      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800542a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800542c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10d      	bne.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005434:	4b05      	ldr	r3, [pc, #20]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005436:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005438:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800543c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005440:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005442:	4a02      	ldr	r2, [pc, #8]	@ (800544c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005444:	430b      	orrs	r3, r1
 8005446:	6513      	str	r3, [r2, #80]	@ 0x50
 8005448:	e006      	b.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800544a:	bf00      	nop
 800544c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005450:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005454:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800545c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005460:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005464:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005468:	2300      	movs	r3, #0
 800546a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800546e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005472:	460b      	mov	r3, r1
 8005474:	4313      	orrs	r3, r2
 8005476:	d055      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800547c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005480:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005484:	d033      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005486:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800548a:	d82c      	bhi.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800548c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005490:	d02f      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005496:	d826      	bhi.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005498:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800549c:	d02b      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800549e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80054a2:	d820      	bhi.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80054a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054a8:	d012      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80054aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054ae:	d81a      	bhi.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d022      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x676>
 80054b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054b8:	d115      	bne.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054be:	3308      	adds	r3, #8
 80054c0:	2101      	movs	r1, #1
 80054c2:	4618      	mov	r0, r3
 80054c4:	f001 f9a6 	bl	8006814 <RCCEx_PLL2_Config>
 80054c8:	4603      	mov	r3, r0
 80054ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80054ce:	e015      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d4:	3328      	adds	r3, #40	@ 0x28
 80054d6:	2101      	movs	r1, #1
 80054d8:	4618      	mov	r0, r3
 80054da:	f001 fa4d 	bl	8006978 <RCCEx_PLL3_Config>
 80054de:	4603      	mov	r3, r0
 80054e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80054e4:	e00a      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054ec:	e006      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80054ee:	bf00      	nop
 80054f0:	e004      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80054f2:	bf00      	nop
 80054f4:	e002      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80054f6:	bf00      	nop
 80054f8:	e000      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80054fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10b      	bne.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005504:	4ba3      	ldr	r3, [pc, #652]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005508:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800550c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005510:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005514:	4a9f      	ldr	r2, [pc, #636]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005516:	430b      	orrs	r3, r1
 8005518:	6593      	str	r3, [r2, #88]	@ 0x58
 800551a:	e003      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800551c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005520:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005530:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005534:	2300      	movs	r3, #0
 8005536:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800553a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800553e:	460b      	mov	r3, r1
 8005540:	4313      	orrs	r3, r2
 8005542:	d037      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800554a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800554e:	d00e      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005550:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005554:	d816      	bhi.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005556:	2b00      	cmp	r3, #0
 8005558:	d018      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800555a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800555e:	d111      	bne.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005560:	4b8c      	ldr	r3, [pc, #560]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005564:	4a8b      	ldr	r2, [pc, #556]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800556a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800556c:	e00f      	b.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800556e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005572:	3308      	adds	r3, #8
 8005574:	2101      	movs	r1, #1
 8005576:	4618      	mov	r0, r3
 8005578:	f001 f94c 	bl	8006814 <RCCEx_PLL2_Config>
 800557c:	4603      	mov	r3, r0
 800557e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005582:	e004      	b.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800558a:	e000      	b.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800558c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800558e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10a      	bne.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005596:	4b7f      	ldr	r3, [pc, #508]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005598:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800559a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800559e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055a4:	4a7b      	ldr	r2, [pc, #492]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055a6:	430b      	orrs	r3, r1
 80055a8:	6513      	str	r3, [r2, #80]	@ 0x50
 80055aa:	e003      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80055b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055bc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80055c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055c4:	2300      	movs	r3, #0
 80055c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80055ca:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80055ce:	460b      	mov	r3, r1
 80055d0:	4313      	orrs	r3, r2
 80055d2:	d039      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80055d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055da:	2b03      	cmp	r3, #3
 80055dc:	d81c      	bhi.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80055de:	a201      	add	r2, pc, #4	@ (adr r2, 80055e4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80055e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055e4:	08005621 	.word	0x08005621
 80055e8:	080055f5 	.word	0x080055f5
 80055ec:	08005603 	.word	0x08005603
 80055f0:	08005621 	.word	0x08005621
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055f4:	4b67      	ldr	r3, [pc, #412]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f8:	4a66      	ldr	r2, [pc, #408]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005600:	e00f      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005606:	3308      	adds	r3, #8
 8005608:	2102      	movs	r1, #2
 800560a:	4618      	mov	r0, r3
 800560c:	f001 f902 	bl	8006814 <RCCEx_PLL2_Config>
 8005610:	4603      	mov	r3, r0
 8005612:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005616:	e004      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800561e:	e000      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005620:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005626:	2b00      	cmp	r3, #0
 8005628:	d10a      	bne.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800562a:	4b5a      	ldr	r3, [pc, #360]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800562c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800562e:	f023 0103 	bic.w	r1, r3, #3
 8005632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005636:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005638:	4a56      	ldr	r2, [pc, #344]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800563a:	430b      	orrs	r3, r1
 800563c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800563e:	e003      	b.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005640:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005644:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800564c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005650:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005654:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005658:	2300      	movs	r3, #0
 800565a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800565e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005662:	460b      	mov	r3, r1
 8005664:	4313      	orrs	r3, r2
 8005666:	f000 809f 	beq.w	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800566a:	4b4b      	ldr	r3, [pc, #300]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a4a      	ldr	r2, [pc, #296]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005674:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005676:	f7fc ff47 	bl	8002508 <HAL_GetTick>
 800567a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800567e:	e00b      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005680:	f7fc ff42 	bl	8002508 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b64      	cmp	r3, #100	@ 0x64
 800568e:	d903      	bls.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005696:	e005      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005698:	4b3f      	ldr	r3, [pc, #252]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d0ed      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80056a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d179      	bne.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80056ac:	4b39      	ldr	r3, [pc, #228]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80056b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80056b8:	4053      	eors	r3, r2
 80056ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d015      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80056c2:	4b34      	ldr	r3, [pc, #208]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80056ce:	4b31      	ldr	r3, [pc, #196]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056d2:	4a30      	ldr	r2, [pc, #192]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056d8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80056da:	4b2e      	ldr	r3, [pc, #184]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056de:	4a2d      	ldr	r2, [pc, #180]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056e4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80056e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80056ec:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80056ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80056f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056fa:	d118      	bne.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056fc:	f7fc ff04 	bl	8002508 <HAL_GetTick>
 8005700:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005704:	e00d      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005706:	f7fc feff 	bl	8002508 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005710:	1ad2      	subs	r2, r2, r3
 8005712:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005716:	429a      	cmp	r2, r3
 8005718:	d903      	bls.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005720:	e005      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005722:	4b1c      	ldr	r3, [pc, #112]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	2b00      	cmp	r3, #0
 800572c:	d0eb      	beq.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800572e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005732:	2b00      	cmp	r3, #0
 8005734:	d129      	bne.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800573a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800573e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005742:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005746:	d10e      	bne.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005748:	4b12      	ldr	r3, [pc, #72]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005754:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005758:	091a      	lsrs	r2, r3, #4
 800575a:	4b10      	ldr	r3, [pc, #64]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800575c:	4013      	ands	r3, r2
 800575e:	4a0d      	ldr	r2, [pc, #52]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005760:	430b      	orrs	r3, r1
 8005762:	6113      	str	r3, [r2, #16]
 8005764:	e005      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005766:	4b0b      	ldr	r3, [pc, #44]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	4a0a      	ldr	r2, [pc, #40]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800576c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005770:	6113      	str	r3, [r2, #16]
 8005772:	4b08      	ldr	r3, [pc, #32]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005774:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800577a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800577e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005782:	4a04      	ldr	r2, [pc, #16]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005784:	430b      	orrs	r3, r1
 8005786:	6713      	str	r3, [r2, #112]	@ 0x70
 8005788:	e00e      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800578a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800578e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005792:	e009      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005794:	58024400 	.word	0x58024400
 8005798:	58024800 	.word	0x58024800
 800579c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80057a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b0:	f002 0301 	and.w	r3, r2, #1
 80057b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057b8:	2300      	movs	r3, #0
 80057ba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80057be:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80057c2:	460b      	mov	r3, r1
 80057c4:	4313      	orrs	r3, r2
 80057c6:	f000 8089 	beq.w	80058dc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80057ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057d0:	2b28      	cmp	r3, #40	@ 0x28
 80057d2:	d86b      	bhi.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80057d4:	a201      	add	r2, pc, #4	@ (adr r2, 80057dc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80057d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057da:	bf00      	nop
 80057dc:	080058b5 	.word	0x080058b5
 80057e0:	080058ad 	.word	0x080058ad
 80057e4:	080058ad 	.word	0x080058ad
 80057e8:	080058ad 	.word	0x080058ad
 80057ec:	080058ad 	.word	0x080058ad
 80057f0:	080058ad 	.word	0x080058ad
 80057f4:	080058ad 	.word	0x080058ad
 80057f8:	080058ad 	.word	0x080058ad
 80057fc:	08005881 	.word	0x08005881
 8005800:	080058ad 	.word	0x080058ad
 8005804:	080058ad 	.word	0x080058ad
 8005808:	080058ad 	.word	0x080058ad
 800580c:	080058ad 	.word	0x080058ad
 8005810:	080058ad 	.word	0x080058ad
 8005814:	080058ad 	.word	0x080058ad
 8005818:	080058ad 	.word	0x080058ad
 800581c:	08005897 	.word	0x08005897
 8005820:	080058ad 	.word	0x080058ad
 8005824:	080058ad 	.word	0x080058ad
 8005828:	080058ad 	.word	0x080058ad
 800582c:	080058ad 	.word	0x080058ad
 8005830:	080058ad 	.word	0x080058ad
 8005834:	080058ad 	.word	0x080058ad
 8005838:	080058ad 	.word	0x080058ad
 800583c:	080058b5 	.word	0x080058b5
 8005840:	080058ad 	.word	0x080058ad
 8005844:	080058ad 	.word	0x080058ad
 8005848:	080058ad 	.word	0x080058ad
 800584c:	080058ad 	.word	0x080058ad
 8005850:	080058ad 	.word	0x080058ad
 8005854:	080058ad 	.word	0x080058ad
 8005858:	080058ad 	.word	0x080058ad
 800585c:	080058b5 	.word	0x080058b5
 8005860:	080058ad 	.word	0x080058ad
 8005864:	080058ad 	.word	0x080058ad
 8005868:	080058ad 	.word	0x080058ad
 800586c:	080058ad 	.word	0x080058ad
 8005870:	080058ad 	.word	0x080058ad
 8005874:	080058ad 	.word	0x080058ad
 8005878:	080058ad 	.word	0x080058ad
 800587c:	080058b5 	.word	0x080058b5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005884:	3308      	adds	r3, #8
 8005886:	2101      	movs	r1, #1
 8005888:	4618      	mov	r0, r3
 800588a:	f000 ffc3 	bl	8006814 <RCCEx_PLL2_Config>
 800588e:	4603      	mov	r3, r0
 8005890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005894:	e00f      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800589a:	3328      	adds	r3, #40	@ 0x28
 800589c:	2101      	movs	r1, #1
 800589e:	4618      	mov	r0, r3
 80058a0:	f001 f86a 	bl	8006978 <RCCEx_PLL3_Config>
 80058a4:	4603      	mov	r3, r0
 80058a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80058aa:	e004      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058b2:	e000      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80058b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d10a      	bne.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80058be:	4bbf      	ldr	r3, [pc, #764]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058c2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80058c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058cc:	4abb      	ldr	r2, [pc, #748]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058ce:	430b      	orrs	r3, r1
 80058d0:	6553      	str	r3, [r2, #84]	@ 0x54
 80058d2:	e003      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80058dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e4:	f002 0302 	and.w	r3, r2, #2
 80058e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80058ec:	2300      	movs	r3, #0
 80058ee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80058f2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80058f6:	460b      	mov	r3, r1
 80058f8:	4313      	orrs	r3, r2
 80058fa:	d041      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80058fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005900:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005902:	2b05      	cmp	r3, #5
 8005904:	d824      	bhi.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005906:	a201      	add	r2, pc, #4	@ (adr r2, 800590c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800590c:	08005959 	.word	0x08005959
 8005910:	08005925 	.word	0x08005925
 8005914:	0800593b 	.word	0x0800593b
 8005918:	08005959 	.word	0x08005959
 800591c:	08005959 	.word	0x08005959
 8005920:	08005959 	.word	0x08005959
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005928:	3308      	adds	r3, #8
 800592a:	2101      	movs	r1, #1
 800592c:	4618      	mov	r0, r3
 800592e:	f000 ff71 	bl	8006814 <RCCEx_PLL2_Config>
 8005932:	4603      	mov	r3, r0
 8005934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005938:	e00f      	b.n	800595a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800593a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593e:	3328      	adds	r3, #40	@ 0x28
 8005940:	2101      	movs	r1, #1
 8005942:	4618      	mov	r0, r3
 8005944:	f001 f818 	bl	8006978 <RCCEx_PLL3_Config>
 8005948:	4603      	mov	r3, r0
 800594a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800594e:	e004      	b.n	800595a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005956:	e000      	b.n	800595a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005958:	bf00      	nop
    }

    if (ret == HAL_OK)
 800595a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10a      	bne.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005962:	4b96      	ldr	r3, [pc, #600]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005966:	f023 0107 	bic.w	r1, r3, #7
 800596a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005970:	4a92      	ldr	r2, [pc, #584]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005972:	430b      	orrs	r3, r1
 8005974:	6553      	str	r3, [r2, #84]	@ 0x54
 8005976:	e003      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005978:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800597c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005988:	f002 0304 	and.w	r3, r2, #4
 800598c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005990:	2300      	movs	r3, #0
 8005992:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005996:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800599a:	460b      	mov	r3, r1
 800599c:	4313      	orrs	r3, r2
 800599e:	d044      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80059a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059a8:	2b05      	cmp	r3, #5
 80059aa:	d825      	bhi.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80059ac:	a201      	add	r2, pc, #4	@ (adr r2, 80059b4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80059ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b2:	bf00      	nop
 80059b4:	08005a01 	.word	0x08005a01
 80059b8:	080059cd 	.word	0x080059cd
 80059bc:	080059e3 	.word	0x080059e3
 80059c0:	08005a01 	.word	0x08005a01
 80059c4:	08005a01 	.word	0x08005a01
 80059c8:	08005a01 	.word	0x08005a01
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80059cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d0:	3308      	adds	r3, #8
 80059d2:	2101      	movs	r1, #1
 80059d4:	4618      	mov	r0, r3
 80059d6:	f000 ff1d 	bl	8006814 <RCCEx_PLL2_Config>
 80059da:	4603      	mov	r3, r0
 80059dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80059e0:	e00f      	b.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80059e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e6:	3328      	adds	r3, #40	@ 0x28
 80059e8:	2101      	movs	r1, #1
 80059ea:	4618      	mov	r0, r3
 80059ec:	f000 ffc4 	bl	8006978 <RCCEx_PLL3_Config>
 80059f0:	4603      	mov	r3, r0
 80059f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80059f6:	e004      	b.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059fe:	e000      	b.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005a00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d10b      	bne.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a0a:	4b6c      	ldr	r3, [pc, #432]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a0e:	f023 0107 	bic.w	r1, r3, #7
 8005a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a1a:	4a68      	ldr	r2, [pc, #416]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a1c:	430b      	orrs	r3, r1
 8005a1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a20:	e003      	b.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a32:	f002 0320 	and.w	r3, r2, #32
 8005a36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005a40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005a44:	460b      	mov	r3, r1
 8005a46:	4313      	orrs	r3, r2
 8005a48:	d055      	beq.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a56:	d033      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005a58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a5c:	d82c      	bhi.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a62:	d02f      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005a64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a68:	d826      	bhi.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005a6a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005a6e:	d02b      	beq.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005a70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005a74:	d820      	bhi.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005a76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a7a:	d012      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005a7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a80:	d81a      	bhi.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d022      	beq.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005a86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a8a:	d115      	bne.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a90:	3308      	adds	r3, #8
 8005a92:	2100      	movs	r1, #0
 8005a94:	4618      	mov	r0, r3
 8005a96:	f000 febd 	bl	8006814 <RCCEx_PLL2_Config>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005aa0:	e015      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa6:	3328      	adds	r3, #40	@ 0x28
 8005aa8:	2102      	movs	r1, #2
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f000 ff64 	bl	8006978 <RCCEx_PLL3_Config>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005ab6:	e00a      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005abe:	e006      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005ac0:	bf00      	nop
 8005ac2:	e004      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005ac4:	bf00      	nop
 8005ac6:	e002      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005ac8:	bf00      	nop
 8005aca:	e000      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005acc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ace:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d10b      	bne.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ad6:	4b39      	ldr	r3, [pc, #228]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ada:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ae6:	4a35      	ldr	r2, [pc, #212]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ae8:	430b      	orrs	r3, r1
 8005aea:	6553      	str	r3, [r2, #84]	@ 0x54
 8005aec:	e003      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005af2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005b02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b06:	2300      	movs	r3, #0
 8005b08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005b0c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005b10:	460b      	mov	r3, r1
 8005b12:	4313      	orrs	r3, r2
 8005b14:	d058      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b1e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005b22:	d033      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005b24:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005b28:	d82c      	bhi.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005b2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b2e:	d02f      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005b30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b34:	d826      	bhi.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005b36:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b3a:	d02b      	beq.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005b3c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b40:	d820      	bhi.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005b42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b46:	d012      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005b48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b4c:	d81a      	bhi.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d022      	beq.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005b52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b56:	d115      	bne.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b5c:	3308      	adds	r3, #8
 8005b5e:	2100      	movs	r1, #0
 8005b60:	4618      	mov	r0, r3
 8005b62:	f000 fe57 	bl	8006814 <RCCEx_PLL2_Config>
 8005b66:	4603      	mov	r3, r0
 8005b68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005b6c:	e015      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b72:	3328      	adds	r3, #40	@ 0x28
 8005b74:	2102      	movs	r1, #2
 8005b76:	4618      	mov	r0, r3
 8005b78:	f000 fefe 	bl	8006978 <RCCEx_PLL3_Config>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005b82:	e00a      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b8a:	e006      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b8c:	bf00      	nop
 8005b8e:	e004      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b90:	bf00      	nop
 8005b92:	e002      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b94:	bf00      	nop
 8005b96:	e000      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10e      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ba2:	4b06      	ldr	r3, [pc, #24]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ba6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005bb2:	4a02      	ldr	r2, [pc, #8]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005bb4:	430b      	orrs	r3, r1
 8005bb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bb8:	e006      	b.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005bba:	bf00      	nop
 8005bbc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005bd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005bd8:	2300      	movs	r3, #0
 8005bda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005bde:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005be2:	460b      	mov	r3, r1
 8005be4:	4313      	orrs	r3, r2
 8005be6:	d055      	beq.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005bf0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005bf4:	d033      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005bf6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005bfa:	d82c      	bhi.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005bfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c00:	d02f      	beq.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005c02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c06:	d826      	bhi.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005c08:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005c0c:	d02b      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005c0e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005c12:	d820      	bhi.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005c14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c18:	d012      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005c1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c1e:	d81a      	bhi.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d022      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005c24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c28:	d115      	bne.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c2e:	3308      	adds	r3, #8
 8005c30:	2100      	movs	r1, #0
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 fdee 	bl	8006814 <RCCEx_PLL2_Config>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005c3e:	e015      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c44:	3328      	adds	r3, #40	@ 0x28
 8005c46:	2102      	movs	r1, #2
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f000 fe95 	bl	8006978 <RCCEx_PLL3_Config>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005c54:	e00a      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c5c:	e006      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005c5e:	bf00      	nop
 8005c60:	e004      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005c62:	bf00      	nop
 8005c64:	e002      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005c66:	bf00      	nop
 8005c68:	e000      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005c6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d10b      	bne.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005c74:	4ba1      	ldr	r3, [pc, #644]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c78:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005c84:	4a9d      	ldr	r2, [pc, #628]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c86:	430b      	orrs	r3, r1
 8005c88:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c8a:	e003      	b.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c9c:	f002 0308 	and.w	r3, r2, #8
 8005ca0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005caa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005cae:	460b      	mov	r3, r1
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	d01e      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005cb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cc0:	d10c      	bne.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc6:	3328      	adds	r3, #40	@ 0x28
 8005cc8:	2102      	movs	r1, #2
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 fe54 	bl	8006978 <RCCEx_PLL3_Config>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d002      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005cdc:	4b87      	ldr	r3, [pc, #540]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ce0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cec:	4a83      	ldr	r2, [pc, #524]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cee:	430b      	orrs	r3, r1
 8005cf0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cfa:	f002 0310 	and.w	r3, r2, #16
 8005cfe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d02:	2300      	movs	r3, #0
 8005d04:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005d08:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	d01e      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d1e:	d10c      	bne.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005d20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d24:	3328      	adds	r3, #40	@ 0x28
 8005d26:	2102      	movs	r1, #2
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f000 fe25 	bl	8006978 <RCCEx_PLL3_Config>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d002      	beq.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d3a:	4b70      	ldr	r3, [pc, #448]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d3e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d4a:	4a6c      	ldr	r2, [pc, #432]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d4c:	430b      	orrs	r3, r1
 8005d4e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d58:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005d5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005d60:	2300      	movs	r3, #0
 8005d62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005d66:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	d03e      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005d78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d7c:	d022      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005d7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d82:	d81b      	bhi.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d003      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d8c:	d00b      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005d8e:	e015      	b.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d94:	3308      	adds	r3, #8
 8005d96:	2100      	movs	r1, #0
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f000 fd3b 	bl	8006814 <RCCEx_PLL2_Config>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005da4:	e00f      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005daa:	3328      	adds	r3, #40	@ 0x28
 8005dac:	2102      	movs	r1, #2
 8005dae:	4618      	mov	r0, r3
 8005db0:	f000 fde2 	bl	8006978 <RCCEx_PLL3_Config>
 8005db4:	4603      	mov	r3, r0
 8005db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005dba:	e004      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dc2:	e000      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005dc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d10b      	bne.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005dce:	4b4b      	ldr	r3, [pc, #300]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dd2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dda:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005dde:	4a47      	ldr	r2, [pc, #284]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005de0:	430b      	orrs	r3, r1
 8005de2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005de4:	e003      	b.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005dfa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005e00:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005e04:	460b      	mov	r3, r1
 8005e06:	4313      	orrs	r3, r2
 8005e08:	d03b      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e12:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005e16:	d01f      	beq.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005e18:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005e1c:	d818      	bhi.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005e1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e22:	d003      	beq.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005e24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e28:	d007      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005e2a:	e011      	b.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e2c:	4b33      	ldr	r3, [pc, #204]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e30:	4a32      	ldr	r2, [pc, #200]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005e38:	e00f      	b.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e3e:	3328      	adds	r3, #40	@ 0x28
 8005e40:	2101      	movs	r1, #1
 8005e42:	4618      	mov	r0, r3
 8005e44:	f000 fd98 	bl	8006978 <RCCEx_PLL3_Config>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005e4e:	e004      	b.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e56:	e000      	b.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005e58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10b      	bne.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e62:	4b26      	ldr	r3, [pc, #152]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e66:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e72:	4a22      	ldr	r2, [pc, #136]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e74:	430b      	orrs	r3, r1
 8005e76:	6553      	str	r3, [r2, #84]	@ 0x54
 8005e78:	e003      	b.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005e8e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e90:	2300      	movs	r3, #0
 8005e92:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e94:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005e98:	460b      	mov	r3, r1
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	d034      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d003      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005ea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005eac:	d007      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005eae:	e011      	b.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eb0:	4b12      	ldr	r3, [pc, #72]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb4:	4a11      	ldr	r2, [pc, #68]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005eb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005eba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005ebc:	e00e      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec2:	3308      	adds	r3, #8
 8005ec4:	2102      	movs	r1, #2
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 fca4 	bl	8006814 <RCCEx_PLL2_Config>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005ed2:	e003      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005eda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005edc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d10d      	bne.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005ee4:	4b05      	ldr	r3, [pc, #20]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ee6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ee8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ef2:	4a02      	ldr	r2, [pc, #8]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ef4:	430b      	orrs	r3, r1
 8005ef6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ef8:	e006      	b.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005efa:	bf00      	nop
 8005efc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f10:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005f14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f16:	2300      	movs	r3, #0
 8005f18:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f1a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005f1e:	460b      	mov	r3, r1
 8005f20:	4313      	orrs	r3, r2
 8005f22:	d00c      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f28:	3328      	adds	r3, #40	@ 0x28
 8005f2a:	2102      	movs	r1, #2
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f000 fd23 	bl	8006978 <RCCEx_PLL3_Config>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d002      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f46:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005f4a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f50:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005f54:	460b      	mov	r3, r1
 8005f56:	4313      	orrs	r3, r2
 8005f58:	d038      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f66:	d018      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005f68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f6c:	d811      	bhi.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005f6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f72:	d014      	beq.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005f74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f78:	d80b      	bhi.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d011      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005f7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f82:	d106      	bne.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f84:	4bc3      	ldr	r3, [pc, #780]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f88:	4ac2      	ldr	r2, [pc, #776]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005f90:	e008      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f98:	e004      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005f9a:	bf00      	nop
 8005f9c:	e002      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005f9e:	bf00      	nop
 8005fa0:	e000      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005fa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10b      	bne.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005fac:	4bb9      	ldr	r3, [pc, #740]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fb0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fbc:	4ab5      	ldr	r2, [pc, #724]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fbe:	430b      	orrs	r3, r1
 8005fc0:	6553      	str	r3, [r2, #84]	@ 0x54
 8005fc2:	e003      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005fd8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005fda:	2300      	movs	r3, #0
 8005fdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005fde:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	d009      	beq.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005fe8:	4baa      	ldr	r3, [pc, #680]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ff6:	4aa7      	ldr	r2, [pc, #668]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ff8:	430b      	orrs	r3, r1
 8005ffa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006004:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006008:	653b      	str	r3, [r7, #80]	@ 0x50
 800600a:	2300      	movs	r3, #0
 800600c:	657b      	str	r3, [r7, #84]	@ 0x54
 800600e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006012:	460b      	mov	r3, r1
 8006014:	4313      	orrs	r3, r2
 8006016:	d00a      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006018:	4b9e      	ldr	r3, [pc, #632]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800601a:	691b      	ldr	r3, [r3, #16]
 800601c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006024:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006028:	4a9a      	ldr	r2, [pc, #616]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800602a:	430b      	orrs	r3, r1
 800602c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800602e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006036:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800603a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800603c:	2300      	movs	r3, #0
 800603e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006040:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006044:	460b      	mov	r3, r1
 8006046:	4313      	orrs	r3, r2
 8006048:	d009      	beq.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800604a:	4b92      	ldr	r3, [pc, #584]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800604c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800604e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006056:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006058:	4a8e      	ldr	r2, [pc, #568]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800605a:	430b      	orrs	r3, r1
 800605c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800605e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006066:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800606a:	643b      	str	r3, [r7, #64]	@ 0x40
 800606c:	2300      	movs	r3, #0
 800606e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006070:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006074:	460b      	mov	r3, r1
 8006076:	4313      	orrs	r3, r2
 8006078:	d00e      	beq.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800607a:	4b86      	ldr	r3, [pc, #536]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	4a85      	ldr	r2, [pc, #532]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006080:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006084:	6113      	str	r3, [r2, #16]
 8006086:	4b83      	ldr	r3, [pc, #524]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006088:	6919      	ldr	r1, [r3, #16]
 800608a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800608e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006092:	4a80      	ldr	r2, [pc, #512]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006094:	430b      	orrs	r3, r1
 8006096:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800609c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80060a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060a6:	2300      	movs	r3, #0
 80060a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060aa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80060ae:	460b      	mov	r3, r1
 80060b0:	4313      	orrs	r3, r2
 80060b2:	d009      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80060b4:	4b77      	ldr	r3, [pc, #476]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060b8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80060bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c2:	4a74      	ldr	r2, [pc, #464]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060c4:	430b      	orrs	r3, r1
 80060c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80060c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80060d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80060d6:	2300      	movs	r3, #0
 80060d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80060da:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80060de:	460b      	mov	r3, r1
 80060e0:	4313      	orrs	r3, r2
 80060e2:	d00a      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80060e4:	4b6b      	ldr	r3, [pc, #428]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060e8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80060ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80060f4:	4a67      	ldr	r2, [pc, #412]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060f6:	430b      	orrs	r3, r1
 80060f8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80060fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006102:	2100      	movs	r1, #0
 8006104:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800610c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006110:	460b      	mov	r3, r1
 8006112:	4313      	orrs	r3, r2
 8006114:	d011      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800611a:	3308      	adds	r3, #8
 800611c:	2100      	movs	r1, #0
 800611e:	4618      	mov	r0, r3
 8006120:	f000 fb78 	bl	8006814 <RCCEx_PLL2_Config>
 8006124:	4603      	mov	r3, r0
 8006126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800612a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800612e:	2b00      	cmp	r3, #0
 8006130:	d003      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006132:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006136:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800613a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800613e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006142:	2100      	movs	r1, #0
 8006144:	6239      	str	r1, [r7, #32]
 8006146:	f003 0302 	and.w	r3, r3, #2
 800614a:	627b      	str	r3, [r7, #36]	@ 0x24
 800614c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006150:	460b      	mov	r3, r1
 8006152:	4313      	orrs	r3, r2
 8006154:	d011      	beq.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800615a:	3308      	adds	r3, #8
 800615c:	2101      	movs	r1, #1
 800615e:	4618      	mov	r0, r3
 8006160:	f000 fb58 	bl	8006814 <RCCEx_PLL2_Config>
 8006164:	4603      	mov	r3, r0
 8006166:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800616a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800616e:	2b00      	cmp	r3, #0
 8006170:	d003      	beq.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006172:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006176:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800617a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800617e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006182:	2100      	movs	r1, #0
 8006184:	61b9      	str	r1, [r7, #24]
 8006186:	f003 0304 	and.w	r3, r3, #4
 800618a:	61fb      	str	r3, [r7, #28]
 800618c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006190:	460b      	mov	r3, r1
 8006192:	4313      	orrs	r3, r2
 8006194:	d011      	beq.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800619a:	3308      	adds	r3, #8
 800619c:	2102      	movs	r1, #2
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 fb38 	bl	8006814 <RCCEx_PLL2_Config>
 80061a4:	4603      	mov	r3, r0
 80061a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80061aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d003      	beq.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80061ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c2:	2100      	movs	r1, #0
 80061c4:	6139      	str	r1, [r7, #16]
 80061c6:	f003 0308 	and.w	r3, r3, #8
 80061ca:	617b      	str	r3, [r7, #20]
 80061cc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80061d0:	460b      	mov	r3, r1
 80061d2:	4313      	orrs	r3, r2
 80061d4:	d011      	beq.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80061d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061da:	3328      	adds	r3, #40	@ 0x28
 80061dc:	2100      	movs	r1, #0
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 fbca 	bl	8006978 <RCCEx_PLL3_Config>
 80061e4:	4603      	mov	r3, r0
 80061e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80061ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d003      	beq.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80061fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006202:	2100      	movs	r1, #0
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	f003 0310 	and.w	r3, r3, #16
 800620a:	60fb      	str	r3, [r7, #12]
 800620c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006210:	460b      	mov	r3, r1
 8006212:	4313      	orrs	r3, r2
 8006214:	d011      	beq.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800621a:	3328      	adds	r3, #40	@ 0x28
 800621c:	2101      	movs	r1, #1
 800621e:	4618      	mov	r0, r3
 8006220:	f000 fbaa 	bl	8006978 <RCCEx_PLL3_Config>
 8006224:	4603      	mov	r3, r0
 8006226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800622a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800622e:	2b00      	cmp	r3, #0
 8006230:	d003      	beq.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800623a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800623e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006242:	2100      	movs	r1, #0
 8006244:	6039      	str	r1, [r7, #0]
 8006246:	f003 0320 	and.w	r3, r3, #32
 800624a:	607b      	str	r3, [r7, #4]
 800624c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006250:	460b      	mov	r3, r1
 8006252:	4313      	orrs	r3, r2
 8006254:	d011      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800625a:	3328      	adds	r3, #40	@ 0x28
 800625c:	2102      	movs	r1, #2
 800625e:	4618      	mov	r0, r3
 8006260:	f000 fb8a 	bl	8006978 <RCCEx_PLL3_Config>
 8006264:	4603      	mov	r3, r0
 8006266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800626a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800626e:	2b00      	cmp	r3, #0
 8006270:	d003      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006276:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800627a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800627e:	2b00      	cmp	r3, #0
 8006280:	d101      	bne.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006282:	2300      	movs	r3, #0
 8006284:	e000      	b.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006286:	2301      	movs	r3, #1
}
 8006288:	4618      	mov	r0, r3
 800628a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800628e:	46bd      	mov	sp, r7
 8006290:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006294:	58024400 	.word	0x58024400

08006298 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800629c:	f7fe fd96 	bl	8004dcc <HAL_RCC_GetHCLKFreq>
 80062a0:	4602      	mov	r2, r0
 80062a2:	4b06      	ldr	r3, [pc, #24]	@ (80062bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	091b      	lsrs	r3, r3, #4
 80062a8:	f003 0307 	and.w	r3, r3, #7
 80062ac:	4904      	ldr	r1, [pc, #16]	@ (80062c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80062ae:	5ccb      	ldrb	r3, [r1, r3]
 80062b0:	f003 031f 	and.w	r3, r3, #31
 80062b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	58024400 	.word	0x58024400
 80062c0:	0800a530 	.word	0x0800a530

080062c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b089      	sub	sp, #36	@ 0x24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80062cc:	4ba1      	ldr	r3, [pc, #644]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d0:	f003 0303 	and.w	r3, r3, #3
 80062d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80062d6:	4b9f      	ldr	r3, [pc, #636]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062da:	0b1b      	lsrs	r3, r3, #12
 80062dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80062e2:	4b9c      	ldr	r3, [pc, #624]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e6:	091b      	lsrs	r3, r3, #4
 80062e8:	f003 0301 	and.w	r3, r3, #1
 80062ec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80062ee:	4b99      	ldr	r3, [pc, #612]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062f2:	08db      	lsrs	r3, r3, #3
 80062f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062f8:	693a      	ldr	r2, [r7, #16]
 80062fa:	fb02 f303 	mul.w	r3, r2, r3
 80062fe:	ee07 3a90 	vmov	s15, r3
 8006302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006306:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 8111 	beq.w	8006534 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	2b02      	cmp	r3, #2
 8006316:	f000 8083 	beq.w	8006420 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	2b02      	cmp	r3, #2
 800631e:	f200 80a1 	bhi.w	8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d003      	beq.n	8006330 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d056      	beq.n	80063dc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800632e:	e099      	b.n	8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006330:	4b88      	ldr	r3, [pc, #544]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0320 	and.w	r3, r3, #32
 8006338:	2b00      	cmp	r3, #0
 800633a:	d02d      	beq.n	8006398 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800633c:	4b85      	ldr	r3, [pc, #532]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	08db      	lsrs	r3, r3, #3
 8006342:	f003 0303 	and.w	r3, r3, #3
 8006346:	4a84      	ldr	r2, [pc, #528]	@ (8006558 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006348:	fa22 f303 	lsr.w	r3, r2, r3
 800634c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	ee07 3a90 	vmov	s15, r3
 8006354:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	ee07 3a90 	vmov	s15, r3
 800635e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006366:	4b7b      	ldr	r3, [pc, #492]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800636e:	ee07 3a90 	vmov	s15, r3
 8006372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006376:	ed97 6a03 	vldr	s12, [r7, #12]
 800637a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800655c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800637e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800638a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800638e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006392:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006396:	e087      	b.n	80064a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	ee07 3a90 	vmov	s15, r3
 800639e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006560 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80063a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063aa:	4b6a      	ldr	r3, [pc, #424]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063b2:	ee07 3a90 	vmov	s15, r3
 80063b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80063be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800655c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80063c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063da:	e065      	b.n	80064a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	ee07 3a90 	vmov	s15, r3
 80063e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006564 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80063ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063ee:	4b59      	ldr	r3, [pc, #356]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063f6:	ee07 3a90 	vmov	s15, r3
 80063fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006402:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800655c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800640a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800640e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800641a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800641e:	e043      	b.n	80064a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	ee07 3a90 	vmov	s15, r3
 8006426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800642a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006568 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800642e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006432:	4b48      	ldr	r3, [pc, #288]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800643a:	ee07 3a90 	vmov	s15, r3
 800643e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006442:	ed97 6a03 	vldr	s12, [r7, #12]
 8006446:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800655c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800644a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800644e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800645a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800645e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006462:	e021      	b.n	80064a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	ee07 3a90 	vmov	s15, r3
 800646a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800646e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006564 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006476:	4b37      	ldr	r3, [pc, #220]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800647a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800647e:	ee07 3a90 	vmov	s15, r3
 8006482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006486:	ed97 6a03 	vldr	s12, [r7, #12]
 800648a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800655c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800648e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006496:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800649a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800649e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064a6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80064a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ac:	0a5b      	lsrs	r3, r3, #9
 80064ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064b2:	ee07 3a90 	vmov	s15, r3
 80064b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80064c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064ce:	ee17 2a90 	vmov	r2, s15
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80064d6:	4b1f      	ldr	r3, [pc, #124]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064da:	0c1b      	lsrs	r3, r3, #16
 80064dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064e0:	ee07 3a90 	vmov	s15, r3
 80064e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80064f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064fc:	ee17 2a90 	vmov	r2, s15
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006504:	4b13      	ldr	r3, [pc, #76]	@ (8006554 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006508:	0e1b      	lsrs	r3, r3, #24
 800650a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006516:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800651a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800651e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006522:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006526:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800652a:	ee17 2a90 	vmov	r2, s15
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006532:	e008      	b.n	8006546 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	609a      	str	r2, [r3, #8]
}
 8006546:	bf00      	nop
 8006548:	3724      	adds	r7, #36	@ 0x24
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	58024400 	.word	0x58024400
 8006558:	03d09000 	.word	0x03d09000
 800655c:	46000000 	.word	0x46000000
 8006560:	4c742400 	.word	0x4c742400
 8006564:	4a742400 	.word	0x4a742400
 8006568:	4bbebc20 	.word	0x4bbebc20

0800656c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800656c:	b480      	push	{r7}
 800656e:	b089      	sub	sp, #36	@ 0x24
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006574:	4ba1      	ldr	r3, [pc, #644]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006578:	f003 0303 	and.w	r3, r3, #3
 800657c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800657e:	4b9f      	ldr	r3, [pc, #636]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006582:	0d1b      	lsrs	r3, r3, #20
 8006584:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006588:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800658a:	4b9c      	ldr	r3, [pc, #624]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800658c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800658e:	0a1b      	lsrs	r3, r3, #8
 8006590:	f003 0301 	and.w	r3, r3, #1
 8006594:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006596:	4b99      	ldr	r3, [pc, #612]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800659a:	08db      	lsrs	r3, r3, #3
 800659c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80065a0:	693a      	ldr	r2, [r7, #16]
 80065a2:	fb02 f303 	mul.w	r3, r2, r3
 80065a6:	ee07 3a90 	vmov	s15, r3
 80065aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	f000 8111 	beq.w	80067dc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	2b02      	cmp	r3, #2
 80065be:	f000 8083 	beq.w	80066c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	2b02      	cmp	r3, #2
 80065c6:	f200 80a1 	bhi.w	800670c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d003      	beq.n	80065d8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d056      	beq.n	8006684 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80065d6:	e099      	b.n	800670c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065d8:	4b88      	ldr	r3, [pc, #544]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0320 	and.w	r3, r3, #32
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d02d      	beq.n	8006640 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80065e4:	4b85      	ldr	r3, [pc, #532]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	08db      	lsrs	r3, r3, #3
 80065ea:	f003 0303 	and.w	r3, r3, #3
 80065ee:	4a84      	ldr	r2, [pc, #528]	@ (8006800 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80065f0:	fa22 f303 	lsr.w	r3, r2, r3
 80065f4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	ee07 3a90 	vmov	s15, r3
 80065fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	ee07 3a90 	vmov	s15, r3
 8006606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800660a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800660e:	4b7b      	ldr	r3, [pc, #492]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006616:	ee07 3a90 	vmov	s15, r3
 800661a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800661e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006622:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006804 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800662a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800662e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800663a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800663e:	e087      	b.n	8006750 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	ee07 3a90 	vmov	s15, r3
 8006646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800664a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006808 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800664e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006652:	4b6a      	ldr	r3, [pc, #424]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800665a:	ee07 3a90 	vmov	s15, r3
 800665e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006662:	ed97 6a03 	vldr	s12, [r7, #12]
 8006666:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006804 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800666a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800666e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800667a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800667e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006682:	e065      	b.n	8006750 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	ee07 3a90 	vmov	s15, r3
 800668a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800668e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800680c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006696:	4b59      	ldr	r3, [pc, #356]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800669e:	ee07 3a90 	vmov	s15, r3
 80066a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80066aa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006804 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80066ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066c6:	e043      	b.n	8006750 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	ee07 3a90 	vmov	s15, r3
 80066ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066d2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006810 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80066d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066da:	4b48      	ldr	r3, [pc, #288]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066e2:	ee07 3a90 	vmov	s15, r3
 80066e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80066ee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006804 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80066f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006706:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800670a:	e021      	b.n	8006750 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	ee07 3a90 	vmov	s15, r3
 8006712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006716:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800680c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800671a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800671e:	4b37      	ldr	r3, [pc, #220]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006722:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006726:	ee07 3a90 	vmov	s15, r3
 800672a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800672e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006732:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006804 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006736:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800673a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800673e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006742:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800674a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800674e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006750:	4b2a      	ldr	r3, [pc, #168]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006754:	0a5b      	lsrs	r3, r3, #9
 8006756:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800675a:	ee07 3a90 	vmov	s15, r3
 800675e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006762:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006766:	ee37 7a87 	vadd.f32	s14, s15, s14
 800676a:	edd7 6a07 	vldr	s13, [r7, #28]
 800676e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006772:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006776:	ee17 2a90 	vmov	r2, s15
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800677e:	4b1f      	ldr	r3, [pc, #124]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006782:	0c1b      	lsrs	r3, r3, #16
 8006784:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006788:	ee07 3a90 	vmov	s15, r3
 800678c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006790:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006794:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006798:	edd7 6a07 	vldr	s13, [r7, #28]
 800679c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067a4:	ee17 2a90 	vmov	r2, s15
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80067ac:	4b13      	ldr	r3, [pc, #76]	@ (80067fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80067ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b0:	0e1b      	lsrs	r3, r3, #24
 80067b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067b6:	ee07 3a90 	vmov	s15, r3
 80067ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80067ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067d2:	ee17 2a90 	vmov	r2, s15
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80067da:	e008      	b.n	80067ee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	609a      	str	r2, [r3, #8]
}
 80067ee:	bf00      	nop
 80067f0:	3724      	adds	r7, #36	@ 0x24
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	58024400 	.word	0x58024400
 8006800:	03d09000 	.word	0x03d09000
 8006804:	46000000 	.word	0x46000000
 8006808:	4c742400 	.word	0x4c742400
 800680c:	4a742400 	.word	0x4a742400
 8006810:	4bbebc20 	.word	0x4bbebc20

08006814 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800681e:	2300      	movs	r3, #0
 8006820:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006822:	4b53      	ldr	r3, [pc, #332]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 8006824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006826:	f003 0303 	and.w	r3, r3, #3
 800682a:	2b03      	cmp	r3, #3
 800682c:	d101      	bne.n	8006832 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e099      	b.n	8006966 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006832:	4b4f      	ldr	r3, [pc, #316]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a4e      	ldr	r2, [pc, #312]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 8006838:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800683c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800683e:	f7fb fe63 	bl	8002508 <HAL_GetTick>
 8006842:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006844:	e008      	b.n	8006858 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006846:	f7fb fe5f 	bl	8002508 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	2b02      	cmp	r3, #2
 8006852:	d901      	bls.n	8006858 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e086      	b.n	8006966 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006858:	4b45      	ldr	r3, [pc, #276]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d1f0      	bne.n	8006846 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006864:	4b42      	ldr	r3, [pc, #264]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 8006866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006868:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	031b      	lsls	r3, r3, #12
 8006872:	493f      	ldr	r1, [pc, #252]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 8006874:	4313      	orrs	r3, r2
 8006876:	628b      	str	r3, [r1, #40]	@ 0x28
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	3b01      	subs	r3, #1
 800687e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	3b01      	subs	r3, #1
 8006888:	025b      	lsls	r3, r3, #9
 800688a:	b29b      	uxth	r3, r3
 800688c:	431a      	orrs	r2, r3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	3b01      	subs	r3, #1
 8006894:	041b      	lsls	r3, r3, #16
 8006896:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800689a:	431a      	orrs	r2, r3
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	3b01      	subs	r3, #1
 80068a2:	061b      	lsls	r3, r3, #24
 80068a4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80068a8:	4931      	ldr	r1, [pc, #196]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068aa:	4313      	orrs	r3, r2
 80068ac:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80068ae:	4b30      	ldr	r3, [pc, #192]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	492d      	ldr	r1, [pc, #180]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068bc:	4313      	orrs	r3, r2
 80068be:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80068c0:	4b2b      	ldr	r3, [pc, #172]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c4:	f023 0220 	bic.w	r2, r3, #32
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	699b      	ldr	r3, [r3, #24]
 80068cc:	4928      	ldr	r1, [pc, #160]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068ce:	4313      	orrs	r3, r2
 80068d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80068d2:	4b27      	ldr	r3, [pc, #156]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d6:	4a26      	ldr	r2, [pc, #152]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068d8:	f023 0310 	bic.w	r3, r3, #16
 80068dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80068de:	4b24      	ldr	r3, [pc, #144]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068e2:	4b24      	ldr	r3, [pc, #144]	@ (8006974 <RCCEx_PLL2_Config+0x160>)
 80068e4:	4013      	ands	r3, r2
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	69d2      	ldr	r2, [r2, #28]
 80068ea:	00d2      	lsls	r2, r2, #3
 80068ec:	4920      	ldr	r1, [pc, #128]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068ee:	4313      	orrs	r3, r2
 80068f0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80068f2:	4b1f      	ldr	r3, [pc, #124]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f6:	4a1e      	ldr	r2, [pc, #120]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 80068f8:	f043 0310 	orr.w	r3, r3, #16
 80068fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d106      	bne.n	8006912 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006904:	4b1a      	ldr	r3, [pc, #104]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 8006906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006908:	4a19      	ldr	r2, [pc, #100]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 800690a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800690e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006910:	e00f      	b.n	8006932 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	2b01      	cmp	r3, #1
 8006916:	d106      	bne.n	8006926 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006918:	4b15      	ldr	r3, [pc, #84]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 800691a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800691c:	4a14      	ldr	r2, [pc, #80]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 800691e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006922:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006924:	e005      	b.n	8006932 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006926:	4b12      	ldr	r3, [pc, #72]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 8006928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800692a:	4a11      	ldr	r2, [pc, #68]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 800692c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006930:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006932:	4b0f      	ldr	r3, [pc, #60]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a0e      	ldr	r2, [pc, #56]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 8006938:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800693c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800693e:	f7fb fde3 	bl	8002508 <HAL_GetTick>
 8006942:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006944:	e008      	b.n	8006958 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006946:	f7fb fddf 	bl	8002508 <HAL_GetTick>
 800694a:	4602      	mov	r2, r0
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	2b02      	cmp	r3, #2
 8006952:	d901      	bls.n	8006958 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e006      	b.n	8006966 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006958:	4b05      	ldr	r3, [pc, #20]	@ (8006970 <RCCEx_PLL2_Config+0x15c>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006960:	2b00      	cmp	r3, #0
 8006962:	d0f0      	beq.n	8006946 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006964:	7bfb      	ldrb	r3, [r7, #15]
}
 8006966:	4618      	mov	r0, r3
 8006968:	3710      	adds	r7, #16
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	58024400 	.word	0x58024400
 8006974:	ffff0007 	.word	0xffff0007

08006978 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006982:	2300      	movs	r3, #0
 8006984:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006986:	4b53      	ldr	r3, [pc, #332]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800698a:	f003 0303 	and.w	r3, r3, #3
 800698e:	2b03      	cmp	r3, #3
 8006990:	d101      	bne.n	8006996 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	e099      	b.n	8006aca <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006996:	4b4f      	ldr	r3, [pc, #316]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a4e      	ldr	r2, [pc, #312]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 800699c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069a2:	f7fb fdb1 	bl	8002508 <HAL_GetTick>
 80069a6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80069a8:	e008      	b.n	80069bc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80069aa:	f7fb fdad 	bl	8002508 <HAL_GetTick>
 80069ae:	4602      	mov	r2, r0
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	1ad3      	subs	r3, r2, r3
 80069b4:	2b02      	cmp	r3, #2
 80069b6:	d901      	bls.n	80069bc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80069b8:	2303      	movs	r3, #3
 80069ba:	e086      	b.n	8006aca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80069bc:	4b45      	ldr	r3, [pc, #276]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1f0      	bne.n	80069aa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80069c8:	4b42      	ldr	r3, [pc, #264]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 80069ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069cc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	051b      	lsls	r3, r3, #20
 80069d6:	493f      	ldr	r1, [pc, #252]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 80069d8:	4313      	orrs	r3, r2
 80069da:	628b      	str	r3, [r1, #40]	@ 0x28
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	3b01      	subs	r3, #1
 80069e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	3b01      	subs	r3, #1
 80069ec:	025b      	lsls	r3, r3, #9
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	431a      	orrs	r2, r3
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	3b01      	subs	r3, #1
 80069f8:	041b      	lsls	r3, r3, #16
 80069fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80069fe:	431a      	orrs	r2, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	691b      	ldr	r3, [r3, #16]
 8006a04:	3b01      	subs	r3, #1
 8006a06:	061b      	lsls	r3, r3, #24
 8006a08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006a0c:	4931      	ldr	r1, [pc, #196]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006a12:	4b30      	ldr	r3, [pc, #192]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a16:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	695b      	ldr	r3, [r3, #20]
 8006a1e:	492d      	ldr	r1, [pc, #180]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a20:	4313      	orrs	r3, r2
 8006a22:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006a24:	4b2b      	ldr	r3, [pc, #172]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a28:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	699b      	ldr	r3, [r3, #24]
 8006a30:	4928      	ldr	r1, [pc, #160]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a32:	4313      	orrs	r3, r2
 8006a34:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006a36:	4b27      	ldr	r3, [pc, #156]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a3a:	4a26      	ldr	r2, [pc, #152]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006a42:	4b24      	ldr	r3, [pc, #144]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a46:	4b24      	ldr	r3, [pc, #144]	@ (8006ad8 <RCCEx_PLL3_Config+0x160>)
 8006a48:	4013      	ands	r3, r2
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	69d2      	ldr	r2, [r2, #28]
 8006a4e:	00d2      	lsls	r2, r2, #3
 8006a50:	4920      	ldr	r1, [pc, #128]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006a56:	4b1f      	ldr	r3, [pc, #124]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a5a:	4a1e      	ldr	r2, [pc, #120]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d106      	bne.n	8006a76 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006a68:	4b1a      	ldr	r3, [pc, #104]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a6c:	4a19      	ldr	r2, [pc, #100]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006a72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006a74:	e00f      	b.n	8006a96 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d106      	bne.n	8006a8a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006a7c:	4b15      	ldr	r3, [pc, #84]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a80:	4a14      	ldr	r2, [pc, #80]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006a86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006a88:	e005      	b.n	8006a96 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006a8a:	4b12      	ldr	r3, [pc, #72]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8e:	4a11      	ldr	r2, [pc, #68]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a94:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006a96:	4b0f      	ldr	r3, [pc, #60]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a0e      	ldr	r2, [pc, #56]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006a9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006aa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006aa2:	f7fb fd31 	bl	8002508 <HAL_GetTick>
 8006aa6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006aa8:	e008      	b.n	8006abc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006aaa:	f7fb fd2d 	bl	8002508 <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	2b02      	cmp	r3, #2
 8006ab6:	d901      	bls.n	8006abc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006ab8:	2303      	movs	r3, #3
 8006aba:	e006      	b.n	8006aca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006abc:	4b05      	ldr	r3, [pc, #20]	@ (8006ad4 <RCCEx_PLL3_Config+0x15c>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d0f0      	beq.n	8006aaa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	58024400 	.word	0x58024400
 8006ad8:	ffff0007 	.word	0xffff0007

08006adc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d101      	bne.n	8006aee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e042      	b.n	8006b74 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d106      	bne.n	8006b06 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f7fb fa23 	bl	8001f4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2224      	movs	r2, #36	@ 0x24
 8006b0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0201 	bic.w	r2, r2, #1
 8006b1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d002      	beq.n	8006b2c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f001 fa60 	bl	8007fec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 fcf5 	bl	800751c <UART_SetConfig>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d101      	bne.n	8006b3c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e01b      	b.n	8006b74 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	689a      	ldr	r2, [r3, #8]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f042 0201 	orr.w	r2, r2, #1
 8006b6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f001 fadf 	bl	8008130 <UART_CheckIdleState>
 8006b72:	4603      	mov	r3, r0
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3708      	adds	r7, #8
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}

08006b7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b08a      	sub	sp, #40	@ 0x28
 8006b80:	af02      	add	r7, sp, #8
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	60b9      	str	r1, [r7, #8]
 8006b86:	603b      	str	r3, [r7, #0]
 8006b88:	4613      	mov	r3, r2
 8006b8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b92:	2b20      	cmp	r3, #32
 8006b94:	d17b      	bne.n	8006c8e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d002      	beq.n	8006ba2 <HAL_UART_Transmit+0x26>
 8006b9c:	88fb      	ldrh	r3, [r7, #6]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d101      	bne.n	8006ba6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e074      	b.n	8006c90 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2221      	movs	r2, #33	@ 0x21
 8006bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006bb6:	f7fb fca7 	bl	8002508 <HAL_GetTick>
 8006bba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	88fa      	ldrh	r2, [r7, #6]
 8006bc0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	88fa      	ldrh	r2, [r7, #6]
 8006bc8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bd4:	d108      	bne.n	8006be8 <HAL_UART_Transmit+0x6c>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	691b      	ldr	r3, [r3, #16]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d104      	bne.n	8006be8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006bde:	2300      	movs	r3, #0
 8006be0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	61bb      	str	r3, [r7, #24]
 8006be6:	e003      	b.n	8006bf0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bec:	2300      	movs	r3, #0
 8006bee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006bf0:	e030      	b.n	8006c54 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	9300      	str	r3, [sp, #0]
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	2180      	movs	r1, #128	@ 0x80
 8006bfc:	68f8      	ldr	r0, [r7, #12]
 8006bfe:	f001 fb41 	bl	8008284 <UART_WaitOnFlagUntilTimeout>
 8006c02:	4603      	mov	r3, r0
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d005      	beq.n	8006c14 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2220      	movs	r2, #32
 8006c0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006c10:	2303      	movs	r3, #3
 8006c12:	e03d      	b.n	8006c90 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d10b      	bne.n	8006c32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	881b      	ldrh	r3, [r3, #0]
 8006c1e:	461a      	mov	r2, r3
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c28:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	3302      	adds	r3, #2
 8006c2e:	61bb      	str	r3, [r7, #24]
 8006c30:	e007      	b.n	8006c42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	781a      	ldrb	r2, [r3, #0]
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	3301      	adds	r3, #1
 8006c40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	b29a      	uxth	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d1c8      	bne.n	8006bf2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	9300      	str	r3, [sp, #0]
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	2200      	movs	r2, #0
 8006c68:	2140      	movs	r1, #64	@ 0x40
 8006c6a:	68f8      	ldr	r0, [r7, #12]
 8006c6c:	f001 fb0a 	bl	8008284 <UART_WaitOnFlagUntilTimeout>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d005      	beq.n	8006c82 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2220      	movs	r2, #32
 8006c7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e006      	b.n	8006c90 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2220      	movs	r2, #32
 8006c86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	e000      	b.n	8006c90 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006c8e:	2302      	movs	r3, #2
  }
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3720      	adds	r7, #32
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b08a      	sub	sp, #40	@ 0x28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cac:	2b20      	cmp	r3, #32
 8006cae:	d137      	bne.n	8006d20 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d002      	beq.n	8006cbc <HAL_UART_Receive_IT+0x24>
 8006cb6:	88fb      	ldrh	r3, [r7, #6]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d101      	bne.n	8006cc0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e030      	b.n	8006d22 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a18      	ldr	r2, [pc, #96]	@ (8006d2c <HAL_UART_Receive_IT+0x94>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d01f      	beq.n	8006d10 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d018      	beq.n	8006d10 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	e853 3f00 	ldrex	r3, [r3]
 8006cea:	613b      	str	r3, [r7, #16]
   return(result);
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006cf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfc:	623b      	str	r3, [r7, #32]
 8006cfe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d00:	69f9      	ldr	r1, [r7, #28]
 8006d02:	6a3a      	ldr	r2, [r7, #32]
 8006d04:	e841 2300 	strex	r3, r2, [r1]
 8006d08:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d1e6      	bne.n	8006cde <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006d10:	88fb      	ldrh	r3, [r7, #6]
 8006d12:	461a      	mov	r2, r3
 8006d14:	68b9      	ldr	r1, [r7, #8]
 8006d16:	68f8      	ldr	r0, [r7, #12]
 8006d18:	f001 fb22 	bl	8008360 <UART_Start_Receive_IT>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	e000      	b.n	8006d22 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006d20:	2302      	movs	r3, #2
  }
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3728      	adds	r7, #40	@ 0x28
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	bf00      	nop
 8006d2c:	58000c00 	.word	0x58000c00

08006d30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b0ba      	sub	sp, #232	@ 0xe8
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006d56:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006d5a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006d5e:	4013      	ands	r3, r2
 8006d60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006d64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d11b      	bne.n	8006da4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006d6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d70:	f003 0320 	and.w	r3, r3, #32
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d015      	beq.n	8006da4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006d78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d7c:	f003 0320 	and.w	r3, r3, #32
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d105      	bne.n	8006d90 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006d84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d009      	beq.n	8006da4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	f000 8393 	beq.w	80074c0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	4798      	blx	r3
      }
      return;
 8006da2:	e38d      	b.n	80074c0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006da4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	f000 8123 	beq.w	8006ff4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006dae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006db2:	4b8d      	ldr	r3, [pc, #564]	@ (8006fe8 <HAL_UART_IRQHandler+0x2b8>)
 8006db4:	4013      	ands	r3, r2
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d106      	bne.n	8006dc8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006dba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006dbe:	4b8b      	ldr	r3, [pc, #556]	@ (8006fec <HAL_UART_IRQHandler+0x2bc>)
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f000 8116 	beq.w	8006ff4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dcc:	f003 0301 	and.w	r3, r3, #1
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d011      	beq.n	8006df8 <HAL_UART_IRQHandler+0xc8>
 8006dd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d00b      	beq.n	8006df8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2201      	movs	r2, #1
 8006de6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dee:	f043 0201 	orr.w	r2, r3, #1
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dfc:	f003 0302 	and.w	r3, r3, #2
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d011      	beq.n	8006e28 <HAL_UART_IRQHandler+0xf8>
 8006e04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e08:	f003 0301 	and.w	r3, r3, #1
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d00b      	beq.n	8006e28 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2202      	movs	r2, #2
 8006e16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e1e:	f043 0204 	orr.w	r2, r3, #4
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e2c:	f003 0304 	and.w	r3, r3, #4
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d011      	beq.n	8006e58 <HAL_UART_IRQHandler+0x128>
 8006e34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e38:	f003 0301 	and.w	r3, r3, #1
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00b      	beq.n	8006e58 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2204      	movs	r2, #4
 8006e46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e4e:	f043 0202 	orr.w	r2, r3, #2
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e5c:	f003 0308 	and.w	r3, r3, #8
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d017      	beq.n	8006e94 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e68:	f003 0320 	and.w	r3, r3, #32
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d105      	bne.n	8006e7c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006e70:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006e74:	4b5c      	ldr	r3, [pc, #368]	@ (8006fe8 <HAL_UART_IRQHandler+0x2b8>)
 8006e76:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d00b      	beq.n	8006e94 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2208      	movs	r2, #8
 8006e82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e8a:	f043 0208 	orr.w	r2, r3, #8
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006e94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d012      	beq.n	8006ec6 <HAL_UART_IRQHandler+0x196>
 8006ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ea4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d00c      	beq.n	8006ec6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006eb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ebc:	f043 0220 	orr.w	r2, r3, #32
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f000 82f9 	beq.w	80074c4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ed6:	f003 0320 	and.w	r3, r3, #32
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d013      	beq.n	8006f06 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006ede:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ee2:	f003 0320 	and.w	r3, r3, #32
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d105      	bne.n	8006ef6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006eea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d007      	beq.n	8006f06 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d003      	beq.n	8006f06 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f0c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f1a:	2b40      	cmp	r3, #64	@ 0x40
 8006f1c:	d005      	beq.n	8006f2a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006f1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f22:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d054      	beq.n	8006fd4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f001 fb3a 	bl	80085a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f3a:	2b40      	cmp	r3, #64	@ 0x40
 8006f3c:	d146      	bne.n	8006fcc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	3308      	adds	r3, #8
 8006f44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f4c:	e853 3f00 	ldrex	r3, [r3]
 8006f50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006f54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	3308      	adds	r3, #8
 8006f66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006f6a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006f6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006f76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006f7a:	e841 2300 	strex	r3, r2, [r1]
 8006f7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006f82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1d9      	bne.n	8006f3e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d017      	beq.n	8006fc4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f9a:	4a15      	ldr	r2, [pc, #84]	@ (8006ff0 <HAL_UART_IRQHandler+0x2c0>)
 8006f9c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f7fb ffa7 	bl	8002ef8 <HAL_DMA_Abort_IT>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d019      	beq.n	8006fe4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006fbe:	4610      	mov	r0, r2
 8006fc0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fc2:	e00f      	b.n	8006fe4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f000 fa93 	bl	80074f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fca:	e00b      	b.n	8006fe4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f000 fa8f 	bl	80074f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fd2:	e007      	b.n	8006fe4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 fa8b 	bl	80074f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006fe2:	e26f      	b.n	80074c4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe4:	bf00      	nop
    return;
 8006fe6:	e26d      	b.n	80074c4 <HAL_UART_IRQHandler+0x794>
 8006fe8:	10000001 	.word	0x10000001
 8006fec:	04000120 	.word	0x04000120
 8006ff0:	08008671 	.word	0x08008671

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	f040 8203 	bne.w	8007404 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007002:	f003 0310 	and.w	r3, r3, #16
 8007006:	2b00      	cmp	r3, #0
 8007008:	f000 81fc 	beq.w	8007404 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800700c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007010:	f003 0310 	and.w	r3, r3, #16
 8007014:	2b00      	cmp	r3, #0
 8007016:	f000 81f5 	beq.w	8007404 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	2210      	movs	r2, #16
 8007020:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800702c:	2b40      	cmp	r3, #64	@ 0x40
 800702e:	f040 816d 	bne.w	800730c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4aa4      	ldr	r2, [pc, #656]	@ (80072cc <HAL_UART_IRQHandler+0x59c>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d068      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4aa1      	ldr	r2, [pc, #644]	@ (80072d0 <HAL_UART_IRQHandler+0x5a0>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d061      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a9f      	ldr	r2, [pc, #636]	@ (80072d4 <HAL_UART_IRQHandler+0x5a4>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d05a      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a9c      	ldr	r2, [pc, #624]	@ (80072d8 <HAL_UART_IRQHandler+0x5a8>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d053      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a9a      	ldr	r2, [pc, #616]	@ (80072dc <HAL_UART_IRQHandler+0x5ac>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d04c      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a97      	ldr	r2, [pc, #604]	@ (80072e0 <HAL_UART_IRQHandler+0x5b0>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d045      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a95      	ldr	r2, [pc, #596]	@ (80072e4 <HAL_UART_IRQHandler+0x5b4>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d03e      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a92      	ldr	r2, [pc, #584]	@ (80072e8 <HAL_UART_IRQHandler+0x5b8>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d037      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a90      	ldr	r2, [pc, #576]	@ (80072ec <HAL_UART_IRQHandler+0x5bc>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d030      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a8d      	ldr	r2, [pc, #564]	@ (80072f0 <HAL_UART_IRQHandler+0x5c0>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d029      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a8b      	ldr	r2, [pc, #556]	@ (80072f4 <HAL_UART_IRQHandler+0x5c4>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d022      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a88      	ldr	r2, [pc, #544]	@ (80072f8 <HAL_UART_IRQHandler+0x5c8>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d01b      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a86      	ldr	r2, [pc, #536]	@ (80072fc <HAL_UART_IRQHandler+0x5cc>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d014      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a83      	ldr	r2, [pc, #524]	@ (8007300 <HAL_UART_IRQHandler+0x5d0>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d00d      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a81      	ldr	r2, [pc, #516]	@ (8007304 <HAL_UART_IRQHandler+0x5d4>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d006      	beq.n	8007112 <HAL_UART_IRQHandler+0x3e2>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a7e      	ldr	r2, [pc, #504]	@ (8007308 <HAL_UART_IRQHandler+0x5d8>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d106      	bne.n	8007120 <HAL_UART_IRQHandler+0x3f0>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	b29b      	uxth	r3, r3
 800711e:	e005      	b.n	800712c <HAL_UART_IRQHandler+0x3fc>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	b29b      	uxth	r3, r3
 800712c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007130:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007134:	2b00      	cmp	r3, #0
 8007136:	f000 80ad 	beq.w	8007294 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007140:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007144:	429a      	cmp	r2, r3
 8007146:	f080 80a5 	bcs.w	8007294 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007150:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800715a:	69db      	ldr	r3, [r3, #28]
 800715c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007160:	f000 8087 	beq.w	8007272 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007170:	e853 3f00 	ldrex	r3, [r3]
 8007174:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007178:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800717c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007180:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	461a      	mov	r2, r3
 800718a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800718e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007192:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007196:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800719a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800719e:	e841 2300 	strex	r3, r2, [r1]
 80071a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80071a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d1da      	bne.n	8007164 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	3308      	adds	r3, #8
 80071b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071b8:	e853 3f00 	ldrex	r3, [r3]
 80071bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80071be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071c0:	f023 0301 	bic.w	r3, r3, #1
 80071c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3308      	adds	r3, #8
 80071ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80071d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80071d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80071da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80071de:	e841 2300 	strex	r3, r2, [r1]
 80071e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80071e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1e1      	bne.n	80071ae <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	3308      	adds	r3, #8
 80071f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071f4:	e853 3f00 	ldrex	r3, [r3]
 80071f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80071fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007200:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	3308      	adds	r3, #8
 800720a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800720e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007210:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007212:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007214:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007216:	e841 2300 	strex	r3, r2, [r1]
 800721a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800721c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800721e:	2b00      	cmp	r3, #0
 8007220:	d1e3      	bne.n	80071ea <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2220      	movs	r2, #32
 8007226:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007236:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007238:	e853 3f00 	ldrex	r3, [r3]
 800723c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800723e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007240:	f023 0310 	bic.w	r3, r3, #16
 8007244:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	461a      	mov	r2, r3
 800724e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007252:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007254:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007256:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007258:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800725a:	e841 2300 	strex	r3, r2, [r1]
 800725e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007260:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007262:	2b00      	cmp	r3, #0
 8007264:	d1e4      	bne.n	8007230 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800726c:	4618      	mov	r0, r3
 800726e:	f7fb fb25 	bl	80028bc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2202      	movs	r2, #2
 8007276:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007284:	b29b      	uxth	r3, r3
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	b29b      	uxth	r3, r3
 800728a:	4619      	mov	r1, r3
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 f939 	bl	8007504 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007292:	e119      	b.n	80074c8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800729a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800729e:	429a      	cmp	r2, r3
 80072a0:	f040 8112 	bne.w	80074c8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072aa:	69db      	ldr	r3, [r3, #28]
 80072ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072b0:	f040 810a 	bne.w	80074c8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2202      	movs	r2, #2
 80072b8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80072c0:	4619      	mov	r1, r3
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 f91e 	bl	8007504 <HAL_UARTEx_RxEventCallback>
      return;
 80072c8:	e0fe      	b.n	80074c8 <HAL_UART_IRQHandler+0x798>
 80072ca:	bf00      	nop
 80072cc:	40020010 	.word	0x40020010
 80072d0:	40020028 	.word	0x40020028
 80072d4:	40020040 	.word	0x40020040
 80072d8:	40020058 	.word	0x40020058
 80072dc:	40020070 	.word	0x40020070
 80072e0:	40020088 	.word	0x40020088
 80072e4:	400200a0 	.word	0x400200a0
 80072e8:	400200b8 	.word	0x400200b8
 80072ec:	40020410 	.word	0x40020410
 80072f0:	40020428 	.word	0x40020428
 80072f4:	40020440 	.word	0x40020440
 80072f8:	40020458 	.word	0x40020458
 80072fc:	40020470 	.word	0x40020470
 8007300:	40020488 	.word	0x40020488
 8007304:	400204a0 	.word	0x400204a0
 8007308:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007318:	b29b      	uxth	r3, r3
 800731a:	1ad3      	subs	r3, r2, r3
 800731c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007326:	b29b      	uxth	r3, r3
 8007328:	2b00      	cmp	r3, #0
 800732a:	f000 80cf 	beq.w	80074cc <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800732e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007332:	2b00      	cmp	r3, #0
 8007334:	f000 80ca 	beq.w	80074cc <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007340:	e853 3f00 	ldrex	r3, [r3]
 8007344:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007348:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800734c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	461a      	mov	r2, r3
 8007356:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800735a:	647b      	str	r3, [r7, #68]	@ 0x44
 800735c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007360:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007362:	e841 2300 	strex	r3, r2, [r1]
 8007366:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1e4      	bne.n	8007338 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	3308      	adds	r3, #8
 8007374:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007378:	e853 3f00 	ldrex	r3, [r3]
 800737c:	623b      	str	r3, [r7, #32]
   return(result);
 800737e:	6a3a      	ldr	r2, [r7, #32]
 8007380:	4b55      	ldr	r3, [pc, #340]	@ (80074d8 <HAL_UART_IRQHandler+0x7a8>)
 8007382:	4013      	ands	r3, r2
 8007384:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3308      	adds	r3, #8
 800738e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007392:	633a      	str	r2, [r7, #48]	@ 0x30
 8007394:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007398:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1e3      	bne.n	800736e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2220      	movs	r2, #32
 80073aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	e853 3f00 	ldrex	r3, [r3]
 80073c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f023 0310 	bic.w	r3, r3, #16
 80073ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	461a      	mov	r2, r3
 80073d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80073dc:	61fb      	str	r3, [r7, #28]
 80073de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e0:	69b9      	ldr	r1, [r7, #24]
 80073e2:	69fa      	ldr	r2, [r7, #28]
 80073e4:	e841 2300 	strex	r3, r2, [r1]
 80073e8:	617b      	str	r3, [r7, #20]
   return(result);
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d1e4      	bne.n	80073ba <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2202      	movs	r2, #2
 80073f4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80073fa:	4619      	mov	r1, r3
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f000 f881 	bl	8007504 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007402:	e063      	b.n	80074cc <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007408:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00e      	beq.n	800742e <HAL_UART_IRQHandler+0x6fe>
 8007410:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007414:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007418:	2b00      	cmp	r3, #0
 800741a:	d008      	beq.n	800742e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007424:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f001 fe80 	bl	800912c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800742c:	e051      	b.n	80074d2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800742e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007436:	2b00      	cmp	r3, #0
 8007438:	d014      	beq.n	8007464 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800743a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800743e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007442:	2b00      	cmp	r3, #0
 8007444:	d105      	bne.n	8007452 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007446:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800744a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800744e:	2b00      	cmp	r3, #0
 8007450:	d008      	beq.n	8007464 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007456:	2b00      	cmp	r3, #0
 8007458:	d03a      	beq.n	80074d0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	4798      	blx	r3
    }
    return;
 8007462:	e035      	b.n	80074d0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800746c:	2b00      	cmp	r3, #0
 800746e:	d009      	beq.n	8007484 <HAL_UART_IRQHandler+0x754>
 8007470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007478:	2b00      	cmp	r3, #0
 800747a:	d003      	beq.n	8007484 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f001 f909 	bl	8008694 <UART_EndTransmit_IT>
    return;
 8007482:	e026      	b.n	80074d2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007488:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800748c:	2b00      	cmp	r3, #0
 800748e:	d009      	beq.n	80074a4 <HAL_UART_IRQHandler+0x774>
 8007490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007494:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007498:	2b00      	cmp	r3, #0
 800749a:	d003      	beq.n	80074a4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f001 fe59 	bl	8009154 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80074a2:	e016      	b.n	80074d2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80074a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d010      	beq.n	80074d2 <HAL_UART_IRQHandler+0x7a2>
 80074b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	da0c      	bge.n	80074d2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f001 fe41 	bl	8009140 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80074be:	e008      	b.n	80074d2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80074c0:	bf00      	nop
 80074c2:	e006      	b.n	80074d2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80074c4:	bf00      	nop
 80074c6:	e004      	b.n	80074d2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80074c8:	bf00      	nop
 80074ca:	e002      	b.n	80074d2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80074cc:	bf00      	nop
 80074ce:	e000      	b.n	80074d2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80074d0:	bf00      	nop
  }
}
 80074d2:	37e8      	adds	r7, #232	@ 0xe8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	effffffe 	.word	0xeffffffe

080074dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80074e4:	bf00      	nop
 80074e6:	370c      	adds	r7, #12
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr

080074f0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	460b      	mov	r3, r1
 800750e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007510:	bf00      	nop
 8007512:	370c      	adds	r7, #12
 8007514:	46bd      	mov	sp, r7
 8007516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751a:	4770      	bx	lr

0800751c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800751c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007520:	b092      	sub	sp, #72	@ 0x48
 8007522:	af00      	add	r7, sp, #0
 8007524:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007526:	2300      	movs	r3, #0
 8007528:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	689a      	ldr	r2, [r3, #8]
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	431a      	orrs	r2, r3
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	695b      	ldr	r3, [r3, #20]
 800753a:	431a      	orrs	r2, r3
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	69db      	ldr	r3, [r3, #28]
 8007540:	4313      	orrs	r3, r2
 8007542:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	4bbe      	ldr	r3, [pc, #760]	@ (8007844 <UART_SetConfig+0x328>)
 800754c:	4013      	ands	r3, r2
 800754e:	697a      	ldr	r2, [r7, #20]
 8007550:	6812      	ldr	r2, [r2, #0]
 8007552:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007554:	430b      	orrs	r3, r1
 8007556:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	68da      	ldr	r2, [r3, #12]
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	430a      	orrs	r2, r1
 800756c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	699b      	ldr	r3, [r3, #24]
 8007572:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4ab3      	ldr	r2, [pc, #716]	@ (8007848 <UART_SetConfig+0x32c>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d004      	beq.n	8007588 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	6a1b      	ldr	r3, [r3, #32]
 8007582:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007584:	4313      	orrs	r3, r2
 8007586:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689a      	ldr	r2, [r3, #8]
 800758e:	4baf      	ldr	r3, [pc, #700]	@ (800784c <UART_SetConfig+0x330>)
 8007590:	4013      	ands	r3, r2
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	6812      	ldr	r2, [r2, #0]
 8007596:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007598:	430b      	orrs	r3, r1
 800759a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a2:	f023 010f 	bic.w	r1, r3, #15
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4aa6      	ldr	r2, [pc, #664]	@ (8007850 <UART_SetConfig+0x334>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d177      	bne.n	80076ac <UART_SetConfig+0x190>
 80075bc:	4ba5      	ldr	r3, [pc, #660]	@ (8007854 <UART_SetConfig+0x338>)
 80075be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80075c4:	2b28      	cmp	r3, #40	@ 0x28
 80075c6:	d86d      	bhi.n	80076a4 <UART_SetConfig+0x188>
 80075c8:	a201      	add	r2, pc, #4	@ (adr r2, 80075d0 <UART_SetConfig+0xb4>)
 80075ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ce:	bf00      	nop
 80075d0:	08007675 	.word	0x08007675
 80075d4:	080076a5 	.word	0x080076a5
 80075d8:	080076a5 	.word	0x080076a5
 80075dc:	080076a5 	.word	0x080076a5
 80075e0:	080076a5 	.word	0x080076a5
 80075e4:	080076a5 	.word	0x080076a5
 80075e8:	080076a5 	.word	0x080076a5
 80075ec:	080076a5 	.word	0x080076a5
 80075f0:	0800767d 	.word	0x0800767d
 80075f4:	080076a5 	.word	0x080076a5
 80075f8:	080076a5 	.word	0x080076a5
 80075fc:	080076a5 	.word	0x080076a5
 8007600:	080076a5 	.word	0x080076a5
 8007604:	080076a5 	.word	0x080076a5
 8007608:	080076a5 	.word	0x080076a5
 800760c:	080076a5 	.word	0x080076a5
 8007610:	08007685 	.word	0x08007685
 8007614:	080076a5 	.word	0x080076a5
 8007618:	080076a5 	.word	0x080076a5
 800761c:	080076a5 	.word	0x080076a5
 8007620:	080076a5 	.word	0x080076a5
 8007624:	080076a5 	.word	0x080076a5
 8007628:	080076a5 	.word	0x080076a5
 800762c:	080076a5 	.word	0x080076a5
 8007630:	0800768d 	.word	0x0800768d
 8007634:	080076a5 	.word	0x080076a5
 8007638:	080076a5 	.word	0x080076a5
 800763c:	080076a5 	.word	0x080076a5
 8007640:	080076a5 	.word	0x080076a5
 8007644:	080076a5 	.word	0x080076a5
 8007648:	080076a5 	.word	0x080076a5
 800764c:	080076a5 	.word	0x080076a5
 8007650:	08007695 	.word	0x08007695
 8007654:	080076a5 	.word	0x080076a5
 8007658:	080076a5 	.word	0x080076a5
 800765c:	080076a5 	.word	0x080076a5
 8007660:	080076a5 	.word	0x080076a5
 8007664:	080076a5 	.word	0x080076a5
 8007668:	080076a5 	.word	0x080076a5
 800766c:	080076a5 	.word	0x080076a5
 8007670:	0800769d 	.word	0x0800769d
 8007674:	2301      	movs	r3, #1
 8007676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800767a:	e222      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 800767c:	2304      	movs	r3, #4
 800767e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007682:	e21e      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007684:	2308      	movs	r3, #8
 8007686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800768a:	e21a      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 800768c:	2310      	movs	r3, #16
 800768e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007692:	e216      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007694:	2320      	movs	r3, #32
 8007696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800769a:	e212      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 800769c:	2340      	movs	r3, #64	@ 0x40
 800769e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076a2:	e20e      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80076a4:	2380      	movs	r3, #128	@ 0x80
 80076a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076aa:	e20a      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a69      	ldr	r2, [pc, #420]	@ (8007858 <UART_SetConfig+0x33c>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d130      	bne.n	8007718 <UART_SetConfig+0x1fc>
 80076b6:	4b67      	ldr	r3, [pc, #412]	@ (8007854 <UART_SetConfig+0x338>)
 80076b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ba:	f003 0307 	and.w	r3, r3, #7
 80076be:	2b05      	cmp	r3, #5
 80076c0:	d826      	bhi.n	8007710 <UART_SetConfig+0x1f4>
 80076c2:	a201      	add	r2, pc, #4	@ (adr r2, 80076c8 <UART_SetConfig+0x1ac>)
 80076c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076c8:	080076e1 	.word	0x080076e1
 80076cc:	080076e9 	.word	0x080076e9
 80076d0:	080076f1 	.word	0x080076f1
 80076d4:	080076f9 	.word	0x080076f9
 80076d8:	08007701 	.word	0x08007701
 80076dc:	08007709 	.word	0x08007709
 80076e0:	2300      	movs	r3, #0
 80076e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076e6:	e1ec      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80076e8:	2304      	movs	r3, #4
 80076ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ee:	e1e8      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80076f0:	2308      	movs	r3, #8
 80076f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076f6:	e1e4      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80076f8:	2310      	movs	r3, #16
 80076fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076fe:	e1e0      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007700:	2320      	movs	r3, #32
 8007702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007706:	e1dc      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007708:	2340      	movs	r3, #64	@ 0x40
 800770a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800770e:	e1d8      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007710:	2380      	movs	r3, #128	@ 0x80
 8007712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007716:	e1d4      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a4f      	ldr	r2, [pc, #316]	@ (800785c <UART_SetConfig+0x340>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d130      	bne.n	8007784 <UART_SetConfig+0x268>
 8007722:	4b4c      	ldr	r3, [pc, #304]	@ (8007854 <UART_SetConfig+0x338>)
 8007724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007726:	f003 0307 	and.w	r3, r3, #7
 800772a:	2b05      	cmp	r3, #5
 800772c:	d826      	bhi.n	800777c <UART_SetConfig+0x260>
 800772e:	a201      	add	r2, pc, #4	@ (adr r2, 8007734 <UART_SetConfig+0x218>)
 8007730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007734:	0800774d 	.word	0x0800774d
 8007738:	08007755 	.word	0x08007755
 800773c:	0800775d 	.word	0x0800775d
 8007740:	08007765 	.word	0x08007765
 8007744:	0800776d 	.word	0x0800776d
 8007748:	08007775 	.word	0x08007775
 800774c:	2300      	movs	r3, #0
 800774e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007752:	e1b6      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007754:	2304      	movs	r3, #4
 8007756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800775a:	e1b2      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 800775c:	2308      	movs	r3, #8
 800775e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007762:	e1ae      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007764:	2310      	movs	r3, #16
 8007766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800776a:	e1aa      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 800776c:	2320      	movs	r3, #32
 800776e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007772:	e1a6      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007774:	2340      	movs	r3, #64	@ 0x40
 8007776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800777a:	e1a2      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 800777c:	2380      	movs	r3, #128	@ 0x80
 800777e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007782:	e19e      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a35      	ldr	r2, [pc, #212]	@ (8007860 <UART_SetConfig+0x344>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d130      	bne.n	80077f0 <UART_SetConfig+0x2d4>
 800778e:	4b31      	ldr	r3, [pc, #196]	@ (8007854 <UART_SetConfig+0x338>)
 8007790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007792:	f003 0307 	and.w	r3, r3, #7
 8007796:	2b05      	cmp	r3, #5
 8007798:	d826      	bhi.n	80077e8 <UART_SetConfig+0x2cc>
 800779a:	a201      	add	r2, pc, #4	@ (adr r2, 80077a0 <UART_SetConfig+0x284>)
 800779c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077a0:	080077b9 	.word	0x080077b9
 80077a4:	080077c1 	.word	0x080077c1
 80077a8:	080077c9 	.word	0x080077c9
 80077ac:	080077d1 	.word	0x080077d1
 80077b0:	080077d9 	.word	0x080077d9
 80077b4:	080077e1 	.word	0x080077e1
 80077b8:	2300      	movs	r3, #0
 80077ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077be:	e180      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80077c0:	2304      	movs	r3, #4
 80077c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077c6:	e17c      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80077c8:	2308      	movs	r3, #8
 80077ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ce:	e178      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80077d0:	2310      	movs	r3, #16
 80077d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077d6:	e174      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80077d8:	2320      	movs	r3, #32
 80077da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077de:	e170      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80077e0:	2340      	movs	r3, #64	@ 0x40
 80077e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077e6:	e16c      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80077e8:	2380      	movs	r3, #128	@ 0x80
 80077ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ee:	e168      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a1b      	ldr	r2, [pc, #108]	@ (8007864 <UART_SetConfig+0x348>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d142      	bne.n	8007880 <UART_SetConfig+0x364>
 80077fa:	4b16      	ldr	r3, [pc, #88]	@ (8007854 <UART_SetConfig+0x338>)
 80077fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077fe:	f003 0307 	and.w	r3, r3, #7
 8007802:	2b05      	cmp	r3, #5
 8007804:	d838      	bhi.n	8007878 <UART_SetConfig+0x35c>
 8007806:	a201      	add	r2, pc, #4	@ (adr r2, 800780c <UART_SetConfig+0x2f0>)
 8007808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800780c:	08007825 	.word	0x08007825
 8007810:	0800782d 	.word	0x0800782d
 8007814:	08007835 	.word	0x08007835
 8007818:	0800783d 	.word	0x0800783d
 800781c:	08007869 	.word	0x08007869
 8007820:	08007871 	.word	0x08007871
 8007824:	2300      	movs	r3, #0
 8007826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800782a:	e14a      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 800782c:	2304      	movs	r3, #4
 800782e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007832:	e146      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007834:	2308      	movs	r3, #8
 8007836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800783a:	e142      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 800783c:	2310      	movs	r3, #16
 800783e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007842:	e13e      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007844:	cfff69f3 	.word	0xcfff69f3
 8007848:	58000c00 	.word	0x58000c00
 800784c:	11fff4ff 	.word	0x11fff4ff
 8007850:	40011000 	.word	0x40011000
 8007854:	58024400 	.word	0x58024400
 8007858:	40004400 	.word	0x40004400
 800785c:	40004800 	.word	0x40004800
 8007860:	40004c00 	.word	0x40004c00
 8007864:	40005000 	.word	0x40005000
 8007868:	2320      	movs	r3, #32
 800786a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800786e:	e128      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007870:	2340      	movs	r3, #64	@ 0x40
 8007872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007876:	e124      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007878:	2380      	movs	r3, #128	@ 0x80
 800787a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800787e:	e120      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4acb      	ldr	r2, [pc, #812]	@ (8007bb4 <UART_SetConfig+0x698>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d176      	bne.n	8007978 <UART_SetConfig+0x45c>
 800788a:	4bcb      	ldr	r3, [pc, #812]	@ (8007bb8 <UART_SetConfig+0x69c>)
 800788c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800788e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007892:	2b28      	cmp	r3, #40	@ 0x28
 8007894:	d86c      	bhi.n	8007970 <UART_SetConfig+0x454>
 8007896:	a201      	add	r2, pc, #4	@ (adr r2, 800789c <UART_SetConfig+0x380>)
 8007898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789c:	08007941 	.word	0x08007941
 80078a0:	08007971 	.word	0x08007971
 80078a4:	08007971 	.word	0x08007971
 80078a8:	08007971 	.word	0x08007971
 80078ac:	08007971 	.word	0x08007971
 80078b0:	08007971 	.word	0x08007971
 80078b4:	08007971 	.word	0x08007971
 80078b8:	08007971 	.word	0x08007971
 80078bc:	08007949 	.word	0x08007949
 80078c0:	08007971 	.word	0x08007971
 80078c4:	08007971 	.word	0x08007971
 80078c8:	08007971 	.word	0x08007971
 80078cc:	08007971 	.word	0x08007971
 80078d0:	08007971 	.word	0x08007971
 80078d4:	08007971 	.word	0x08007971
 80078d8:	08007971 	.word	0x08007971
 80078dc:	08007951 	.word	0x08007951
 80078e0:	08007971 	.word	0x08007971
 80078e4:	08007971 	.word	0x08007971
 80078e8:	08007971 	.word	0x08007971
 80078ec:	08007971 	.word	0x08007971
 80078f0:	08007971 	.word	0x08007971
 80078f4:	08007971 	.word	0x08007971
 80078f8:	08007971 	.word	0x08007971
 80078fc:	08007959 	.word	0x08007959
 8007900:	08007971 	.word	0x08007971
 8007904:	08007971 	.word	0x08007971
 8007908:	08007971 	.word	0x08007971
 800790c:	08007971 	.word	0x08007971
 8007910:	08007971 	.word	0x08007971
 8007914:	08007971 	.word	0x08007971
 8007918:	08007971 	.word	0x08007971
 800791c:	08007961 	.word	0x08007961
 8007920:	08007971 	.word	0x08007971
 8007924:	08007971 	.word	0x08007971
 8007928:	08007971 	.word	0x08007971
 800792c:	08007971 	.word	0x08007971
 8007930:	08007971 	.word	0x08007971
 8007934:	08007971 	.word	0x08007971
 8007938:	08007971 	.word	0x08007971
 800793c:	08007969 	.word	0x08007969
 8007940:	2301      	movs	r3, #1
 8007942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007946:	e0bc      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007948:	2304      	movs	r3, #4
 800794a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800794e:	e0b8      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007950:	2308      	movs	r3, #8
 8007952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007956:	e0b4      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007958:	2310      	movs	r3, #16
 800795a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800795e:	e0b0      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007960:	2320      	movs	r3, #32
 8007962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007966:	e0ac      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007968:	2340      	movs	r3, #64	@ 0x40
 800796a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800796e:	e0a8      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007970:	2380      	movs	r3, #128	@ 0x80
 8007972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007976:	e0a4      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a8f      	ldr	r2, [pc, #572]	@ (8007bbc <UART_SetConfig+0x6a0>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d130      	bne.n	80079e4 <UART_SetConfig+0x4c8>
 8007982:	4b8d      	ldr	r3, [pc, #564]	@ (8007bb8 <UART_SetConfig+0x69c>)
 8007984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007986:	f003 0307 	and.w	r3, r3, #7
 800798a:	2b05      	cmp	r3, #5
 800798c:	d826      	bhi.n	80079dc <UART_SetConfig+0x4c0>
 800798e:	a201      	add	r2, pc, #4	@ (adr r2, 8007994 <UART_SetConfig+0x478>)
 8007990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007994:	080079ad 	.word	0x080079ad
 8007998:	080079b5 	.word	0x080079b5
 800799c:	080079bd 	.word	0x080079bd
 80079a0:	080079c5 	.word	0x080079c5
 80079a4:	080079cd 	.word	0x080079cd
 80079a8:	080079d5 	.word	0x080079d5
 80079ac:	2300      	movs	r3, #0
 80079ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079b2:	e086      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80079b4:	2304      	movs	r3, #4
 80079b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ba:	e082      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80079bc:	2308      	movs	r3, #8
 80079be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079c2:	e07e      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80079c4:	2310      	movs	r3, #16
 80079c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ca:	e07a      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80079cc:	2320      	movs	r3, #32
 80079ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079d2:	e076      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80079d4:	2340      	movs	r3, #64	@ 0x40
 80079d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079da:	e072      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80079dc:	2380      	movs	r3, #128	@ 0x80
 80079de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079e2:	e06e      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a75      	ldr	r2, [pc, #468]	@ (8007bc0 <UART_SetConfig+0x6a4>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d130      	bne.n	8007a50 <UART_SetConfig+0x534>
 80079ee:	4b72      	ldr	r3, [pc, #456]	@ (8007bb8 <UART_SetConfig+0x69c>)
 80079f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079f2:	f003 0307 	and.w	r3, r3, #7
 80079f6:	2b05      	cmp	r3, #5
 80079f8:	d826      	bhi.n	8007a48 <UART_SetConfig+0x52c>
 80079fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007a00 <UART_SetConfig+0x4e4>)
 80079fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a00:	08007a19 	.word	0x08007a19
 8007a04:	08007a21 	.word	0x08007a21
 8007a08:	08007a29 	.word	0x08007a29
 8007a0c:	08007a31 	.word	0x08007a31
 8007a10:	08007a39 	.word	0x08007a39
 8007a14:	08007a41 	.word	0x08007a41
 8007a18:	2300      	movs	r3, #0
 8007a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a1e:	e050      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007a20:	2304      	movs	r3, #4
 8007a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a26:	e04c      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007a28:	2308      	movs	r3, #8
 8007a2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a2e:	e048      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007a30:	2310      	movs	r3, #16
 8007a32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a36:	e044      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007a38:	2320      	movs	r3, #32
 8007a3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a3e:	e040      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007a40:	2340      	movs	r3, #64	@ 0x40
 8007a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a46:	e03c      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007a48:	2380      	movs	r3, #128	@ 0x80
 8007a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a4e:	e038      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a5b      	ldr	r2, [pc, #364]	@ (8007bc4 <UART_SetConfig+0x6a8>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d130      	bne.n	8007abc <UART_SetConfig+0x5a0>
 8007a5a:	4b57      	ldr	r3, [pc, #348]	@ (8007bb8 <UART_SetConfig+0x69c>)
 8007a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a5e:	f003 0307 	and.w	r3, r3, #7
 8007a62:	2b05      	cmp	r3, #5
 8007a64:	d826      	bhi.n	8007ab4 <UART_SetConfig+0x598>
 8007a66:	a201      	add	r2, pc, #4	@ (adr r2, 8007a6c <UART_SetConfig+0x550>)
 8007a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a6c:	08007a85 	.word	0x08007a85
 8007a70:	08007a8d 	.word	0x08007a8d
 8007a74:	08007a95 	.word	0x08007a95
 8007a78:	08007a9d 	.word	0x08007a9d
 8007a7c:	08007aa5 	.word	0x08007aa5
 8007a80:	08007aad 	.word	0x08007aad
 8007a84:	2302      	movs	r3, #2
 8007a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a8a:	e01a      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007a8c:	2304      	movs	r3, #4
 8007a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a92:	e016      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007a94:	2308      	movs	r3, #8
 8007a96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a9a:	e012      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007a9c:	2310      	movs	r3, #16
 8007a9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aa2:	e00e      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007aa4:	2320      	movs	r3, #32
 8007aa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aaa:	e00a      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007aac:	2340      	movs	r3, #64	@ 0x40
 8007aae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ab2:	e006      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007ab4:	2380      	movs	r3, #128	@ 0x80
 8007ab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aba:	e002      	b.n	8007ac2 <UART_SetConfig+0x5a6>
 8007abc:	2380      	movs	r3, #128	@ 0x80
 8007abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a3f      	ldr	r2, [pc, #252]	@ (8007bc4 <UART_SetConfig+0x6a8>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	f040 80f8 	bne.w	8007cbe <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007ace:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007ad2:	2b20      	cmp	r3, #32
 8007ad4:	dc46      	bgt.n	8007b64 <UART_SetConfig+0x648>
 8007ad6:	2b02      	cmp	r3, #2
 8007ad8:	f2c0 8082 	blt.w	8007be0 <UART_SetConfig+0x6c4>
 8007adc:	3b02      	subs	r3, #2
 8007ade:	2b1e      	cmp	r3, #30
 8007ae0:	d87e      	bhi.n	8007be0 <UART_SetConfig+0x6c4>
 8007ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ae8 <UART_SetConfig+0x5cc>)
 8007ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ae8:	08007b6b 	.word	0x08007b6b
 8007aec:	08007be1 	.word	0x08007be1
 8007af0:	08007b73 	.word	0x08007b73
 8007af4:	08007be1 	.word	0x08007be1
 8007af8:	08007be1 	.word	0x08007be1
 8007afc:	08007be1 	.word	0x08007be1
 8007b00:	08007b83 	.word	0x08007b83
 8007b04:	08007be1 	.word	0x08007be1
 8007b08:	08007be1 	.word	0x08007be1
 8007b0c:	08007be1 	.word	0x08007be1
 8007b10:	08007be1 	.word	0x08007be1
 8007b14:	08007be1 	.word	0x08007be1
 8007b18:	08007be1 	.word	0x08007be1
 8007b1c:	08007be1 	.word	0x08007be1
 8007b20:	08007b93 	.word	0x08007b93
 8007b24:	08007be1 	.word	0x08007be1
 8007b28:	08007be1 	.word	0x08007be1
 8007b2c:	08007be1 	.word	0x08007be1
 8007b30:	08007be1 	.word	0x08007be1
 8007b34:	08007be1 	.word	0x08007be1
 8007b38:	08007be1 	.word	0x08007be1
 8007b3c:	08007be1 	.word	0x08007be1
 8007b40:	08007be1 	.word	0x08007be1
 8007b44:	08007be1 	.word	0x08007be1
 8007b48:	08007be1 	.word	0x08007be1
 8007b4c:	08007be1 	.word	0x08007be1
 8007b50:	08007be1 	.word	0x08007be1
 8007b54:	08007be1 	.word	0x08007be1
 8007b58:	08007be1 	.word	0x08007be1
 8007b5c:	08007be1 	.word	0x08007be1
 8007b60:	08007bd3 	.word	0x08007bd3
 8007b64:	2b40      	cmp	r3, #64	@ 0x40
 8007b66:	d037      	beq.n	8007bd8 <UART_SetConfig+0x6bc>
 8007b68:	e03a      	b.n	8007be0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007b6a:	f7fe fb95 	bl	8006298 <HAL_RCCEx_GetD3PCLK1Freq>
 8007b6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b70:	e03c      	b.n	8007bec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7fe fba4 	bl	80062c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b80:	e034      	b.n	8007bec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b82:	f107 0318 	add.w	r3, r7, #24
 8007b86:	4618      	mov	r0, r3
 8007b88:	f7fe fcf0 	bl	800656c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b90:	e02c      	b.n	8007bec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b92:	4b09      	ldr	r3, [pc, #36]	@ (8007bb8 <UART_SetConfig+0x69c>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f003 0320 	and.w	r3, r3, #32
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d016      	beq.n	8007bcc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007b9e:	4b06      	ldr	r3, [pc, #24]	@ (8007bb8 <UART_SetConfig+0x69c>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	08db      	lsrs	r3, r3, #3
 8007ba4:	f003 0303 	and.w	r3, r3, #3
 8007ba8:	4a07      	ldr	r2, [pc, #28]	@ (8007bc8 <UART_SetConfig+0x6ac>)
 8007baa:	fa22 f303 	lsr.w	r3, r2, r3
 8007bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007bb0:	e01c      	b.n	8007bec <UART_SetConfig+0x6d0>
 8007bb2:	bf00      	nop
 8007bb4:	40011400 	.word	0x40011400
 8007bb8:	58024400 	.word	0x58024400
 8007bbc:	40007800 	.word	0x40007800
 8007bc0:	40007c00 	.word	0x40007c00
 8007bc4:	58000c00 	.word	0x58000c00
 8007bc8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007bcc:	4b9d      	ldr	r3, [pc, #628]	@ (8007e44 <UART_SetConfig+0x928>)
 8007bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bd0:	e00c      	b.n	8007bec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007bd2:	4b9d      	ldr	r3, [pc, #628]	@ (8007e48 <UART_SetConfig+0x92c>)
 8007bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bd6:	e009      	b.n	8007bec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bde:	e005      	b.n	8007bec <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007be0:	2300      	movs	r3, #0
 8007be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007be4:	2301      	movs	r3, #1
 8007be6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007bea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	f000 81de 	beq.w	8007fb0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007bf4:	697b      	ldr	r3, [r7, #20]
 8007bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bf8:	4a94      	ldr	r2, [pc, #592]	@ (8007e4c <UART_SetConfig+0x930>)
 8007bfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bfe:	461a      	mov	r2, r3
 8007c00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c02:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c06:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	685a      	ldr	r2, [r3, #4]
 8007c0c:	4613      	mov	r3, r2
 8007c0e:	005b      	lsls	r3, r3, #1
 8007c10:	4413      	add	r3, r2
 8007c12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d305      	bcc.n	8007c24 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d903      	bls.n	8007c2c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007c24:	2301      	movs	r3, #1
 8007c26:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007c2a:	e1c1      	b.n	8007fb0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c2e:	2200      	movs	r2, #0
 8007c30:	60bb      	str	r3, [r7, #8]
 8007c32:	60fa      	str	r2, [r7, #12]
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c38:	4a84      	ldr	r2, [pc, #528]	@ (8007e4c <UART_SetConfig+0x930>)
 8007c3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	2200      	movs	r2, #0
 8007c42:	603b      	str	r3, [r7, #0]
 8007c44:	607a      	str	r2, [r7, #4]
 8007c46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007c4e:	f7f8 fb97 	bl	8000380 <__aeabi_uldivmod>
 8007c52:	4602      	mov	r2, r0
 8007c54:	460b      	mov	r3, r1
 8007c56:	4610      	mov	r0, r2
 8007c58:	4619      	mov	r1, r3
 8007c5a:	f04f 0200 	mov.w	r2, #0
 8007c5e:	f04f 0300 	mov.w	r3, #0
 8007c62:	020b      	lsls	r3, r1, #8
 8007c64:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007c68:	0202      	lsls	r2, r0, #8
 8007c6a:	6979      	ldr	r1, [r7, #20]
 8007c6c:	6849      	ldr	r1, [r1, #4]
 8007c6e:	0849      	lsrs	r1, r1, #1
 8007c70:	2000      	movs	r0, #0
 8007c72:	460c      	mov	r4, r1
 8007c74:	4605      	mov	r5, r0
 8007c76:	eb12 0804 	adds.w	r8, r2, r4
 8007c7a:	eb43 0905 	adc.w	r9, r3, r5
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	469a      	mov	sl, r3
 8007c86:	4693      	mov	fp, r2
 8007c88:	4652      	mov	r2, sl
 8007c8a:	465b      	mov	r3, fp
 8007c8c:	4640      	mov	r0, r8
 8007c8e:	4649      	mov	r1, r9
 8007c90:	f7f8 fb76 	bl	8000380 <__aeabi_uldivmod>
 8007c94:	4602      	mov	r2, r0
 8007c96:	460b      	mov	r3, r1
 8007c98:	4613      	mov	r3, r2
 8007c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ca2:	d308      	bcc.n	8007cb6 <UART_SetConfig+0x79a>
 8007ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ca6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007caa:	d204      	bcs.n	8007cb6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007cb2:	60da      	str	r2, [r3, #12]
 8007cb4:	e17c      	b.n	8007fb0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007cbc:	e178      	b.n	8007fb0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cc6:	f040 80c5 	bne.w	8007e54 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007cca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007cce:	2b20      	cmp	r3, #32
 8007cd0:	dc48      	bgt.n	8007d64 <UART_SetConfig+0x848>
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	db7b      	blt.n	8007dce <UART_SetConfig+0x8b2>
 8007cd6:	2b20      	cmp	r3, #32
 8007cd8:	d879      	bhi.n	8007dce <UART_SetConfig+0x8b2>
 8007cda:	a201      	add	r2, pc, #4	@ (adr r2, 8007ce0 <UART_SetConfig+0x7c4>)
 8007cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce0:	08007d6b 	.word	0x08007d6b
 8007ce4:	08007d73 	.word	0x08007d73
 8007ce8:	08007dcf 	.word	0x08007dcf
 8007cec:	08007dcf 	.word	0x08007dcf
 8007cf0:	08007d7b 	.word	0x08007d7b
 8007cf4:	08007dcf 	.word	0x08007dcf
 8007cf8:	08007dcf 	.word	0x08007dcf
 8007cfc:	08007dcf 	.word	0x08007dcf
 8007d00:	08007d8b 	.word	0x08007d8b
 8007d04:	08007dcf 	.word	0x08007dcf
 8007d08:	08007dcf 	.word	0x08007dcf
 8007d0c:	08007dcf 	.word	0x08007dcf
 8007d10:	08007dcf 	.word	0x08007dcf
 8007d14:	08007dcf 	.word	0x08007dcf
 8007d18:	08007dcf 	.word	0x08007dcf
 8007d1c:	08007dcf 	.word	0x08007dcf
 8007d20:	08007d9b 	.word	0x08007d9b
 8007d24:	08007dcf 	.word	0x08007dcf
 8007d28:	08007dcf 	.word	0x08007dcf
 8007d2c:	08007dcf 	.word	0x08007dcf
 8007d30:	08007dcf 	.word	0x08007dcf
 8007d34:	08007dcf 	.word	0x08007dcf
 8007d38:	08007dcf 	.word	0x08007dcf
 8007d3c:	08007dcf 	.word	0x08007dcf
 8007d40:	08007dcf 	.word	0x08007dcf
 8007d44:	08007dcf 	.word	0x08007dcf
 8007d48:	08007dcf 	.word	0x08007dcf
 8007d4c:	08007dcf 	.word	0x08007dcf
 8007d50:	08007dcf 	.word	0x08007dcf
 8007d54:	08007dcf 	.word	0x08007dcf
 8007d58:	08007dcf 	.word	0x08007dcf
 8007d5c:	08007dcf 	.word	0x08007dcf
 8007d60:	08007dc1 	.word	0x08007dc1
 8007d64:	2b40      	cmp	r3, #64	@ 0x40
 8007d66:	d02e      	beq.n	8007dc6 <UART_SetConfig+0x8aa>
 8007d68:	e031      	b.n	8007dce <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d6a:	f7fd f85f 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 8007d6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007d70:	e033      	b.n	8007dda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d72:	f7fd f871 	bl	8004e58 <HAL_RCC_GetPCLK2Freq>
 8007d76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007d78:	e02f      	b.n	8007dda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7fe faa0 	bl	80062c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d88:	e027      	b.n	8007dda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d8a:	f107 0318 	add.w	r3, r7, #24
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f7fe fbec 	bl	800656c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007d94:	69fb      	ldr	r3, [r7, #28]
 8007d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d98:	e01f      	b.n	8007dda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8007e50 <UART_SetConfig+0x934>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0320 	and.w	r3, r3, #32
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d009      	beq.n	8007dba <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007da6:	4b2a      	ldr	r3, [pc, #168]	@ (8007e50 <UART_SetConfig+0x934>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	08db      	lsrs	r3, r3, #3
 8007dac:	f003 0303 	and.w	r3, r3, #3
 8007db0:	4a24      	ldr	r2, [pc, #144]	@ (8007e44 <UART_SetConfig+0x928>)
 8007db2:	fa22 f303 	lsr.w	r3, r2, r3
 8007db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007db8:	e00f      	b.n	8007dda <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007dba:	4b22      	ldr	r3, [pc, #136]	@ (8007e44 <UART_SetConfig+0x928>)
 8007dbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dbe:	e00c      	b.n	8007dda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007dc0:	4b21      	ldr	r3, [pc, #132]	@ (8007e48 <UART_SetConfig+0x92c>)
 8007dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dc4:	e009      	b.n	8007dda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dcc:	e005      	b.n	8007dda <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007dd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007dda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f000 80e7 	beq.w	8007fb0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007de6:	4a19      	ldr	r2, [pc, #100]	@ (8007e4c <UART_SetConfig+0x930>)
 8007de8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007dec:	461a      	mov	r2, r3
 8007dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007df0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007df4:	005a      	lsls	r2, r3, #1
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	085b      	lsrs	r3, r3, #1
 8007dfc:	441a      	add	r2, r3
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e06:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e0a:	2b0f      	cmp	r3, #15
 8007e0c:	d916      	bls.n	8007e3c <UART_SetConfig+0x920>
 8007e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e14:	d212      	bcs.n	8007e3c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	f023 030f 	bic.w	r3, r3, #15
 8007e1e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e22:	085b      	lsrs	r3, r3, #1
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	f003 0307 	and.w	r3, r3, #7
 8007e2a:	b29a      	uxth	r2, r3
 8007e2c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007e38:	60da      	str	r2, [r3, #12]
 8007e3a:	e0b9      	b.n	8007fb0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007e42:	e0b5      	b.n	8007fb0 <UART_SetConfig+0xa94>
 8007e44:	03d09000 	.word	0x03d09000
 8007e48:	003d0900 	.word	0x003d0900
 8007e4c:	0800a540 	.word	0x0800a540
 8007e50:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007e54:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007e58:	2b20      	cmp	r3, #32
 8007e5a:	dc49      	bgt.n	8007ef0 <UART_SetConfig+0x9d4>
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	db7c      	blt.n	8007f5a <UART_SetConfig+0xa3e>
 8007e60:	2b20      	cmp	r3, #32
 8007e62:	d87a      	bhi.n	8007f5a <UART_SetConfig+0xa3e>
 8007e64:	a201      	add	r2, pc, #4	@ (adr r2, 8007e6c <UART_SetConfig+0x950>)
 8007e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e6a:	bf00      	nop
 8007e6c:	08007ef7 	.word	0x08007ef7
 8007e70:	08007eff 	.word	0x08007eff
 8007e74:	08007f5b 	.word	0x08007f5b
 8007e78:	08007f5b 	.word	0x08007f5b
 8007e7c:	08007f07 	.word	0x08007f07
 8007e80:	08007f5b 	.word	0x08007f5b
 8007e84:	08007f5b 	.word	0x08007f5b
 8007e88:	08007f5b 	.word	0x08007f5b
 8007e8c:	08007f17 	.word	0x08007f17
 8007e90:	08007f5b 	.word	0x08007f5b
 8007e94:	08007f5b 	.word	0x08007f5b
 8007e98:	08007f5b 	.word	0x08007f5b
 8007e9c:	08007f5b 	.word	0x08007f5b
 8007ea0:	08007f5b 	.word	0x08007f5b
 8007ea4:	08007f5b 	.word	0x08007f5b
 8007ea8:	08007f5b 	.word	0x08007f5b
 8007eac:	08007f27 	.word	0x08007f27
 8007eb0:	08007f5b 	.word	0x08007f5b
 8007eb4:	08007f5b 	.word	0x08007f5b
 8007eb8:	08007f5b 	.word	0x08007f5b
 8007ebc:	08007f5b 	.word	0x08007f5b
 8007ec0:	08007f5b 	.word	0x08007f5b
 8007ec4:	08007f5b 	.word	0x08007f5b
 8007ec8:	08007f5b 	.word	0x08007f5b
 8007ecc:	08007f5b 	.word	0x08007f5b
 8007ed0:	08007f5b 	.word	0x08007f5b
 8007ed4:	08007f5b 	.word	0x08007f5b
 8007ed8:	08007f5b 	.word	0x08007f5b
 8007edc:	08007f5b 	.word	0x08007f5b
 8007ee0:	08007f5b 	.word	0x08007f5b
 8007ee4:	08007f5b 	.word	0x08007f5b
 8007ee8:	08007f5b 	.word	0x08007f5b
 8007eec:	08007f4d 	.word	0x08007f4d
 8007ef0:	2b40      	cmp	r3, #64	@ 0x40
 8007ef2:	d02e      	beq.n	8007f52 <UART_SetConfig+0xa36>
 8007ef4:	e031      	b.n	8007f5a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ef6:	f7fc ff99 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 8007efa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007efc:	e033      	b.n	8007f66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007efe:	f7fc ffab 	bl	8004e58 <HAL_RCC_GetPCLK2Freq>
 8007f02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007f04:	e02f      	b.n	8007f66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7fe f9da 	bl	80062c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f14:	e027      	b.n	8007f66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f16:	f107 0318 	add.w	r3, r7, #24
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f7fe fb26 	bl	800656c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f24:	e01f      	b.n	8007f66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f26:	4b2d      	ldr	r3, [pc, #180]	@ (8007fdc <UART_SetConfig+0xac0>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0320 	and.w	r3, r3, #32
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d009      	beq.n	8007f46 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007f32:	4b2a      	ldr	r3, [pc, #168]	@ (8007fdc <UART_SetConfig+0xac0>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	08db      	lsrs	r3, r3, #3
 8007f38:	f003 0303 	and.w	r3, r3, #3
 8007f3c:	4a28      	ldr	r2, [pc, #160]	@ (8007fe0 <UART_SetConfig+0xac4>)
 8007f3e:	fa22 f303 	lsr.w	r3, r2, r3
 8007f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007f44:	e00f      	b.n	8007f66 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007f46:	4b26      	ldr	r3, [pc, #152]	@ (8007fe0 <UART_SetConfig+0xac4>)
 8007f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f4a:	e00c      	b.n	8007f66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007f4c:	4b25      	ldr	r3, [pc, #148]	@ (8007fe4 <UART_SetConfig+0xac8>)
 8007f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f50:	e009      	b.n	8007f66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f58:	e005      	b.n	8007f66 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007f64:	bf00      	nop
    }

    if (pclk != 0U)
 8007f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d021      	beq.n	8007fb0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f70:	4a1d      	ldr	r2, [pc, #116]	@ (8007fe8 <UART_SetConfig+0xacc>)
 8007f72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f76:	461a      	mov	r2, r3
 8007f78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f7a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	085b      	lsrs	r3, r3, #1
 8007f84:	441a      	add	r2, r3
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f92:	2b0f      	cmp	r3, #15
 8007f94:	d909      	bls.n	8007faa <UART_SetConfig+0xa8e>
 8007f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f9c:	d205      	bcs.n	8007faa <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	60da      	str	r2, [r3, #12]
 8007fa8:	e002      	b.n	8007fb0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007fcc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3748      	adds	r7, #72	@ 0x48
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007fda:	bf00      	nop
 8007fdc:	58024400 	.word	0x58024400
 8007fe0:	03d09000 	.word	0x03d09000
 8007fe4:	003d0900 	.word	0x003d0900
 8007fe8:	0800a540 	.word	0x0800a540

08007fec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff8:	f003 0308 	and.w	r3, r3, #8
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00a      	beq.n	8008016 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	430a      	orrs	r2, r1
 8008014:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800801a:	f003 0301 	and.w	r3, r3, #1
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00a      	beq.n	8008038 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	430a      	orrs	r2, r1
 8008036:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800803c:	f003 0302 	and.w	r3, r3, #2
 8008040:	2b00      	cmp	r3, #0
 8008042:	d00a      	beq.n	800805a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	430a      	orrs	r2, r1
 8008058:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800805e:	f003 0304 	and.w	r3, r3, #4
 8008062:	2b00      	cmp	r3, #0
 8008064:	d00a      	beq.n	800807c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	430a      	orrs	r2, r1
 800807a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008080:	f003 0310 	and.w	r3, r3, #16
 8008084:	2b00      	cmp	r3, #0
 8008086:	d00a      	beq.n	800809e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	430a      	orrs	r2, r1
 800809c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a2:	f003 0320 	and.w	r3, r3, #32
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d00a      	beq.n	80080c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	430a      	orrs	r2, r1
 80080be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d01a      	beq.n	8008102 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	430a      	orrs	r2, r1
 80080e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080ea:	d10a      	bne.n	8008102 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	430a      	orrs	r2, r1
 8008100:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00a      	beq.n	8008124 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	430a      	orrs	r2, r1
 8008122:	605a      	str	r2, [r3, #4]
  }
}
 8008124:	bf00      	nop
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b098      	sub	sp, #96	@ 0x60
 8008134:	af02      	add	r7, sp, #8
 8008136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008140:	f7fa f9e2 	bl	8002508 <HAL_GetTick>
 8008144:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f003 0308 	and.w	r3, r3, #8
 8008150:	2b08      	cmp	r3, #8
 8008152:	d12f      	bne.n	80081b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008154:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008158:	9300      	str	r3, [sp, #0]
 800815a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800815c:	2200      	movs	r2, #0
 800815e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f000 f88e 	bl	8008284 <UART_WaitOnFlagUntilTimeout>
 8008168:	4603      	mov	r3, r0
 800816a:	2b00      	cmp	r3, #0
 800816c:	d022      	beq.n	80081b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008176:	e853 3f00 	ldrex	r3, [r3]
 800817a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800817c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800817e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008182:	653b      	str	r3, [r7, #80]	@ 0x50
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	461a      	mov	r2, r3
 800818a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800818c:	647b      	str	r3, [r7, #68]	@ 0x44
 800818e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008190:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008192:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008194:	e841 2300 	strex	r3, r2, [r1]
 8008198:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800819a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1e6      	bne.n	800816e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2220      	movs	r2, #32
 80081a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081b0:	2303      	movs	r3, #3
 80081b2:	e063      	b.n	800827c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f003 0304 	and.w	r3, r3, #4
 80081be:	2b04      	cmp	r3, #4
 80081c0:	d149      	bne.n	8008256 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081c6:	9300      	str	r3, [sp, #0]
 80081c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081ca:	2200      	movs	r2, #0
 80081cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 f857 	bl	8008284 <UART_WaitOnFlagUntilTimeout>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d03c      	beq.n	8008256 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e4:	e853 3f00 	ldrex	r3, [r3]
 80081e8:	623b      	str	r3, [r7, #32]
   return(result);
 80081ea:	6a3b      	ldr	r3, [r7, #32]
 80081ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	461a      	mov	r2, r3
 80081f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80081fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008200:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008202:	e841 2300 	strex	r3, r2, [r1]
 8008206:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1e6      	bne.n	80081dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3308      	adds	r3, #8
 8008214:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008216:	693b      	ldr	r3, [r7, #16]
 8008218:	e853 3f00 	ldrex	r3, [r3]
 800821c:	60fb      	str	r3, [r7, #12]
   return(result);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f023 0301 	bic.w	r3, r3, #1
 8008224:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	3308      	adds	r3, #8
 800822c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800822e:	61fa      	str	r2, [r7, #28]
 8008230:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008232:	69b9      	ldr	r1, [r7, #24]
 8008234:	69fa      	ldr	r2, [r7, #28]
 8008236:	e841 2300 	strex	r3, r2, [r1]
 800823a:	617b      	str	r3, [r7, #20]
   return(result);
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d1e5      	bne.n	800820e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2220      	movs	r2, #32
 8008246:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2200      	movs	r2, #0
 800824e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008252:	2303      	movs	r3, #3
 8008254:	e012      	b.n	800827c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2220      	movs	r2, #32
 800825a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2220      	movs	r2, #32
 8008262:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3758      	adds	r7, #88	@ 0x58
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	60b9      	str	r1, [r7, #8]
 800828e:	603b      	str	r3, [r7, #0]
 8008290:	4613      	mov	r3, r2
 8008292:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008294:	e04f      	b.n	8008336 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008296:	69bb      	ldr	r3, [r7, #24]
 8008298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800829c:	d04b      	beq.n	8008336 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800829e:	f7fa f933 	bl	8002508 <HAL_GetTick>
 80082a2:	4602      	mov	r2, r0
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	1ad3      	subs	r3, r2, r3
 80082a8:	69ba      	ldr	r2, [r7, #24]
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d302      	bcc.n	80082b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d101      	bne.n	80082b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80082b4:	2303      	movs	r3, #3
 80082b6:	e04e      	b.n	8008356 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0304 	and.w	r3, r3, #4
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d037      	beq.n	8008336 <UART_WaitOnFlagUntilTimeout+0xb2>
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	2b80      	cmp	r3, #128	@ 0x80
 80082ca:	d034      	beq.n	8008336 <UART_WaitOnFlagUntilTimeout+0xb2>
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	2b40      	cmp	r3, #64	@ 0x40
 80082d0:	d031      	beq.n	8008336 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	69db      	ldr	r3, [r3, #28]
 80082d8:	f003 0308 	and.w	r3, r3, #8
 80082dc:	2b08      	cmp	r3, #8
 80082de:	d110      	bne.n	8008302 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2208      	movs	r2, #8
 80082e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80082e8:	68f8      	ldr	r0, [r7, #12]
 80082ea:	f000 f95b 	bl	80085a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2208      	movs	r2, #8
 80082f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	e029      	b.n	8008356 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	69db      	ldr	r3, [r3, #28]
 8008308:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800830c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008310:	d111      	bne.n	8008336 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800831a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f000 f941 	bl	80085a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2220      	movs	r2, #32
 8008326:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008332:	2303      	movs	r3, #3
 8008334:	e00f      	b.n	8008356 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	69da      	ldr	r2, [r3, #28]
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	4013      	ands	r3, r2
 8008340:	68ba      	ldr	r2, [r7, #8]
 8008342:	429a      	cmp	r2, r3
 8008344:	bf0c      	ite	eq
 8008346:	2301      	moveq	r3, #1
 8008348:	2300      	movne	r3, #0
 800834a:	b2db      	uxtb	r3, r3
 800834c:	461a      	mov	r2, r3
 800834e:	79fb      	ldrb	r3, [r7, #7]
 8008350:	429a      	cmp	r2, r3
 8008352:	d0a0      	beq.n	8008296 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008354:	2300      	movs	r3, #0
}
 8008356:	4618      	mov	r0, r3
 8008358:	3710      	adds	r7, #16
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}
	...

08008360 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008360:	b480      	push	{r7}
 8008362:	b0a3      	sub	sp, #140	@ 0x8c
 8008364:	af00      	add	r7, sp, #0
 8008366:	60f8      	str	r0, [r7, #12]
 8008368:	60b9      	str	r1, [r7, #8]
 800836a:	4613      	mov	r3, r2
 800836c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	68ba      	ldr	r2, [r7, #8]
 8008372:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	88fa      	ldrh	r2, [r7, #6]
 8008378:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	88fa      	ldrh	r2, [r7, #6]
 8008380:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2200      	movs	r2, #0
 8008388:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	689b      	ldr	r3, [r3, #8]
 800838e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008392:	d10e      	bne.n	80083b2 <UART_Start_Receive_IT+0x52>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	691b      	ldr	r3, [r3, #16]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d105      	bne.n	80083a8 <UART_Start_Receive_IT+0x48>
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80083a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80083a6:	e02d      	b.n	8008404 <UART_Start_Receive_IT+0xa4>
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	22ff      	movs	r2, #255	@ 0xff
 80083ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80083b0:	e028      	b.n	8008404 <UART_Start_Receive_IT+0xa4>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d10d      	bne.n	80083d6 <UART_Start_Receive_IT+0x76>
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d104      	bne.n	80083cc <UART_Start_Receive_IT+0x6c>
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	22ff      	movs	r2, #255	@ 0xff
 80083c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80083ca:	e01b      	b.n	8008404 <UART_Start_Receive_IT+0xa4>
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	227f      	movs	r2, #127	@ 0x7f
 80083d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80083d4:	e016      	b.n	8008404 <UART_Start_Receive_IT+0xa4>
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083de:	d10d      	bne.n	80083fc <UART_Start_Receive_IT+0x9c>
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	691b      	ldr	r3, [r3, #16]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d104      	bne.n	80083f2 <UART_Start_Receive_IT+0x92>
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	227f      	movs	r2, #127	@ 0x7f
 80083ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80083f0:	e008      	b.n	8008404 <UART_Start_Receive_IT+0xa4>
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	223f      	movs	r2, #63	@ 0x3f
 80083f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80083fa:	e003      	b.n	8008404 <UART_Start_Receive_IT+0xa4>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2200      	movs	r2, #0
 8008400:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2200      	movs	r2, #0
 8008408:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2222      	movs	r2, #34	@ 0x22
 8008410:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	3308      	adds	r3, #8
 800841a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800841c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800841e:	e853 3f00 	ldrex	r3, [r3]
 8008422:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008424:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008426:	f043 0301 	orr.w	r3, r3, #1
 800842a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	3308      	adds	r3, #8
 8008434:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008438:	673a      	str	r2, [r7, #112]	@ 0x70
 800843a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800843c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800843e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008440:	e841 2300 	strex	r3, r2, [r1]
 8008444:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008446:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008448:	2b00      	cmp	r3, #0
 800844a:	d1e3      	bne.n	8008414 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008450:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008454:	d14f      	bne.n	80084f6 <UART_Start_Receive_IT+0x196>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800845c:	88fa      	ldrh	r2, [r7, #6]
 800845e:	429a      	cmp	r2, r3
 8008460:	d349      	bcc.n	80084f6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800846a:	d107      	bne.n	800847c <UART_Start_Receive_IT+0x11c>
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	691b      	ldr	r3, [r3, #16]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d103      	bne.n	800847c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	4a47      	ldr	r2, [pc, #284]	@ (8008594 <UART_Start_Receive_IT+0x234>)
 8008478:	675a      	str	r2, [r3, #116]	@ 0x74
 800847a:	e002      	b.n	8008482 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	4a46      	ldr	r2, [pc, #280]	@ (8008598 <UART_Start_Receive_IT+0x238>)
 8008480:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d01a      	beq.n	80084c0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008490:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008492:	e853 3f00 	ldrex	r3, [r3]
 8008496:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800849a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800849e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	461a      	mov	r2, r3
 80084a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80084ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084ae:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80084b2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80084b4:	e841 2300 	strex	r3, r2, [r1]
 80084b8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80084ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d1e4      	bne.n	800848a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	3308      	adds	r3, #8
 80084c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084ca:	e853 3f00 	ldrex	r3, [r3]
 80084ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	3308      	adds	r3, #8
 80084de:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80084e0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80084e2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80084e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084e8:	e841 2300 	strex	r3, r2, [r1]
 80084ec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80084ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d1e5      	bne.n	80084c0 <UART_Start_Receive_IT+0x160>
 80084f4:	e046      	b.n	8008584 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084fe:	d107      	bne.n	8008510 <UART_Start_Receive_IT+0x1b0>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	691b      	ldr	r3, [r3, #16]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d103      	bne.n	8008510 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	4a24      	ldr	r2, [pc, #144]	@ (800859c <UART_Start_Receive_IT+0x23c>)
 800850c:	675a      	str	r2, [r3, #116]	@ 0x74
 800850e:	e002      	b.n	8008516 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	4a23      	ldr	r2, [pc, #140]	@ (80085a0 <UART_Start_Receive_IT+0x240>)
 8008514:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	691b      	ldr	r3, [r3, #16]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d019      	beq.n	8008552 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008526:	e853 3f00 	ldrex	r3, [r3]
 800852a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800852c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800852e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008532:	677b      	str	r3, [r7, #116]	@ 0x74
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	461a      	mov	r2, r3
 800853a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800853c:	637b      	str	r3, [r7, #52]	@ 0x34
 800853e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008540:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008542:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008544:	e841 2300 	strex	r3, r2, [r1]
 8008548:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800854a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800854c:	2b00      	cmp	r3, #0
 800854e:	d1e6      	bne.n	800851e <UART_Start_Receive_IT+0x1be>
 8008550:	e018      	b.n	8008584 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	e853 3f00 	ldrex	r3, [r3]
 800855e:	613b      	str	r3, [r7, #16]
   return(result);
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	f043 0320 	orr.w	r3, r3, #32
 8008566:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	461a      	mov	r2, r3
 800856e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008570:	623b      	str	r3, [r7, #32]
 8008572:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008574:	69f9      	ldr	r1, [r7, #28]
 8008576:	6a3a      	ldr	r2, [r7, #32]
 8008578:	e841 2300 	strex	r3, r2, [r1]
 800857c:	61bb      	str	r3, [r7, #24]
   return(result);
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d1e6      	bne.n	8008552 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	378c      	adds	r7, #140	@ 0x8c
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr
 8008592:	bf00      	nop
 8008594:	08008dc1 	.word	0x08008dc1
 8008598:	08008a5d 	.word	0x08008a5d
 800859c:	080088a5 	.word	0x080088a5
 80085a0:	080086ed 	.word	0x080086ed

080085a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b095      	sub	sp, #84	@ 0x54
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085b4:	e853 3f00 	ldrex	r3, [r3]
 80085b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80085ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	461a      	mov	r2, r3
 80085c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80085cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085d2:	e841 2300 	strex	r3, r2, [r1]
 80085d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1e6      	bne.n	80085ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	3308      	adds	r3, #8
 80085e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e6:	6a3b      	ldr	r3, [r7, #32]
 80085e8:	e853 3f00 	ldrex	r3, [r3]
 80085ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80085ee:	69fa      	ldr	r2, [r7, #28]
 80085f0:	4b1e      	ldr	r3, [pc, #120]	@ (800866c <UART_EndRxTransfer+0xc8>)
 80085f2:	4013      	ands	r3, r2
 80085f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	3308      	adds	r3, #8
 80085fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008600:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008602:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008604:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008606:	e841 2300 	strex	r3, r2, [r1]
 800860a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800860c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860e:	2b00      	cmp	r3, #0
 8008610:	d1e5      	bne.n	80085de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008616:	2b01      	cmp	r3, #1
 8008618:	d118      	bne.n	800864c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	e853 3f00 	ldrex	r3, [r3]
 8008626:	60bb      	str	r3, [r7, #8]
   return(result);
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	f023 0310 	bic.w	r3, r3, #16
 800862e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	461a      	mov	r2, r3
 8008636:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008638:	61bb      	str	r3, [r7, #24]
 800863a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863c:	6979      	ldr	r1, [r7, #20]
 800863e:	69ba      	ldr	r2, [r7, #24]
 8008640:	e841 2300 	strex	r3, r2, [r1]
 8008644:	613b      	str	r3, [r7, #16]
   return(result);
 8008646:	693b      	ldr	r3, [r7, #16]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d1e6      	bne.n	800861a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2220      	movs	r2, #32
 8008650:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2200      	movs	r2, #0
 800865e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008660:	bf00      	nop
 8008662:	3754      	adds	r7, #84	@ 0x54
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr
 800866c:	effffffe 	.word	0xeffffffe

08008670 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b084      	sub	sp, #16
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800867c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2200      	movs	r2, #0
 8008682:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008686:	68f8      	ldr	r0, [r7, #12]
 8008688:	f7fe ff32 	bl	80074f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800868c:	bf00      	nop
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b088      	sub	sp, #32
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	e853 3f00 	ldrex	r3, [r3]
 80086a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086b0:	61fb      	str	r3, [r7, #28]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	461a      	mov	r2, r3
 80086b8:	69fb      	ldr	r3, [r7, #28]
 80086ba:	61bb      	str	r3, [r7, #24]
 80086bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086be:	6979      	ldr	r1, [r7, #20]
 80086c0:	69ba      	ldr	r2, [r7, #24]
 80086c2:	e841 2300 	strex	r3, r2, [r1]
 80086c6:	613b      	str	r3, [r7, #16]
   return(result);
 80086c8:	693b      	ldr	r3, [r7, #16]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d1e6      	bne.n	800869c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2220      	movs	r2, #32
 80086d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2200      	movs	r2, #0
 80086da:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f7fe fefd 	bl	80074dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086e2:	bf00      	nop
 80086e4:	3720      	adds	r7, #32
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
	...

080086ec <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b09c      	sub	sp, #112	@ 0x70
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80086fa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008704:	2b22      	cmp	r3, #34	@ 0x22
 8008706:	f040 80be 	bne.w	8008886 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008710:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008714:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008718:	b2d9      	uxtb	r1, r3
 800871a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800871e:	b2da      	uxtb	r2, r3
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008724:	400a      	ands	r2, r1
 8008726:	b2d2      	uxtb	r2, r2
 8008728:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800872e:	1c5a      	adds	r2, r3, #1
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800873a:	b29b      	uxth	r3, r3
 800873c:	3b01      	subs	r3, #1
 800873e:	b29a      	uxth	r2, r3
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800874c:	b29b      	uxth	r3, r3
 800874e:	2b00      	cmp	r3, #0
 8008750:	f040 80a1 	bne.w	8008896 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800875c:	e853 3f00 	ldrex	r3, [r3]
 8008760:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008762:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008764:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008768:	66bb      	str	r3, [r7, #104]	@ 0x68
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	461a      	mov	r2, r3
 8008770:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008772:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008774:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008776:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008778:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800877a:	e841 2300 	strex	r3, r2, [r1]
 800877e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008780:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008782:	2b00      	cmp	r3, #0
 8008784:	d1e6      	bne.n	8008754 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	3308      	adds	r3, #8
 800878c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008790:	e853 3f00 	ldrex	r3, [r3]
 8008794:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008798:	f023 0301 	bic.w	r3, r3, #1
 800879c:	667b      	str	r3, [r7, #100]	@ 0x64
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	3308      	adds	r3, #8
 80087a4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80087a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80087a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80087ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087ae:	e841 2300 	strex	r3, r2, [r1]
 80087b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80087b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d1e5      	bne.n	8008786 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2220      	movs	r2, #32
 80087be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2200      	movs	r2, #0
 80087c6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a33      	ldr	r2, [pc, #204]	@ (80088a0 <UART_RxISR_8BIT+0x1b4>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d01f      	beq.n	8008818 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d018      	beq.n	8008818 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ee:	e853 3f00 	ldrex	r3, [r3]
 80087f2:	623b      	str	r3, [r7, #32]
   return(result);
 80087f4:	6a3b      	ldr	r3, [r7, #32]
 80087f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80087fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	461a      	mov	r2, r3
 8008802:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008804:	633b      	str	r3, [r7, #48]	@ 0x30
 8008806:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008808:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800880a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800880c:	e841 2300 	strex	r3, r2, [r1]
 8008810:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008814:	2b00      	cmp	r3, #0
 8008816:	d1e6      	bne.n	80087e6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800881c:	2b01      	cmp	r3, #1
 800881e:	d12e      	bne.n	800887e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	e853 3f00 	ldrex	r3, [r3]
 8008832:	60fb      	str	r3, [r7, #12]
   return(result);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f023 0310 	bic.w	r3, r3, #16
 800883a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	461a      	mov	r2, r3
 8008842:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008844:	61fb      	str	r3, [r7, #28]
 8008846:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008848:	69b9      	ldr	r1, [r7, #24]
 800884a:	69fa      	ldr	r2, [r7, #28]
 800884c:	e841 2300 	strex	r3, r2, [r1]
 8008850:	617b      	str	r3, [r7, #20]
   return(result);
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d1e6      	bne.n	8008826 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	69db      	ldr	r3, [r3, #28]
 800885e:	f003 0310 	and.w	r3, r3, #16
 8008862:	2b10      	cmp	r3, #16
 8008864:	d103      	bne.n	800886e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	2210      	movs	r2, #16
 800886c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008874:	4619      	mov	r1, r3
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f7fe fe44 	bl	8007504 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800887c:	e00b      	b.n	8008896 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f7f9 f9f2 	bl	8001c68 <HAL_UART_RxCpltCallback>
}
 8008884:	e007      	b.n	8008896 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	699a      	ldr	r2, [r3, #24]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f042 0208 	orr.w	r2, r2, #8
 8008894:	619a      	str	r2, [r3, #24]
}
 8008896:	bf00      	nop
 8008898:	3770      	adds	r7, #112	@ 0x70
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	58000c00 	.word	0x58000c00

080088a4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b09c      	sub	sp, #112	@ 0x70
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80088b2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088bc:	2b22      	cmp	r3, #34	@ 0x22
 80088be:	f040 80be 	bne.w	8008a3e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088c8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088d0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80088d2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80088d6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80088da:	4013      	ands	r3, r2
 80088dc:	b29a      	uxth	r2, r3
 80088de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80088e0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088e6:	1c9a      	adds	r2, r3, #2
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	3b01      	subs	r3, #1
 80088f6:	b29a      	uxth	r2, r3
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008904:	b29b      	uxth	r3, r3
 8008906:	2b00      	cmp	r3, #0
 8008908:	f040 80a1 	bne.w	8008a4e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008912:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008914:	e853 3f00 	ldrex	r3, [r3]
 8008918:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800891a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800891c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008920:	667b      	str	r3, [r7, #100]	@ 0x64
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	461a      	mov	r2, r3
 8008928:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800892a:	657b      	str	r3, [r7, #84]	@ 0x54
 800892c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008930:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008932:	e841 2300 	strex	r3, r2, [r1]
 8008936:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008938:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800893a:	2b00      	cmp	r3, #0
 800893c:	d1e6      	bne.n	800890c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	3308      	adds	r3, #8
 8008944:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008948:	e853 3f00 	ldrex	r3, [r3]
 800894c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800894e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008950:	f023 0301 	bic.w	r3, r3, #1
 8008954:	663b      	str	r3, [r7, #96]	@ 0x60
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	3308      	adds	r3, #8
 800895c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800895e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008960:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008962:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008964:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008966:	e841 2300 	strex	r3, r2, [r1]
 800896a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800896c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1e5      	bne.n	800893e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2220      	movs	r2, #32
 8008976:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2200      	movs	r2, #0
 8008984:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a33      	ldr	r2, [pc, #204]	@ (8008a58 <UART_RxISR_16BIT+0x1b4>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d01f      	beq.n	80089d0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800899a:	2b00      	cmp	r3, #0
 800899c:	d018      	beq.n	80089d0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a4:	6a3b      	ldr	r3, [r7, #32]
 80089a6:	e853 3f00 	ldrex	r3, [r3]
 80089aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80089ac:	69fb      	ldr	r3, [r7, #28]
 80089ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	461a      	mov	r2, r3
 80089ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80089be:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089c4:	e841 2300 	strex	r3, r2, [r1]
 80089c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80089ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d1e6      	bne.n	800899e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d12e      	bne.n	8008a36 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2200      	movs	r2, #0
 80089dc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	e853 3f00 	ldrex	r3, [r3]
 80089ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	f023 0310 	bic.w	r3, r3, #16
 80089f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	461a      	mov	r2, r3
 80089fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089fc:	61bb      	str	r3, [r7, #24]
 80089fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a00:	6979      	ldr	r1, [r7, #20]
 8008a02:	69ba      	ldr	r2, [r7, #24]
 8008a04:	e841 2300 	strex	r3, r2, [r1]
 8008a08:	613b      	str	r3, [r7, #16]
   return(result);
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d1e6      	bne.n	80089de <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	69db      	ldr	r3, [r3, #28]
 8008a16:	f003 0310 	and.w	r3, r3, #16
 8008a1a:	2b10      	cmp	r3, #16
 8008a1c:	d103      	bne.n	8008a26 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	2210      	movs	r2, #16
 8008a24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a2c:	4619      	mov	r1, r3
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f7fe fd68 	bl	8007504 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a34:	e00b      	b.n	8008a4e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f7f9 f916 	bl	8001c68 <HAL_UART_RxCpltCallback>
}
 8008a3c:	e007      	b.n	8008a4e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	699a      	ldr	r2, [r3, #24]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f042 0208 	orr.w	r2, r2, #8
 8008a4c:	619a      	str	r2, [r3, #24]
}
 8008a4e:	bf00      	nop
 8008a50:	3770      	adds	r7, #112	@ 0x70
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	58000c00 	.word	0x58000c00

08008a5c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b0ac      	sub	sp, #176	@ 0xb0
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008a6a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	69db      	ldr	r3, [r3, #28]
 8008a74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a92:	2b22      	cmp	r3, #34	@ 0x22
 8008a94:	f040 8181 	bne.w	8008d9a <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a9e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008aa2:	e124      	b.n	8008cee <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aaa:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008aae:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8008ab2:	b2d9      	uxtb	r1, r3
 8008ab4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008ab8:	b2da      	uxtb	r2, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008abe:	400a      	ands	r2, r1
 8008ac0:	b2d2      	uxtb	r2, r2
 8008ac2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ac8:	1c5a      	adds	r2, r3, #1
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	b29a      	uxth	r2, r3
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	69db      	ldr	r3, [r3, #28]
 8008ae6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008aea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008aee:	f003 0307 	and.w	r3, r3, #7
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d053      	beq.n	8008b9e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008af6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008afa:	f003 0301 	and.w	r3, r3, #1
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d011      	beq.n	8008b26 <UART_RxISR_8BIT_FIFOEN+0xca>
 8008b02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d00b      	beq.n	8008b26 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2201      	movs	r2, #1
 8008b14:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b1c:	f043 0201 	orr.w	r2, r3, #1
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b2a:	f003 0302 	and.w	r3, r3, #2
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d011      	beq.n	8008b56 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008b32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b36:	f003 0301 	and.w	r3, r3, #1
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d00b      	beq.n	8008b56 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2202      	movs	r2, #2
 8008b44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b4c:	f043 0204 	orr.w	r2, r3, #4
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b5a:	f003 0304 	and.w	r3, r3, #4
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d011      	beq.n	8008b86 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008b62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b66:	f003 0301 	and.w	r3, r3, #1
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00b      	beq.n	8008b86 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	2204      	movs	r2, #4
 8008b74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b7c:	f043 0202 	orr.w	r2, r3, #2
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d006      	beq.n	8008b9e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f7fe fcad 	bl	80074f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	f040 80a1 	bne.w	8008cee <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008bb4:	e853 3f00 	ldrex	r3, [r3]
 8008bb8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8008bba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008bbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008bc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	461a      	mov	r2, r3
 8008bca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008bce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008bd0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008bd4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008bd6:	e841 2300 	strex	r3, r2, [r1]
 8008bda:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008bdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d1e4      	bne.n	8008bac <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	3308      	adds	r3, #8
 8008be8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bec:	e853 3f00 	ldrex	r3, [r3]
 8008bf0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008bf2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008bf4:	4b6f      	ldr	r3, [pc, #444]	@ (8008db4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8008bf6:	4013      	ands	r3, r2
 8008bf8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	3308      	adds	r3, #8
 8008c02:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008c06:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008c08:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008c0c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008c0e:	e841 2300 	strex	r3, r2, [r1]
 8008c12:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008c14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d1e3      	bne.n	8008be2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2220      	movs	r2, #32
 8008c1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4a61      	ldr	r2, [pc, #388]	@ (8008db8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d021      	beq.n	8008c7c <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d01a      	beq.n	8008c7c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c4e:	e853 3f00 	ldrex	r3, [r3]
 8008c52:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008c54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008c5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	461a      	mov	r2, r3
 8008c64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008c68:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c6a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008c6e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008c70:	e841 2300 	strex	r3, r2, [r1]
 8008c74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008c76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d1e4      	bne.n	8008c46 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d130      	bne.n	8008ce6 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c92:	e853 3f00 	ldrex	r3, [r3]
 8008c96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c9a:	f023 0310 	bic.w	r3, r3, #16
 8008c9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008cac:	643b      	str	r3, [r7, #64]	@ 0x40
 8008cae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008cb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008cb4:	e841 2300 	strex	r3, r2, [r1]
 8008cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d1e4      	bne.n	8008c8a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	69db      	ldr	r3, [r3, #28]
 8008cc6:	f003 0310 	and.w	r3, r3, #16
 8008cca:	2b10      	cmp	r3, #16
 8008ccc:	d103      	bne.n	8008cd6 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	2210      	movs	r2, #16
 8008cd4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008cdc:	4619      	mov	r1, r3
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f7fe fc10 	bl	8007504 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008ce4:	e00e      	b.n	8008d04 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f7f8 ffbe 	bl	8001c68 <HAL_UART_RxCpltCallback>
        break;
 8008cec:	e00a      	b.n	8008d04 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008cee:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d006      	beq.n	8008d04 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8008cf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008cfa:	f003 0320 	and.w	r3, r3, #32
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	f47f aed0 	bne.w	8008aa4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008d0a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008d0e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d049      	beq.n	8008daa <UART_RxISR_8BIT_FIFOEN+0x34e>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008d1c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d242      	bcs.n	8008daa <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	3308      	adds	r3, #8
 8008d2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2c:	6a3b      	ldr	r3, [r7, #32]
 8008d2e:	e853 3f00 	ldrex	r3, [r3]
 8008d32:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d34:	69fb      	ldr	r3, [r7, #28]
 8008d36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	3308      	adds	r3, #8
 8008d44:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008d48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d50:	e841 2300 	strex	r3, r2, [r1]
 8008d54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d1e3      	bne.n	8008d24 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	4a17      	ldr	r2, [pc, #92]	@ (8008dbc <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008d60:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	e853 3f00 	ldrex	r3, [r3]
 8008d6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	f043 0320 	orr.w	r3, r3, #32
 8008d76:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	461a      	mov	r2, r3
 8008d80:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008d84:	61bb      	str	r3, [r7, #24]
 8008d86:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d88:	6979      	ldr	r1, [r7, #20]
 8008d8a:	69ba      	ldr	r2, [r7, #24]
 8008d8c:	e841 2300 	strex	r3, r2, [r1]
 8008d90:	613b      	str	r3, [r7, #16]
   return(result);
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d1e4      	bne.n	8008d62 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d98:	e007      	b.n	8008daa <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	699a      	ldr	r2, [r3, #24]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f042 0208 	orr.w	r2, r2, #8
 8008da8:	619a      	str	r2, [r3, #24]
}
 8008daa:	bf00      	nop
 8008dac:	37b0      	adds	r7, #176	@ 0xb0
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}
 8008db2:	bf00      	nop
 8008db4:	effffffe 	.word	0xeffffffe
 8008db8:	58000c00 	.word	0x58000c00
 8008dbc:	080086ed 	.word	0x080086ed

08008dc0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b0ae      	sub	sp, #184	@ 0xb8
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008dce:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	69db      	ldr	r3, [r3, #28]
 8008dd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008df6:	2b22      	cmp	r3, #34	@ 0x22
 8008df8:	f040 8185 	bne.w	8009106 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008e02:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008e06:	e128      	b.n	800905a <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e0e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008e1a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008e1e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008e22:	4013      	ands	r3, r2
 8008e24:	b29a      	uxth	r2, r3
 8008e26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008e2a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e30:	1c9a      	adds	r2, r3, #2
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	3b01      	subs	r3, #1
 8008e40:	b29a      	uxth	r2, r3
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	69db      	ldr	r3, [r3, #28]
 8008e4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008e52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008e56:	f003 0307 	and.w	r3, r3, #7
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d053      	beq.n	8008f06 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008e5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008e62:	f003 0301 	and.w	r3, r3, #1
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d011      	beq.n	8008e8e <UART_RxISR_16BIT_FIFOEN+0xce>
 8008e6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00b      	beq.n	8008e8e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e84:	f043 0201 	orr.w	r2, r3, #1
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008e92:	f003 0302 	and.w	r3, r3, #2
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d011      	beq.n	8008ebe <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008e9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008e9e:	f003 0301 	and.w	r3, r3, #1
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d00b      	beq.n	8008ebe <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2202      	movs	r2, #2
 8008eac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008eb4:	f043 0204 	orr.w	r2, r3, #4
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ebe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ec2:	f003 0304 	and.w	r3, r3, #4
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d011      	beq.n	8008eee <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008eca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008ece:	f003 0301 	and.w	r3, r3, #1
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d00b      	beq.n	8008eee <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	2204      	movs	r2, #4
 8008edc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ee4:	f043 0202 	orr.w	r2, r3, #2
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d006      	beq.n	8008f06 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f7fe faf9 	bl	80074f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2200      	movs	r2, #0
 8008f02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	f040 80a3 	bne.w	800905a <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f1c:	e853 3f00 	ldrex	r3, [r3]
 8008f20:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008f22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	461a      	mov	r2, r3
 8008f32:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008f36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f3c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f3e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f42:	e841 2300 	strex	r3, r2, [r1]
 8008f46:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008f48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d1e2      	bne.n	8008f14 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	3308      	adds	r3, #8
 8008f54:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f58:	e853 3f00 	ldrex	r3, [r3]
 8008f5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f5e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008f60:	4b6f      	ldr	r3, [pc, #444]	@ (8009120 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8008f62:	4013      	ands	r3, r2
 8008f64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	3308      	adds	r3, #8
 8008f6e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008f72:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f74:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f76:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f78:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f7a:	e841 2300 	strex	r3, r2, [r1]
 8008f7e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d1e3      	bne.n	8008f4e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2220      	movs	r2, #32
 8008f8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a61      	ldr	r2, [pc, #388]	@ (8009124 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d021      	beq.n	8008fe8 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	685b      	ldr	r3, [r3, #4]
 8008faa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d01a      	beq.n	8008fe8 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fba:	e853 3f00 	ldrex	r3, [r3]
 8008fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008fc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fc2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008fc6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	461a      	mov	r2, r3
 8008fd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008fd4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fd6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008fda:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008fdc:	e841 2300 	strex	r3, r2, [r1]
 8008fe0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008fe2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d1e4      	bne.n	8008fb2 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d130      	bne.n	8009052 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ffe:	e853 3f00 	ldrex	r3, [r3]
 8009002:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009006:	f023 0310 	bic.w	r3, r3, #16
 800900a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	461a      	mov	r2, r3
 8009014:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009018:	647b      	str	r3, [r7, #68]	@ 0x44
 800901a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800901c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800901e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009020:	e841 2300 	strex	r3, r2, [r1]
 8009024:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009028:	2b00      	cmp	r3, #0
 800902a:	d1e4      	bne.n	8008ff6 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	69db      	ldr	r3, [r3, #28]
 8009032:	f003 0310 	and.w	r3, r3, #16
 8009036:	2b10      	cmp	r3, #16
 8009038:	d103      	bne.n	8009042 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	2210      	movs	r2, #16
 8009040:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009048:	4619      	mov	r1, r3
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f7fe fa5a 	bl	8007504 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009050:	e00e      	b.n	8009070 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f7f8 fe08 	bl	8001c68 <HAL_UART_RxCpltCallback>
        break;
 8009058:	e00a      	b.n	8009070 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800905a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800905e:	2b00      	cmp	r3, #0
 8009060:	d006      	beq.n	8009070 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8009062:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009066:	f003 0320 	and.w	r3, r3, #32
 800906a:	2b00      	cmp	r3, #0
 800906c:	f47f aecc 	bne.w	8008e08 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009076:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800907a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800907e:	2b00      	cmp	r3, #0
 8009080:	d049      	beq.n	8009116 <UART_RxISR_16BIT_FIFOEN+0x356>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009088:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800908c:	429a      	cmp	r2, r3
 800908e:	d242      	bcs.n	8009116 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	3308      	adds	r3, #8
 8009096:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800909a:	e853 3f00 	ldrex	r3, [r3]
 800909e:	623b      	str	r3, [r7, #32]
   return(result);
 80090a0:	6a3b      	ldr	r3, [r7, #32]
 80090a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	3308      	adds	r3, #8
 80090b0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80090b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80090b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090bc:	e841 2300 	strex	r3, r2, [r1]
 80090c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d1e3      	bne.n	8009090 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	4a17      	ldr	r2, [pc, #92]	@ (8009128 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80090cc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	e853 3f00 	ldrex	r3, [r3]
 80090da:	60fb      	str	r3, [r7, #12]
   return(result);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f043 0320 	orr.w	r3, r3, #32
 80090e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	461a      	mov	r2, r3
 80090ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80090f0:	61fb      	str	r3, [r7, #28]
 80090f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f4:	69b9      	ldr	r1, [r7, #24]
 80090f6:	69fa      	ldr	r2, [r7, #28]
 80090f8:	e841 2300 	strex	r3, r2, [r1]
 80090fc:	617b      	str	r3, [r7, #20]
   return(result);
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1e4      	bne.n	80090ce <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009104:	e007      	b.n	8009116 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	699a      	ldr	r2, [r3, #24]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f042 0208 	orr.w	r2, r2, #8
 8009114:	619a      	str	r2, [r3, #24]
}
 8009116:	bf00      	nop
 8009118:	37b8      	adds	r7, #184	@ 0xb8
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}
 800911e:	bf00      	nop
 8009120:	effffffe 	.word	0xeffffffe
 8009124:	58000c00 	.word	0x58000c00
 8009128:	080088a5 	.word	0x080088a5

0800912c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009140:	b480      	push	{r7}
 8009142:	b083      	sub	sp, #12
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009148:	bf00      	nop
 800914a:	370c      	adds	r7, #12
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr

08009154 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009154:	b480      	push	{r7}
 8009156:	b083      	sub	sp, #12
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800915c:	bf00      	nop
 800915e:	370c      	adds	r7, #12
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009168:	b480      	push	{r7}
 800916a:	b085      	sub	sp, #20
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009176:	2b01      	cmp	r3, #1
 8009178:	d101      	bne.n	800917e <HAL_UARTEx_DisableFifoMode+0x16>
 800917a:	2302      	movs	r3, #2
 800917c:	e027      	b.n	80091ce <HAL_UARTEx_DisableFifoMode+0x66>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2201      	movs	r2, #1
 8009182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2224      	movs	r2, #36	@ 0x24
 800918a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f022 0201 	bic.w	r2, r2, #1
 80091a4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80091ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2200      	movs	r2, #0
 80091b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68fa      	ldr	r2, [r7, #12]
 80091ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2220      	movs	r2, #32
 80091c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80091cc:	2300      	movs	r3, #0
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3714      	adds	r7, #20
 80091d2:	46bd      	mov	sp, r7
 80091d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d8:	4770      	bx	lr

080091da <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b084      	sub	sp, #16
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
 80091e2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d101      	bne.n	80091f2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80091ee:	2302      	movs	r3, #2
 80091f0:	e02d      	b.n	800924e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2201      	movs	r2, #1
 80091f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2224      	movs	r2, #36	@ 0x24
 80091fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	681a      	ldr	r2, [r3, #0]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f022 0201 	bic.w	r2, r2, #1
 8009218:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	689b      	ldr	r3, [r3, #8]
 8009220:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	683a      	ldr	r2, [r7, #0]
 800922a:	430a      	orrs	r2, r1
 800922c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f000 f850 	bl	80092d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	68fa      	ldr	r2, [r7, #12]
 800923a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2220      	movs	r2, #32
 8009240:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2200      	movs	r2, #0
 8009248:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800924c:	2300      	movs	r3, #0
}
 800924e:	4618      	mov	r0, r3
 8009250:	3710      	adds	r7, #16
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}

08009256 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009256:	b580      	push	{r7, lr}
 8009258:	b084      	sub	sp, #16
 800925a:	af00      	add	r7, sp, #0
 800925c:	6078      	str	r0, [r7, #4]
 800925e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009266:	2b01      	cmp	r3, #1
 8009268:	d101      	bne.n	800926e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800926a:	2302      	movs	r3, #2
 800926c:	e02d      	b.n	80092ca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2201      	movs	r2, #1
 8009272:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2224      	movs	r2, #36	@ 0x24
 800927a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f022 0201 	bic.w	r2, r2, #1
 8009294:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	683a      	ldr	r2, [r7, #0]
 80092a6:	430a      	orrs	r2, r1
 80092a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 f812 	bl	80092d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	68fa      	ldr	r2, [r7, #12]
 80092b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2220      	movs	r2, #32
 80092bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80092c8:	2300      	movs	r3, #0
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3710      	adds	r7, #16
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
	...

080092d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b085      	sub	sp, #20
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d108      	bne.n	80092f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2201      	movs	r2, #1
 80092e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2201      	movs	r2, #1
 80092f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80092f4:	e031      	b.n	800935a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80092f6:	2310      	movs	r3, #16
 80092f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80092fa:	2310      	movs	r3, #16
 80092fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	0e5b      	lsrs	r3, r3, #25
 8009306:	b2db      	uxtb	r3, r3
 8009308:	f003 0307 	and.w	r3, r3, #7
 800930c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	0f5b      	lsrs	r3, r3, #29
 8009316:	b2db      	uxtb	r3, r3
 8009318:	f003 0307 	and.w	r3, r3, #7
 800931c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800931e:	7bbb      	ldrb	r3, [r7, #14]
 8009320:	7b3a      	ldrb	r2, [r7, #12]
 8009322:	4911      	ldr	r1, [pc, #68]	@ (8009368 <UARTEx_SetNbDataToProcess+0x94>)
 8009324:	5c8a      	ldrb	r2, [r1, r2]
 8009326:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800932a:	7b3a      	ldrb	r2, [r7, #12]
 800932c:	490f      	ldr	r1, [pc, #60]	@ (800936c <UARTEx_SetNbDataToProcess+0x98>)
 800932e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009330:	fb93 f3f2 	sdiv	r3, r3, r2
 8009334:	b29a      	uxth	r2, r3
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800933c:	7bfb      	ldrb	r3, [r7, #15]
 800933e:	7b7a      	ldrb	r2, [r7, #13]
 8009340:	4909      	ldr	r1, [pc, #36]	@ (8009368 <UARTEx_SetNbDataToProcess+0x94>)
 8009342:	5c8a      	ldrb	r2, [r1, r2]
 8009344:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009348:	7b7a      	ldrb	r2, [r7, #13]
 800934a:	4908      	ldr	r1, [pc, #32]	@ (800936c <UARTEx_SetNbDataToProcess+0x98>)
 800934c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800934e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009352:	b29a      	uxth	r2, r3
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800935a:	bf00      	nop
 800935c:	3714      	adds	r7, #20
 800935e:	46bd      	mov	sp, r7
 8009360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009364:	4770      	bx	lr
 8009366:	bf00      	nop
 8009368:	0800a558 	.word	0x0800a558
 800936c:	0800a560 	.word	0x0800a560

08009370 <sniprintf>:
 8009370:	b40c      	push	{r2, r3}
 8009372:	b530      	push	{r4, r5, lr}
 8009374:	4b18      	ldr	r3, [pc, #96]	@ (80093d8 <sniprintf+0x68>)
 8009376:	1e0c      	subs	r4, r1, #0
 8009378:	681d      	ldr	r5, [r3, #0]
 800937a:	b09d      	sub	sp, #116	@ 0x74
 800937c:	da08      	bge.n	8009390 <sniprintf+0x20>
 800937e:	238b      	movs	r3, #139	@ 0x8b
 8009380:	602b      	str	r3, [r5, #0]
 8009382:	f04f 30ff 	mov.w	r0, #4294967295
 8009386:	b01d      	add	sp, #116	@ 0x74
 8009388:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800938c:	b002      	add	sp, #8
 800938e:	4770      	bx	lr
 8009390:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009394:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009398:	f04f 0300 	mov.w	r3, #0
 800939c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800939e:	bf14      	ite	ne
 80093a0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80093a4:	4623      	moveq	r3, r4
 80093a6:	9304      	str	r3, [sp, #16]
 80093a8:	9307      	str	r3, [sp, #28]
 80093aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80093ae:	9002      	str	r0, [sp, #8]
 80093b0:	9006      	str	r0, [sp, #24]
 80093b2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80093b6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80093b8:	ab21      	add	r3, sp, #132	@ 0x84
 80093ba:	a902      	add	r1, sp, #8
 80093bc:	4628      	mov	r0, r5
 80093be:	9301      	str	r3, [sp, #4]
 80093c0:	f000 f9de 	bl	8009780 <_svfiprintf_r>
 80093c4:	1c43      	adds	r3, r0, #1
 80093c6:	bfbc      	itt	lt
 80093c8:	238b      	movlt	r3, #139	@ 0x8b
 80093ca:	602b      	strlt	r3, [r5, #0]
 80093cc:	2c00      	cmp	r4, #0
 80093ce:	d0da      	beq.n	8009386 <sniprintf+0x16>
 80093d0:	9b02      	ldr	r3, [sp, #8]
 80093d2:	2200      	movs	r2, #0
 80093d4:	701a      	strb	r2, [r3, #0]
 80093d6:	e7d6      	b.n	8009386 <sniprintf+0x16>
 80093d8:	2400002c 	.word	0x2400002c

080093dc <_vsniprintf_r>:
 80093dc:	b530      	push	{r4, r5, lr}
 80093de:	4614      	mov	r4, r2
 80093e0:	2c00      	cmp	r4, #0
 80093e2:	b09b      	sub	sp, #108	@ 0x6c
 80093e4:	4605      	mov	r5, r0
 80093e6:	461a      	mov	r2, r3
 80093e8:	da05      	bge.n	80093f6 <_vsniprintf_r+0x1a>
 80093ea:	238b      	movs	r3, #139	@ 0x8b
 80093ec:	6003      	str	r3, [r0, #0]
 80093ee:	f04f 30ff 	mov.w	r0, #4294967295
 80093f2:	b01b      	add	sp, #108	@ 0x6c
 80093f4:	bd30      	pop	{r4, r5, pc}
 80093f6:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80093fa:	f8ad 300c 	strh.w	r3, [sp, #12]
 80093fe:	f04f 0300 	mov.w	r3, #0
 8009402:	9319      	str	r3, [sp, #100]	@ 0x64
 8009404:	bf14      	ite	ne
 8009406:	f104 33ff 	addne.w	r3, r4, #4294967295
 800940a:	4623      	moveq	r3, r4
 800940c:	9302      	str	r3, [sp, #8]
 800940e:	9305      	str	r3, [sp, #20]
 8009410:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009414:	9100      	str	r1, [sp, #0]
 8009416:	9104      	str	r1, [sp, #16]
 8009418:	f8ad 300e 	strh.w	r3, [sp, #14]
 800941c:	4669      	mov	r1, sp
 800941e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009420:	f000 f9ae 	bl	8009780 <_svfiprintf_r>
 8009424:	1c43      	adds	r3, r0, #1
 8009426:	bfbc      	itt	lt
 8009428:	238b      	movlt	r3, #139	@ 0x8b
 800942a:	602b      	strlt	r3, [r5, #0]
 800942c:	2c00      	cmp	r4, #0
 800942e:	d0e0      	beq.n	80093f2 <_vsniprintf_r+0x16>
 8009430:	9b00      	ldr	r3, [sp, #0]
 8009432:	2200      	movs	r2, #0
 8009434:	701a      	strb	r2, [r3, #0]
 8009436:	e7dc      	b.n	80093f2 <_vsniprintf_r+0x16>

08009438 <vsniprintf>:
 8009438:	b507      	push	{r0, r1, r2, lr}
 800943a:	9300      	str	r3, [sp, #0]
 800943c:	4613      	mov	r3, r2
 800943e:	460a      	mov	r2, r1
 8009440:	4601      	mov	r1, r0
 8009442:	4803      	ldr	r0, [pc, #12]	@ (8009450 <vsniprintf+0x18>)
 8009444:	6800      	ldr	r0, [r0, #0]
 8009446:	f7ff ffc9 	bl	80093dc <_vsniprintf_r>
 800944a:	b003      	add	sp, #12
 800944c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009450:	2400002c 	.word	0x2400002c

08009454 <memset>:
 8009454:	4402      	add	r2, r0
 8009456:	4603      	mov	r3, r0
 8009458:	4293      	cmp	r3, r2
 800945a:	d100      	bne.n	800945e <memset+0xa>
 800945c:	4770      	bx	lr
 800945e:	f803 1b01 	strb.w	r1, [r3], #1
 8009462:	e7f9      	b.n	8009458 <memset+0x4>

08009464 <__errno>:
 8009464:	4b01      	ldr	r3, [pc, #4]	@ (800946c <__errno+0x8>)
 8009466:	6818      	ldr	r0, [r3, #0]
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	2400002c 	.word	0x2400002c

08009470 <__libc_init_array>:
 8009470:	b570      	push	{r4, r5, r6, lr}
 8009472:	4d0d      	ldr	r5, [pc, #52]	@ (80094a8 <__libc_init_array+0x38>)
 8009474:	4c0d      	ldr	r4, [pc, #52]	@ (80094ac <__libc_init_array+0x3c>)
 8009476:	1b64      	subs	r4, r4, r5
 8009478:	10a4      	asrs	r4, r4, #2
 800947a:	2600      	movs	r6, #0
 800947c:	42a6      	cmp	r6, r4
 800947e:	d109      	bne.n	8009494 <__libc_init_array+0x24>
 8009480:	4d0b      	ldr	r5, [pc, #44]	@ (80094b0 <__libc_init_array+0x40>)
 8009482:	4c0c      	ldr	r4, [pc, #48]	@ (80094b4 <__libc_init_array+0x44>)
 8009484:	f000 fc64 	bl	8009d50 <_init>
 8009488:	1b64      	subs	r4, r4, r5
 800948a:	10a4      	asrs	r4, r4, #2
 800948c:	2600      	movs	r6, #0
 800948e:	42a6      	cmp	r6, r4
 8009490:	d105      	bne.n	800949e <__libc_init_array+0x2e>
 8009492:	bd70      	pop	{r4, r5, r6, pc}
 8009494:	f855 3b04 	ldr.w	r3, [r5], #4
 8009498:	4798      	blx	r3
 800949a:	3601      	adds	r6, #1
 800949c:	e7ee      	b.n	800947c <__libc_init_array+0xc>
 800949e:	f855 3b04 	ldr.w	r3, [r5], #4
 80094a2:	4798      	blx	r3
 80094a4:	3601      	adds	r6, #1
 80094a6:	e7f2      	b.n	800948e <__libc_init_array+0x1e>
 80094a8:	0800a5a4 	.word	0x0800a5a4
 80094ac:	0800a5a4 	.word	0x0800a5a4
 80094b0:	0800a5a4 	.word	0x0800a5a4
 80094b4:	0800a5a8 	.word	0x0800a5a8

080094b8 <__retarget_lock_acquire_recursive>:
 80094b8:	4770      	bx	lr

080094ba <__retarget_lock_release_recursive>:
 80094ba:	4770      	bx	lr

080094bc <memcpy>:
 80094bc:	440a      	add	r2, r1
 80094be:	4291      	cmp	r1, r2
 80094c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80094c4:	d100      	bne.n	80094c8 <memcpy+0xc>
 80094c6:	4770      	bx	lr
 80094c8:	b510      	push	{r4, lr}
 80094ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094d2:	4291      	cmp	r1, r2
 80094d4:	d1f9      	bne.n	80094ca <memcpy+0xe>
 80094d6:	bd10      	pop	{r4, pc}

080094d8 <_free_r>:
 80094d8:	b538      	push	{r3, r4, r5, lr}
 80094da:	4605      	mov	r5, r0
 80094dc:	2900      	cmp	r1, #0
 80094de:	d041      	beq.n	8009564 <_free_r+0x8c>
 80094e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094e4:	1f0c      	subs	r4, r1, #4
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	bfb8      	it	lt
 80094ea:	18e4      	addlt	r4, r4, r3
 80094ec:	f000 f8e0 	bl	80096b0 <__malloc_lock>
 80094f0:	4a1d      	ldr	r2, [pc, #116]	@ (8009568 <_free_r+0x90>)
 80094f2:	6813      	ldr	r3, [r2, #0]
 80094f4:	b933      	cbnz	r3, 8009504 <_free_r+0x2c>
 80094f6:	6063      	str	r3, [r4, #4]
 80094f8:	6014      	str	r4, [r2, #0]
 80094fa:	4628      	mov	r0, r5
 80094fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009500:	f000 b8dc 	b.w	80096bc <__malloc_unlock>
 8009504:	42a3      	cmp	r3, r4
 8009506:	d908      	bls.n	800951a <_free_r+0x42>
 8009508:	6820      	ldr	r0, [r4, #0]
 800950a:	1821      	adds	r1, r4, r0
 800950c:	428b      	cmp	r3, r1
 800950e:	bf01      	itttt	eq
 8009510:	6819      	ldreq	r1, [r3, #0]
 8009512:	685b      	ldreq	r3, [r3, #4]
 8009514:	1809      	addeq	r1, r1, r0
 8009516:	6021      	streq	r1, [r4, #0]
 8009518:	e7ed      	b.n	80094f6 <_free_r+0x1e>
 800951a:	461a      	mov	r2, r3
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	b10b      	cbz	r3, 8009524 <_free_r+0x4c>
 8009520:	42a3      	cmp	r3, r4
 8009522:	d9fa      	bls.n	800951a <_free_r+0x42>
 8009524:	6811      	ldr	r1, [r2, #0]
 8009526:	1850      	adds	r0, r2, r1
 8009528:	42a0      	cmp	r0, r4
 800952a:	d10b      	bne.n	8009544 <_free_r+0x6c>
 800952c:	6820      	ldr	r0, [r4, #0]
 800952e:	4401      	add	r1, r0
 8009530:	1850      	adds	r0, r2, r1
 8009532:	4283      	cmp	r3, r0
 8009534:	6011      	str	r1, [r2, #0]
 8009536:	d1e0      	bne.n	80094fa <_free_r+0x22>
 8009538:	6818      	ldr	r0, [r3, #0]
 800953a:	685b      	ldr	r3, [r3, #4]
 800953c:	6053      	str	r3, [r2, #4]
 800953e:	4408      	add	r0, r1
 8009540:	6010      	str	r0, [r2, #0]
 8009542:	e7da      	b.n	80094fa <_free_r+0x22>
 8009544:	d902      	bls.n	800954c <_free_r+0x74>
 8009546:	230c      	movs	r3, #12
 8009548:	602b      	str	r3, [r5, #0]
 800954a:	e7d6      	b.n	80094fa <_free_r+0x22>
 800954c:	6820      	ldr	r0, [r4, #0]
 800954e:	1821      	adds	r1, r4, r0
 8009550:	428b      	cmp	r3, r1
 8009552:	bf04      	itt	eq
 8009554:	6819      	ldreq	r1, [r3, #0]
 8009556:	685b      	ldreq	r3, [r3, #4]
 8009558:	6063      	str	r3, [r4, #4]
 800955a:	bf04      	itt	eq
 800955c:	1809      	addeq	r1, r1, r0
 800955e:	6021      	streq	r1, [r4, #0]
 8009560:	6054      	str	r4, [r2, #4]
 8009562:	e7ca      	b.n	80094fa <_free_r+0x22>
 8009564:	bd38      	pop	{r3, r4, r5, pc}
 8009566:	bf00      	nop
 8009568:	24000e14 	.word	0x24000e14

0800956c <sbrk_aligned>:
 800956c:	b570      	push	{r4, r5, r6, lr}
 800956e:	4e0f      	ldr	r6, [pc, #60]	@ (80095ac <sbrk_aligned+0x40>)
 8009570:	460c      	mov	r4, r1
 8009572:	6831      	ldr	r1, [r6, #0]
 8009574:	4605      	mov	r5, r0
 8009576:	b911      	cbnz	r1, 800957e <sbrk_aligned+0x12>
 8009578:	f000 fba4 	bl	8009cc4 <_sbrk_r>
 800957c:	6030      	str	r0, [r6, #0]
 800957e:	4621      	mov	r1, r4
 8009580:	4628      	mov	r0, r5
 8009582:	f000 fb9f 	bl	8009cc4 <_sbrk_r>
 8009586:	1c43      	adds	r3, r0, #1
 8009588:	d103      	bne.n	8009592 <sbrk_aligned+0x26>
 800958a:	f04f 34ff 	mov.w	r4, #4294967295
 800958e:	4620      	mov	r0, r4
 8009590:	bd70      	pop	{r4, r5, r6, pc}
 8009592:	1cc4      	adds	r4, r0, #3
 8009594:	f024 0403 	bic.w	r4, r4, #3
 8009598:	42a0      	cmp	r0, r4
 800959a:	d0f8      	beq.n	800958e <sbrk_aligned+0x22>
 800959c:	1a21      	subs	r1, r4, r0
 800959e:	4628      	mov	r0, r5
 80095a0:	f000 fb90 	bl	8009cc4 <_sbrk_r>
 80095a4:	3001      	adds	r0, #1
 80095a6:	d1f2      	bne.n	800958e <sbrk_aligned+0x22>
 80095a8:	e7ef      	b.n	800958a <sbrk_aligned+0x1e>
 80095aa:	bf00      	nop
 80095ac:	24000e10 	.word	0x24000e10

080095b0 <_malloc_r>:
 80095b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095b4:	1ccd      	adds	r5, r1, #3
 80095b6:	f025 0503 	bic.w	r5, r5, #3
 80095ba:	3508      	adds	r5, #8
 80095bc:	2d0c      	cmp	r5, #12
 80095be:	bf38      	it	cc
 80095c0:	250c      	movcc	r5, #12
 80095c2:	2d00      	cmp	r5, #0
 80095c4:	4606      	mov	r6, r0
 80095c6:	db01      	blt.n	80095cc <_malloc_r+0x1c>
 80095c8:	42a9      	cmp	r1, r5
 80095ca:	d904      	bls.n	80095d6 <_malloc_r+0x26>
 80095cc:	230c      	movs	r3, #12
 80095ce:	6033      	str	r3, [r6, #0]
 80095d0:	2000      	movs	r0, #0
 80095d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80096ac <_malloc_r+0xfc>
 80095da:	f000 f869 	bl	80096b0 <__malloc_lock>
 80095de:	f8d8 3000 	ldr.w	r3, [r8]
 80095e2:	461c      	mov	r4, r3
 80095e4:	bb44      	cbnz	r4, 8009638 <_malloc_r+0x88>
 80095e6:	4629      	mov	r1, r5
 80095e8:	4630      	mov	r0, r6
 80095ea:	f7ff ffbf 	bl	800956c <sbrk_aligned>
 80095ee:	1c43      	adds	r3, r0, #1
 80095f0:	4604      	mov	r4, r0
 80095f2:	d158      	bne.n	80096a6 <_malloc_r+0xf6>
 80095f4:	f8d8 4000 	ldr.w	r4, [r8]
 80095f8:	4627      	mov	r7, r4
 80095fa:	2f00      	cmp	r7, #0
 80095fc:	d143      	bne.n	8009686 <_malloc_r+0xd6>
 80095fe:	2c00      	cmp	r4, #0
 8009600:	d04b      	beq.n	800969a <_malloc_r+0xea>
 8009602:	6823      	ldr	r3, [r4, #0]
 8009604:	4639      	mov	r1, r7
 8009606:	4630      	mov	r0, r6
 8009608:	eb04 0903 	add.w	r9, r4, r3
 800960c:	f000 fb5a 	bl	8009cc4 <_sbrk_r>
 8009610:	4581      	cmp	r9, r0
 8009612:	d142      	bne.n	800969a <_malloc_r+0xea>
 8009614:	6821      	ldr	r1, [r4, #0]
 8009616:	1a6d      	subs	r5, r5, r1
 8009618:	4629      	mov	r1, r5
 800961a:	4630      	mov	r0, r6
 800961c:	f7ff ffa6 	bl	800956c <sbrk_aligned>
 8009620:	3001      	adds	r0, #1
 8009622:	d03a      	beq.n	800969a <_malloc_r+0xea>
 8009624:	6823      	ldr	r3, [r4, #0]
 8009626:	442b      	add	r3, r5
 8009628:	6023      	str	r3, [r4, #0]
 800962a:	f8d8 3000 	ldr.w	r3, [r8]
 800962e:	685a      	ldr	r2, [r3, #4]
 8009630:	bb62      	cbnz	r2, 800968c <_malloc_r+0xdc>
 8009632:	f8c8 7000 	str.w	r7, [r8]
 8009636:	e00f      	b.n	8009658 <_malloc_r+0xa8>
 8009638:	6822      	ldr	r2, [r4, #0]
 800963a:	1b52      	subs	r2, r2, r5
 800963c:	d420      	bmi.n	8009680 <_malloc_r+0xd0>
 800963e:	2a0b      	cmp	r2, #11
 8009640:	d917      	bls.n	8009672 <_malloc_r+0xc2>
 8009642:	1961      	adds	r1, r4, r5
 8009644:	42a3      	cmp	r3, r4
 8009646:	6025      	str	r5, [r4, #0]
 8009648:	bf18      	it	ne
 800964a:	6059      	strne	r1, [r3, #4]
 800964c:	6863      	ldr	r3, [r4, #4]
 800964e:	bf08      	it	eq
 8009650:	f8c8 1000 	streq.w	r1, [r8]
 8009654:	5162      	str	r2, [r4, r5]
 8009656:	604b      	str	r3, [r1, #4]
 8009658:	4630      	mov	r0, r6
 800965a:	f000 f82f 	bl	80096bc <__malloc_unlock>
 800965e:	f104 000b 	add.w	r0, r4, #11
 8009662:	1d23      	adds	r3, r4, #4
 8009664:	f020 0007 	bic.w	r0, r0, #7
 8009668:	1ac2      	subs	r2, r0, r3
 800966a:	bf1c      	itt	ne
 800966c:	1a1b      	subne	r3, r3, r0
 800966e:	50a3      	strne	r3, [r4, r2]
 8009670:	e7af      	b.n	80095d2 <_malloc_r+0x22>
 8009672:	6862      	ldr	r2, [r4, #4]
 8009674:	42a3      	cmp	r3, r4
 8009676:	bf0c      	ite	eq
 8009678:	f8c8 2000 	streq.w	r2, [r8]
 800967c:	605a      	strne	r2, [r3, #4]
 800967e:	e7eb      	b.n	8009658 <_malloc_r+0xa8>
 8009680:	4623      	mov	r3, r4
 8009682:	6864      	ldr	r4, [r4, #4]
 8009684:	e7ae      	b.n	80095e4 <_malloc_r+0x34>
 8009686:	463c      	mov	r4, r7
 8009688:	687f      	ldr	r7, [r7, #4]
 800968a:	e7b6      	b.n	80095fa <_malloc_r+0x4a>
 800968c:	461a      	mov	r2, r3
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	42a3      	cmp	r3, r4
 8009692:	d1fb      	bne.n	800968c <_malloc_r+0xdc>
 8009694:	2300      	movs	r3, #0
 8009696:	6053      	str	r3, [r2, #4]
 8009698:	e7de      	b.n	8009658 <_malloc_r+0xa8>
 800969a:	230c      	movs	r3, #12
 800969c:	6033      	str	r3, [r6, #0]
 800969e:	4630      	mov	r0, r6
 80096a0:	f000 f80c 	bl	80096bc <__malloc_unlock>
 80096a4:	e794      	b.n	80095d0 <_malloc_r+0x20>
 80096a6:	6005      	str	r5, [r0, #0]
 80096a8:	e7d6      	b.n	8009658 <_malloc_r+0xa8>
 80096aa:	bf00      	nop
 80096ac:	24000e14 	.word	0x24000e14

080096b0 <__malloc_lock>:
 80096b0:	4801      	ldr	r0, [pc, #4]	@ (80096b8 <__malloc_lock+0x8>)
 80096b2:	f7ff bf01 	b.w	80094b8 <__retarget_lock_acquire_recursive>
 80096b6:	bf00      	nop
 80096b8:	24000e0c 	.word	0x24000e0c

080096bc <__malloc_unlock>:
 80096bc:	4801      	ldr	r0, [pc, #4]	@ (80096c4 <__malloc_unlock+0x8>)
 80096be:	f7ff befc 	b.w	80094ba <__retarget_lock_release_recursive>
 80096c2:	bf00      	nop
 80096c4:	24000e0c 	.word	0x24000e0c

080096c8 <__ssputs_r>:
 80096c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096cc:	688e      	ldr	r6, [r1, #8]
 80096ce:	461f      	mov	r7, r3
 80096d0:	42be      	cmp	r6, r7
 80096d2:	680b      	ldr	r3, [r1, #0]
 80096d4:	4682      	mov	sl, r0
 80096d6:	460c      	mov	r4, r1
 80096d8:	4690      	mov	r8, r2
 80096da:	d82d      	bhi.n	8009738 <__ssputs_r+0x70>
 80096dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096e4:	d026      	beq.n	8009734 <__ssputs_r+0x6c>
 80096e6:	6965      	ldr	r5, [r4, #20]
 80096e8:	6909      	ldr	r1, [r1, #16]
 80096ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096ee:	eba3 0901 	sub.w	r9, r3, r1
 80096f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096f6:	1c7b      	adds	r3, r7, #1
 80096f8:	444b      	add	r3, r9
 80096fa:	106d      	asrs	r5, r5, #1
 80096fc:	429d      	cmp	r5, r3
 80096fe:	bf38      	it	cc
 8009700:	461d      	movcc	r5, r3
 8009702:	0553      	lsls	r3, r2, #21
 8009704:	d527      	bpl.n	8009756 <__ssputs_r+0x8e>
 8009706:	4629      	mov	r1, r5
 8009708:	f7ff ff52 	bl	80095b0 <_malloc_r>
 800970c:	4606      	mov	r6, r0
 800970e:	b360      	cbz	r0, 800976a <__ssputs_r+0xa2>
 8009710:	6921      	ldr	r1, [r4, #16]
 8009712:	464a      	mov	r2, r9
 8009714:	f7ff fed2 	bl	80094bc <memcpy>
 8009718:	89a3      	ldrh	r3, [r4, #12]
 800971a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800971e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009722:	81a3      	strh	r3, [r4, #12]
 8009724:	6126      	str	r6, [r4, #16]
 8009726:	6165      	str	r5, [r4, #20]
 8009728:	444e      	add	r6, r9
 800972a:	eba5 0509 	sub.w	r5, r5, r9
 800972e:	6026      	str	r6, [r4, #0]
 8009730:	60a5      	str	r5, [r4, #8]
 8009732:	463e      	mov	r6, r7
 8009734:	42be      	cmp	r6, r7
 8009736:	d900      	bls.n	800973a <__ssputs_r+0x72>
 8009738:	463e      	mov	r6, r7
 800973a:	6820      	ldr	r0, [r4, #0]
 800973c:	4632      	mov	r2, r6
 800973e:	4641      	mov	r1, r8
 8009740:	f000 faa6 	bl	8009c90 <memmove>
 8009744:	68a3      	ldr	r3, [r4, #8]
 8009746:	1b9b      	subs	r3, r3, r6
 8009748:	60a3      	str	r3, [r4, #8]
 800974a:	6823      	ldr	r3, [r4, #0]
 800974c:	4433      	add	r3, r6
 800974e:	6023      	str	r3, [r4, #0]
 8009750:	2000      	movs	r0, #0
 8009752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009756:	462a      	mov	r2, r5
 8009758:	f000 fac4 	bl	8009ce4 <_realloc_r>
 800975c:	4606      	mov	r6, r0
 800975e:	2800      	cmp	r0, #0
 8009760:	d1e0      	bne.n	8009724 <__ssputs_r+0x5c>
 8009762:	6921      	ldr	r1, [r4, #16]
 8009764:	4650      	mov	r0, sl
 8009766:	f7ff feb7 	bl	80094d8 <_free_r>
 800976a:	230c      	movs	r3, #12
 800976c:	f8ca 3000 	str.w	r3, [sl]
 8009770:	89a3      	ldrh	r3, [r4, #12]
 8009772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009776:	81a3      	strh	r3, [r4, #12]
 8009778:	f04f 30ff 	mov.w	r0, #4294967295
 800977c:	e7e9      	b.n	8009752 <__ssputs_r+0x8a>
	...

08009780 <_svfiprintf_r>:
 8009780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009784:	4698      	mov	r8, r3
 8009786:	898b      	ldrh	r3, [r1, #12]
 8009788:	061b      	lsls	r3, r3, #24
 800978a:	b09d      	sub	sp, #116	@ 0x74
 800978c:	4607      	mov	r7, r0
 800978e:	460d      	mov	r5, r1
 8009790:	4614      	mov	r4, r2
 8009792:	d510      	bpl.n	80097b6 <_svfiprintf_r+0x36>
 8009794:	690b      	ldr	r3, [r1, #16]
 8009796:	b973      	cbnz	r3, 80097b6 <_svfiprintf_r+0x36>
 8009798:	2140      	movs	r1, #64	@ 0x40
 800979a:	f7ff ff09 	bl	80095b0 <_malloc_r>
 800979e:	6028      	str	r0, [r5, #0]
 80097a0:	6128      	str	r0, [r5, #16]
 80097a2:	b930      	cbnz	r0, 80097b2 <_svfiprintf_r+0x32>
 80097a4:	230c      	movs	r3, #12
 80097a6:	603b      	str	r3, [r7, #0]
 80097a8:	f04f 30ff 	mov.w	r0, #4294967295
 80097ac:	b01d      	add	sp, #116	@ 0x74
 80097ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097b2:	2340      	movs	r3, #64	@ 0x40
 80097b4:	616b      	str	r3, [r5, #20]
 80097b6:	2300      	movs	r3, #0
 80097b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80097ba:	2320      	movs	r3, #32
 80097bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80097c4:	2330      	movs	r3, #48	@ 0x30
 80097c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009964 <_svfiprintf_r+0x1e4>
 80097ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097ce:	f04f 0901 	mov.w	r9, #1
 80097d2:	4623      	mov	r3, r4
 80097d4:	469a      	mov	sl, r3
 80097d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097da:	b10a      	cbz	r2, 80097e0 <_svfiprintf_r+0x60>
 80097dc:	2a25      	cmp	r2, #37	@ 0x25
 80097de:	d1f9      	bne.n	80097d4 <_svfiprintf_r+0x54>
 80097e0:	ebba 0b04 	subs.w	fp, sl, r4
 80097e4:	d00b      	beq.n	80097fe <_svfiprintf_r+0x7e>
 80097e6:	465b      	mov	r3, fp
 80097e8:	4622      	mov	r2, r4
 80097ea:	4629      	mov	r1, r5
 80097ec:	4638      	mov	r0, r7
 80097ee:	f7ff ff6b 	bl	80096c8 <__ssputs_r>
 80097f2:	3001      	adds	r0, #1
 80097f4:	f000 80a7 	beq.w	8009946 <_svfiprintf_r+0x1c6>
 80097f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097fa:	445a      	add	r2, fp
 80097fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80097fe:	f89a 3000 	ldrb.w	r3, [sl]
 8009802:	2b00      	cmp	r3, #0
 8009804:	f000 809f 	beq.w	8009946 <_svfiprintf_r+0x1c6>
 8009808:	2300      	movs	r3, #0
 800980a:	f04f 32ff 	mov.w	r2, #4294967295
 800980e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009812:	f10a 0a01 	add.w	sl, sl, #1
 8009816:	9304      	str	r3, [sp, #16]
 8009818:	9307      	str	r3, [sp, #28]
 800981a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800981e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009820:	4654      	mov	r4, sl
 8009822:	2205      	movs	r2, #5
 8009824:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009828:	484e      	ldr	r0, [pc, #312]	@ (8009964 <_svfiprintf_r+0x1e4>)
 800982a:	f7f6 fd59 	bl	80002e0 <memchr>
 800982e:	9a04      	ldr	r2, [sp, #16]
 8009830:	b9d8      	cbnz	r0, 800986a <_svfiprintf_r+0xea>
 8009832:	06d0      	lsls	r0, r2, #27
 8009834:	bf44      	itt	mi
 8009836:	2320      	movmi	r3, #32
 8009838:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800983c:	0711      	lsls	r1, r2, #28
 800983e:	bf44      	itt	mi
 8009840:	232b      	movmi	r3, #43	@ 0x2b
 8009842:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009846:	f89a 3000 	ldrb.w	r3, [sl]
 800984a:	2b2a      	cmp	r3, #42	@ 0x2a
 800984c:	d015      	beq.n	800987a <_svfiprintf_r+0xfa>
 800984e:	9a07      	ldr	r2, [sp, #28]
 8009850:	4654      	mov	r4, sl
 8009852:	2000      	movs	r0, #0
 8009854:	f04f 0c0a 	mov.w	ip, #10
 8009858:	4621      	mov	r1, r4
 800985a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800985e:	3b30      	subs	r3, #48	@ 0x30
 8009860:	2b09      	cmp	r3, #9
 8009862:	d94b      	bls.n	80098fc <_svfiprintf_r+0x17c>
 8009864:	b1b0      	cbz	r0, 8009894 <_svfiprintf_r+0x114>
 8009866:	9207      	str	r2, [sp, #28]
 8009868:	e014      	b.n	8009894 <_svfiprintf_r+0x114>
 800986a:	eba0 0308 	sub.w	r3, r0, r8
 800986e:	fa09 f303 	lsl.w	r3, r9, r3
 8009872:	4313      	orrs	r3, r2
 8009874:	9304      	str	r3, [sp, #16]
 8009876:	46a2      	mov	sl, r4
 8009878:	e7d2      	b.n	8009820 <_svfiprintf_r+0xa0>
 800987a:	9b03      	ldr	r3, [sp, #12]
 800987c:	1d19      	adds	r1, r3, #4
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	9103      	str	r1, [sp, #12]
 8009882:	2b00      	cmp	r3, #0
 8009884:	bfbb      	ittet	lt
 8009886:	425b      	neglt	r3, r3
 8009888:	f042 0202 	orrlt.w	r2, r2, #2
 800988c:	9307      	strge	r3, [sp, #28]
 800988e:	9307      	strlt	r3, [sp, #28]
 8009890:	bfb8      	it	lt
 8009892:	9204      	strlt	r2, [sp, #16]
 8009894:	7823      	ldrb	r3, [r4, #0]
 8009896:	2b2e      	cmp	r3, #46	@ 0x2e
 8009898:	d10a      	bne.n	80098b0 <_svfiprintf_r+0x130>
 800989a:	7863      	ldrb	r3, [r4, #1]
 800989c:	2b2a      	cmp	r3, #42	@ 0x2a
 800989e:	d132      	bne.n	8009906 <_svfiprintf_r+0x186>
 80098a0:	9b03      	ldr	r3, [sp, #12]
 80098a2:	1d1a      	adds	r2, r3, #4
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	9203      	str	r2, [sp, #12]
 80098a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098ac:	3402      	adds	r4, #2
 80098ae:	9305      	str	r3, [sp, #20]
 80098b0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009974 <_svfiprintf_r+0x1f4>
 80098b4:	7821      	ldrb	r1, [r4, #0]
 80098b6:	2203      	movs	r2, #3
 80098b8:	4650      	mov	r0, sl
 80098ba:	f7f6 fd11 	bl	80002e0 <memchr>
 80098be:	b138      	cbz	r0, 80098d0 <_svfiprintf_r+0x150>
 80098c0:	9b04      	ldr	r3, [sp, #16]
 80098c2:	eba0 000a 	sub.w	r0, r0, sl
 80098c6:	2240      	movs	r2, #64	@ 0x40
 80098c8:	4082      	lsls	r2, r0
 80098ca:	4313      	orrs	r3, r2
 80098cc:	3401      	adds	r4, #1
 80098ce:	9304      	str	r3, [sp, #16]
 80098d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098d4:	4824      	ldr	r0, [pc, #144]	@ (8009968 <_svfiprintf_r+0x1e8>)
 80098d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098da:	2206      	movs	r2, #6
 80098dc:	f7f6 fd00 	bl	80002e0 <memchr>
 80098e0:	2800      	cmp	r0, #0
 80098e2:	d036      	beq.n	8009952 <_svfiprintf_r+0x1d2>
 80098e4:	4b21      	ldr	r3, [pc, #132]	@ (800996c <_svfiprintf_r+0x1ec>)
 80098e6:	bb1b      	cbnz	r3, 8009930 <_svfiprintf_r+0x1b0>
 80098e8:	9b03      	ldr	r3, [sp, #12]
 80098ea:	3307      	adds	r3, #7
 80098ec:	f023 0307 	bic.w	r3, r3, #7
 80098f0:	3308      	adds	r3, #8
 80098f2:	9303      	str	r3, [sp, #12]
 80098f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098f6:	4433      	add	r3, r6
 80098f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80098fa:	e76a      	b.n	80097d2 <_svfiprintf_r+0x52>
 80098fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009900:	460c      	mov	r4, r1
 8009902:	2001      	movs	r0, #1
 8009904:	e7a8      	b.n	8009858 <_svfiprintf_r+0xd8>
 8009906:	2300      	movs	r3, #0
 8009908:	3401      	adds	r4, #1
 800990a:	9305      	str	r3, [sp, #20]
 800990c:	4619      	mov	r1, r3
 800990e:	f04f 0c0a 	mov.w	ip, #10
 8009912:	4620      	mov	r0, r4
 8009914:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009918:	3a30      	subs	r2, #48	@ 0x30
 800991a:	2a09      	cmp	r2, #9
 800991c:	d903      	bls.n	8009926 <_svfiprintf_r+0x1a6>
 800991e:	2b00      	cmp	r3, #0
 8009920:	d0c6      	beq.n	80098b0 <_svfiprintf_r+0x130>
 8009922:	9105      	str	r1, [sp, #20]
 8009924:	e7c4      	b.n	80098b0 <_svfiprintf_r+0x130>
 8009926:	fb0c 2101 	mla	r1, ip, r1, r2
 800992a:	4604      	mov	r4, r0
 800992c:	2301      	movs	r3, #1
 800992e:	e7f0      	b.n	8009912 <_svfiprintf_r+0x192>
 8009930:	ab03      	add	r3, sp, #12
 8009932:	9300      	str	r3, [sp, #0]
 8009934:	462a      	mov	r2, r5
 8009936:	4b0e      	ldr	r3, [pc, #56]	@ (8009970 <_svfiprintf_r+0x1f0>)
 8009938:	a904      	add	r1, sp, #16
 800993a:	4638      	mov	r0, r7
 800993c:	f3af 8000 	nop.w
 8009940:	1c42      	adds	r2, r0, #1
 8009942:	4606      	mov	r6, r0
 8009944:	d1d6      	bne.n	80098f4 <_svfiprintf_r+0x174>
 8009946:	89ab      	ldrh	r3, [r5, #12]
 8009948:	065b      	lsls	r3, r3, #25
 800994a:	f53f af2d 	bmi.w	80097a8 <_svfiprintf_r+0x28>
 800994e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009950:	e72c      	b.n	80097ac <_svfiprintf_r+0x2c>
 8009952:	ab03      	add	r3, sp, #12
 8009954:	9300      	str	r3, [sp, #0]
 8009956:	462a      	mov	r2, r5
 8009958:	4b05      	ldr	r3, [pc, #20]	@ (8009970 <_svfiprintf_r+0x1f0>)
 800995a:	a904      	add	r1, sp, #16
 800995c:	4638      	mov	r0, r7
 800995e:	f000 f879 	bl	8009a54 <_printf_i>
 8009962:	e7ed      	b.n	8009940 <_svfiprintf_r+0x1c0>
 8009964:	0800a568 	.word	0x0800a568
 8009968:	0800a572 	.word	0x0800a572
 800996c:	00000000 	.word	0x00000000
 8009970:	080096c9 	.word	0x080096c9
 8009974:	0800a56e 	.word	0x0800a56e

08009978 <_printf_common>:
 8009978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800997c:	4616      	mov	r6, r2
 800997e:	4698      	mov	r8, r3
 8009980:	688a      	ldr	r2, [r1, #8]
 8009982:	690b      	ldr	r3, [r1, #16]
 8009984:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009988:	4293      	cmp	r3, r2
 800998a:	bfb8      	it	lt
 800998c:	4613      	movlt	r3, r2
 800998e:	6033      	str	r3, [r6, #0]
 8009990:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009994:	4607      	mov	r7, r0
 8009996:	460c      	mov	r4, r1
 8009998:	b10a      	cbz	r2, 800999e <_printf_common+0x26>
 800999a:	3301      	adds	r3, #1
 800999c:	6033      	str	r3, [r6, #0]
 800999e:	6823      	ldr	r3, [r4, #0]
 80099a0:	0699      	lsls	r1, r3, #26
 80099a2:	bf42      	ittt	mi
 80099a4:	6833      	ldrmi	r3, [r6, #0]
 80099a6:	3302      	addmi	r3, #2
 80099a8:	6033      	strmi	r3, [r6, #0]
 80099aa:	6825      	ldr	r5, [r4, #0]
 80099ac:	f015 0506 	ands.w	r5, r5, #6
 80099b0:	d106      	bne.n	80099c0 <_printf_common+0x48>
 80099b2:	f104 0a19 	add.w	sl, r4, #25
 80099b6:	68e3      	ldr	r3, [r4, #12]
 80099b8:	6832      	ldr	r2, [r6, #0]
 80099ba:	1a9b      	subs	r3, r3, r2
 80099bc:	42ab      	cmp	r3, r5
 80099be:	dc26      	bgt.n	8009a0e <_printf_common+0x96>
 80099c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80099c4:	6822      	ldr	r2, [r4, #0]
 80099c6:	3b00      	subs	r3, #0
 80099c8:	bf18      	it	ne
 80099ca:	2301      	movne	r3, #1
 80099cc:	0692      	lsls	r2, r2, #26
 80099ce:	d42b      	bmi.n	8009a28 <_printf_common+0xb0>
 80099d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80099d4:	4641      	mov	r1, r8
 80099d6:	4638      	mov	r0, r7
 80099d8:	47c8      	blx	r9
 80099da:	3001      	adds	r0, #1
 80099dc:	d01e      	beq.n	8009a1c <_printf_common+0xa4>
 80099de:	6823      	ldr	r3, [r4, #0]
 80099e0:	6922      	ldr	r2, [r4, #16]
 80099e2:	f003 0306 	and.w	r3, r3, #6
 80099e6:	2b04      	cmp	r3, #4
 80099e8:	bf02      	ittt	eq
 80099ea:	68e5      	ldreq	r5, [r4, #12]
 80099ec:	6833      	ldreq	r3, [r6, #0]
 80099ee:	1aed      	subeq	r5, r5, r3
 80099f0:	68a3      	ldr	r3, [r4, #8]
 80099f2:	bf0c      	ite	eq
 80099f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099f8:	2500      	movne	r5, #0
 80099fa:	4293      	cmp	r3, r2
 80099fc:	bfc4      	itt	gt
 80099fe:	1a9b      	subgt	r3, r3, r2
 8009a00:	18ed      	addgt	r5, r5, r3
 8009a02:	2600      	movs	r6, #0
 8009a04:	341a      	adds	r4, #26
 8009a06:	42b5      	cmp	r5, r6
 8009a08:	d11a      	bne.n	8009a40 <_printf_common+0xc8>
 8009a0a:	2000      	movs	r0, #0
 8009a0c:	e008      	b.n	8009a20 <_printf_common+0xa8>
 8009a0e:	2301      	movs	r3, #1
 8009a10:	4652      	mov	r2, sl
 8009a12:	4641      	mov	r1, r8
 8009a14:	4638      	mov	r0, r7
 8009a16:	47c8      	blx	r9
 8009a18:	3001      	adds	r0, #1
 8009a1a:	d103      	bne.n	8009a24 <_printf_common+0xac>
 8009a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a24:	3501      	adds	r5, #1
 8009a26:	e7c6      	b.n	80099b6 <_printf_common+0x3e>
 8009a28:	18e1      	adds	r1, r4, r3
 8009a2a:	1c5a      	adds	r2, r3, #1
 8009a2c:	2030      	movs	r0, #48	@ 0x30
 8009a2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a32:	4422      	add	r2, r4
 8009a34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a3c:	3302      	adds	r3, #2
 8009a3e:	e7c7      	b.n	80099d0 <_printf_common+0x58>
 8009a40:	2301      	movs	r3, #1
 8009a42:	4622      	mov	r2, r4
 8009a44:	4641      	mov	r1, r8
 8009a46:	4638      	mov	r0, r7
 8009a48:	47c8      	blx	r9
 8009a4a:	3001      	adds	r0, #1
 8009a4c:	d0e6      	beq.n	8009a1c <_printf_common+0xa4>
 8009a4e:	3601      	adds	r6, #1
 8009a50:	e7d9      	b.n	8009a06 <_printf_common+0x8e>
	...

08009a54 <_printf_i>:
 8009a54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a58:	7e0f      	ldrb	r7, [r1, #24]
 8009a5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a5c:	2f78      	cmp	r7, #120	@ 0x78
 8009a5e:	4691      	mov	r9, r2
 8009a60:	4680      	mov	r8, r0
 8009a62:	460c      	mov	r4, r1
 8009a64:	469a      	mov	sl, r3
 8009a66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a6a:	d807      	bhi.n	8009a7c <_printf_i+0x28>
 8009a6c:	2f62      	cmp	r7, #98	@ 0x62
 8009a6e:	d80a      	bhi.n	8009a86 <_printf_i+0x32>
 8009a70:	2f00      	cmp	r7, #0
 8009a72:	f000 80d1 	beq.w	8009c18 <_printf_i+0x1c4>
 8009a76:	2f58      	cmp	r7, #88	@ 0x58
 8009a78:	f000 80b8 	beq.w	8009bec <_printf_i+0x198>
 8009a7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a84:	e03a      	b.n	8009afc <_printf_i+0xa8>
 8009a86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a8a:	2b15      	cmp	r3, #21
 8009a8c:	d8f6      	bhi.n	8009a7c <_printf_i+0x28>
 8009a8e:	a101      	add	r1, pc, #4	@ (adr r1, 8009a94 <_printf_i+0x40>)
 8009a90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a94:	08009aed 	.word	0x08009aed
 8009a98:	08009b01 	.word	0x08009b01
 8009a9c:	08009a7d 	.word	0x08009a7d
 8009aa0:	08009a7d 	.word	0x08009a7d
 8009aa4:	08009a7d 	.word	0x08009a7d
 8009aa8:	08009a7d 	.word	0x08009a7d
 8009aac:	08009b01 	.word	0x08009b01
 8009ab0:	08009a7d 	.word	0x08009a7d
 8009ab4:	08009a7d 	.word	0x08009a7d
 8009ab8:	08009a7d 	.word	0x08009a7d
 8009abc:	08009a7d 	.word	0x08009a7d
 8009ac0:	08009bff 	.word	0x08009bff
 8009ac4:	08009b2b 	.word	0x08009b2b
 8009ac8:	08009bb9 	.word	0x08009bb9
 8009acc:	08009a7d 	.word	0x08009a7d
 8009ad0:	08009a7d 	.word	0x08009a7d
 8009ad4:	08009c21 	.word	0x08009c21
 8009ad8:	08009a7d 	.word	0x08009a7d
 8009adc:	08009b2b 	.word	0x08009b2b
 8009ae0:	08009a7d 	.word	0x08009a7d
 8009ae4:	08009a7d 	.word	0x08009a7d
 8009ae8:	08009bc1 	.word	0x08009bc1
 8009aec:	6833      	ldr	r3, [r6, #0]
 8009aee:	1d1a      	adds	r2, r3, #4
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	6032      	str	r2, [r6, #0]
 8009af4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009af8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009afc:	2301      	movs	r3, #1
 8009afe:	e09c      	b.n	8009c3a <_printf_i+0x1e6>
 8009b00:	6833      	ldr	r3, [r6, #0]
 8009b02:	6820      	ldr	r0, [r4, #0]
 8009b04:	1d19      	adds	r1, r3, #4
 8009b06:	6031      	str	r1, [r6, #0]
 8009b08:	0606      	lsls	r6, r0, #24
 8009b0a:	d501      	bpl.n	8009b10 <_printf_i+0xbc>
 8009b0c:	681d      	ldr	r5, [r3, #0]
 8009b0e:	e003      	b.n	8009b18 <_printf_i+0xc4>
 8009b10:	0645      	lsls	r5, r0, #25
 8009b12:	d5fb      	bpl.n	8009b0c <_printf_i+0xb8>
 8009b14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b18:	2d00      	cmp	r5, #0
 8009b1a:	da03      	bge.n	8009b24 <_printf_i+0xd0>
 8009b1c:	232d      	movs	r3, #45	@ 0x2d
 8009b1e:	426d      	negs	r5, r5
 8009b20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b24:	4858      	ldr	r0, [pc, #352]	@ (8009c88 <_printf_i+0x234>)
 8009b26:	230a      	movs	r3, #10
 8009b28:	e011      	b.n	8009b4e <_printf_i+0xfa>
 8009b2a:	6821      	ldr	r1, [r4, #0]
 8009b2c:	6833      	ldr	r3, [r6, #0]
 8009b2e:	0608      	lsls	r0, r1, #24
 8009b30:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b34:	d402      	bmi.n	8009b3c <_printf_i+0xe8>
 8009b36:	0649      	lsls	r1, r1, #25
 8009b38:	bf48      	it	mi
 8009b3a:	b2ad      	uxthmi	r5, r5
 8009b3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b3e:	4852      	ldr	r0, [pc, #328]	@ (8009c88 <_printf_i+0x234>)
 8009b40:	6033      	str	r3, [r6, #0]
 8009b42:	bf14      	ite	ne
 8009b44:	230a      	movne	r3, #10
 8009b46:	2308      	moveq	r3, #8
 8009b48:	2100      	movs	r1, #0
 8009b4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b4e:	6866      	ldr	r6, [r4, #4]
 8009b50:	60a6      	str	r6, [r4, #8]
 8009b52:	2e00      	cmp	r6, #0
 8009b54:	db05      	blt.n	8009b62 <_printf_i+0x10e>
 8009b56:	6821      	ldr	r1, [r4, #0]
 8009b58:	432e      	orrs	r6, r5
 8009b5a:	f021 0104 	bic.w	r1, r1, #4
 8009b5e:	6021      	str	r1, [r4, #0]
 8009b60:	d04b      	beq.n	8009bfa <_printf_i+0x1a6>
 8009b62:	4616      	mov	r6, r2
 8009b64:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b68:	fb03 5711 	mls	r7, r3, r1, r5
 8009b6c:	5dc7      	ldrb	r7, [r0, r7]
 8009b6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b72:	462f      	mov	r7, r5
 8009b74:	42bb      	cmp	r3, r7
 8009b76:	460d      	mov	r5, r1
 8009b78:	d9f4      	bls.n	8009b64 <_printf_i+0x110>
 8009b7a:	2b08      	cmp	r3, #8
 8009b7c:	d10b      	bne.n	8009b96 <_printf_i+0x142>
 8009b7e:	6823      	ldr	r3, [r4, #0]
 8009b80:	07df      	lsls	r7, r3, #31
 8009b82:	d508      	bpl.n	8009b96 <_printf_i+0x142>
 8009b84:	6923      	ldr	r3, [r4, #16]
 8009b86:	6861      	ldr	r1, [r4, #4]
 8009b88:	4299      	cmp	r1, r3
 8009b8a:	bfde      	ittt	le
 8009b8c:	2330      	movle	r3, #48	@ 0x30
 8009b8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b96:	1b92      	subs	r2, r2, r6
 8009b98:	6122      	str	r2, [r4, #16]
 8009b9a:	f8cd a000 	str.w	sl, [sp]
 8009b9e:	464b      	mov	r3, r9
 8009ba0:	aa03      	add	r2, sp, #12
 8009ba2:	4621      	mov	r1, r4
 8009ba4:	4640      	mov	r0, r8
 8009ba6:	f7ff fee7 	bl	8009978 <_printf_common>
 8009baa:	3001      	adds	r0, #1
 8009bac:	d14a      	bne.n	8009c44 <_printf_i+0x1f0>
 8009bae:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb2:	b004      	add	sp, #16
 8009bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bb8:	6823      	ldr	r3, [r4, #0]
 8009bba:	f043 0320 	orr.w	r3, r3, #32
 8009bbe:	6023      	str	r3, [r4, #0]
 8009bc0:	4832      	ldr	r0, [pc, #200]	@ (8009c8c <_printf_i+0x238>)
 8009bc2:	2778      	movs	r7, #120	@ 0x78
 8009bc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	6831      	ldr	r1, [r6, #0]
 8009bcc:	061f      	lsls	r7, r3, #24
 8009bce:	f851 5b04 	ldr.w	r5, [r1], #4
 8009bd2:	d402      	bmi.n	8009bda <_printf_i+0x186>
 8009bd4:	065f      	lsls	r7, r3, #25
 8009bd6:	bf48      	it	mi
 8009bd8:	b2ad      	uxthmi	r5, r5
 8009bda:	6031      	str	r1, [r6, #0]
 8009bdc:	07d9      	lsls	r1, r3, #31
 8009bde:	bf44      	itt	mi
 8009be0:	f043 0320 	orrmi.w	r3, r3, #32
 8009be4:	6023      	strmi	r3, [r4, #0]
 8009be6:	b11d      	cbz	r5, 8009bf0 <_printf_i+0x19c>
 8009be8:	2310      	movs	r3, #16
 8009bea:	e7ad      	b.n	8009b48 <_printf_i+0xf4>
 8009bec:	4826      	ldr	r0, [pc, #152]	@ (8009c88 <_printf_i+0x234>)
 8009bee:	e7e9      	b.n	8009bc4 <_printf_i+0x170>
 8009bf0:	6823      	ldr	r3, [r4, #0]
 8009bf2:	f023 0320 	bic.w	r3, r3, #32
 8009bf6:	6023      	str	r3, [r4, #0]
 8009bf8:	e7f6      	b.n	8009be8 <_printf_i+0x194>
 8009bfa:	4616      	mov	r6, r2
 8009bfc:	e7bd      	b.n	8009b7a <_printf_i+0x126>
 8009bfe:	6833      	ldr	r3, [r6, #0]
 8009c00:	6825      	ldr	r5, [r4, #0]
 8009c02:	6961      	ldr	r1, [r4, #20]
 8009c04:	1d18      	adds	r0, r3, #4
 8009c06:	6030      	str	r0, [r6, #0]
 8009c08:	062e      	lsls	r6, r5, #24
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	d501      	bpl.n	8009c12 <_printf_i+0x1be>
 8009c0e:	6019      	str	r1, [r3, #0]
 8009c10:	e002      	b.n	8009c18 <_printf_i+0x1c4>
 8009c12:	0668      	lsls	r0, r5, #25
 8009c14:	d5fb      	bpl.n	8009c0e <_printf_i+0x1ba>
 8009c16:	8019      	strh	r1, [r3, #0]
 8009c18:	2300      	movs	r3, #0
 8009c1a:	6123      	str	r3, [r4, #16]
 8009c1c:	4616      	mov	r6, r2
 8009c1e:	e7bc      	b.n	8009b9a <_printf_i+0x146>
 8009c20:	6833      	ldr	r3, [r6, #0]
 8009c22:	1d1a      	adds	r2, r3, #4
 8009c24:	6032      	str	r2, [r6, #0]
 8009c26:	681e      	ldr	r6, [r3, #0]
 8009c28:	6862      	ldr	r2, [r4, #4]
 8009c2a:	2100      	movs	r1, #0
 8009c2c:	4630      	mov	r0, r6
 8009c2e:	f7f6 fb57 	bl	80002e0 <memchr>
 8009c32:	b108      	cbz	r0, 8009c38 <_printf_i+0x1e4>
 8009c34:	1b80      	subs	r0, r0, r6
 8009c36:	6060      	str	r0, [r4, #4]
 8009c38:	6863      	ldr	r3, [r4, #4]
 8009c3a:	6123      	str	r3, [r4, #16]
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c42:	e7aa      	b.n	8009b9a <_printf_i+0x146>
 8009c44:	6923      	ldr	r3, [r4, #16]
 8009c46:	4632      	mov	r2, r6
 8009c48:	4649      	mov	r1, r9
 8009c4a:	4640      	mov	r0, r8
 8009c4c:	47d0      	blx	sl
 8009c4e:	3001      	adds	r0, #1
 8009c50:	d0ad      	beq.n	8009bae <_printf_i+0x15a>
 8009c52:	6823      	ldr	r3, [r4, #0]
 8009c54:	079b      	lsls	r3, r3, #30
 8009c56:	d413      	bmi.n	8009c80 <_printf_i+0x22c>
 8009c58:	68e0      	ldr	r0, [r4, #12]
 8009c5a:	9b03      	ldr	r3, [sp, #12]
 8009c5c:	4298      	cmp	r0, r3
 8009c5e:	bfb8      	it	lt
 8009c60:	4618      	movlt	r0, r3
 8009c62:	e7a6      	b.n	8009bb2 <_printf_i+0x15e>
 8009c64:	2301      	movs	r3, #1
 8009c66:	4632      	mov	r2, r6
 8009c68:	4649      	mov	r1, r9
 8009c6a:	4640      	mov	r0, r8
 8009c6c:	47d0      	blx	sl
 8009c6e:	3001      	adds	r0, #1
 8009c70:	d09d      	beq.n	8009bae <_printf_i+0x15a>
 8009c72:	3501      	adds	r5, #1
 8009c74:	68e3      	ldr	r3, [r4, #12]
 8009c76:	9903      	ldr	r1, [sp, #12]
 8009c78:	1a5b      	subs	r3, r3, r1
 8009c7a:	42ab      	cmp	r3, r5
 8009c7c:	dcf2      	bgt.n	8009c64 <_printf_i+0x210>
 8009c7e:	e7eb      	b.n	8009c58 <_printf_i+0x204>
 8009c80:	2500      	movs	r5, #0
 8009c82:	f104 0619 	add.w	r6, r4, #25
 8009c86:	e7f5      	b.n	8009c74 <_printf_i+0x220>
 8009c88:	0800a579 	.word	0x0800a579
 8009c8c:	0800a58a 	.word	0x0800a58a

08009c90 <memmove>:
 8009c90:	4288      	cmp	r0, r1
 8009c92:	b510      	push	{r4, lr}
 8009c94:	eb01 0402 	add.w	r4, r1, r2
 8009c98:	d902      	bls.n	8009ca0 <memmove+0x10>
 8009c9a:	4284      	cmp	r4, r0
 8009c9c:	4623      	mov	r3, r4
 8009c9e:	d807      	bhi.n	8009cb0 <memmove+0x20>
 8009ca0:	1e43      	subs	r3, r0, #1
 8009ca2:	42a1      	cmp	r1, r4
 8009ca4:	d008      	beq.n	8009cb8 <memmove+0x28>
 8009ca6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009caa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009cae:	e7f8      	b.n	8009ca2 <memmove+0x12>
 8009cb0:	4402      	add	r2, r0
 8009cb2:	4601      	mov	r1, r0
 8009cb4:	428a      	cmp	r2, r1
 8009cb6:	d100      	bne.n	8009cba <memmove+0x2a>
 8009cb8:	bd10      	pop	{r4, pc}
 8009cba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009cbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009cc2:	e7f7      	b.n	8009cb4 <memmove+0x24>

08009cc4 <_sbrk_r>:
 8009cc4:	b538      	push	{r3, r4, r5, lr}
 8009cc6:	4d06      	ldr	r5, [pc, #24]	@ (8009ce0 <_sbrk_r+0x1c>)
 8009cc8:	2300      	movs	r3, #0
 8009cca:	4604      	mov	r4, r0
 8009ccc:	4608      	mov	r0, r1
 8009cce:	602b      	str	r3, [r5, #0]
 8009cd0:	f7f8 fa52 	bl	8002178 <_sbrk>
 8009cd4:	1c43      	adds	r3, r0, #1
 8009cd6:	d102      	bne.n	8009cde <_sbrk_r+0x1a>
 8009cd8:	682b      	ldr	r3, [r5, #0]
 8009cda:	b103      	cbz	r3, 8009cde <_sbrk_r+0x1a>
 8009cdc:	6023      	str	r3, [r4, #0]
 8009cde:	bd38      	pop	{r3, r4, r5, pc}
 8009ce0:	24000e08 	.word	0x24000e08

08009ce4 <_realloc_r>:
 8009ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ce8:	4607      	mov	r7, r0
 8009cea:	4614      	mov	r4, r2
 8009cec:	460d      	mov	r5, r1
 8009cee:	b921      	cbnz	r1, 8009cfa <_realloc_r+0x16>
 8009cf0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cf4:	4611      	mov	r1, r2
 8009cf6:	f7ff bc5b 	b.w	80095b0 <_malloc_r>
 8009cfa:	b92a      	cbnz	r2, 8009d08 <_realloc_r+0x24>
 8009cfc:	f7ff fbec 	bl	80094d8 <_free_r>
 8009d00:	4625      	mov	r5, r4
 8009d02:	4628      	mov	r0, r5
 8009d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d08:	f000 f81a 	bl	8009d40 <_malloc_usable_size_r>
 8009d0c:	4284      	cmp	r4, r0
 8009d0e:	4606      	mov	r6, r0
 8009d10:	d802      	bhi.n	8009d18 <_realloc_r+0x34>
 8009d12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d16:	d8f4      	bhi.n	8009d02 <_realloc_r+0x1e>
 8009d18:	4621      	mov	r1, r4
 8009d1a:	4638      	mov	r0, r7
 8009d1c:	f7ff fc48 	bl	80095b0 <_malloc_r>
 8009d20:	4680      	mov	r8, r0
 8009d22:	b908      	cbnz	r0, 8009d28 <_realloc_r+0x44>
 8009d24:	4645      	mov	r5, r8
 8009d26:	e7ec      	b.n	8009d02 <_realloc_r+0x1e>
 8009d28:	42b4      	cmp	r4, r6
 8009d2a:	4622      	mov	r2, r4
 8009d2c:	4629      	mov	r1, r5
 8009d2e:	bf28      	it	cs
 8009d30:	4632      	movcs	r2, r6
 8009d32:	f7ff fbc3 	bl	80094bc <memcpy>
 8009d36:	4629      	mov	r1, r5
 8009d38:	4638      	mov	r0, r7
 8009d3a:	f7ff fbcd 	bl	80094d8 <_free_r>
 8009d3e:	e7f1      	b.n	8009d24 <_realloc_r+0x40>

08009d40 <_malloc_usable_size_r>:
 8009d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d44:	1f18      	subs	r0, r3, #4
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	bfbc      	itt	lt
 8009d4a:	580b      	ldrlt	r3, [r1, r0]
 8009d4c:	18c0      	addlt	r0, r0, r3
 8009d4e:	4770      	bx	lr

08009d50 <_init>:
 8009d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d52:	bf00      	nop
 8009d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d56:	bc08      	pop	{r3}
 8009d58:	469e      	mov	lr, r3
 8009d5a:	4770      	bx	lr

08009d5c <_fini>:
 8009d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d5e:	bf00      	nop
 8009d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d62:	bc08      	pop	{r3}
 8009d64:	469e      	mov	lr, r3
 8009d66:	4770      	bx	lr
