--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml program_counter.twx program_counter.ncd -o
program_counter.twr program_counter.pcf

Design file:              program_counter.ncd
Physical constraint file: program_counter.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_CLK
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
i_DATA<0>     |    1.853(R)|      SLOW  |   -0.204(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_DATA<1>     |    1.805(R)|      SLOW  |   -0.157(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_DATA<2>     |    1.615(R)|      SLOW  |   -0.149(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_DATA<3>     |    1.592(R)|      SLOW  |   -0.113(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_DATA<4>     |    1.790(R)|      SLOW  |   -0.231(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_DATA<5>     |    1.710(R)|      SLOW  |   -0.175(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_DATA<6>     |    1.545(R)|      SLOW  |   -0.199(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_DATA<7>     |    1.497(R)|      SLOW  |   -0.191(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INCREMENT   |    2.652(R)|      SLOW  |   -0.384(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_WRITE_ENABLE|    3.007(R)|      SLOW  |   -0.470(R)|      FAST  |i_CLK_BUFGP       |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock i_CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_DATA<0>   |         9.330(R)|      SLOW  |         3.923(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<1>   |         9.280(R)|      SLOW  |         3.889(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<2>   |         8.804(R)|      SLOW  |         3.605(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<3>   |         8.804(R)|      SLOW  |         3.605(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<4>   |         9.464(R)|      SLOW  |         4.072(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<5>   |         9.237(R)|      SLOW  |         3.943(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<6>   |         8.808(R)|      SLOW  |         3.609(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<7>   |         8.808(R)|      SLOW  |         3.609(R)|      FAST  |i_CLK_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_CLK          |    2.247|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 28 08:10:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



