Classic Timing Analyzer report for multicicloMIPSFPGA
Thu Dec 19 15:02:50 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'iKEY[0]'
  7. Clock Setup: 'iCLK_28'
  8. Clock Hold: 'iKEY[0]'
  9. tco
 10. tpd
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                                                                  ; To                                                                                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 37.540 ns                                      ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]                                                                                                       ; oHEX7_D[0]                                                                                                                                                            ; iKEY[0]    ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 24.760 ns                                      ; iSW[2]                                                                                                                                                                ; oHEX7_D[0]                                                                                                                                                            ; --         ; --       ; 0            ;
; Clock Setup: 'iKEY[0]'       ; N/A                                      ; None          ; 45.82 MHz ( period = 21.826 ns )               ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0]                                                                                                ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9                                                                                             ; iKEY[0]    ; iKEY[0]  ; 0            ;
; Clock Setup: 'iCLK_28'       ; N/A                                      ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg13 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a31~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; 0            ;
; Clock Hold: 'iKEY[0]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]                                                                                                         ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]                                                                                                         ; iKEY[0]    ; iKEY[0]  ; 1859         ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                                                                                       ;                                                                                                                                                                       ;            ;          ; 1859         ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; iKEY[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; iCLK_28         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iKEY[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                   ; To                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 45.82 MHz ( period = 21.826 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 47.15 MHz ( period = 21.208 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.615 ns                ;
; N/A                                     ; 47.20 MHz ( period = 21.188 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux6~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 47.63 MHz ( period = 20.994 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~18 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.738 ns                ;
; N/A                                     ; 47.69 MHz ( period = 20.970 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux4~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.810 ns                ;
; N/A                                     ; 48.97 MHz ( period = 20.420 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux6~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.529 ns                ;
; N/A                                     ; 49.30 MHz ( period = 20.284 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux7~12  ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.468 ns                ;
; N/A                                     ; 50.35 MHz ( period = 19.862 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[27]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.404 ns               ;
; N/A                                     ; 50.44 MHz ( period = 19.826 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux7~12  ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.224 ns                ;
; N/A                                     ; 50.48 MHz ( period = 19.810 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.396 ns               ;
; N/A                                     ; 50.67 MHz ( period = 19.734 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.365 ns               ;
; N/A                                     ; 50.69 MHz ( period = 19.728 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[20]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.375 ns               ;
; N/A                                     ; 50.78 MHz ( period = 19.694 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.381 ns               ;
; N/A                                     ; 50.80 MHz ( period = 19.684 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[22]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.332 ns               ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[23]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.359 ns               ;
; N/A                                     ; 51.33 MHz ( period = 19.480 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.271 ns               ;
; N/A                                     ; 51.33 MHz ( period = 19.480 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.271 ns               ;
; N/A                                     ; 51.37 MHz ( period = 19.468 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.286 ns               ;
; N/A                                     ; 51.47 MHz ( period = 19.430 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~18 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 7.944 ns                ;
; N/A                                     ; 51.53 MHz ( period = 19.406 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[26]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 51.56 MHz ( period = 19.394 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[16]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.289 ns               ;
; N/A                                     ; 51.57 MHz ( period = 19.390 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[18]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.294 ns               ;
; N/A                                     ; 51.59 MHz ( period = 19.384 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~18 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.250 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 10.980 ns               ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[29]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.240 ns               ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 10.980 ns               ;
; N/A                                     ; 52.01 MHz ( period = 19.228 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[8]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.040 ns               ;
; N/A                                     ; 52.21 MHz ( period = 19.154 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.074 ns               ;
; N/A                                     ; 52.22 MHz ( period = 19.148 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[24]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.054 ns               ;
; N/A                                     ; 52.23 MHz ( period = 19.146 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.076 ns               ;
; N/A                                     ; 52.33 MHz ( period = 19.110 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[25]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.013 ns               ;
; N/A                                     ; 52.49 MHz ( period = 19.050 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[30]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.035 ns               ;
; N/A                                     ; 52.58 MHz ( period = 19.018 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[31]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.099 ns               ;
; N/A                                     ; 52.79 MHz ( period = 18.942 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.070 ns               ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 10.978 ns               ;
; N/A                                     ; 53.08 MHz ( period = 18.840 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[17]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.038 ns               ;
; N/A                                     ; 53.11 MHz ( period = 18.828 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[28]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.016 ns               ;
; N/A                                     ; 53.21 MHz ( period = 18.792 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[15]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.021 ns               ;
; N/A                                     ; 53.34 MHz ( period = 18.748 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.016 ns               ;
; N/A                                     ; 53.34 MHz ( period = 18.748 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 11.016 ns               ;
; N/A                                     ; 53.34 MHz ( period = 18.746 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 10.963 ns               ;
; N/A                                     ; 53.89 MHz ( period = 18.558 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 10.527 ns               ;
; N/A                                     ; 56.79 MHz ( period = 17.610 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux28~10 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 56.84 MHz ( period = 17.594 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux4~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 7.107 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.288 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux28~10 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 6.861 ns                ;
; N/A                                     ; 58.75 MHz ( period = 17.020 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[27]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.968 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.960 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux28~10 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 6.684 ns                ;
; N/A                                     ; 59.20 MHz ( period = 16.892 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.929 ns                ;
; N/A                                     ; 59.22 MHz ( period = 16.886 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[20]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.939 ns                ;
; N/A                                     ; 59.34 MHz ( period = 16.852 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.945 ns                ;
; N/A                                     ; 59.38 MHz ( period = 16.842 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[22]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.896 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[27]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.859 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.744 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.851 ns                ;
; N/A                                     ; 59.82 MHz ( period = 16.716 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[23]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.923 ns                ;
; N/A                                     ; 60.00 MHz ( period = 16.668 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.820 ns                ;
; N/A                                     ; 60.02 MHz ( period = 16.662 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[20]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.830 ns                ;
; N/A                                     ; 60.10 MHz ( period = 16.638 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.835 ns                ;
; N/A                                     ; 60.10 MHz ( period = 16.638 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.835 ns                ;
; N/A                                     ; 60.14 MHz ( period = 16.628 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.836 ns                ;
; N/A                                     ; 60.15 MHz ( period = 16.626 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.850 ns                ;
; N/A                                     ; 60.18 MHz ( period = 16.618 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[22]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.787 ns                ;
; N/A                                     ; 60.37 MHz ( period = 16.564 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[26]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.822 ns                ;
; N/A                                     ; 60.42 MHz ( period = 16.552 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[16]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.853 ns                ;
; N/A                                     ; 60.43 MHz ( period = 16.548 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[18]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.858 ns                ;
; N/A                                     ; 60.64 MHz ( period = 16.492 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[23]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.814 ns                ;
; N/A                                     ; 60.92 MHz ( period = 16.414 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.726 ns                ;
; N/A                                     ; 60.92 MHz ( period = 16.414 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.726 ns                ;
; N/A                                     ; 60.95 MHz ( period = 16.408 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.544 ns                ;
; N/A                                     ; 60.95 MHz ( period = 16.406 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[29]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.804 ns                ;
; N/A                                     ; 60.95 MHz ( period = 16.406 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.544 ns                ;
; N/A                                     ; 60.97 MHz ( period = 16.402 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.741 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[8]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.604 ns                ;
; N/A                                     ; 61.20 MHz ( period = 16.340 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[26]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.713 ns                ;
; N/A                                     ; 61.24 MHz ( period = 16.328 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[16]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 61.26 MHz ( period = 16.324 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[18]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 61.30 MHz ( period = 16.312 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.638 ns                ;
; N/A                                     ; 61.33 MHz ( period = 16.306 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[24]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 61.33 MHz ( period = 16.304 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.640 ns                ;
; N/A                                     ; 61.47 MHz ( period = 16.268 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[25]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.577 ns                ;
; N/A                                     ; 61.65 MHz ( period = 16.220 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 61.70 MHz ( period = 16.208 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[30]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.599 ns                ;
; N/A                                     ; 61.79 MHz ( period = 16.184 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.435 ns                ;
; N/A                                     ; 61.80 MHz ( period = 16.182 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[29]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.695 ns                ;
; N/A                                     ; 61.80 MHz ( period = 16.182 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.435 ns                ;
; N/A                                     ; 61.82 MHz ( period = 16.176 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[31]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.663 ns                ;
; N/A                                     ; 61.87 MHz ( period = 16.162 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[8]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.495 ns                ;
; N/A                                     ; 62.11 MHz ( period = 16.100 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.634 ns                ;
; N/A                                     ; 62.16 MHz ( period = 16.088 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.529 ns                ;
; N/A                                     ; 62.18 MHz ( period = 16.082 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[24]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 62.19 MHz ( period = 16.080 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.531 ns                ;
; N/A                                     ; 62.33 MHz ( period = 16.044 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[25]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 62.42 MHz ( period = 16.020 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.542 ns                ;
; N/A                                     ; 62.51 MHz ( period = 15.998 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[17]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 62.55 MHz ( period = 15.986 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[28]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 62.56 MHz ( period = 15.984 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[30]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.490 ns                ;
; N/A                                     ; 62.60 MHz ( period = 15.974 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux6~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 6.309 ns                ;
; N/A                                     ; 62.69 MHz ( period = 15.952 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[31]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.554 ns                ;
; N/A                                     ; 62.70 MHz ( period = 15.950 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[15]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.585 ns                ;
; N/A                                     ; 62.87 MHz ( period = 15.906 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 62.87 MHz ( period = 15.906 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.527 ns                ;
; N/A                                     ; 62.99 MHz ( period = 15.876 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.525 ns                ;
; N/A                                     ; 63.31 MHz ( period = 15.796 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.433 ns                ;
; N/A                                     ; 63.40 MHz ( period = 15.774 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[17]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 63.44 MHz ( period = 15.762 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[28]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.471 ns                ;
; N/A                                     ; 63.59 MHz ( period = 15.726 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[15]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.476 ns                ;
; N/A                                     ; 63.63 MHz ( period = 15.716 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.091 ns                ;
; N/A                                     ; 63.77 MHz ( period = 15.682 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.471 ns                ;
; N/A                                     ; 63.77 MHz ( period = 15.682 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.471 ns                ;
; N/A                                     ; 63.78 MHz ( period = 15.680 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.418 ns                ;
; N/A                                     ; 64.52 MHz ( period = 15.498 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux4~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 6.062 ns                ;
; N/A                                     ; 64.55 MHz ( period = 15.492 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 64.91 MHz ( period = 15.406 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux7~12  ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 6.017 ns                ;
; N/A                                     ; 65.38 MHz ( period = 15.296 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[27]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.328 ns                ;
; N/A                                     ; 65.60 MHz ( period = 15.244 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.320 ns                ;
; N/A                                     ; 65.93 MHz ( period = 15.168 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.289 ns                ;
; N/A                                     ; 65.95 MHz ( period = 15.162 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[20]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.299 ns                ;
; N/A                                     ; 66.10 MHz ( period = 15.128 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.305 ns                ;
; N/A                                     ; 66.15 MHz ( period = 15.118 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[22]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.256 ns                ;
; N/A                                     ; 66.20 MHz ( period = 15.106 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~18 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 13.371 ns               ;
; N/A                                     ; 66.70 MHz ( period = 14.992 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[23]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.283 ns                ;
; N/A                                     ; 66.99 MHz ( period = 14.928 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~18 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 13.195 ns               ;
; N/A                                     ; 67.05 MHz ( period = 14.914 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.195 ns                ;
; N/A                                     ; 67.05 MHz ( period = 14.914 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.195 ns                ;
; N/A                                     ; 67.11 MHz ( period = 14.902 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.210 ns                ;
; N/A                                     ; 67.39 MHz ( period = 14.840 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[26]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.182 ns                ;
; N/A                                     ; 67.44 MHz ( period = 14.828 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[16]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.213 ns                ;
; N/A                                     ; 67.46 MHz ( period = 14.824 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[18]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.218 ns                ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.904 ns                ;
; N/A                                     ; 68.11 MHz ( period = 14.682 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[29]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.164 ns                ;
; N/A                                     ; 68.11 MHz ( period = 14.682 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.904 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[8]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 68.55 MHz ( period = 14.588 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.998 ns                ;
; N/A                                     ; 68.58 MHz ( period = 14.582 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[24]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.978 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 68.76 MHz ( period = 14.544 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[25]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.937 ns                ;
; N/A                                     ; 69.03 MHz ( period = 14.486 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[27]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.985 ns               ;
; N/A                                     ; 69.04 MHz ( period = 14.484 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[30]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.959 ns                ;
; N/A                                     ; 69.13 MHz ( period = 14.466 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux28~10 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 12.719 ns               ;
; N/A                                     ; 69.16 MHz ( period = 14.460 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.977 ns               ;
; N/A                                     ; 69.19 MHz ( period = 14.452 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[31]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 9.023 ns                ;
; N/A                                     ; 69.22 MHz ( period = 14.446 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux6~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 12.806 ns               ;
; N/A                                     ; 69.28 MHz ( period = 14.435 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[27]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.932 ns               ;
; N/A                                     ; 69.34 MHz ( period = 14.422 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.946 ns               ;
; N/A                                     ; 69.35 MHz ( period = 14.419 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[20]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.956 ns               ;
; N/A                                     ; 69.40 MHz ( period = 14.409 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.924 ns               ;
; N/A                                     ; 69.43 MHz ( period = 14.402 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.962 ns               ;
; N/A                                     ; 69.46 MHz ( period = 14.397 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[22]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.913 ns               ;
; N/A                                     ; 69.47 MHz ( period = 14.395 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux6~9   ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 12.753 ns               ;
; N/A                                     ; 69.56 MHz ( period = 14.376 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 69.58 MHz ( period = 14.371 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.893 ns               ;
; N/A                                     ; 69.60 MHz ( period = 14.368 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[20]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.903 ns               ;
; N/A                                     ; 69.68 MHz ( period = 14.351 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.909 ns               ;
; N/A                                     ; 69.71 MHz ( period = 14.346 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[22]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.860 ns               ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[23]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.940 ns               ;
; N/A                                     ; 69.95 MHz ( period = 14.296 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.902 ns                ;
; N/A                                     ; 69.95 MHz ( period = 14.295 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.852 ns               ;
; N/A                                     ; 69.95 MHz ( period = 14.295 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.852 ns               ;
; N/A                                     ; 69.98 MHz ( period = 14.289 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.867 ns               ;
; N/A                                     ; 69.99 MHz ( period = 14.288 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux28~10 ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 12.543 ns               ;
; N/A                                     ; 70.01 MHz ( period = 14.283 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[23]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.887 ns               ;
; N/A                                     ; 70.06 MHz ( period = 14.274 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[17]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.962 ns                ;
; N/A                                     ; 70.12 MHz ( period = 14.262 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[28]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 70.14 MHz ( period = 14.258 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[26]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.839 ns               ;
; N/A                                     ; 70.17 MHz ( period = 14.252 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[16]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.870 ns               ;
; N/A                                     ; 70.18 MHz ( period = 14.250 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[18]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.875 ns               ;
; N/A                                     ; 70.20 MHz ( period = 14.244 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.799 ns               ;
; N/A                                     ; 70.20 MHz ( period = 14.244 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.799 ns               ;
; N/A                                     ; 70.23 MHz ( period = 14.238 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.814 ns               ;
; N/A                                     ; 70.29 MHz ( period = 14.226 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[15]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.945 ns                ;
; N/A                                     ; 70.39 MHz ( period = 14.207 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[26]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.786 ns               ;
; N/A                                     ; 70.42 MHz ( period = 14.201 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[16]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.817 ns               ;
; N/A                                     ; 70.43 MHz ( period = 14.199 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[18]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.822 ns               ;
; N/A                                     ; 70.51 MHz ( period = 14.182 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 70.51 MHz ( period = 14.182 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 70.52 MHz ( period = 14.180 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.561 ns               ;
; N/A                                     ; 70.52 MHz ( period = 14.180 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.887 ns                ;
; N/A                                     ; 70.53 MHz ( period = 14.179 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[29]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.821 ns               ;
; N/A                                     ; 70.53 MHz ( period = 14.179 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.561 ns               ;
; N/A                                     ; 70.58 MHz ( period = 14.169 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[8]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.621 ns               ;
; N/A                                     ; 70.76 MHz ( period = 14.132 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.655 ns               ;
; N/A                                     ; 70.78 MHz ( period = 14.129 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[24]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.635 ns               ;
; N/A                                     ; 70.78 MHz ( period = 14.129 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.508 ns               ;
; N/A                                     ; 70.78 MHz ( period = 14.128 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.657 ns               ;
; N/A                                     ; 70.78 MHz ( period = 14.128 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[29]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.768 ns               ;
; N/A                                     ; 70.78 MHz ( period = 14.128 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.508 ns               ;
; N/A                                     ; 70.83 MHz ( period = 14.118 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[8]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.568 ns               ;
; N/A                                     ; 70.87 MHz ( period = 14.110 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[25]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.594 ns               ;
; N/A                                     ; 71.02 MHz ( period = 14.081 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.602 ns               ;
; N/A                                     ; 71.02 MHz ( period = 14.080 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[30]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.616 ns               ;
; N/A                                     ; 71.03 MHz ( period = 14.078 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[24]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.582 ns               ;
; N/A                                     ; 71.04 MHz ( period = 14.077 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.604 ns               ;
; N/A                                     ; 71.10 MHz ( period = 14.064 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[31]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.680 ns               ;
; N/A                                     ; 71.13 MHz ( period = 14.059 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[25]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.541 ns               ;
; N/A                                     ; 71.28 MHz ( period = 14.029 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[30]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.563 ns               ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.651 ns               ;
; N/A                                     ; 71.36 MHz ( period = 14.013 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[31]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.627 ns               ;
; N/A                                     ; 71.47 MHz ( period = 13.992 ns )                    ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]                ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 8.451 ns                ;
; N/A                                     ; 71.50 MHz ( period = 13.986 ns )                    ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]               ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 15.559 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                        ;                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iCLK_28'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                                                                  ; To                                                                                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0  ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg1  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a1~porta_memory_reg0  ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg2  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a2~porta_memory_reg0  ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg3  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a3~porta_memory_reg0  ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg4  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a4~porta_memory_reg0  ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg5  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a6~porta_memory_reg0  ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg6  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a7~porta_memory_reg0  ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg7  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a8~porta_memory_reg0  ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg8  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a9~porta_memory_reg0  ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg9  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a11~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg10 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a12~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg11 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a13~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg12 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a14~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg13 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a15~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg14 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a16~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg15 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a17~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg16 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a18~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg17 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a19~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg0  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_memory_reg0  ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg1  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a10~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg2  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a20~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg3  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a21~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg4  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a22~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg5  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a23~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg6  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a24~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg7  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a25~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg8  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a26~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg9  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a27~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg10 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a28~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg11 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a29~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg12 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a30~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a5~porta_datain_reg13 ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a31~porta_memory_reg0 ; iCLK_28    ; iCLK_28  ; None                        ; None                      ; 2.645 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'iKEY[0]'                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                   ; To                                                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[14]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[16]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[7]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[30]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[6]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[8]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[0]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[5]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[9]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[13]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[15]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[17]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[3]         ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux28~10 ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[7]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[24]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux7~12  ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[11]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[13]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[14]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[14]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[15]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[1]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[2]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[6]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2]         ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~18 ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[7]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux7~12  ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[7]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[30]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[5]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[10]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[10]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[19]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[19]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[22]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[24]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[31]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[31]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[11]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[5]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[4]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[11]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[17]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[12]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[8]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[0]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[4]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[3]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[5]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[0]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[12]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[1]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[11]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[26]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 0.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[29]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[29]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[26]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9   ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[23]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[23]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[5]         ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[5]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[30]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[30]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[10]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[14]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[15]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[9]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[1]         ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[1]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[24]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux7~12  ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[30]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[14]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux4~9   ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[18]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[20]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[0]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[0]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[0]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[15]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[30]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[25]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux6~9   ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[21]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[23]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[30]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[1]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[2]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|regDst                 ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[6]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[14]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[16]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[7]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[7]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|cntrEnd_signal[0]      ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[22]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[6]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[22]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[22]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[16]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9   ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 4.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[31]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[5]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[14]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[14]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[28]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[28]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[16]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[29]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[29]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[1]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|writeMem               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[5]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[26]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9   ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[11]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[6]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[6]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[19]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[19]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[19]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[27]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux4~9   ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[18]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[9]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[30]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[7]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[4]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[21]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[23]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[1]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[7]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[5]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[13]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[1]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[3]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[0]         ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[0]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[31]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[2]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2]      ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[6]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[7]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[23]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[23]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[10]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[1]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mem2Reg                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[12]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|escrevePCCond          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[29]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[8]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[2]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|cntrEnd_signal[0]      ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|escrevePCCondN         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[18]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[31]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[8]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[29]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[0]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[5]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3]      ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[6]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[12]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[13]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[19]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[17]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[16]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[6]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[5]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[7]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[9]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[19]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[9]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[14]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[1]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|cntrEnd_signal[0]      ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[1]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|regDst                 ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[0]         ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[0]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[23]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[13]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[13]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[20]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[9]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[20]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[20]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[1]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]             ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[30]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[14]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|escrevePC              ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[24]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[26]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[11]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[13]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|writeMem               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[22]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[2]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|writeMem               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux28~10 ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[21]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[9]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[18]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[0]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3]      ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[11]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[18]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[7]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[6]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[1]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|escrevePCCond          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[14]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[14]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[18]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[1]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|escrevePCCondN         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[28]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|cntrEnd_signal[0]      ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[6]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[14]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[1]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]             ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[12]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[7]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[30]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[23]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[20]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[15]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux6~9   ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 4.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mem2Reg                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[20]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[23]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[6]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[11]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[0]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~18 ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 4.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0]         ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|regDst                 ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[0]          ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[29]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[9]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[15]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[23]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[25]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[8]           ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[18]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[22]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[22]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[13]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regB[30]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[15]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[10]        ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]               ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0]          ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]                ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[29]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[22]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2] ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|SaidaALU[15]         ; iKEY[0]    ; iKEY[0]  ; None                       ; None                       ; 2.223 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                    ;                                                                             ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                            ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 37.540 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 37.422 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 37.410 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 37.360 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 37.242 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 37.230 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 37.143 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 37.024 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 36.354 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 36.280 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 36.174 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 36.142 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX2_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 36.100 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 36.067 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 36.023 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX2_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.972 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.949 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.937 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.923 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.904 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.887 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.862 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.805 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.793 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.792 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.786 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.774 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.769 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.757 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.748 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.744 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.732 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.711 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.694 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.630 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.618 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.576 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.568 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX2_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.564 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.531 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.449 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX2_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.359 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.275 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.274 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.241 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.229 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.224 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.224 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.156 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.153 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX2_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.144 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.129 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.106 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.094 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.034 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX2_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 35.020 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgAALU    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.966 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.924 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.920 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.917 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.902 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgAALU    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.890 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgAALU    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.881 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.816 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX0_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.810 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.807 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.802 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.799 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.790 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.787 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.780 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.765 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX0_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.737 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]   ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.718 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.706 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.701 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]   ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.676 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.663 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]   ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.662 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.650 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.644 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.627 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]   ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.602 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.588 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.576 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.562 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.515 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.508 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]    ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.499 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.488 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.434 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]    ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.430 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[18]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.421 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]    ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.397 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.385 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.367 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[8]    ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.355 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]   ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.336 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.319 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]   ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.312 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[18]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.300 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[18]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.294 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.288 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[16]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.286 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]    ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.271 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.266 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.260 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.249 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[8]    ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.238 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.237 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[8]    ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.228 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.180 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.173 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]    ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.170 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[16]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.158 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[16]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.148 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.136 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.128 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX2_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.126 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]    ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.099 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]    ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.094 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]   ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.088 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]   ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.075 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.058 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]   ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.038 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]    ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.033 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.014 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]   ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 34.014 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[24]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.976 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.965 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX2_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.964 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]    ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.931 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[15]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.923 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX2_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.919 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.918 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]   ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.917 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX3_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.896 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[24]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.884 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[24]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.873 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX0_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.865 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]    ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.842 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]    ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.834 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgAALU    ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.822 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX0_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.813 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[15]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.812 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX0_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.809 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[1]    ; oHEX2_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.801 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[15]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.801 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX0_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.791 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]    ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.770 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]   ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.769 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX0_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.768 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]    ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.760 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgAALU    ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.739 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX3_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.734 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]   ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.731 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]   ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.715 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]    ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.711 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[17]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.706 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]   ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.704 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[20]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.690 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[22]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.670 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgAALU    ; oHEX2_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.660 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]   ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.657 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]   ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.656 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]    ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.650 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[9]    ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.594 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]    ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.594 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX3_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.593 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[17]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.586 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[20]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.581 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[17]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.574 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[20]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.572 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[22]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.560 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[22]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.554 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[2]    ; oHEX2_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.541 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[23]   ; oHEX7_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.530 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]    ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.520 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[5]    ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.520 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]    ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.517 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX0_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.468 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[14]   ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.459 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[11]   ; oHEX0_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.452 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgAALU    ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.446 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[6]    ; oHEX7_D[4] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.445 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[13]   ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.423 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[23]   ; oHEX7_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.420 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]    ; oHEX2_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.416 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] ; oHEX3_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.411 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[23]   ; oHEX7_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.395 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]    ; oHEX7_D[2] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.391 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[0]    ; oHEX2_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.368 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[3]    ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.352 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[19]   ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.349 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[21]   ; oHEX7_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.349 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[4]    ; oHEX2_D[0] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.329 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[10]   ; oHEX7_D[1] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.295 ns  ; multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0] ; oHEX2_D[6] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.285 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]    ; oHEX2_D[3] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.282 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[7]    ; oHEX0_D[5] ; iKEY[0]    ;
; N/A                                     ; None                                                ; 33.278 ns  ; multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[21] ; oHEX7_D[0] ; iKEY[0]    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                 ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------+--------+------------+
; Slack                                   ; Required P2P Time                                   ; Actual P2P Time ; From   ; To         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+--------+------------+
; N/A                                     ; None                                                ; 24.760 ns       ; iSW[2] ; oHEX7_D[0] ;
; N/A                                     ; None                                                ; 24.642 ns       ; iSW[2] ; oHEX7_D[6] ;
; N/A                                     ; None                                                ; 24.630 ns       ; iSW[2] ; oHEX7_D[3] ;
; N/A                                     ; None                                                ; 24.333 ns       ; iSW[0] ; oHEX6_D[5] ;
; N/A                                     ; None                                                ; 24.310 ns       ; iSW[0] ; oHEX6_D[4] ;
; N/A                                     ; None                                                ; 23.574 ns       ; iSW[2] ; oHEX7_D[1] ;
; N/A                                     ; None                                                ; 23.500 ns       ; iSW[2] ; oHEX7_D[4] ;
; N/A                                     ; None                                                ; 23.467 ns       ; iSW[0] ; oHEX7_D[0] ;
; N/A                                     ; None                                                ; 23.397 ns       ; iSW[0] ; oHEX6_D[1] ;
; N/A                                     ; None                                                ; 23.349 ns       ; iSW[0] ; oHEX7_D[6] ;
; N/A                                     ; None                                                ; 23.337 ns       ; iSW[0] ; oHEX7_D[3] ;
; N/A                                     ; None                                                ; 23.302 ns       ; iSW[2] ; oHEX6_D[5] ;
; N/A                                     ; None                                                ; 23.279 ns       ; iSW[2] ; oHEX6_D[4] ;
; N/A                                     ; None                                                ; 23.192 ns       ; iSW[2] ; oHEX7_D[5] ;
; N/A                                     ; None                                                ; 22.931 ns       ; iSW[2] ; oHEX7_D[2] ;
; N/A                                     ; None                                                ; 22.815 ns       ; iSW[2] ; oHEX5_D[5] ;
; N/A                                     ; None                                                ; 22.711 ns       ; iSW[2] ; oHEX5_D[3] ;
; N/A                                     ; None                                                ; 22.634 ns       ; iSW[1] ; oHEX6_D[5] ;
; N/A                                     ; None                                                ; 22.611 ns       ; iSW[1] ; oHEX6_D[4] ;
; N/A                                     ; None                                                ; 22.514 ns       ; iSW[2] ; oHEX2_D[2] ;
; N/A                                     ; None                                                ; 22.430 ns       ; iSW[2] ; oHEX5_D[6] ;
; N/A                                     ; None                                                ; 22.366 ns       ; iSW[2] ; oHEX6_D[1] ;
; N/A                                     ; None                                                ; 22.310 ns       ; iSW[3] ; oHEX6_D[5] ;
; N/A                                     ; None                                                ; 22.287 ns       ; iSW[3] ; oHEX6_D[4] ;
; N/A                                     ; None                                                ; 22.281 ns       ; iSW[0] ; oHEX7_D[1] ;
; N/A                                     ; None                                                ; 22.207 ns       ; iSW[0] ; oHEX7_D[4] ;
; N/A                                     ; None                                                ; 22.149 ns       ; iSW[1] ; oHEX7_D[6] ;
; N/A                                     ; None                                                ; 22.148 ns       ; iSW[2] ; oHEX5_D[4] ;
; N/A                                     ; None                                                ; 22.078 ns       ; iSW[3] ; oHEX7_D[6] ;
; N/A                                     ; None                                                ; 21.905 ns       ; iSW[0] ; oHEX6_D[2] ;
; N/A                                     ; None                                                ; 21.899 ns       ; iSW[0] ; oHEX7_D[5] ;
; N/A                                     ; None                                                ; 21.832 ns       ; iSW[1] ; oHEX7_D[0] ;
; N/A                                     ; None                                                ; 21.826 ns       ; iSW[0] ; oHEX6_D[3] ;
; N/A                                     ; None                                                ; 21.813 ns       ; iSW[2] ; oHEX4_D[6] ;
; N/A                                     ; None                                                ; 21.798 ns       ; iSW[2] ; oHEX4_D[3] ;
; N/A                                     ; None                                                ; 21.791 ns       ; iSW[2] ; oHEX4_D[5] ;
; N/A                                     ; None                                                ; 21.785 ns       ; iSW[0] ; oHEX6_D[0] ;
; N/A                                     ; None                                                ; 21.779 ns       ; iSW[2] ; oHEX4_D[1] ;
; N/A                                     ; None                                                ; 21.761 ns       ; iSW[3] ; oHEX7_D[0] ;
; N/A                                     ; None                                                ; 21.701 ns       ; iSW[1] ; oHEX7_D[3] ;
; N/A                                     ; None                                                ; 21.698 ns       ; iSW[1] ; oHEX6_D[1] ;
; N/A                                     ; None                                                ; 21.687 ns       ; iSW[0] ; oHEX2_D[2] ;
; N/A                                     ; None                                                ; 21.638 ns       ; iSW[0] ; oHEX7_D[2] ;
; N/A                                     ; None                                                ; 21.630 ns       ; iSW[3] ; oHEX7_D[3] ;
; N/A                                     ; None                                                ; 21.509 ns       ; iSW[2] ; oHEX4_D[2] ;
; N/A                                     ; None                                                ; 21.487 ns       ; iSW[2] ; oHEX4_D[0] ;
; N/A                                     ; None                                                ; 21.483 ns       ; iSW[2] ; oHEX2_D[3] ;
; N/A                                     ; None                                                ; 21.475 ns       ; iSW[2] ; oHEX4_D[4] ;
; N/A                                     ; None                                                ; 21.374 ns       ; iSW[3] ; oHEX6_D[1] ;
; N/A                                     ; None                                                ; 21.179 ns       ; iSW[2] ; oHEX5_D[1] ;
; N/A                                     ; None                                                ; 21.072 ns       ; iSW[3] ; oHEX0_D[5] ;
; N/A                                     ; None                                                ; 21.021 ns       ; iSW[0] ; oHEX5_D[5] ;
; N/A                                     ; None                                                ; 20.924 ns       ; iSW[0] ; oHEX6_D[6] ;
; N/A                                     ; None                                                ; 20.916 ns       ; iSW[0] ; oHEX5_D[3] ;
; N/A                                     ; None                                                ; 20.909 ns       ; iSW[2] ; oHEX2_D[0] ;
; N/A                                     ; None                                                ; 20.909 ns       ; iSW[2] ; oHEX0_D[5] ;
; N/A                                     ; None                                                ; 20.874 ns       ; iSW[2] ; oHEX6_D[2] ;
; N/A                                     ; None                                                ; 20.820 ns       ; iSW[1] ; oHEX5_D[5] ;
; N/A                                     ; None                                                ; 20.795 ns       ; iSW[2] ; oHEX6_D[3] ;
; N/A                                     ; None                                                ; 20.754 ns       ; iSW[2] ; oHEX6_D[0] ;
; N/A                                     ; None                                                ; 20.749 ns       ; iSW[3] ; oHEX5_D[5] ;
; N/A                                     ; None                                                ; 20.715 ns       ; iSW[1] ; oHEX5_D[3] ;
; N/A                                     ; None                                                ; 20.700 ns       ; iSW[1] ; oHEX7_D[5] ;
; N/A                                     ; None                                                ; 20.665 ns       ; iSW[1] ; oHEX0_D[5] ;
; N/A                                     ; None                                                ; 20.655 ns       ; iSW[0] ; oHEX2_D[3] ;
; N/A                                     ; None                                                ; 20.647 ns       ; iSW[1] ; oHEX7_D[1] ;
; N/A                                     ; None                                                ; 20.644 ns       ; iSW[3] ; oHEX5_D[3] ;
; N/A                                     ; None                                                ; 20.634 ns       ; iSW[0] ; oHEX5_D[6] ;
; N/A                                     ; None                                                ; 20.629 ns       ; iSW[3] ; oHEX7_D[5] ;
; N/A                                     ; None                                                ; 20.627 ns       ; iSW[3] ; oHEX0_D[3] ;
; N/A                                     ; None                                                ; 20.586 ns       ; iSW[0] ; oHEX5_D[1] ;
; N/A                                     ; None                                                ; 20.576 ns       ; iSW[3] ; oHEX7_D[1] ;
; N/A                                     ; None                                                ; 20.573 ns       ; iSW[1] ; oHEX7_D[4] ;
; N/A                                     ; None                                                ; 20.502 ns       ; iSW[3] ; oHEX7_D[4] ;
; N/A                                     ; None                                                ; 20.500 ns       ; iSW[2] ; oHEX2_D[1] ;
; N/A                                     ; None                                                ; 20.464 ns       ; iSW[2] ; oHEX0_D[3] ;
; N/A                                     ; None                                                ; 20.433 ns       ; iSW[1] ; oHEX5_D[6] ;
; N/A                                     ; None                                                ; 20.385 ns       ; iSW[1] ; oHEX5_D[1] ;
; N/A                                     ; None                                                ; 20.362 ns       ; iSW[3] ; oHEX5_D[6] ;
; N/A                                     ; None                                                ; 20.355 ns       ; iSW[0] ; oHEX5_D[4] ;
; N/A                                     ; None                                                ; 20.314 ns       ; iSW[3] ; oHEX5_D[1] ;
; N/A                                     ; None                                                ; 20.220 ns       ; iSW[1] ; oHEX0_D[3] ;
; N/A                                     ; None                                                ; 20.206 ns       ; iSW[1] ; oHEX6_D[2] ;
; N/A                                     ; None                                                ; 20.188 ns       ; iSW[3] ; oHEX4_D[5] ;
; N/A                                     ; None                                                ; 20.178 ns       ; iSW[3] ; oHEX4_D[6] ;
; N/A                                     ; None                                                ; 20.170 ns       ; iSW[3] ; oHEX4_D[3] ;
; N/A                                     ; None                                                ; 20.154 ns       ; iSW[1] ; oHEX5_D[4] ;
; N/A                                     ; None                                                ; 20.145 ns       ; iSW[3] ; oHEX4_D[1] ;
; N/A                                     ; None                                                ; 20.127 ns       ; iSW[1] ; oHEX6_D[3] ;
; N/A                                     ; None                                                ; 20.096 ns       ; iSW[0] ; oHEX4_D[5] ;
; N/A                                     ; None                                                ; 20.086 ns       ; iSW[1] ; oHEX6_D[0] ;
; N/A                                     ; None                                                ; 20.086 ns       ; iSW[0] ; oHEX4_D[6] ;
; N/A                                     ; None                                                ; 20.083 ns       ; iSW[3] ; oHEX5_D[4] ;
; N/A                                     ; None                                                ; 20.082 ns       ; iSW[0] ; oHEX2_D[0] ;
; N/A                                     ; None                                                ; 20.079 ns       ; iSW[0] ; oHEX3_D[0] ;
; N/A                                     ; None                                                ; 20.078 ns       ; iSW[0] ; oHEX4_D[3] ;
; N/A                                     ; None                                                ; 20.053 ns       ; iSW[0] ; oHEX4_D[1] ;
; N/A                                     ; None                                                ; 20.031 ns       ; iSW[1] ; oHEX7_D[2] ;
; N/A                                     ; None                                                ; 20.007 ns       ; iSW[2] ; oHEX3_D[0] ;
; N/A                                     ; None                                                ; 19.960 ns       ; iSW[3] ; oHEX7_D[2] ;
; N/A                                     ; None                                                ; 19.893 ns       ; iSW[2] ; oHEX6_D[6] ;
; N/A                                     ; None                                                ; 19.882 ns       ; iSW[3] ; oHEX6_D[2] ;
; N/A                                     ; None                                                ; 19.882 ns       ; iSW[3] ; oHEX4_D[0] ;
; N/A                                     ; None                                                ; 19.877 ns       ; iSW[3] ; oHEX4_D[4] ;
; N/A                                     ; None                                                ; 19.874 ns       ; iSW[3] ; oHEX4_D[2] ;
; N/A                                     ; None                                                ; 19.803 ns       ; iSW[3] ; oHEX6_D[3] ;
; N/A                                     ; None                                                ; 19.800 ns       ; iSW[2] ; oHEX5_D[0] ;
; N/A                                     ; None                                                ; 19.790 ns       ; iSW[0] ; oHEX4_D[0] ;
; N/A                                     ; None                                                ; 19.785 ns       ; iSW[0] ; oHEX4_D[4] ;
; N/A                                     ; None                                                ; 19.782 ns       ; iSW[0] ; oHEX4_D[2] ;
; N/A                                     ; None                                                ; 19.762 ns       ; iSW[3] ; oHEX6_D[0] ;
; N/A                                     ; None                                                ; 19.756 ns       ; iSW[0] ; oHEX3_D[6] ;
; N/A                                     ; None                                                ; 19.750 ns       ; iSW[1] ; oHEX2_D[2] ;
; N/A                                     ; None                                                ; 19.684 ns       ; iSW[2] ; oHEX3_D[6] ;
; N/A                                     ; None                                                ; 19.679 ns       ; iSW[3] ; oHEX2_D[2] ;
; N/A                                     ; None                                                ; 19.676 ns       ; iSW[0] ; oHEX2_D[1] ;
; N/A                                     ; None                                                ; 19.659 ns       ; iSW[3] ; oHEX0_D[4] ;
; N/A                                     ; None                                                ; 19.534 ns       ; iSW[1] ; oHEX4_D[5] ;
; N/A                                     ; None                                                ; 19.524 ns       ; iSW[1] ; oHEX4_D[6] ;
; N/A                                     ; None                                                ; 19.516 ns       ; iSW[1] ; oHEX4_D[3] ;
; N/A                                     ; None                                                ; 19.496 ns       ; iSW[2] ; oHEX0_D[4] ;
; N/A                                     ; None                                                ; 19.491 ns       ; iSW[1] ; oHEX4_D[1] ;
; N/A                                     ; None                                                ; 19.259 ns       ; iSW[2] ; oHEX5_D[2] ;
; N/A                                     ; None                                                ; 19.252 ns       ; iSW[1] ; oHEX0_D[4] ;
; N/A                                     ; None                                                ; 19.236 ns       ; iSW[3] ; oHEX3_D[0] ;
; N/A                                     ; None                                                ; 19.228 ns       ; iSW[1] ; oHEX4_D[0] ;
; N/A                                     ; None                                                ; 19.225 ns       ; iSW[1] ; oHEX6_D[6] ;
; N/A                                     ; None                                                ; 19.223 ns       ; iSW[1] ; oHEX4_D[4] ;
; N/A                                     ; None                                                ; 19.220 ns       ; iSW[1] ; oHEX4_D[2] ;
; N/A                                     ; None                                                ; 19.211 ns       ; iSW[0] ; oHEX5_D[0] ;
; N/A                                     ; None                                                ; 19.173 ns       ; iSW[1] ; oHEX3_D[0] ;
; N/A                                     ; None                                                ; 19.109 ns       ; iSW[0] ; oHEX3_D[2] ;
; N/A                                     ; None                                                ; 19.070 ns       ; iSW[3] ; oHEX0_D[1] ;
; N/A                                     ; None                                                ; 19.037 ns       ; iSW[2] ; oHEX3_D[2] ;
; N/A                                     ; None                                                ; 19.017 ns       ; iSW[3] ; oHEX0_D[0] ;
; N/A                                     ; None                                                ; 19.010 ns       ; iSW[1] ; oHEX5_D[0] ;
; N/A                                     ; None                                                ; 18.986 ns       ; iSW[3] ; oHEX0_D[2] ;
; N/A                                     ; None                                                ; 18.939 ns       ; iSW[3] ; oHEX5_D[0] ;
; N/A                                     ; None                                                ; 18.913 ns       ; iSW[3] ; oHEX3_D[6] ;
; N/A                                     ; None                                                ; 18.907 ns       ; iSW[2] ; oHEX0_D[1] ;
; N/A                                     ; None                                                ; 18.901 ns       ; iSW[3] ; oHEX6_D[6] ;
; N/A                                     ; None                                                ; 18.859 ns       ; iSW[1] ; oHEX3_D[6] ;
; N/A                                     ; None                                                ; 18.854 ns       ; iSW[2] ; oHEX0_D[0] ;
; N/A                                     ; None                                                ; 18.823 ns       ; iSW[2] ; oHEX0_D[2] ;
; N/A                                     ; None                                                ; 18.718 ns       ; iSW[1] ; oHEX2_D[3] ;
; N/A                                     ; None                                                ; 18.672 ns       ; iSW[0] ; oHEX5_D[2] ;
; N/A                                     ; None                                                ; 18.663 ns       ; iSW[1] ; oHEX0_D[1] ;
; N/A                                     ; None                                                ; 18.647 ns       ; iSW[2] ; oHEX2_D[6] ;
; N/A                                     ; None                                                ; 18.647 ns       ; iSW[3] ; oHEX2_D[3] ;
; N/A                                     ; None                                                ; 18.610 ns       ; iSW[1] ; oHEX0_D[0] ;
; N/A                                     ; None                                                ; 18.579 ns       ; iSW[1] ; oHEX0_D[2] ;
; N/A                                     ; None                                                ; 18.541 ns       ; iSW[2] ; oHEX1_D[4] ;
; N/A                                     ; None                                                ; 18.471 ns       ; iSW[1] ; oHEX5_D[2] ;
; N/A                                     ; None                                                ; 18.429 ns       ; iSW[2] ; oHEX1_D[1] ;
; N/A                                     ; None                                                ; 18.419 ns       ; iSW[0] ; oHEX3_D[5] ;
; N/A                                     ; None                                                ; 18.400 ns       ; iSW[3] ; oHEX5_D[2] ;
; N/A                                     ; None                                                ; 18.396 ns       ; iSW[2] ; oHEX2_D[4] ;
; N/A                                     ; None                                                ; 18.395 ns       ; iSW[2] ; oHEX2_D[5] ;
; N/A                                     ; None                                                ; 18.381 ns       ; iSW[1] ; oHEX1_D[4] ;
; N/A                                     ; None                                                ; 18.347 ns       ; iSW[2] ; oHEX3_D[5] ;
; N/A                                     ; None                                                ; 18.270 ns       ; iSW[1] ; oHEX1_D[1] ;
; N/A                                     ; None                                                ; 18.266 ns       ; iSW[3] ; oHEX3_D[2] ;
; N/A                                     ; None                                                ; 18.240 ns       ; iSW[0] ; oHEX3_D[4] ;
; N/A                                     ; None                                                ; 18.213 ns       ; iSW[1] ; oHEX3_D[2] ;
; N/A                                     ; None                                                ; 18.168 ns       ; iSW[2] ; oHEX3_D[4] ;
; N/A                                     ; None                                                ; 18.145 ns       ; iSW[1] ; oHEX2_D[0] ;
; N/A                                     ; None                                                ; 18.074 ns       ; iSW[3] ; oHEX2_D[0] ;
; N/A                                     ; None                                                ; 17.877 ns       ; iSW[0] ; oHEX3_D[3] ;
; N/A                                     ; None                                                ; 17.820 ns       ; iSW[0] ; oHEX2_D[6] ;
; N/A                                     ; None                                                ; 17.805 ns       ; iSW[2] ; oHEX3_D[3] ;
; N/A                                     ; None                                                ; 17.739 ns       ; iSW[1] ; oHEX2_D[1] ;
; N/A                                     ; None                                                ; 17.706 ns       ; iSW[3] ; oHEX0_D[6] ;
; N/A                                     ; None                                                ; 17.668 ns       ; iSW[3] ; oHEX2_D[1] ;
; N/A                                     ; None                                                ; 17.610 ns       ; iSW[2] ; oHEX1_D[0] ;
; N/A                                     ; None                                                ; 17.576 ns       ; iSW[3] ; oHEX3_D[5] ;
; N/A                                     ; None                                                ; 17.570 ns       ; iSW[0] ; oHEX3_D[1] ;
; N/A                                     ; None                                                ; 17.569 ns       ; iSW[0] ; oHEX2_D[5] ;
; N/A                                     ; None                                                ; 17.569 ns       ; iSW[0] ; oHEX2_D[4] ;
; N/A                                     ; None                                                ; 17.543 ns       ; iSW[2] ; oHEX0_D[6] ;
; N/A                                     ; None                                                ; 17.498 ns       ; iSW[2] ; oHEX3_D[1] ;
; N/A                                     ; None                                                ; 17.483 ns       ; iSW[1] ; oHEX3_D[5] ;
; N/A                                     ; None                                                ; 17.454 ns       ; iSW[1] ; oHEX1_D[0] ;
; N/A                                     ; None                                                ; 17.437 ns       ; iSW[0] ; oHEX1_D[4] ;
; N/A                                     ; None                                                ; 17.397 ns       ; iSW[3] ; oHEX3_D[4] ;
; N/A                                     ; None                                                ; 17.342 ns       ; iSW[1] ; oHEX3_D[4] ;
; N/A                                     ; None                                                ; 17.326 ns       ; iSW[0] ; oHEX1_D[1] ;
; N/A                                     ; None                                                ; 17.299 ns       ; iSW[1] ; oHEX0_D[6] ;
; N/A                                     ; None                                                ; 17.298 ns       ; iSW[2] ; oHEX1_D[5] ;
; N/A                                     ; None                                                ; 17.157 ns       ; iSW[2] ; oHEX1_D[2] ;
; N/A                                     ; None                                                ; 17.151 ns       ; iSW[2] ; oHEX1_D[3] ;
; N/A                                     ; None                                                ; 17.142 ns       ; iSW[1] ; oHEX1_D[5] ;
; N/A                                     ; None                                                ; 17.072 ns       ; iSW[2] ; oHEX1_D[6] ;
; N/A                                     ; None                                                ; 17.034 ns       ; iSW[3] ; oHEX3_D[3] ;
; N/A                                     ; None                                                ; 17.025 ns       ; iSW[1] ; oHEX1_D[2] ;
; N/A                                     ; None                                                ; 16.990 ns       ; iSW[1] ; oHEX1_D[3] ;
; N/A                                     ; None                                                ; 16.980 ns       ; iSW[1] ; oHEX3_D[3] ;
; N/A                                     ; None                                                ; 16.917 ns       ; iSW[1] ; oHEX1_D[6] ;
; N/A                                     ; None                                                ; 16.727 ns       ; iSW[3] ; oHEX3_D[1] ;
; N/A                                     ; None                                                ; 16.673 ns       ; iSW[1] ; oHEX3_D[1] ;
; N/A                                     ; None                                                ; 16.624 ns       ; iSW[0] ; oHEX0_D[5] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Dec 19 15:02:47 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[1]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|escreveIR" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|writeMem" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|iorD" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|cntrEnd_signal[1]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|cntrEnd_signal[0]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~18" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux28~10" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|escrevePC" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|escrevePCCond" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|escrevePCCondN" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgPC[1]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgAALU" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux7~12" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux4~9" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux6~9" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mem2Reg" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|regDst" is a latch
    Warning: Node "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|writeBREG" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux9~7"
Warning: Found combinational loop of 1 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux8~11"
Warning: Found combinational loop of 1 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux12~7"
Warning: Found combinational loop of 1 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux14~7"
Warning: Found combinational loop of 1 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux13~10"
Warning: Found combinational loop of 4 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux15~11"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux15~1"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux15~7"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux15~8"
Warning: Found combinational loop of 1 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux10~7"
Warning: Found combinational loop of 1 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux11~7"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux0~8"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux0~2"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux3~12"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux3~3"
Warning: Found combinational loop of 4 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux1~16"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux1~2"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux1~14"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux1~15"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~13"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~5"
Warning: Found combinational loop of 4 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux30~8"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux30~2"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux30~4"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux30~5"
Warning: Found combinational loop of 3 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux31~15"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux31~16"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux31~12"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux16~8"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux16~1"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux17~19"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux17~11"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux18~9"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux18~0"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux19~9"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux19~8"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux27~9"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux27~8"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux26~13"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux26~12"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux24~7"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux24~6"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux25~9"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux25~8"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux21~10"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux21~3"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux23~11"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux23~9"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux22~7"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux22~6"
Warning: Found combinational loop of 2 nodes
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux20~7"
    Warning: Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux20~6"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "iKEY[0]" is an undefined clock
    Info: Assuming node "iCLK_28" is an undefined clock
Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[1]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[1]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0]" as buffer
    Info: Detected gated clock "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0" as buffer
    Info: Detected gated clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~17" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[5]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[2]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[1]" as buffer
    Info: Detected gated clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~1" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[3]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[0]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[1]" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[2]" as buffer
    Info: Detected gated clock "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0" as buffer
    Info: Detected ripple clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4]" as buffer
    Info: Detected gated clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~2" as buffer
    Info: Detected gated clock "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0" as buffer
Info: Clock "iKEY[0]" has Internal fmax of 45.82 MHz between source register "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0]" and destination register "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9" (period= 21.826 ns)
    Info: + Longest register to register delay is 8.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X75_Y25_N12; Fanout = 87; REG Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0]'
        Info: 2: + IC(1.878 ns) + CELL(0.150 ns) = 2.028 ns; Loc. = LCCOMB_X79_Y25_N16; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~59'
        Info: 3: + IC(0.672 ns) + CELL(0.393 ns) = 3.093 ns; Loc. = LCCOMB_X75_Y24_N18; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~61'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.164 ns; Loc. = LCCOMB_X75_Y24_N20; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~66'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.235 ns; Loc. = LCCOMB_X75_Y24_N22; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~69'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.306 ns; Loc. = LCCOMB_X75_Y24_N24; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~72'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.377 ns; Loc. = LCCOMB_X75_Y24_N26; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~75'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.448 ns; Loc. = LCCOMB_X75_Y24_N28; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~78'
        Info: 9: + IC(0.000 ns) + CELL(0.146 ns) = 3.594 ns; Loc. = LCCOMB_X75_Y24_N30; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~81'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.665 ns; Loc. = LCCOMB_X75_Y23_N0; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~84'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.736 ns; Loc. = LCCOMB_X75_Y23_N2; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~87'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.807 ns; Loc. = LCCOMB_X75_Y23_N4; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~90'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 4.217 ns; Loc. = LCCOMB_X75_Y23_N6; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Add0~92'
        Info: 14: + IC(0.761 ns) + CELL(0.419 ns) = 5.397 ns; Loc. = LCCOMB_X75_Y19_N22; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~5'
        Info: 15: + IC(1.593 ns) + CELL(0.150 ns) = 7.140 ns; Loc. = LCCOMB_X78_Y27_N28; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~6'
        Info: 16: + IC(0.243 ns) + CELL(0.150 ns) = 7.533 ns; Loc. = LCCOMB_X78_Y27_N20; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~7'
        Info: 17: + IC(0.263 ns) + CELL(0.275 ns) = 8.071 ns; Loc. = LCCOMB_X78_Y27_N0; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~8'
        Info: 18: + IC(0.448 ns) + CELL(0.420 ns) = 8.939 ns; Loc. = LCCOMB_X78_Y28_N14; Fanout = 3; REG Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9'
        Info: Total cell delay = 3.081 ns ( 34.47 % )
        Info: Total interconnect delay = 5.858 ns ( 65.53 % )
    Info: - Smallest clock skew is -0.834 ns
        Info: + Shortest clock path from clock "iKEY[0]" to destination register is 7.128 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1188; CLK Node = 'iKEY[0]'
            Info: 2: + IC(1.484 ns) + CELL(0.787 ns) = 3.113 ns; Loc. = LCFF_X77_Y21_N29; Fanout = 6; REG Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4]'
            Info: 3: + IC(0.316 ns) + CELL(0.420 ns) = 3.849 ns; Loc. = LCCOMB_X77_Y21_N6; Fanout = 4; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0'
            Info: 4: + IC(0.780 ns) + CELL(0.150 ns) = 4.779 ns; Loc. = LCCOMB_X77_Y25_N6; Fanout = 35; REG Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[2]'
            Info: 5: + IC(0.991 ns) + CELL(0.150 ns) = 5.920 ns; Loc. = LCCOMB_X74_Y26_N20; Fanout = 29; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~17'
            Info: 6: + IC(1.058 ns) + CELL(0.150 ns) = 7.128 ns; Loc. = LCCOMB_X78_Y28_N14; Fanout = 3; REG Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9'
            Info: Total cell delay = 2.499 ns ( 35.06 % )
            Info: Total interconnect delay = 4.629 ns ( 64.94 % )
        Info: - Longest clock path from clock "iKEY[0]" to source register is 7.962 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1188; CLK Node = 'iKEY[0]'
            Info: 2: + IC(1.487 ns) + CELL(0.787 ns) = 3.116 ns; Loc. = LCFF_X72_Y20_N9; Fanout = 15; REG Node = 'multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[2]'
            Info: 3: + IC(0.987 ns) + CELL(0.271 ns) = 4.374 ns; Loc. = LCCOMB_X78_Y20_N6; Fanout = 3; COMB Node = 'multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0'
            Info: 4: + IC(1.082 ns) + CELL(0.150 ns) = 5.606 ns; Loc. = LCCOMB_X78_Y27_N24; Fanout = 66; REG Node = 'multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0]'
            Info: 5: + IC(1.069 ns) + CELL(0.150 ns) = 6.825 ns; Loc. = LCCOMB_X77_Y21_N6; Fanout = 4; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0'
            Info: 6: + IC(0.987 ns) + CELL(0.150 ns) = 7.962 ns; Loc. = LCCOMB_X75_Y25_N12; Fanout = 87; REG Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0]'
            Info: Total cell delay = 2.350 ns ( 29.52 % )
            Info: Total interconnect delay = 5.612 ns ( 70.48 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.140 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "iCLK_28" Internal fmax is restricted to 200.0 MHz between source memory "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X84_Y23; Fanout = 1; MEM Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X84_Y23; Fanout = 0; MEM Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "iCLK_28" to destination memory is 2.911 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'iCLK_28'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 82; COMB Node = 'iCLK_28~clkctrl'
                Info: 3: + IC(1.183 ns) + CELL(0.635 ns) = 2.911 ns; Loc. = M4K_X84_Y23; Fanout = 0; MEM Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.614 ns ( 55.44 % )
                Info: Total interconnect delay = 1.297 ns ( 44.56 % )
            Info: - Longest clock path from clock "iCLK_28" to source memory is 2.936 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'iCLK_28'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 82; COMB Node = 'iCLK_28~clkctrl'
                Info: 3: + IC(1.183 ns) + CELL(0.660 ns) = 2.936 ns; Loc. = M4K_X84_Y23; Fanout = 1; MEM Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.639 ns ( 55.82 % )
                Info: Total interconnect delay = 1.297 ns ( 44.18 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "iKEY[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]" and destination pin or register "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]" for clock "iKEY[0]" (Hold time is 5.191 ns)
    Info: + Largest clock skew is 6.723 ns
        Info: + Longest clock path from clock "iKEY[0]" to destination register is 9.568 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1188; CLK Node = 'iKEY[0]'
            Info: 2: + IC(8.189 ns) + CELL(0.537 ns) = 9.568 ns; Loc. = LCFF_X76_Y28_N19; Fanout = 2; REG Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]'
            Info: Total cell delay = 1.379 ns ( 14.41 % )
            Info: Total interconnect delay = 8.189 ns ( 85.59 % )
        Info: - Shortest clock path from clock "iKEY[0]" to source register is 2.845 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1188; CLK Node = 'iKEY[0]'
            Info: 2: + IC(1.466 ns) + CELL(0.537 ns) = 2.845 ns; Loc. = LCFF_X77_Y25_N31; Fanout = 37; REG Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]'
            Info: Total cell delay = 1.379 ns ( 48.47 % )
            Info: Total interconnect delay = 1.466 ns ( 51.53 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.548 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X77_Y25_N31; Fanout = 37; REG Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[10]'
        Info: 2: + IC(0.898 ns) + CELL(0.150 ns) = 1.048 ns; Loc. = LCCOMB_X76_Y28_N0; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux51~0'
        Info: 3: + IC(0.267 ns) + CELL(0.149 ns) = 1.464 ns; Loc. = LCCOMB_X76_Y28_N18; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux51~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.548 ns; Loc. = LCFF_X76_Y28_N19; Fanout = 2; REG Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|PC[12]'
        Info: Total cell delay = 0.383 ns ( 24.74 % )
        Info: Total interconnect delay = 1.165 ns ( 75.26 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "iKEY[0]" to destination pin "oHEX7_D[0]" through register "multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]" is 37.540 ns
    Info: + Longest clock path from clock "iKEY[0]" to source register is 7.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1188; CLK Node = 'iKEY[0]'
        Info: 2: + IC(1.487 ns) + CELL(0.787 ns) = 3.116 ns; Loc. = LCFF_X72_Y20_N9; Fanout = 15; REG Node = 'multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[2]'
        Info: 3: + IC(0.752 ns) + CELL(0.438 ns) = 4.306 ns; Loc. = LCCOMB_X71_Y20_N12; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0'
        Info: 4: + IC(1.924 ns) + CELL(0.000 ns) = 6.230 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0clkctrl'
        Info: 5: + IC(1.558 ns) + CELL(0.150 ns) = 7.938 ns; Loc. = LCCOMB_X74_Y19_N30; Fanout = 64; REG Node = 'multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]'
        Info: Total cell delay = 2.217 ns ( 27.93 % )
        Info: Total interconnect delay = 5.721 ns ( 72.07 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 29.602 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X74_Y19_N30; Fanout = 64; REG Node = 'multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[0]'
        Info: 2: + IC(1.622 ns) + CELL(0.150 ns) = 1.772 ns; Loc. = LCCOMB_X79_Y25_N2; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~2'
        Info: 3: + IC(1.000 ns) + CELL(0.149 ns) = 2.921 ns; Loc. = LCCOMB_X76_Y28_N22; Fanout = 8; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~3'
        Info: 4: + IC(1.677 ns) + CELL(0.150 ns) = 4.748 ns; Loc. = LCCOMB_X72_Y19_N26; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~76'
        Info: 5: + IC(0.778 ns) + CELL(0.271 ns) = 5.797 ns; Loc. = LCCOMB_X71_Y23_N12; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~77'
        Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 6.194 ns; Loc. = LCCOMB_X71_Y23_N24; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~93'
        Info: 7: + IC(1.173 ns) + CELL(0.150 ns) = 7.517 ns; Loc. = LCCOMB_X78_Y24_N12; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux3~5'
        Info: 8: + IC(0.973 ns) + CELL(0.150 ns) = 8.640 ns; Loc. = LCCOMB_X79_Y22_N4; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux3~6'
        Info: 9: + IC(1.222 ns) + CELL(0.436 ns) = 10.298 ns; Loc. = LCCOMB_X71_Y26_N0; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux3~8'
        Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 10.695 ns; Loc. = LCCOMB_X71_Y26_N10; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux3~9'
        Info: 11: + IC(0.244 ns) + CELL(0.150 ns) = 11.089 ns; Loc. = LCCOMB_X71_Y26_N20; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux3~10'
        Info: 12: + IC(0.000 ns) + CELL(0.530 ns) = 11.619 ns; Loc. = LCCOMB_X71_Y26_N24; Fanout = 4; COMB LOOP Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux3~12'
            Info: Loc. = LCCOMB_X71_Y26_N24; Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux3~12"
            Info: Loc. = LCCOMB_X71_Y26_N26; Node "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux3~3"
        Info: 13: + IC(0.271 ns) + CELL(0.275 ns) = 12.165 ns; Loc. = LCCOMB_X71_Y26_N8; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux35~0'
        Info: 14: + IC(0.270 ns) + CELL(0.245 ns) = 12.680 ns; Loc. = LCCOMB_X71_Y26_N18; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux35~1'
        Info: 15: + IC(0.245 ns) + CELL(0.150 ns) = 13.075 ns; Loc. = LCCOMB_X71_Y26_N2; Fanout = 1; COMB Node = 'Mux3~6'
        Info: 16: + IC(0.466 ns) + CELL(0.438 ns) = 13.979 ns; Loc. = LCCOMB_X71_Y26_N12; Fanout = 1; COMB Node = 'Mux3~7'
        Info: 17: + IC(1.928 ns) + CELL(0.419 ns) = 16.326 ns; Loc. = LCCOMB_X83_Y28_N22; Fanout = 1; COMB Node = 'Mux3~11'
        Info: 18: + IC(1.139 ns) + CELL(0.275 ns) = 17.740 ns; Loc. = LCCOMB_X72_Y28_N24; Fanout = 1; COMB Node = 'Mux3~10'
        Info: 19: + IC(1.476 ns) + CELL(0.275 ns) = 19.491 ns; Loc. = LCCOMB_X80_Y27_N26; Fanout = 7; COMB Node = 'Mux3'
        Info: 20: + IC(0.498 ns) + CELL(0.438 ns) = 20.427 ns; Loc. = LCCOMB_X80_Y27_N2; Fanout = 1; COMB Node = 'seteSegm:seteSegm7|Mux6~0'
        Info: 21: + IC(6.543 ns) + CELL(2.632 ns) = 29.602 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'oHEX7_D[0]'
        Info: Total cell delay = 7.583 ns ( 25.62 % )
        Info: Total interconnect delay = 22.019 ns ( 74.38 % )
Info: Longest tpd from source pin "iSW[2]" to destination pin "oHEX7_D[0]" is 24.760 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 102; PIN Node = 'iSW[2]'
    Info: 2: + IC(6.982 ns) + CELL(0.419 ns) = 8.233 ns; Loc. = LCCOMB_X71_Y26_N2; Fanout = 1; COMB Node = 'Mux3~6'
    Info: 3: + IC(0.466 ns) + CELL(0.438 ns) = 9.137 ns; Loc. = LCCOMB_X71_Y26_N12; Fanout = 1; COMB Node = 'Mux3~7'
    Info: 4: + IC(1.928 ns) + CELL(0.419 ns) = 11.484 ns; Loc. = LCCOMB_X83_Y28_N22; Fanout = 1; COMB Node = 'Mux3~11'
    Info: 5: + IC(1.139 ns) + CELL(0.275 ns) = 12.898 ns; Loc. = LCCOMB_X72_Y28_N24; Fanout = 1; COMB Node = 'Mux3~10'
    Info: 6: + IC(1.476 ns) + CELL(0.275 ns) = 14.649 ns; Loc. = LCCOMB_X80_Y27_N26; Fanout = 7; COMB Node = 'Mux3'
    Info: 7: + IC(0.498 ns) + CELL(0.438 ns) = 15.585 ns; Loc. = LCCOMB_X80_Y27_N2; Fanout = 1; COMB Node = 'seteSegm:seteSegm7|Mux6~0'
    Info: 8: + IC(6.543 ns) + CELL(2.632 ns) = 24.760 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'oHEX7_D[0]'
    Info: Total cell delay = 5.728 ns ( 23.13 % )
    Info: Total interconnect delay = 19.032 ns ( 76.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Thu Dec 19 15:02:52 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


