Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Mon Apr  8 15:10:40 2024
| Host         : sanchuan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           31 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |              30 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             937 |          373 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+-------------------------------+------------------+----------------+--------------+
|  DV2_20001/CLK |                        |                               |                1 |              3 |         3.00 |
|  CP_BUFG       | mips1/U3/regs_reg[21]0 | mips1/U3/regs[21][31]_i_1_n_0 |               10 |             29 |         2.90 |
|  CP_BUFG       | mips1/U3/regs_reg[19]0 | mips1/U3/regs[19][31]_i_1_n_0 |                8 |             29 |         3.62 |
|  CP_BUFG       | mips1/U3/regs_reg[25]0 | mips1/U3/regs[25][31]_i_1_n_0 |               11 |             29 |         2.64 |
|  CP_BUFG       | mips1/U3/regs_reg[7]0  | mips1/U3/regs[7][31]_i_1_n_0  |               16 |             29 |         1.81 |
|  CP_BUFG       | mips1/U3/regs_reg[22]0 | mips1/U3/regs[22][31]_i_1_n_0 |                9 |             29 |         3.22 |
|  CP_BUFG       | mips1/U3/regs_reg[11]0 | mips1/U3/regs[11][31]_i_1_n_0 |               12 |             29 |         2.42 |
|  CP_BUFG       | mips1/U3/regs_reg[14]0 | mips1/U3/regs[14][31]_i_1_n_0 |               13 |             29 |         2.23 |
|  CP_BUFG       | mips1/U3/regs_reg[13]0 | mips1/U3/regs[13][31]_i_1_n_0 |               10 |             29 |         2.90 |
|  CP_BUFG       | mips1/U3/regs_reg[26]0 | mips1/U3/regs[26][31]_i_1_n_0 |                8 |             29 |         3.62 |
|  CP_BUFG       | mips1/U3/regs_reg[28]0 | mips1/U3/regs[28][31]_i_1_n_0 |               12 |             29 |         2.42 |
|  CP_BUFG       | mips1/U3/regs_reg[12]0 | mips1/U3/regs[12][31]_i_1_n_0 |               13 |             30 |         2.31 |
|  CP_BUFG       | mips1/U3/regs_reg[17]0 | mips1/U3/regs[17][31]_i_1_n_0 |               10 |             30 |         3.00 |
|  CP_BUFG       | mips1/U3/regs_reg[10]0 | mips1/U3/regs[10][31]_i_1_n_0 |                7 |             30 |         4.29 |
|  CP_BUFG       | mips1/U3/regs_reg[18]0 | mips1/U3/regs[18][31]_i_1_n_0 |               11 |             30 |         2.73 |
|  CP_BUFG       | mips1/U3/regs_reg[9]0  | mips1/U3/regs[9][31]_i_1_n_0  |               13 |             30 |         2.31 |
|  CP_BUFG       | mips1/U3/regs_reg[5]0  | mips1/U3/regs[5][31]_i_1_n_0  |               14 |             30 |         2.14 |
|  CP_BUFG       | mips1/U3/regs_reg[20]0 | mips1/U3/regs[20][31]_i_1_n_0 |               13 |             30 |         2.31 |
|  CP_BUFG       | mips1/U3/regs_reg[24]0 | mips1/U3/regs[24][31]_i_1_n_0 |               10 |             30 |         3.00 |
|  CP_BUFG       | mips1/U3/regs_reg[6]0  | mips1/U3/regs[6][31]_i_1_n_0  |               12 |             30 |         2.50 |
|  CP_BUFG       | mips1/U3/regs_reg[3]0  | mips1/U3/regs[3][31]_i_1_n_0  |               12 |             30 |         2.50 |
| ~CP_BUFG       |                        | reset_IBUF                    |                8 |             30 |         3.75 |
|  CP_BUFG       | mips1/U3/regs_reg[16]0 | mips1/U3/regs[16][31]_i_1_n_0 |               10 |             31 |         3.10 |
|  CP_BUFG       | mips1/U3/regs_reg[4]0  | mips1/U3/regs[4][31]_i_1_n_0  |               17 |             31 |         1.82 |
|  CP_BUFG       | mips1/U3/regs_reg[2]0  | mips1/U3/regs[2][31]_i_1_n_0  |               13 |             31 |         2.38 |
|  CP_BUFG       | mips1/U3/regs_reg[1]0  | mips1/U3/regs[1][31]_i_1_n_0  |               10 |             31 |         3.10 |
|  CP_BUFG       | mips1/U3/regs_reg[8]0  | mips1/U3/regs[8][31]_i_1_n_0  |               16 |             31 |         1.94 |
|  CP_BUFG       | mips1/U3/regs_reg[15]0 | mips1/U3/regs[15][31]_i_1_n_0 |               14 |             32 |         2.29 |
|  CP_BUFG       | mips1/U3/regs_reg[27]0 | mips1/U3/regs[27][31]_i_1_n_0 |                9 |             32 |         3.56 |
|  CP_BUFG       | mips1/U3/regs_reg[29]0 | mips1/U3/regs[29][31]_i_1_n_0 |               18 |             32 |         1.78 |
|  CP_BUFG       | mips1/U3/regs_reg[30]0 | mips1/U3/regs[30][31]_i_1_n_0 |               17 |             32 |         1.88 |
|  CP_BUFG       | mips1/U3/regs_reg[31]0 | mips1/U3/regs[31][31]_i_1_n_0 |               12 |             32 |         2.67 |
|  CP_BUFG       | mips1/U3/regs_reg[23]0 | mips1/U3/regs[23][31]_i_1_n_0 |               13 |             32 |         2.46 |
|  CP_BUFG       | mips1/memWriteEn       |                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                        | reset_IBUF                    |               14 |             42 |         3.00 |
|  CP_BUFG       |                        |                               |               31 |            127 |         4.10 |
+----------------+------------------------+-------------------------------+------------------+----------------+--------------+


