[2025-09-15 19:02:42] START suite=spec trace=602.gcc_s-1850B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/602.gcc_s-1850B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3042174 heartbeat IPC: 3.287 cumulative IPC: 3.287 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6078117 heartbeat IPC: 3.294 cumulative IPC: 3.29 (Simulation time: 00 hr 01 min 24 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6078117 cumulative IPC: 3.29 (Simulation time: 00 hr 01 min 24 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6078117 cumulative IPC: 3.29 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 38455299 heartbeat IPC: 0.3089 cumulative IPC: 0.3089 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 70772086 heartbeat IPC: 0.3094 cumulative IPC: 0.3091 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 103055610 heartbeat IPC: 0.3098 cumulative IPC: 0.3094 (Simulation time: 00 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 135337778 heartbeat IPC: 0.3098 cumulative IPC: 0.3095 (Simulation time: 00 hr 12 min 07 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 167578695 heartbeat IPC: 0.3102 cumulative IPC: 0.3096 (Simulation time: 00 hr 14 min 36 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 199883562 heartbeat IPC: 0.3096 cumulative IPC: 0.3096 (Simulation time: 00 hr 16 min 52 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 232186075 heartbeat IPC: 0.3096 cumulative IPC: 0.3096 (Simulation time: 00 hr 18 min 18 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 264451270 heartbeat IPC: 0.3099 cumulative IPC: 0.3096 (Simulation time: 00 hr 19 min 46 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 296854758 heartbeat IPC: 0.3086 cumulative IPC: 0.3095 (Simulation time: 00 hr 21 min 13 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 323203799 cumulative IPC: 0.3094 (Simulation time: 00 hr 22 min 39 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 323203799 cumulative IPC: 0.3094 (Simulation time: 00 hr 22 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3094 instructions: 100000003 cycles: 323203799
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 20.38
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01016
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 4866
LQ_STALL: 1690497
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 1.0160812

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 64
NON_REPLAY_LOAD: 4802

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 64
NON_REPLAY_LOAD: 4726

cpu0->cpu0_STLB TOTAL        ACCESS:      32526 HIT:       2078 MISS:      30448 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      32526 HIT:       2078 MISS:      30448 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 581.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2459266 HIT:     642507 MISS:    1816759 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2414494 HIT:     634964 MISS:    1779530 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        788 HIT:          0 MISS:        788 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       6340 HIT:       6340 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37644 HIT:       1203 MISS:      36441 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 109.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     232840 HIT:     232840 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:     232840 HIT:     232840 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28981088 HIT:   24920958 MISS:    4060130 MSHR_MERGE:    1607204
cpu0->cpu0_L1D LOAD         ACCESS:   20288630 HIT:   16266935 MISS:    4021695 MSHR_MERGE:    1607201
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8631239 HIT:    8630451 MISS:        788 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      61219 HIT:      23572 MISS:      37647 MSHR_MERGE:          3
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 93.92 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     232672 HIT:     232672 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     232672 HIT:     232672 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28344851 HIT:   28287470 MISS:      57381 MSHR_MERGE:      24855
cpu0->cpu0_DTLB LOAD         ACCESS:   28344851 HIT:   28287470 MISS:      57381 MSHR_MERGE:      24855
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 550.5 cycles
cpu0->LLC TOTAL        ACCESS:    1819207 HIT:       5122 MISS:    1814085 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1779530 HIT:       2496 MISS:    1777034 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        788 HIT:          0 MISS:        788 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       2448 HIT:       2447 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      36441 HIT:        179 MISS:      36262 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 79.36 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     316278
  ROW_BUFFER_MISS:    1497806
  AVG DBUS CONGESTED CYCLE: 8.364
Channel 0 WQ ROW_BUFFER_HIT:        239
  ROW_BUFFER_MISS:       2199
  FULL:          0
Channel 0 REFRESHES ISSUED:      26934
[2025-09-15 19:25:22] END   suite=spec trace=602.gcc_s-1850B (rc=0)
