{"Source Block": ["oh/embox/hdl/embox.v@98:108@HdlStmAssign", "   assign embox_w1_access     = (mi_addr[RFAW-1:2]==`EMBOX1); //upper 32 bit word\n\n   //fifo read/write logic\n   assign  embox_write       = mi_en &  mi_we[0];\n   assign  embox_w0_write    = embox_w0_access & embox_write;\n   assign  embox_w1_write    = embox_w1_access & embox_write;      //causes FIFO write\n\n   //read logic\n   assign embox_read         = mi_en & ~mi_we[0];\n   assign embox_w1_read      = embox_w1_access & embox_read;       //causes FIFO read\t\t      \n\n"], "Clone Blocks": [["oh/embox/hdl/embox.v@97:107", "   assign embox_w0_access     = (mi_addr[RFAW-1:2]==`EMBOX0); //lower 32 bit word\n   assign embox_w1_access     = (mi_addr[RFAW-1:2]==`EMBOX1); //upper 32 bit word\n\n   //fifo read/write logic\n   assign  embox_write       = mi_en &  mi_we[0];\n   assign  embox_w0_write    = embox_w0_access & embox_write;\n   assign  embox_w1_write    = embox_w1_access & embox_write;      //causes FIFO write\n\n   //read logic\n   assign embox_read         = mi_en & ~mi_we[0];\n   assign embox_w1_read      = embox_w1_access & embox_read;       //causes FIFO read\t\t      \n"], ["oh/embox/hdl/embox.v@101:111", "   assign  embox_write       = mi_en &  mi_we[0];\n   assign  embox_w0_write    = embox_w0_access & embox_write;\n   assign  embox_w1_write    = embox_w1_access & embox_write;      //causes FIFO write\n\n   //read logic\n   assign embox_read         = mi_en & ~mi_we[0];\n   assign embox_w1_read      = embox_w1_access & embox_read;       //causes FIFO read\t\t      \n\n   /*****************************/\n   /*WRITE ACTION               */\n   /*****************************/\n"], ["oh/embox/hdl/embox.v@96:106", "   //access decode\n   assign embox_w0_access     = (mi_addr[RFAW-1:2]==`EMBOX0); //lower 32 bit word\n   assign embox_w1_access     = (mi_addr[RFAW-1:2]==`EMBOX1); //upper 32 bit word\n\n   //fifo read/write logic\n   assign  embox_write       = mi_en &  mi_we[0];\n   assign  embox_w0_write    = embox_w0_access & embox_write;\n   assign  embox_w1_write    = embox_w1_access & embox_write;      //causes FIFO write\n\n   //read logic\n   assign embox_read         = mi_en & ~mi_we[0];\n"]], "Diff Content": {"Delete": [[103, "   assign  embox_w1_write    = embox_w1_access & embox_write;      //causes FIFO write\n"]], "Add": [[103, "   assign embox_write       = mi_en & mi_we;\n"], [103, "   assign embox_read        = mi_en & ~mi_we;\n"]]}}