<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: mgmt_core_wrapper</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_mgmt_core_wrapper'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_mgmt_core_wrapper')">mgmt_core_wrapper</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 89.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod34.html#Toggle" > 89.21</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/caravel_redesign_cocotb/caravel_mgmt_soc_litex//verilog/rtl/mgmt_core_wrapper.v')">/home/rady/caravel/caravel_redesign_cocotb/caravel_mgmt_soc_litex//verilog/rtl/mgmt_core_wrapper.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod34.html#inst_tag_1944"  onclick="showContent('inst_tag_1944')">caravel_top.uut.soc</a></td>
<td class="s8 cl rt"> 89.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod34.html#Toggle" > 89.21</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_mgmt_core_wrapper'>
<hr>
<a name="inst_tag_1944"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1944" >caravel_top.uut.soc</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 89.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod34.html#Toggle" > 89.21</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 72.11</td>
<td class="s9 cl rt"> 90.06</td>
<td class="s7 cl rt"> 74.95</td>
<td class="s6 cl rt"> 65.45</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 80.07</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod15.html#inst_tag_1617" >uut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod14.html#inst_tag_1616" id="tag_urg_inst_1616">core</a></td>
<td class="s7 cl rt"> 71.96</td>
<td class="s9 cl rt"> 90.06</td>
<td class="s7 cl rt"> 74.95</td>
<td class="s6 cl rt"> 64.70</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 80.07</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_mgmt_core_wrapper'>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod34.html" >mgmt_core_wrapper</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">76</td>
<td class="rt">45</td>
<td class="rt">59.21 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">1436</td>
<td class="rt">1281</td>
<td class="rt">89.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">718</td>
<td class="rt">627</td>
<td class="rt">87.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">718</td>
<td class="rt">654</td>
<td class="rt">91.09 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">76</td>
<td class="rt">45</td>
<td class="rt">59.21 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">1436</td>
<td class="rt">1281</td>
<td class="rt">89.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">718</td>
<td class="rt">627</td>
<td class="rt">87.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">718</td>
<td class="rt">654</td>
<td class="rt">91.09 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VGND</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>core_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>clk_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>resetn_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>resetn_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_load_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>serial_data_2_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>serial_resetn_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>serial_clock_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>rstb_l_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>por_l_in</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>porb_h_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>serial_load_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_data_2_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_resetn_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_clock_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>rstb_l_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>por_l_out</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>porb_h_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_out_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_in_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td>INPUT</td>
</tr><tr>
<td>gpio_mode0_pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_mode1_pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_outenb_pad</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_inenb_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_input[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>INPUT</td>
</tr><tr>
<td>la_output[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[63:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span>,<span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[67]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[69]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[78]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[83]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_output[127:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_oenb[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_oenb[63:32]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_oenb[95:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_oenb[127:96]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>la_iena[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io0_oeb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io1_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io2_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io3_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io0_do</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io1_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io2_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io3_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io0_di</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io1_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io2_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io3_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_wb_iena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_cyc_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_stb_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_we_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_sel_o[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_adr_o[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_adr_o[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_dat_o[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mprj_ack_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_dat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td>INPUT</td>
</tr><tr>
<td>hk_cyc_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>hk_stb_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>hk_dat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>hk_ack_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>irq[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>irq[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-IRQ_external/simv/test">*T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-IRQ_external/simv/test">T1</span></td>
<td>INPUT</td>
</tr><tr>
<td>irq[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>user_irq_ena[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>qspi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>ser_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>ser_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span>,<span title = "RTL-uart_rx/simv/test">T40</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span>,<span title = "RTL-uart_rx/simv/test">T40</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span>,<span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdoenb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span>,<span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td>INPUT</td>
</tr><tr>
<td>debug_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span></td>
<td>INPUT</td>
</tr><tr>
<td>debug_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>trap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1944">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_mgmt_core_wrapper">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
