{"Source Block": ["oh/emesh/hdl/emesh_mux.v@61:76@HdlStmProcess", "\n   //raise wait signals \n   assign wait_out[N-1:0] = access_in[N-1:0] & (~grants[N-1:0] | {(N){wait_in}});\n\n   //parametrized mux\n   always @*\n     begin\n\tpacket_out[PW-1:0] = 'b0;\n\tfor(i=0;i<N;i=i+1)\n\t  packet_out[PW-1:0] |= {(PW){grants[i]}} & packet_in[((i+1)*PW-1)-:PW];\n     end\n\nendmodule // mesh_mux\n\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[70, "\t  packet_out[PW-1:0] |= {(PW){grants[i]}} & packet_in[((i+1)*PW-1)-:PW];\n"]], "Add": [[70, "\t  packet_out[PW-1:0] = packet_out[PW-1:0] | {(PW){grants[i]}} & packet_in[((i+1)*PW-1)-:PW];\n"]]}}