# Vivado_prac1

1. toplevel design with lower level module 'and2gate' and 'or2gate'

2. self check test bed with throughly testing input combinations

3. using 'trasnport' function to simulate gate propagation delay
