Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 4DAAB142C5A
	for <lists+qemu-devel@lfdr.de>; Mon, 20 Jan 2020 14:41:25 +0100 (CET)
Received: from localhost ([::1]:36662 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1itXIu-0006HB-8G
	for lists+qemu-devel@lfdr.de; Mon, 20 Jan 2020 08:41:20 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:34879)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <alex.bennee@linaro.org>) id 1itXHQ-0005L6-N2
 for qemu-devel@nongnu.org; Mon, 20 Jan 2020 08:39:49 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <alex.bennee@linaro.org>) id 1itXHM-0000Oz-Qi
 for qemu-devel@nongnu.org; Mon, 20 Jan 2020 08:39:48 -0500
Received: from mail-wm1-x342.google.com ([2a00:1450:4864:20::342]:37515)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <alex.bennee@linaro.org>)
 id 1itXHM-0000Mu-Ji
 for qemu-devel@nongnu.org; Mon, 20 Jan 2020 08:39:44 -0500
Received: by mail-wm1-x342.google.com with SMTP id f129so14759934wmf.2
 for <qemu-devel@nongnu.org>; Mon, 20 Jan 2020 05:39:44 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
 h=references:user-agent:from:to:cc:subject:in-reply-to:date
 :message-id:mime-version:content-transfer-encoding;
 bh=vRN84Jl9tbGUzXGqo6qoYhjzT52eSeIsYUJQ8egx89M=;
 b=EYS2zL+X7dURqo5cUdZfzL5gj34h4fX8YvV0jfzp5B1aa8KySRr3KO9oLh1tSzKF1T
 bxBymi3wsG10RMkfRhc52mZxxCoKckbYwVLcJT8mPFksSP+ARl8htQuJGsqpe+BROUzr
 CG5hP2jYNnDFw8+W1aeEZWsmYAMIT7JwyOYce763jsc51o9zIT7I7qY42WA+HdhImh5n
 vNGErdrwa8vuls2B12IYnkHCkEoSIDY3U8doAhW7hMCW9aYKiinweNXIQfx9oH45SVre
 tbmz2+/0TmOdclVHWjEQ8BxXf2lJD1awxyDehznMIwy/3YVV11a30KqwjzhDf/BIRIob
 2P7w==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:references:user-agent:from:to:cc:subject
 :in-reply-to:date:message-id:mime-version:content-transfer-encoding;
 bh=vRN84Jl9tbGUzXGqo6qoYhjzT52eSeIsYUJQ8egx89M=;
 b=GfP6yRRHhDGZ1VkNfREFNtPee5kuUsQ3L5g1X3xVS8JjZJToHh/UaWEEFnx+gbJGOu
 /zt/530rTLyC0r7BGfsPaT1lL9atTnxw6rh2F2JJ9pX2Xr4u8SK03VLJ3ruiB9Noi3U3
 VzMtoRcmzUfDFfCFU4ZwrdOcoY/IoDUgheix2UswsuB9D+6N32gtgQ6JG27bUjzCuba4
 fX2E+m6bpz0j5A8LvDV3eC29RGizGWLSbrTrVB3MtQ15nDHU3nBmitYbQ9oyPL78TNh0
 lVrUxySomfkP5ogpFfdYVGHAcobSjfkpmo3To2GhiSTjn6rUJF0QG0gd7wW2lmDbwKmq
 hs0A==
X-Gm-Message-State: APjAAAXTxodKC8uYVM9qW1mlHqB2qwRMJG19osQK0GsrIr3xXaaPJkcY
 c+W0+I/ZabXDt8JJ7PJmjxdc+A==
X-Google-Smtp-Source: APXvYqwEiWOGq+txOhEgvNAYS4eFQd7YV01TGX+YYZV1N7KFmADZsTTaITGOQGqUtOS7wI8k0mZmTw==
X-Received: by 2002:a1c:2504:: with SMTP id l4mr18718971wml.134.1579527582665; 
 Mon, 20 Jan 2020 05:39:42 -0800 (PST)
Received: from zen.linaroharston ([51.148.130.216])
 by smtp.gmail.com with ESMTPSA id e8sm47670186wrt.7.2020.01.20.05.39.40
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Mon, 20 Jan 2020 05:39:40 -0800 (PST)
Received: from zen (localhost [127.0.0.1])
 by zen.linaroharston (Postfix) with ESMTP id 2055A1FF87;
 Mon, 20 Jan 2020 13:39:40 +0000 (GMT)
References: <20200109024907.2730-1-richard.henderson@linaro.org>
 <20200109024907.2730-4-richard.henderson@linaro.org>
User-agent: mu4e 1.3.6; emacs 28.0.50
From: Alex =?utf-8?Q?Benn=C3=A9e?= <alex.bennee@linaro.org>
To: Richard Henderson <richard.henderson@linaro.org>
Subject: Re: [PATCH 3/9] cputlb: Pass CPUTLBDescFast to tlb_n_entries and
 sizeof_tlb
In-reply-to: <20200109024907.2730-4-richard.henderson@linaro.org>
Date: Mon, 20 Jan 2020 13:39:40 +0000
Message-ID: <87h80q2qn7.fsf@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2a00:1450:4864:20::342
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: alistair.francis@wdc.com, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>


Richard Henderson <richard.henderson@linaro.org> writes:

> We do not need the entire CPUArchState to compute these values.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>

Reviewed-by: Alex Benn=C3=A9e <alex.bennee@linaro.org>

> ---
>  accel/tcg/cputlb.c | 15 ++++++++-------
>  1 file changed, 8 insertions(+), 7 deletions(-)
>
> diff --git a/accel/tcg/cputlb.c b/accel/tcg/cputlb.c
> index e4a8ed9534..49c605b6d8 100644
> --- a/accel/tcg/cputlb.c
> +++ b/accel/tcg/cputlb.c
> @@ -80,14 +80,14 @@ QEMU_BUILD_BUG_ON(sizeof(target_ulong) > sizeof(run_o=
n_cpu_data));
>  QEMU_BUILD_BUG_ON(NB_MMU_MODES > 16);
>  #define ALL_MMUIDX_BITS ((1 << NB_MMU_MODES) - 1)
>=20=20
> -static inline size_t tlb_n_entries(CPUArchState *env, uintptr_t mmu_idx)
> +static inline size_t tlb_n_entries(CPUTLBDescFast *fast)
>  {
> -    return (env_tlb(env)->f[mmu_idx].mask >> CPU_TLB_ENTRY_BITS) + 1;
> +    return (fast->mask >> CPU_TLB_ENTRY_BITS) + 1;
>  }
>=20=20
> -static inline size_t sizeof_tlb(CPUArchState *env, uintptr_t mmu_idx)
> +static inline size_t sizeof_tlb(CPUTLBDescFast *fast)
>  {
> -    return env_tlb(env)->f[mmu_idx].mask + (1 << CPU_TLB_ENTRY_BITS);
> +    return fast->mask + (1 << CPU_TLB_ENTRY_BITS);
>  }
>=20=20
>  static void tlb_window_reset(CPUTLBDesc *desc, int64_t ns,
> @@ -156,7 +156,7 @@ static void tlb_dyn_init(CPUArchState *env)
>  static void tlb_mmu_resize_locked(CPUArchState *env, int mmu_idx)
>  {
>      CPUTLBDesc *desc =3D &env_tlb(env)->d[mmu_idx];
> -    size_t old_size =3D tlb_n_entries(env, mmu_idx);
> +    size_t old_size =3D tlb_n_entries(&env_tlb(env)->f[mmu_idx]);
>      size_t rate;
>      size_t new_size =3D old_size;
>      int64_t now =3D get_clock_realtime();
> @@ -236,7 +236,8 @@ static void tlb_flush_one_mmuidx_locked(CPUArchState =
*env, int mmu_idx)
>      env_tlb(env)->d[mmu_idx].large_page_addr =3D -1;
>      env_tlb(env)->d[mmu_idx].large_page_mask =3D -1;
>      env_tlb(env)->d[mmu_idx].vindex =3D 0;
> -    memset(env_tlb(env)->f[mmu_idx].table, -1, sizeof_tlb(env, mmu_idx));
> +    memset(env_tlb(env)->f[mmu_idx].table, -1,
> +           sizeof_tlb(&env_tlb(env)->f[mmu_idx]));
>      memset(env_tlb(env)->d[mmu_idx].vtable, -1,
>             sizeof(env_tlb(env)->d[0].vtable));
>  }
> @@ -622,7 +623,7 @@ void tlb_reset_dirty(CPUState *cpu, ram_addr_t start1=
, ram_addr_t length)
>      qemu_spin_lock(&env_tlb(env)->c.lock);
>      for (mmu_idx =3D 0; mmu_idx < NB_MMU_MODES; mmu_idx++) {
>          unsigned int i;
> -        unsigned int n =3D tlb_n_entries(env, mmu_idx);
> +        unsigned int n =3D tlb_n_entries(&env_tlb(env)->f[mmu_idx]);
>=20=20
>          for (i =3D 0; i < n; i++) {
>              tlb_reset_dirty_range_locked(&env_tlb(env)->f[mmu_idx].table=
[i],


--=20
Alex Benn=C3=A9e

