{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715752575025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715752575028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 17:56:14 2024 " "Processing started: Wed May 15 17:56:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715752575028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752575028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReCOP -c ReCOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReCOP -c ReCOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752575028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715752575871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715752575871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "Selected VHDL source design files/various_constants.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580754 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580786 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/regfile.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580804 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "Selected VHDL source design files/recop_types.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580853 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580883 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580909 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "Selected VHDL source design files/opcodes.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580941 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580958 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580976 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580992 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752580992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752580992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ReCOP " "Found entity 1: ReCOP" {  } { { "ReCOP.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/ReCOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behaviour " "Found design unit 1: program_counter-behaviour" {  } { { "program_counter.vhd" "" { Text "H:/COMPSYS701_lab/701_project/program_counter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581041 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "H:/COMPSYS701_lab/701_project/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-behaviour " "Found design unit 1: reg_32-behaviour" {  } { { "reg_32.vhd" "" { Text "H:/COMPSYS701_lab/701_project/reg_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581057 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.vhd" "" { Text "H:/COMPSYS701_lab/701_project/reg_32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behaviour " "Found design unit 1: instruction_register-behaviour" {  } { { "instruction_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/instruction_register.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581075 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/instruction_register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Max-behaviour " "Found design unit 1: Max-behaviour" {  } { { "Max.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Max.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581092 ""} { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "Max.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Max.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-behaviour " "Found design unit 1: reg_16-behaviour" {  } { { "reg_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/reg_16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581110 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/reg_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behaviour " "Found design unit 1: control_unit-behaviour" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581143 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/program_counter_testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test/program_counter_testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_testbench " "Found entity 1: program_counter_testbench" {  } { { "test/program_counter_testbench.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/test/program_counter_testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_register-behaviour " "Found design unit 1: address_register-behaviour" {  } { { "address_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/address_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581181 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_register " "Found entity 1: address_register" {  } { { "address_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/address_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_16-behaviour " "Found design unit 1: MUX4_16-behaviour" {  } { { "Mux4_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux4_16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581201 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_16 " "Found entity 1: Mux4_16" {  } { { "Mux4_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux4_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_16-behaviour " "Found design unit 1: Mux2_16-behaviour" {  } { { "Mux2_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux2_16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_16 " "Found entity 1: Mux2_16" {  } { { "Mux2_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux2_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_16-behaviour " "Found design unit 1: Mux3_16-behaviour" {  } { { "Mux3_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux3_16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_16 " "Found entity 1: Mux3_16" {  } { { "Mux3_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux3_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "present_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file present_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 present_register-behaviour " "Found design unit 1: present_register-behaviour" {  } { { "present_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/present_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581254 ""} { "Info" "ISGN_ENTITY_NAME" "1 present_register " "Found entity 1: present_register" {  } { { "present_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/present_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/fetch_testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test/fetch_testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_testbench " "Found entity 1: Fetch_testbench" {  } { { "test/Fetch_testbench.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/test/Fetch_testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OP1-behaviour " "Found design unit 1: OP1-behaviour" {  } { { "OP1.vhd" "" { Text "H:/COMPSYS701_lab/701_project/OP1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581296 ""} { "Info" "ISGN_ENTITY_NAME" "1 OP1 " "Found entity 1: OP1" {  } { { "OP1.vhd" "" { Text "H:/COMPSYS701_lab/701_project/OP1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OP2-behaviour " "Found design unit 1: OP2-behaviour" {  } { { "OP2.vhd" "" { Text "H:/COMPSYS701_lab/701_project/OP2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581316 ""} { "Info" "ISGN_ENTITY_NAME" "1 OP2 " "Found entity 1: OP2" {  } { { "OP2.vhd" "" { Text "H:/COMPSYS701_lab/701_project/OP2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_with_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_with_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_with_control " "Found entity 1: fetch_with_control" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715752581347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581347 ""}
{ "Error" "EVRFX_VHDL_NON_SIGNAL_IN_SENSITIVITY_LIST" "jmp control_unit.vhd(225) " "VHDL error at control_unit.vhd(225): name \"jmp\" must represent signal" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 225 0 0 } }  } 0 10477 "VHDL error at %2!s!: name \"%1!s!\" must represent signal" 0 0 "Analysis & Synthesis" 0 -1 1715752581351 ""}
{ "Error" "EVRFX_VHDL_CHAR_NOT_IN_TYPE" "'1' bit_6 control_unit.vhd(225) " "VHDL error at control_unit.vhd(225): character ''1'' used but not declared for type \"bit_6\"" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 225 0 0 } }  } 0 10316 "VHDL error at %3!s!: character '%1!s!' used but not declared for type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715752581351 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715752581873 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 15 17:56:21 2024 " "Processing ended: Wed May 15 17:56:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715752581873 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715752581873 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715752581873 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715752581873 ""}
