Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: tld_zxuno.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tld_zxuno.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tld_zxuno"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : tld_zxuno
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "pal_sync_generator_progressive.v" in library work
Compiling verilog file "dp_memory.v" in library work
Module <pal_sync_generator_progressive> compiled
Compiling verilog file "zxuno.v" in library work
Module <dp_memory> compiled
Compiling verilog file "relojes.v" in library work
Module <zxuno> compiled
Compiling verilog file "tld_zxuno.v" in library work
Module <relojes> compiled
Module <tld_zxuno> compiled
No errors in compilation
Analysis of file <"tld_zxuno.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <tld_zxuno> in library <work>.

Analyzing hierarchy for module <relojes> in library <work>.

Analyzing hierarchy for module <zxuno> in library <work>.

Analyzing hierarchy for module <dp_memory> in library <work> with parameters.
	ACCESO_M1 = "00000000000000000000000000000001"
	ACCESO_M2 = "00000000000000000000000000000100"
	READ_M1 = "00000000000000000000000000000010"
	READ_M2 = "00000000000000000000000000000101"
	WRITE_M1 = "00000000000000000000000000000011"
	WRITE_M2 = "00000000000000000000000000000110"

Analyzing hierarchy for module <pal_sync_generator_progressive> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <tld_zxuno>.
Module <tld_zxuno> is correct for synthesis.
 
Analyzing module <relojes> in library <work>.
Module <relojes> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <relojes>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <relojes>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <relojes>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <relojes>.
    Set user-defined property "CLKDV_DIVIDE =  10.000000" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "CLKFX_MULTIPLY =  14" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "CLKIN_PERIOD =  20.000000" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <relojes>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <relojes>.
Analyzing module <zxuno> in library <work>.
Module <zxuno> is correct for synthesis.
 
Analyzing module <dp_memory> in library <work>.
	ACCESO_M1 = 32'sb00000000000000000000000000000001
	ACCESO_M2 = 32'sb00000000000000000000000000000100
	READ_M1 = 32'sb00000000000000000000000000000010
	READ_M2 = 32'sb00000000000000000000000000000101
	WRITE_M1 = 32'sb00000000000000000000000000000011
	WRITE_M2 = 32'sb00000000000000000000000000000110
Module <dp_memory> is correct for synthesis.
 
Analyzing module <pal_sync_generator_progressive> in library <work>.
Module <pal_sync_generator_progressive> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dp_memory>.
    Related source file is "dp_memory.v".
    Found 8-bit tristate buffer for signal <d>.
    Found 8-bit tristate buffer for signal <dout2>.
    Found 8-bit register for signal <doutput1>.
    Found 8-bit register for signal <doutput2>.
    Found 3-bit register for signal <state>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <dp_memory> synthesized.


Synthesizing Unit <pal_sync_generator_progressive>.
    Related source file is "pal_sync_generator_progressive.v".
    Found 9-bit up counter for signal <hc>.
    Found 1-bit register for signal <in_visible_region>.
    Found 9-bit up counter for signal <rhcnt>.
    Found 1-bit register for signal <rsync>.
    Found 9-bit up counter for signal <rvcnt>.
    Found 9-bit up counter for signal <vc>.
    Found 8-bit down counter for signal <wss_cnt>.
    Found 137-bit register for signal <wss_data>.
    Found 1-bit register for signal <wss_mstate>.
    Summary:
	inferred   5 Counter(s).
	inferred 140 D-type flip-flop(s).
Unit <pal_sync_generator_progressive> synthesized.


Synthesizing Unit <relojes>.
    Related source file is "relojes.v".
Unit <relojes> synthesized.


Synthesizing Unit <zxuno>.
    Related source file is "zxuno.v".
    Found 16-bit up counter for signal <pokeaddr>.
    Found 9-bit comparator less for signal <verde$cmp_lt0000> created at line 61.
    Found 9-bit comparator less for signal <verde$cmp_lt0001> created at line 61.
    Found 16-bit up counter for signal <vramaddr>.
    Found 9-bit comparator greatequal for signal <vramaddr$cmp_ge0000> created at line 49.
    Summary:
	inferred   2 Counter(s).
	inferred   3 Comparator(s).
Unit <zxuno> synthesized.


Synthesizing Unit <tld_zxuno>.
    Related source file is "tld_zxuno.v".
WARNING:Xst:646 - Signal <clk14> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit up counter for signal <divs>.
    Summary:
	inferred   1 Counter(s).
Unit <tld_zxuno> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 8
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 8-bit down counter                                    : 1
 9-bit up counter                                      : 4
# Registers                                            : 6
 1-bit register                                        : 3
 137-bit register                                      : 1
 3-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 2
# Tristates                                            : 9
 1-bit tristate buffer                                 : 8
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 8
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 8-bit down counter                                    : 1
 9-bit up counter                                      : 4
# Registers                                            : 151
 Flip-Flops                                            : 151
# Comparators                                          : 3
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <tld_zxuno> ...

Optimizing unit <pal_sync_generator_progressive> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tld_zxuno, actual ratio is 7.

Final Macro Processing ...

Processing Unit <tld_zxuno> :
	Found 137-bit shift register for signal <la_maquina/syncs/wss_data_136>.
Unit <tld_zxuno> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92
# Shift Registers                                      : 1
 137-bit shift register                                : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tld_zxuno.ngr
Top Level Output File Name         : tld_zxuno
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 39

Cell Usage :
# BELS                             : 373
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 63
#      LUT2                        : 19
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 28
#      LUT3_D                      : 4
#      LUT3_L                      : 4
#      LUT4                        : 79
#      LUT4_D                      : 7
#      LUT4_L                      : 6
#      MUXCY                       : 69
#      VCC                         : 1
#      XORCY                       : 76
# FlipFlops/Latches                : 93
#      FD                          : 4
#      FDE                         : 33
#      FDR                         : 20
#      FDRE                        : 35
#      FDRSE                       : 1
# Shift Registers                  : 9
#      SRL16E                      : 1
#      SRLC16E                     : 8
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 39
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 30
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                      126  out of   2448     5%  
 Number of Slice Flip Flops:             85  out of   4896     1%  
 Number of 4 input LUTs:                235  out of   4896     4%  
    Number used as logic:               226
    Number used as Shift registers:       9
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    108    36%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------------+-------+
clk50mhz                           | los_relojes_del_sistema/DCM_SP_INST:CLKFX| 13    |
divs_11                            | BUFG                                     | 70    |
clk50mhz                           | los_relojes_del_sistema/DCM_SP_INST:CLKDV| 19    |
-----------------------------------+------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.328ns (Maximum Frequency: 120.077MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 10.430ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50mhz'
  Clock period: 1.954ns (frequency: 511.666MHz)
  Total number of paths / destination ports: 173 / 51
-------------------------------------------------------------------------
Delay:               3.490ns (Levels of Logic = 1)
  Source:            la_maquina/dos_memorias/state_2 (FF)
  Destination:       la_maquina/dos_memorias/doutput1_0 (FF)
  Source Clock:      clk50mhz rising 0.6X
  Destination Clock: clk50mhz rising 0.6X

  Data Path: la_maquina/dos_memorias/state_2 to la_maquina/dos_memorias/doutput1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.883  la_maquina/dos_memorias/state_2 (la_maquina/dos_memorias/state_2)
     LUT3:I0->O            8   0.704   0.757  la_maquina/dos_memorias/a_cmp_eq00011 (la_maquina/dos_memorias/write_in_dout1)
     FDE:CE                    0.555          la_maquina/dos_memorias/doutput1_0
    ----------------------------------------
    Total                      3.490ns (1.850ns logic, 1.640ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divs_11'
  Clock period: 8.328ns (frequency: 120.077MHz)
  Total number of paths / destination ports: 1780 / 177
-------------------------------------------------------------------------
Delay:               8.328ns (Levels of Logic = 5)
  Source:            la_maquina/syncs/vc_0 (FF)
  Destination:       la_maquina/syncs/in_visible_region (FF)
  Source Clock:      divs_11 rising
  Destination Clock: divs_11 rising

  Data Path: la_maquina/syncs/vc_0 to la_maquina/syncs/in_visible_region
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.591   1.057  la_maquina/syncs/vc_0 (la_maquina/syncs/vc_0)
     LUT4:I0->O            1   0.704   0.424  la_maquina/syncs/in_visible_region_or000027_SW1 (N67)
     LUT4:I3->O            1   0.704   0.455  la_maquina/syncs/rsync_mux00002131 (la_maquina/syncs/rsync_mux00002131)
     LUT4:I2->O            1   0.704   0.424  la_maquina/syncs/rsync_mux00002159 (la_maquina/syncs/rsync_mux00002159)
     LUT4:I3->O            2   0.704   0.526  la_maquina/syncs/rsync_mux00002187 (la_maquina/syncs/N27)
     LUT4:I1->O            1   0.704   0.420  la_maquina/syncs/in_visible_region_or000099 (la_maquina/syncs/in_visible_region_or0000)
     FDRE:R                    0.911          la_maquina/syncs/in_visible_region
    ----------------------------------------
    Total                      8.328ns (5.022ns logic, 3.306ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50mhz'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            sram_data<0> (PAD)
  Destination:       la_maquina/dos_memorias/doutput1_0 (FF)
  Destination Clock: clk50mhz rising 0.6X

  Data Path: sram_data<0> to la_maquina/dos_memorias/doutput1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.420  sram_data_0_IOBUF (N43)
     FDE:D                     0.308          la_maquina/dos_memorias/doutput1_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divs_11'
  Total number of paths / destination ports: 629 / 35
-------------------------------------------------------------------------
Offset:              10.430ns (Levels of Logic = 5)
  Source:            la_maquina/syncs/rvcnt_6 (FF)
  Destination:       sram_data<7> (PAD)
  Source Clock:      divs_11 rising

  Data Path: la_maquina/syncs/rvcnt_6 to sram_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  la_maquina/syncs/rvcnt_6 (la_maquina/syncs/rvcnt_6)
     LUT2:I0->O            1   0.704   0.595  la_maquina/pokea2 (la_maquina/pokea2)
     LUT4:I0->O            4   0.704   0.762  la_maquina/pokea37 (la_maquina/pokea)
     LUT4:I0->O           17   0.704   1.130  la_maquina/dos_memorias/enable_input_to_sram_inv1 (la_maquina/dos_memorias/enable_input_to_sram_inv)
     LUT2:I1->O            1   0.704   0.420  la_maquina/dos_memorias/data_to_write<7>1 (la_maquina/dos_memorias/data_to_write<7>)
     IOBUF:I->IO               3.272          sram_data_7_IOBUF (sram_data<7>)
    ----------------------------------------
    Total                     10.430ns (6.679ns logic, 3.751ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50mhz'
  Total number of paths / destination ports: 177 / 34
-------------------------------------------------------------------------
Offset:              7.877ns (Levels of Logic = 3)
  Source:            la_maquina/syncs/wss_mstate (FF)
  Destination:       b<0> (PAD)
  Source Clock:      clk50mhz rising 0.1X

  Data Path: la_maquina/syncs/wss_mstate to b<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.591   1.287  la_maquina/syncs/wss_mstate (la_maquina/syncs/wss_mstate)
     LUT3:I2->O            9   0.704   0.899  la_maquina/syncs/bo<0>11 (la_maquina/syncs/N24)
     LUT4:I1->O            1   0.704   0.420  la_maquina/syncs/ro<0> (r_0_OBUF)
     OBUF:I->O                 3.272          r_0_OBUF (r<0>)
    ----------------------------------------
    Total                      7.877ns (5.271ns logic, 2.606ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.54 secs
 
--> 

Total memory usage is 200184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

