// Seed: 3300154202
module module_0 #(
    parameter id_1  = 32'd75,
    parameter id_11 = 32'd66,
    parameter id_7  = 32'd11
) (
    output wand  id_0
    , id_9,
    input  uwire _id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wire  id_4,
    input  tri0  id_5,
    output wand  id_6,
    input  tri0  _id_7
);
  wire [id_1 : -1] id_10;
  logic _id_11 = id_1 == id_4;
  wire [1 'b0 : ~  id_7  !=  id_11] id_12;
  wire id_13;
  always @(posedge 1 or posedge 1'b0 | -1)
    if (("")) begin : LABEL_0
      return 1;
    end
  logic id_14 = -1, id_15, id_16, id_17, id_18;
  wire [1 : -1] id_19;
  assign id_15 = id_4;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    output supply0 id_3,
    output supply1 id_4
);
  assign id_3 = id_1;
  assign #id_6 id_2 = {-1};
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_0,
      id_2,
      id_1,
      id_0,
      id_4,
      id_6
  );
endmodule
