
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.072000                       # Number of seconds simulated
sim_ticks                                1072000370500                       # Number of ticks simulated
final_tick                               1072000370500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35287                       # Simulator instruction rate (inst/s)
host_op_rate                                    51551                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75656291                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828416                       # Number of bytes of host memory used
host_seconds                                 14169.35                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48378240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48442240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25667200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25667200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           755910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              756910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        401050                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             401050                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              59701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45128940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45188641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         59701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23943275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23943275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23943275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             59701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45128940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69131916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      756910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     401050                       # Number of write requests accepted
system.mem_ctrls.readBursts                    756910                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   401050                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48254144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  188096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25650624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48442240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25667200                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2939                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   240                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       338561                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            52356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28066                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1071967776500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                756910                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               401050                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  745333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       586606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.987065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.301474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.831323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       405826     69.18%     69.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117866     20.09%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26202      4.47%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9925      1.69%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13060      2.23%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2190      0.37%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1845      0.31%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1365      0.23%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8327      1.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       586606                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.690436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.845865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.591734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         23016     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           31      0.13%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23055                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.384125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.359266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.916487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6786     29.43%     29.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              795      3.45%     32.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15307     66.39%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              166      0.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23055                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11148910500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25285866750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3769855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14786.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33536.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        45.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   354598                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  213558                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     925738.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2182511520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1190854500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2893285200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1288515600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          70017523680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         230293737855                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         441185293500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           749051721855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.745163                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 732561798000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35796280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  303637509500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2252229840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1228895250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2987688600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1308610080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          70017523680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         233965732005                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         437964246000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           749724925455                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            699.373154                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 727165284250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35796280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  309034023250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2144000741                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2144000741                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2889540                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.960618                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293095393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2890052                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.415266                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3475849500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.960618                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594860942                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594860942                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    223778676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223778676                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69316717                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69316717                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293095393                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293095393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293095393                       # number of overall hits
system.cpu.dcache.overall_hits::total       293095393                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2151682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2151682                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       721986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       721986                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2873668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2873668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2890052                       # number of overall misses
system.cpu.dcache.overall_misses::total       2890052                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  58303461500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58303461500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  33001692000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  33001692000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  91305153500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  91305153500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  91305153500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  91305153500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009524                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010308                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009709                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009709                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009764                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009764                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27096.690636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27096.690636                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45709.601017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45709.601017                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31773.034846                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31773.034846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31592.910266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31592.910266                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       231971                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5400                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.957593                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1340545                       # number of writebacks
system.cpu.dcache.writebacks::total           1340545                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2151682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2151682                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       721986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       721986                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2873668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2873668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2890052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2890052                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  56151779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56151779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  32279706000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32279706000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1282155461                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1282155461                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  88431485500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  88431485500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  89713640961                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  89713640961                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009709                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009709                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009764                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009764                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26096.690636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26096.690636                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44709.601017                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44709.601017                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78256.558899                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78256.558899                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30773.034846                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30773.034846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31042.223794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31042.223794                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           669.958787                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          686710.148851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   669.958787                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.327128                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.327128                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796721                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396859                       # number of overall hits
system.cpu.icache.overall_hits::total       687396859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78407500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78407500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78407500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78407500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78407500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78407500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78329.170829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78329.170829                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78329.170829                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78329.170829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78329.170829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78329.170829                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77406500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77406500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77406500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77406500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77406500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77406500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77329.170829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77329.170829                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77329.170829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77329.170829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77329.170829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77329.170829                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    748235                       # number of replacements
system.l2.tags.tagsinuse                 16196.717333                       # Cycle average of tags in use
system.l2.tags.total_refs                     4280074                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    764398                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.599274                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133499549500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7888.789738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.036693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8303.890902                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.481494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.506829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988569                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15976                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986511                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7267021                       # Number of tag accesses
system.l2.tags.data_accesses                  7267021                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1340545                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1340545                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             406131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                406131                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1728011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1728011                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2134142                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2134143                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              2134142                       # number of overall hits
system.l2.overall_hits::total                 2134143                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           315855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              315855                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1000                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       440055                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          440055                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1000                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              755910                       # number of demand (read+write) misses
system.l2.demand_misses::total                 756910                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1000                       # number of overall misses
system.l2.overall_misses::cpu.data             755910                       # number of overall misses
system.l2.overall_misses::total                756910                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  26932321500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26932321500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     75892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75892000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  36037595500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36037595500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75892000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   62969917000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63045809000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75892000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  62969917000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63045809000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1340545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1340545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         721986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            721986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2168066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2168066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2890052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2891053                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2890052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2891053                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.437481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.437481                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.202971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.202971                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999001                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.261556                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261811                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999001                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.261556                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261811                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85267.991642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85267.991642                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst        75892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        75892                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81893.389463                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81893.389463                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst        75892                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83303.458084                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83293.666354                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst        75892                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83303.458084                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83293.666354                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               401050                       # number of writebacks
system.l2.writebacks::total                    401050                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        14071                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         14071                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       315855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         315855                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       440055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       440055                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         755910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            756910                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        755910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           756910                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23773771500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23773771500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65892000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65892000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31637045500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31637045500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65892000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  55410817000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55476709000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65892000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  55410817000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55476709000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.437481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.437481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.202971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.202971                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.261556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261811                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.261556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261811                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75267.991642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75267.991642                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst        65892                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        65892                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71893.389463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71893.389463                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        65892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73303.458084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73293.666354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        65892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73303.458084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73293.666354                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             441055                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       401050                       # Transaction distribution
system.membus.trans_dist::CleanEvict           338561                       # Transaction distribution
system.membus.trans_dist::ReadExReq            315855                       # Transaction distribution
system.membus.trans_dist::ReadExResp           315855                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        441055                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2253431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2253431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2253431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74109440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74109440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74109440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1496521                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1496521    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1496521                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3108808500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4095399000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5780638                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2889585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          22695                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        22695                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2169067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1741595                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1896179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           721986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          721986                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2168066                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8669643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8671690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    270758208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              270825152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          748235                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3639288                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006236                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078724                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3616592     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  22696      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3639288                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4230909000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4335078000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
