Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Jun 20 10:19:30 2018
| Host             : DESKTOP-RPTLTMM running 64-bit major release  (build 9200)
| Command          : 
| Design           : Basy3CPU
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 77.177 (Junction temp exceeded!) |
| Dynamic (W)              | 76.691                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    21.786 |     3921 |       --- |             --- |
|   LUT as Logic           |    20.853 |     2388 |     20800 |           11.48 |
|   LUT as Distributed RAM |     0.413 |       48 |      9600 |            0.50 |
|   Register               |     0.240 |      866 |     41600 |            2.08 |
|   CARRY4                 |     0.151 |       33 |      8150 |            0.40 |
|   F7/F8 Muxes            |     0.118 |      144 |     32600 |            0.44 |
|   BUFG                   |     0.012 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       32 |       --- |             --- |
| Signals                  |    26.279 |     3227 |       --- |             --- |
| I/O                      |    28.626 |       17 |       106 |           16.04 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    77.177 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    48.421 |      48.081 |      0.341 |
| Vccaux    |       1.800 |     1.102 |       1.048 |      0.053 |
| Vcco33    |       3.300 |     8.099 |       8.098 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| Basy3CPU                        |    76.691 |
|   myCPU                         |    47.591 |
|     myADR                       |     1.106 |
|     myALU                       |     0.353 |
|     myALUDR                     |    13.329 |
|     myBDR                       |    14.590 |
|     myCU                        |     1.806 |
|       PCWre_reg                 |     0.002 |
|       RegDst_reg[0]             |     0.004 |
|       RegDst_reg[1]             |     0.005 |
|     myDBDR                      |     0.613 |
|     myDM                        |     7.902 |
|     myIR                        |     6.423 |
|     myNextPC                    |     0.345 |
|     myPC                        |     0.258 |
|     myRF                        |     0.866 |
|       RegFile_reg_r1_0_31_0_5   |     0.070 |
|       RegFile_reg_r1_0_31_12_17 |     0.064 |
|       RegFile_reg_r1_0_31_18_23 |     0.054 |
|       RegFile_reg_r1_0_31_24_29 |     0.069 |
|       RegFile_reg_r1_0_31_30_31 |     0.019 |
|       RegFile_reg_r1_0_31_6_11  |     0.048 |
|       RegFile_reg_r2_0_31_0_5   |     0.087 |
|       RegFile_reg_r2_0_31_12_17 |     0.090 |
|       RegFile_reg_r2_0_31_18_23 |     0.083 |
|       RegFile_reg_r2_0_31_24_29 |     0.110 |
|       RegFile_reg_r2_0_31_30_31 |     0.030 |
|       RegFile_reg_r2_0_31_6_11  |     0.126 |
|   myclock                       |     0.074 |
|   mykey                         |     0.003 |
|   mymux                         |     0.259 |
+---------------------------------+-----------+


