|project
CLOCK_50_I => CLOCK_50_I.IN6
PUSH_BUTTON_I[0] => PUSH_BUTTON_I[0].IN1
PUSH_BUTTON_I[1] => PUSH_BUTTON_I[1].IN1
PUSH_BUTTON_I[2] => PUSH_BUTTON_I[2].IN1
PUSH_BUTTON_I[3] => PUSH_BUTTON_I[3].IN1
SWITCH_I[0] => ~NO_FANOUT~
SWITCH_I[1] => ~NO_FANOUT~
SWITCH_I[2] => ~NO_FANOUT~
SWITCH_I[3] => ~NO_FANOUT~
SWITCH_I[4] => ~NO_FANOUT~
SWITCH_I[5] => ~NO_FANOUT~
SWITCH_I[6] => ~NO_FANOUT~
SWITCH_I[7] => ~NO_FANOUT~
SWITCH_I[8] => ~NO_FANOUT~
SWITCH_I[9] => ~NO_FANOUT~
SWITCH_I[10] => ~NO_FANOUT~
SWITCH_I[11] => ~NO_FANOUT~
SWITCH_I[12] => ~NO_FANOUT~
SWITCH_I[13] => ~NO_FANOUT~
SWITCH_I[14] => ~NO_FANOUT~
SWITCH_I[15] => ~NO_FANOUT~
SWITCH_I[16] => ~NO_FANOUT~
SWITCH_I[17] => resetn.IN1
SWITCH_I[17] => _.IN1
SEVEN_SEGMENT_N_O[0][0] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][1] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][2] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][3] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][4] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][5] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][6] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[1][0] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][1] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][2] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][3] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][4] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][5] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][6] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[2][0] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][1] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][2] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][3] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][4] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][5] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][6] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[3][0] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][1] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][2] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][3] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][4] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][5] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][6] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[4][0] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][1] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][2] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][3] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][4] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][5] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][6] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[5][0] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][1] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][2] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][3] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][4] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][5] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][6] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[6][0] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][1] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][2] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][3] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][4] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][5] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][6] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[7][0] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][1] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][2] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][3] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][4] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][5] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][6] <= convert_hex_to_seven_segment:unit7.converted_value
LED_GREEN_O[0] <= top_state[0].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[1] <= top_state[1].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[2] <= top_state[2].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[3] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[4] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[5] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[6] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[7] <= SRAM_we_n.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[8] <= VGA_enable.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLOCK_O <= VGA_SRAM_interface:VGA_unit.VGA_CLOCK_O
VGA_HSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_HSYNC_O
VGA_VSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_VSYNC_O
VGA_BLANK_O <= VGA_SRAM_interface:VGA_unit.VGA_BLANK_O
VGA_SYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_SYNC_O
VGA_RED_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_GREEN_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_BLUE_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
SRAM_DATA_IO[0] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[1] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[2] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[3] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[4] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[5] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[6] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[7] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[8] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[9] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[10] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[11] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[12] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[13] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[14] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[15] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_ADDRESS_O[0] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[1] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[2] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[3] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[4] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[5] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[6] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[7] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[8] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[9] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[10] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[11] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[12] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[13] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[14] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[15] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[16] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[17] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_UB_N_O <= SRAM_Controller:SRAM_unit.SRAM_UB_N_O
SRAM_LB_N_O <= SRAM_Controller:SRAM_unit.SRAM_LB_N_O
SRAM_WE_N_O <= SRAM_Controller:SRAM_unit.SRAM_WE_N_O
SRAM_CE_N_O <= SRAM_Controller:SRAM_unit.SRAM_CE_N_O
SRAM_OE_N_O <= SRAM_Controller:SRAM_unit.SRAM_OE_N_O
UART_RX_I => UART_RX_I.IN1
UART_TX_O <= <VCC>


|project|milestone1:M1_unit
Clock_50 => V_shift_reg[0][0].CLK
Clock_50 => V_shift_reg[0][1].CLK
Clock_50 => V_shift_reg[0][2].CLK
Clock_50 => V_shift_reg[0][3].CLK
Clock_50 => V_shift_reg[0][4].CLK
Clock_50 => V_shift_reg[0][5].CLK
Clock_50 => V_shift_reg[0][6].CLK
Clock_50 => V_shift_reg[0][7].CLK
Clock_50 => V_shift_reg[1][0].CLK
Clock_50 => V_shift_reg[1][1].CLK
Clock_50 => V_shift_reg[1][2].CLK
Clock_50 => V_shift_reg[1][3].CLK
Clock_50 => V_shift_reg[1][4].CLK
Clock_50 => V_shift_reg[1][5].CLK
Clock_50 => V_shift_reg[1][6].CLK
Clock_50 => V_shift_reg[1][7].CLK
Clock_50 => V_shift_reg[2][0].CLK
Clock_50 => V_shift_reg[2][1].CLK
Clock_50 => V_shift_reg[2][2].CLK
Clock_50 => V_shift_reg[2][3].CLK
Clock_50 => V_shift_reg[2][4].CLK
Clock_50 => V_shift_reg[2][5].CLK
Clock_50 => V_shift_reg[2][6].CLK
Clock_50 => V_shift_reg[2][7].CLK
Clock_50 => V_shift_reg[3][0].CLK
Clock_50 => V_shift_reg[3][1].CLK
Clock_50 => V_shift_reg[3][2].CLK
Clock_50 => V_shift_reg[3][3].CLK
Clock_50 => V_shift_reg[3][4].CLK
Clock_50 => V_shift_reg[3][5].CLK
Clock_50 => V_shift_reg[3][6].CLK
Clock_50 => V_shift_reg[3][7].CLK
Clock_50 => V_shift_reg[4][0].CLK
Clock_50 => V_shift_reg[4][1].CLK
Clock_50 => V_shift_reg[4][2].CLK
Clock_50 => V_shift_reg[4][3].CLK
Clock_50 => V_shift_reg[4][4].CLK
Clock_50 => V_shift_reg[4][5].CLK
Clock_50 => V_shift_reg[4][6].CLK
Clock_50 => V_shift_reg[4][7].CLK
Clock_50 => V_shift_reg[5][0].CLK
Clock_50 => V_shift_reg[5][1].CLK
Clock_50 => V_shift_reg[5][2].CLK
Clock_50 => V_shift_reg[5][3].CLK
Clock_50 => V_shift_reg[5][4].CLK
Clock_50 => V_shift_reg[5][5].CLK
Clock_50 => V_shift_reg[5][6].CLK
Clock_50 => V_shift_reg[5][7].CLK
Clock_50 => U_shift_reg[0][0].CLK
Clock_50 => U_shift_reg[0][1].CLK
Clock_50 => U_shift_reg[0][2].CLK
Clock_50 => U_shift_reg[0][3].CLK
Clock_50 => U_shift_reg[0][4].CLK
Clock_50 => U_shift_reg[0][5].CLK
Clock_50 => U_shift_reg[0][6].CLK
Clock_50 => U_shift_reg[0][7].CLK
Clock_50 => U_shift_reg[1][0].CLK
Clock_50 => U_shift_reg[1][1].CLK
Clock_50 => U_shift_reg[1][2].CLK
Clock_50 => U_shift_reg[1][3].CLK
Clock_50 => U_shift_reg[1][4].CLK
Clock_50 => U_shift_reg[1][5].CLK
Clock_50 => U_shift_reg[1][6].CLK
Clock_50 => U_shift_reg[1][7].CLK
Clock_50 => U_shift_reg[2][0].CLK
Clock_50 => U_shift_reg[2][1].CLK
Clock_50 => U_shift_reg[2][2].CLK
Clock_50 => U_shift_reg[2][3].CLK
Clock_50 => U_shift_reg[2][4].CLK
Clock_50 => U_shift_reg[2][5].CLK
Clock_50 => U_shift_reg[2][6].CLK
Clock_50 => U_shift_reg[2][7].CLK
Clock_50 => U_shift_reg[3][0].CLK
Clock_50 => U_shift_reg[3][1].CLK
Clock_50 => U_shift_reg[3][2].CLK
Clock_50 => U_shift_reg[3][3].CLK
Clock_50 => U_shift_reg[3][4].CLK
Clock_50 => U_shift_reg[3][5].CLK
Clock_50 => U_shift_reg[3][6].CLK
Clock_50 => U_shift_reg[3][7].CLK
Clock_50 => U_shift_reg[4][0].CLK
Clock_50 => U_shift_reg[4][1].CLK
Clock_50 => U_shift_reg[4][2].CLK
Clock_50 => U_shift_reg[4][3].CLK
Clock_50 => U_shift_reg[4][4].CLK
Clock_50 => U_shift_reg[4][5].CLK
Clock_50 => U_shift_reg[4][6].CLK
Clock_50 => U_shift_reg[4][7].CLK
Clock_50 => U_shift_reg[5][0].CLK
Clock_50 => U_shift_reg[5][1].CLK
Clock_50 => U_shift_reg[5][2].CLK
Clock_50 => U_shift_reg[5][3].CLK
Clock_50 => U_shift_reg[5][4].CLK
Clock_50 => U_shift_reg[5][5].CLK
Clock_50 => U_shift_reg[5][6].CLK
Clock_50 => U_shift_reg[5][7].CLK
Clock_50 => M1_end~reg0.CLK
Clock_50 => Common_Y_Value[0].CLK
Clock_50 => Common_Y_Value[1].CLK
Clock_50 => Common_Y_Value[2].CLK
Clock_50 => Common_Y_Value[3].CLK
Clock_50 => Common_Y_Value[4].CLK
Clock_50 => Common_Y_Value[5].CLK
Clock_50 => Common_Y_Value[6].CLK
Clock_50 => Common_Y_Value[7].CLK
Clock_50 => Common_Y_Value[8].CLK
Clock_50 => Common_Y_Value[9].CLK
Clock_50 => Common_Y_Value[10].CLK
Clock_50 => Common_Y_Value[11].CLK
Clock_50 => Common_Y_Value[12].CLK
Clock_50 => Common_Y_Value[13].CLK
Clock_50 => Common_Y_Value[14].CLK
Clock_50 => Common_Y_Value[15].CLK
Clock_50 => Common_Y_Value[16].CLK
Clock_50 => Common_Y_Value[17].CLK
Clock_50 => Common_Y_Value[18].CLK
Clock_50 => Common_Y_Value[19].CLK
Clock_50 => Common_Y_Value[20].CLK
Clock_50 => Common_Y_Value[21].CLK
Clock_50 => Common_Y_Value[22].CLK
Clock_50 => Common_Y_Value[23].CLK
Clock_50 => Common_Y_Value[24].CLK
Clock_50 => Common_Y_Value[25].CLK
Clock_50 => Common_Y_Value[26].CLK
Clock_50 => Common_Y_Value[27].CLK
Clock_50 => Common_Y_Value[28].CLK
Clock_50 => Common_Y_Value[29].CLK
Clock_50 => Common_Y_Value[30].CLK
Clock_50 => Common_Y_Value[31].CLK
Clock_50 => SRAM_address[0]~reg0.CLK
Clock_50 => SRAM_address[1]~reg0.CLK
Clock_50 => SRAM_address[2]~reg0.CLK
Clock_50 => SRAM_address[3]~reg0.CLK
Clock_50 => SRAM_address[4]~reg0.CLK
Clock_50 => SRAM_address[5]~reg0.CLK
Clock_50 => SRAM_address[6]~reg0.CLK
Clock_50 => SRAM_address[7]~reg0.CLK
Clock_50 => SRAM_address[8]~reg0.CLK
Clock_50 => SRAM_address[9]~reg0.CLK
Clock_50 => SRAM_address[10]~reg0.CLK
Clock_50 => SRAM_address[11]~reg0.CLK
Clock_50 => SRAM_address[12]~reg0.CLK
Clock_50 => SRAM_address[13]~reg0.CLK
Clock_50 => SRAM_address[14]~reg0.CLK
Clock_50 => SRAM_address[15]~reg0.CLK
Clock_50 => SRAM_address[16]~reg0.CLK
Clock_50 => SRAM_address[17]~reg0.CLK
Clock_50 => SRAM_write_data[0]~reg0.CLK
Clock_50 => SRAM_write_data[1]~reg0.CLK
Clock_50 => SRAM_write_data[2]~reg0.CLK
Clock_50 => SRAM_write_data[3]~reg0.CLK
Clock_50 => SRAM_write_data[4]~reg0.CLK
Clock_50 => SRAM_write_data[5]~reg0.CLK
Clock_50 => SRAM_write_data[6]~reg0.CLK
Clock_50 => SRAM_write_data[7]~reg0.CLK
Clock_50 => SRAM_write_data[8]~reg0.CLK
Clock_50 => SRAM_write_data[9]~reg0.CLK
Clock_50 => SRAM_write_data[10]~reg0.CLK
Clock_50 => SRAM_write_data[11]~reg0.CLK
Clock_50 => SRAM_write_data[12]~reg0.CLK
Clock_50 => SRAM_write_data[13]~reg0.CLK
Clock_50 => SRAM_write_data[14]~reg0.CLK
Clock_50 => SRAM_write_data[15]~reg0.CLK
Clock_50 => SRAM_we_n~reg0.CLK
Clock_50 => Row_counter[0].CLK
Clock_50 => Row_counter[1].CLK
Clock_50 => Row_counter[2].CLK
Clock_50 => Row_counter[3].CLK
Clock_50 => Row_counter[4].CLK
Clock_50 => Row_counter[5].CLK
Clock_50 => Row_counter[6].CLK
Clock_50 => Row_counter[7].CLK
Clock_50 => Row_counter[8].CLK
Clock_50 => Column_counter[0].CLK
Clock_50 => Column_counter[1].CLK
Clock_50 => Column_counter[2].CLK
Clock_50 => Column_counter[3].CLK
Clock_50 => Column_counter[4].CLK
Clock_50 => Column_counter[5].CLK
Clock_50 => Column_counter[6].CLK
Clock_50 => V_prime_buf[0].CLK
Clock_50 => V_prime_buf[1].CLK
Clock_50 => V_prime_buf[2].CLK
Clock_50 => V_prime_buf[3].CLK
Clock_50 => V_prime_buf[4].CLK
Clock_50 => V_prime_buf[5].CLK
Clock_50 => V_prime_buf[6].CLK
Clock_50 => V_prime_buf[7].CLK
Clock_50 => V_prime_buf[8].CLK
Clock_50 => V_prime_buf[9].CLK
Clock_50 => V_prime_buf[10].CLK
Clock_50 => V_prime_buf[11].CLK
Clock_50 => V_prime_buf[12].CLK
Clock_50 => V_prime_buf[13].CLK
Clock_50 => V_prime_buf[14].CLK
Clock_50 => V_prime_buf[15].CLK
Clock_50 => V_prime_buf[16].CLK
Clock_50 => V_prime_buf[17].CLK
Clock_50 => V_prime_buf[18].CLK
Clock_50 => V_prime_buf[19].CLK
Clock_50 => V_prime_buf[20].CLK
Clock_50 => V_prime_buf[21].CLK
Clock_50 => V_prime_buf[22].CLK
Clock_50 => V_prime_buf[23].CLK
Clock_50 => V_prime_buf[24].CLK
Clock_50 => V_prime_buf[25].CLK
Clock_50 => V_prime_buf[26].CLK
Clock_50 => V_prime_buf[27].CLK
Clock_50 => V_prime_buf[28].CLK
Clock_50 => V_prime_buf[29].CLK
Clock_50 => V_prime_buf[30].CLK
Clock_50 => V_prime_buf[31].CLK
Clock_50 => U_prime_buf[0].CLK
Clock_50 => U_prime_buf[1].CLK
Clock_50 => U_prime_buf[2].CLK
Clock_50 => U_prime_buf[3].CLK
Clock_50 => U_prime_buf[4].CLK
Clock_50 => U_prime_buf[5].CLK
Clock_50 => U_prime_buf[6].CLK
Clock_50 => U_prime_buf[7].CLK
Clock_50 => U_prime_buf[8].CLK
Clock_50 => U_prime_buf[9].CLK
Clock_50 => U_prime_buf[10].CLK
Clock_50 => U_prime_buf[11].CLK
Clock_50 => U_prime_buf[12].CLK
Clock_50 => U_prime_buf[13].CLK
Clock_50 => U_prime_buf[14].CLK
Clock_50 => U_prime_buf[15].CLK
Clock_50 => U_prime_buf[16].CLK
Clock_50 => U_prime_buf[17].CLK
Clock_50 => U_prime_buf[18].CLK
Clock_50 => U_prime_buf[19].CLK
Clock_50 => U_prime_buf[20].CLK
Clock_50 => U_prime_buf[21].CLK
Clock_50 => U_prime_buf[22].CLK
Clock_50 => U_prime_buf[23].CLK
Clock_50 => U_prime_buf[24].CLK
Clock_50 => U_prime_buf[25].CLK
Clock_50 => U_prime_buf[26].CLK
Clock_50 => U_prime_buf[27].CLK
Clock_50 => U_prime_buf[28].CLK
Clock_50 => U_prime_buf[29].CLK
Clock_50 => U_prime_buf[30].CLK
Clock_50 => U_prime_buf[31].CLK
Clock_50 => B_register[16].CLK
Clock_50 => B_register[17].CLK
Clock_50 => B_register[18].CLK
Clock_50 => B_register[19].CLK
Clock_50 => B_register[20].CLK
Clock_50 => B_register[21].CLK
Clock_50 => B_register[22].CLK
Clock_50 => B_register[23].CLK
Clock_50 => B_register[24].CLK
Clock_50 => B_register[25].CLK
Clock_50 => B_register[26].CLK
Clock_50 => B_register[27].CLK
Clock_50 => B_register[28].CLK
Clock_50 => B_register[29].CLK
Clock_50 => B_register[30].CLK
Clock_50 => B_register[31].CLK
Clock_50 => G_register[16].CLK
Clock_50 => G_register[17].CLK
Clock_50 => G_register[18].CLK
Clock_50 => G_register[19].CLK
Clock_50 => G_register[20].CLK
Clock_50 => G_register[21].CLK
Clock_50 => G_register[22].CLK
Clock_50 => G_register[23].CLK
Clock_50 => G_register[24].CLK
Clock_50 => G_register[25].CLK
Clock_50 => G_register[26].CLK
Clock_50 => G_register[27].CLK
Clock_50 => G_register[28].CLK
Clock_50 => G_register[29].CLK
Clock_50 => G_register[30].CLK
Clock_50 => G_register[31].CLK
Clock_50 => R_register[16].CLK
Clock_50 => R_register[17].CLK
Clock_50 => R_register[18].CLK
Clock_50 => R_register[19].CLK
Clock_50 => R_register[20].CLK
Clock_50 => R_register[21].CLK
Clock_50 => R_register[22].CLK
Clock_50 => R_register[23].CLK
Clock_50 => R_register[24].CLK
Clock_50 => R_register[25].CLK
Clock_50 => R_register[26].CLK
Clock_50 => R_register[27].CLK
Clock_50 => R_register[28].CLK
Clock_50 => R_register[29].CLK
Clock_50 => R_register[30].CLK
Clock_50 => R_register[31].CLK
Clock_50 => V_register[0].CLK
Clock_50 => V_register[1].CLK
Clock_50 => V_register[2].CLK
Clock_50 => V_register[3].CLK
Clock_50 => V_register[4].CLK
Clock_50 => V_register[5].CLK
Clock_50 => V_register[6].CLK
Clock_50 => V_register[7].CLK
Clock_50 => V_register[8].CLK
Clock_50 => V_register[9].CLK
Clock_50 => V_register[10].CLK
Clock_50 => V_register[11].CLK
Clock_50 => V_register[12].CLK
Clock_50 => V_register[13].CLK
Clock_50 => V_register[14].CLK
Clock_50 => V_register[15].CLK
Clock_50 => Y_register[0].CLK
Clock_50 => Y_register[1].CLK
Clock_50 => Y_register[2].CLK
Clock_50 => Y_register[3].CLK
Clock_50 => Y_register[4].CLK
Clock_50 => Y_register[5].CLK
Clock_50 => Y_register[6].CLK
Clock_50 => Y_register[7].CLK
Clock_50 => Y_register[8].CLK
Clock_50 => Y_register[9].CLK
Clock_50 => Y_register[10].CLK
Clock_50 => Y_register[11].CLK
Clock_50 => Y_register[12].CLK
Clock_50 => Y_register[13].CLK
Clock_50 => Y_register[14].CLK
Clock_50 => Y_register[15].CLK
Clock_50 => U_register[0].CLK
Clock_50 => U_register[1].CLK
Clock_50 => U_register[2].CLK
Clock_50 => U_register[3].CLK
Clock_50 => U_register[4].CLK
Clock_50 => U_register[5].CLK
Clock_50 => U_register[6].CLK
Clock_50 => U_register[7].CLK
Clock_50 => U_register[8].CLK
Clock_50 => U_register[9].CLK
Clock_50 => U_register[10].CLK
Clock_50 => U_register[11].CLK
Clock_50 => U_register[12].CLK
Clock_50 => U_register[13].CLK
Clock_50 => U_register[14].CLK
Clock_50 => U_register[15].CLK
Clock_50 => RGB_address[0].CLK
Clock_50 => RGB_address[1].CLK
Clock_50 => RGB_address[2].CLK
Clock_50 => RGB_address[3].CLK
Clock_50 => RGB_address[4].CLK
Clock_50 => RGB_address[5].CLK
Clock_50 => RGB_address[6].CLK
Clock_50 => RGB_address[7].CLK
Clock_50 => RGB_address[8].CLK
Clock_50 => RGB_address[9].CLK
Clock_50 => RGB_address[10].CLK
Clock_50 => RGB_address[11].CLK
Clock_50 => RGB_address[12].CLK
Clock_50 => RGB_address[13].CLK
Clock_50 => RGB_address[14].CLK
Clock_50 => RGB_address[15].CLK
Clock_50 => RGB_address[16].CLK
Clock_50 => RGB_address[17].CLK
Clock_50 => V_address[0].CLK
Clock_50 => V_address[1].CLK
Clock_50 => V_address[2].CLK
Clock_50 => V_address[3].CLK
Clock_50 => V_address[4].CLK
Clock_50 => V_address[5].CLK
Clock_50 => V_address[6].CLK
Clock_50 => V_address[7].CLK
Clock_50 => V_address[8].CLK
Clock_50 => V_address[9].CLK
Clock_50 => V_address[10].CLK
Clock_50 => V_address[11].CLK
Clock_50 => V_address[12].CLK
Clock_50 => V_address[13].CLK
Clock_50 => V_address[14].CLK
Clock_50 => V_address[15].CLK
Clock_50 => V_address[16].CLK
Clock_50 => V_address[17].CLK
Clock_50 => U_address[0].CLK
Clock_50 => U_address[1].CLK
Clock_50 => U_address[2].CLK
Clock_50 => U_address[3].CLK
Clock_50 => U_address[4].CLK
Clock_50 => U_address[5].CLK
Clock_50 => U_address[6].CLK
Clock_50 => U_address[7].CLK
Clock_50 => U_address[8].CLK
Clock_50 => U_address[9].CLK
Clock_50 => U_address[10].CLK
Clock_50 => U_address[11].CLK
Clock_50 => U_address[12].CLK
Clock_50 => U_address[13].CLK
Clock_50 => U_address[14].CLK
Clock_50 => U_address[15].CLK
Clock_50 => U_address[16].CLK
Clock_50 => U_address[17].CLK
Clock_50 => Y_address[0].CLK
Clock_50 => Y_address[1].CLK
Clock_50 => Y_address[2].CLK
Clock_50 => Y_address[3].CLK
Clock_50 => Y_address[4].CLK
Clock_50 => Y_address[5].CLK
Clock_50 => Y_address[6].CLK
Clock_50 => Y_address[7].CLK
Clock_50 => Y_address[8].CLK
Clock_50 => Y_address[9].CLK
Clock_50 => Y_address[10].CLK
Clock_50 => Y_address[11].CLK
Clock_50 => Y_address[12].CLK
Clock_50 => Y_address[13].CLK
Clock_50 => Y_address[14].CLK
Clock_50 => Y_address[15].CLK
Clock_50 => Y_address[16].CLK
Clock_50 => Y_address[17].CLK
Clock_50 => M1_state~1.DATAIN
Resetn => M1_end~reg0.ACLR
Resetn => Common_Y_Value[0].ACLR
Resetn => Common_Y_Value[1].ACLR
Resetn => Common_Y_Value[2].ACLR
Resetn => Common_Y_Value[3].ACLR
Resetn => Common_Y_Value[4].ACLR
Resetn => Common_Y_Value[5].ACLR
Resetn => Common_Y_Value[6].ACLR
Resetn => Common_Y_Value[7].ACLR
Resetn => Common_Y_Value[8].ACLR
Resetn => Common_Y_Value[9].ACLR
Resetn => Common_Y_Value[10].ACLR
Resetn => Common_Y_Value[11].ACLR
Resetn => Common_Y_Value[12].ACLR
Resetn => Common_Y_Value[13].ACLR
Resetn => Common_Y_Value[14].ACLR
Resetn => Common_Y_Value[15].ACLR
Resetn => Common_Y_Value[16].ACLR
Resetn => Common_Y_Value[17].ACLR
Resetn => Common_Y_Value[18].ACLR
Resetn => Common_Y_Value[19].ACLR
Resetn => Common_Y_Value[20].ACLR
Resetn => Common_Y_Value[21].ACLR
Resetn => Common_Y_Value[22].ACLR
Resetn => Common_Y_Value[23].ACLR
Resetn => Common_Y_Value[24].ACLR
Resetn => Common_Y_Value[25].ACLR
Resetn => Common_Y_Value[26].ACLR
Resetn => Common_Y_Value[27].ACLR
Resetn => Common_Y_Value[28].ACLR
Resetn => Common_Y_Value[29].ACLR
Resetn => Common_Y_Value[30].ACLR
Resetn => Common_Y_Value[31].ACLR
Resetn => SRAM_address[0]~reg0.ACLR
Resetn => SRAM_address[1]~reg0.ACLR
Resetn => SRAM_address[2]~reg0.ACLR
Resetn => SRAM_address[3]~reg0.ACLR
Resetn => SRAM_address[4]~reg0.ACLR
Resetn => SRAM_address[5]~reg0.ACLR
Resetn => SRAM_address[6]~reg0.ACLR
Resetn => SRAM_address[7]~reg0.ACLR
Resetn => SRAM_address[8]~reg0.ACLR
Resetn => SRAM_address[9]~reg0.ACLR
Resetn => SRAM_address[10]~reg0.ACLR
Resetn => SRAM_address[11]~reg0.ACLR
Resetn => SRAM_address[12]~reg0.ACLR
Resetn => SRAM_address[13]~reg0.ACLR
Resetn => SRAM_address[14]~reg0.ACLR
Resetn => SRAM_address[15]~reg0.ACLR
Resetn => SRAM_address[16]~reg0.ACLR
Resetn => SRAM_address[17]~reg0.ACLR
Resetn => SRAM_write_data[0]~reg0.ACLR
Resetn => SRAM_write_data[1]~reg0.ACLR
Resetn => SRAM_write_data[2]~reg0.ACLR
Resetn => SRAM_write_data[3]~reg0.ACLR
Resetn => SRAM_write_data[4]~reg0.ACLR
Resetn => SRAM_write_data[5]~reg0.ACLR
Resetn => SRAM_write_data[6]~reg0.ACLR
Resetn => SRAM_write_data[7]~reg0.ACLR
Resetn => SRAM_write_data[8]~reg0.ACLR
Resetn => SRAM_write_data[9]~reg0.ACLR
Resetn => SRAM_write_data[10]~reg0.ACLR
Resetn => SRAM_write_data[11]~reg0.ACLR
Resetn => SRAM_write_data[12]~reg0.ACLR
Resetn => SRAM_write_data[13]~reg0.ACLR
Resetn => SRAM_write_data[14]~reg0.ACLR
Resetn => SRAM_write_data[15]~reg0.ACLR
Resetn => SRAM_we_n~reg0.PRESET
Resetn => Row_counter[0].ACLR
Resetn => Row_counter[1].ACLR
Resetn => Row_counter[2].ACLR
Resetn => Row_counter[3].ACLR
Resetn => Row_counter[4].ACLR
Resetn => Row_counter[5].ACLR
Resetn => Row_counter[6].ACLR
Resetn => Row_counter[7].ACLR
Resetn => Row_counter[8].ACLR
Resetn => Column_counter[0].ACLR
Resetn => Column_counter[1].ACLR
Resetn => Column_counter[2].ACLR
Resetn => Column_counter[3].ACLR
Resetn => Column_counter[4].ACLR
Resetn => Column_counter[5].ACLR
Resetn => Column_counter[6].ACLR
Resetn => V_prime_buf[0].ACLR
Resetn => V_prime_buf[1].ACLR
Resetn => V_prime_buf[2].ACLR
Resetn => V_prime_buf[3].ACLR
Resetn => V_prime_buf[4].ACLR
Resetn => V_prime_buf[5].ACLR
Resetn => V_prime_buf[6].ACLR
Resetn => V_prime_buf[7].ACLR
Resetn => V_prime_buf[8].ACLR
Resetn => V_prime_buf[9].ACLR
Resetn => V_prime_buf[10].ACLR
Resetn => V_prime_buf[11].ACLR
Resetn => V_prime_buf[12].ACLR
Resetn => V_prime_buf[13].ACLR
Resetn => V_prime_buf[14].ACLR
Resetn => V_prime_buf[15].ACLR
Resetn => V_prime_buf[16].ACLR
Resetn => V_prime_buf[17].ACLR
Resetn => V_prime_buf[18].ACLR
Resetn => V_prime_buf[19].ACLR
Resetn => V_prime_buf[20].ACLR
Resetn => V_prime_buf[21].ACLR
Resetn => V_prime_buf[22].ACLR
Resetn => V_prime_buf[23].ACLR
Resetn => V_prime_buf[24].ACLR
Resetn => V_prime_buf[25].ACLR
Resetn => V_prime_buf[26].ACLR
Resetn => V_prime_buf[27].ACLR
Resetn => V_prime_buf[28].ACLR
Resetn => V_prime_buf[29].ACLR
Resetn => V_prime_buf[30].ACLR
Resetn => V_prime_buf[31].ACLR
Resetn => U_prime_buf[0].ACLR
Resetn => U_prime_buf[1].ACLR
Resetn => U_prime_buf[2].ACLR
Resetn => U_prime_buf[3].ACLR
Resetn => U_prime_buf[4].ACLR
Resetn => U_prime_buf[5].ACLR
Resetn => U_prime_buf[6].ACLR
Resetn => U_prime_buf[7].ACLR
Resetn => U_prime_buf[8].ACLR
Resetn => U_prime_buf[9].ACLR
Resetn => U_prime_buf[10].ACLR
Resetn => U_prime_buf[11].ACLR
Resetn => U_prime_buf[12].ACLR
Resetn => U_prime_buf[13].ACLR
Resetn => U_prime_buf[14].ACLR
Resetn => U_prime_buf[15].ACLR
Resetn => U_prime_buf[16].ACLR
Resetn => U_prime_buf[17].ACLR
Resetn => U_prime_buf[18].ACLR
Resetn => U_prime_buf[19].ACLR
Resetn => U_prime_buf[20].ACLR
Resetn => U_prime_buf[21].ACLR
Resetn => U_prime_buf[22].ACLR
Resetn => U_prime_buf[23].ACLR
Resetn => U_prime_buf[24].ACLR
Resetn => U_prime_buf[25].ACLR
Resetn => U_prime_buf[26].ACLR
Resetn => U_prime_buf[27].ACLR
Resetn => U_prime_buf[28].ACLR
Resetn => U_prime_buf[29].ACLR
Resetn => U_prime_buf[30].ACLR
Resetn => U_prime_buf[31].ACLR
Resetn => B_register[16].ACLR
Resetn => B_register[17].ACLR
Resetn => B_register[18].ACLR
Resetn => B_register[19].ACLR
Resetn => B_register[20].ACLR
Resetn => B_register[21].ACLR
Resetn => B_register[22].ACLR
Resetn => B_register[23].ACLR
Resetn => B_register[24].ACLR
Resetn => B_register[25].ACLR
Resetn => B_register[26].ACLR
Resetn => B_register[27].ACLR
Resetn => B_register[28].ACLR
Resetn => B_register[29].ACLR
Resetn => B_register[30].ACLR
Resetn => B_register[31].ACLR
Resetn => G_register[16].ACLR
Resetn => G_register[17].ACLR
Resetn => G_register[18].ACLR
Resetn => G_register[19].ACLR
Resetn => G_register[20].ACLR
Resetn => G_register[21].ACLR
Resetn => G_register[22].ACLR
Resetn => G_register[23].ACLR
Resetn => G_register[24].ACLR
Resetn => G_register[25].ACLR
Resetn => G_register[26].ACLR
Resetn => G_register[27].ACLR
Resetn => G_register[28].ACLR
Resetn => G_register[29].ACLR
Resetn => G_register[30].ACLR
Resetn => G_register[31].ACLR
Resetn => R_register[16].ACLR
Resetn => R_register[17].ACLR
Resetn => R_register[18].ACLR
Resetn => R_register[19].ACLR
Resetn => R_register[20].ACLR
Resetn => R_register[21].ACLR
Resetn => R_register[22].ACLR
Resetn => R_register[23].ACLR
Resetn => R_register[24].ACLR
Resetn => R_register[25].ACLR
Resetn => R_register[26].ACLR
Resetn => R_register[27].ACLR
Resetn => R_register[28].ACLR
Resetn => R_register[29].ACLR
Resetn => R_register[30].ACLR
Resetn => R_register[31].ACLR
Resetn => V_register[0].ACLR
Resetn => V_register[1].ACLR
Resetn => V_register[2].ACLR
Resetn => V_register[3].ACLR
Resetn => V_register[4].ACLR
Resetn => V_register[5].ACLR
Resetn => V_register[6].ACLR
Resetn => V_register[7].ACLR
Resetn => V_register[8].ACLR
Resetn => V_register[9].ACLR
Resetn => V_register[10].ACLR
Resetn => V_register[11].ACLR
Resetn => V_register[12].ACLR
Resetn => V_register[13].ACLR
Resetn => V_register[14].ACLR
Resetn => V_register[15].ACLR
Resetn => Y_register[0].ACLR
Resetn => Y_register[1].ACLR
Resetn => Y_register[2].ACLR
Resetn => Y_register[3].ACLR
Resetn => Y_register[4].ACLR
Resetn => Y_register[5].ACLR
Resetn => Y_register[6].ACLR
Resetn => Y_register[7].ACLR
Resetn => Y_register[8].ACLR
Resetn => Y_register[9].ACLR
Resetn => Y_register[10].ACLR
Resetn => Y_register[11].ACLR
Resetn => Y_register[12].ACLR
Resetn => Y_register[13].ACLR
Resetn => Y_register[14].ACLR
Resetn => Y_register[15].ACLR
Resetn => U_register[0].ACLR
Resetn => U_register[1].ACLR
Resetn => U_register[2].ACLR
Resetn => U_register[3].ACLR
Resetn => U_register[4].ACLR
Resetn => U_register[5].ACLR
Resetn => U_register[6].ACLR
Resetn => U_register[7].ACLR
Resetn => U_register[8].ACLR
Resetn => U_register[9].ACLR
Resetn => U_register[10].ACLR
Resetn => U_register[11].ACLR
Resetn => U_register[12].ACLR
Resetn => U_register[13].ACLR
Resetn => U_register[14].ACLR
Resetn => U_register[15].ACLR
Resetn => RGB_address[0].ACLR
Resetn => RGB_address[1].ACLR
Resetn => RGB_address[2].ACLR
Resetn => RGB_address[3].ACLR
Resetn => RGB_address[4].ACLR
Resetn => RGB_address[5].ACLR
Resetn => RGB_address[6].ACLR
Resetn => RGB_address[7].ACLR
Resetn => RGB_address[8].ACLR
Resetn => RGB_address[9].PRESET
Resetn => RGB_address[10].PRESET
Resetn => RGB_address[11].PRESET
Resetn => RGB_address[12].PRESET
Resetn => RGB_address[13].PRESET
Resetn => RGB_address[14].ACLR
Resetn => RGB_address[15].ACLR
Resetn => RGB_address[16].ACLR
Resetn => RGB_address[17].PRESET
Resetn => V_address[0].ACLR
Resetn => V_address[1].ACLR
Resetn => V_address[2].ACLR
Resetn => V_address[3].ACLR
Resetn => V_address[4].ACLR
Resetn => V_address[5].ACLR
Resetn => V_address[6].ACLR
Resetn => V_address[7].ACLR
Resetn => V_address[8].PRESET
Resetn => V_address[9].ACLR
Resetn => V_address[10].ACLR
Resetn => V_address[11].ACLR
Resetn => V_address[12].ACLR
Resetn => V_address[13].PRESET
Resetn => V_address[14].PRESET
Resetn => V_address[15].PRESET
Resetn => V_address[16].ACLR
Resetn => V_address[17].ACLR
Resetn => U_address[0].ACLR
Resetn => U_address[1].ACLR
Resetn => U_address[2].ACLR
Resetn => U_address[3].ACLR
Resetn => U_address[4].ACLR
Resetn => U_address[5].ACLR
Resetn => U_address[6].ACLR
Resetn => U_address[7].ACLR
Resetn => U_address[8].ACLR
Resetn => U_address[9].PRESET
Resetn => U_address[10].PRESET
Resetn => U_address[11].ACLR
Resetn => U_address[12].PRESET
Resetn => U_address[13].ACLR
Resetn => U_address[14].ACLR
Resetn => U_address[15].PRESET
Resetn => U_address[16].ACLR
Resetn => U_address[17].ACLR
Resetn => Y_address[0].ACLR
Resetn => Y_address[1].ACLR
Resetn => Y_address[2].ACLR
Resetn => Y_address[3].ACLR
Resetn => Y_address[4].ACLR
Resetn => Y_address[5].ACLR
Resetn => Y_address[6].ACLR
Resetn => Y_address[7].ACLR
Resetn => Y_address[8].ACLR
Resetn => Y_address[9].ACLR
Resetn => Y_address[10].ACLR
Resetn => Y_address[11].ACLR
Resetn => Y_address[12].ACLR
Resetn => Y_address[13].ACLR
Resetn => Y_address[14].ACLR
Resetn => Y_address[15].ACLR
Resetn => Y_address[16].ACLR
Resetn => Y_address[17].ACLR
Resetn => M1_state~3.DATAIN
Resetn => U_shift_reg[5][7].ENA
Resetn => U_shift_reg[5][6].ENA
Resetn => U_shift_reg[5][5].ENA
Resetn => U_shift_reg[5][4].ENA
Resetn => U_shift_reg[5][3].ENA
Resetn => U_shift_reg[5][2].ENA
Resetn => U_shift_reg[5][1].ENA
Resetn => U_shift_reg[5][0].ENA
Resetn => U_shift_reg[4][7].ENA
Resetn => U_shift_reg[4][6].ENA
Resetn => U_shift_reg[4][5].ENA
Resetn => U_shift_reg[4][4].ENA
Resetn => U_shift_reg[4][3].ENA
Resetn => U_shift_reg[4][2].ENA
Resetn => U_shift_reg[4][1].ENA
Resetn => U_shift_reg[4][0].ENA
Resetn => U_shift_reg[3][7].ENA
Resetn => U_shift_reg[3][6].ENA
Resetn => U_shift_reg[3][5].ENA
Resetn => U_shift_reg[3][4].ENA
Resetn => U_shift_reg[3][3].ENA
Resetn => U_shift_reg[3][2].ENA
Resetn => U_shift_reg[3][1].ENA
Resetn => U_shift_reg[3][0].ENA
Resetn => U_shift_reg[2][7].ENA
Resetn => U_shift_reg[2][6].ENA
Resetn => U_shift_reg[2][5].ENA
Resetn => U_shift_reg[2][4].ENA
Resetn => U_shift_reg[2][3].ENA
Resetn => U_shift_reg[2][2].ENA
Resetn => U_shift_reg[2][1].ENA
Resetn => U_shift_reg[2][0].ENA
Resetn => U_shift_reg[1][7].ENA
Resetn => U_shift_reg[1][6].ENA
Resetn => U_shift_reg[1][5].ENA
Resetn => U_shift_reg[1][4].ENA
Resetn => U_shift_reg[1][3].ENA
Resetn => U_shift_reg[1][2].ENA
Resetn => U_shift_reg[1][1].ENA
Resetn => U_shift_reg[1][0].ENA
Resetn => U_shift_reg[0][7].ENA
Resetn => U_shift_reg[0][6].ENA
Resetn => U_shift_reg[0][5].ENA
Resetn => U_shift_reg[0][4].ENA
Resetn => U_shift_reg[0][3].ENA
Resetn => U_shift_reg[0][2].ENA
Resetn => U_shift_reg[0][1].ENA
Resetn => U_shift_reg[0][0].ENA
Resetn => V_shift_reg[5][7].ENA
Resetn => V_shift_reg[5][6].ENA
Resetn => V_shift_reg[5][5].ENA
Resetn => V_shift_reg[5][4].ENA
Resetn => V_shift_reg[5][3].ENA
Resetn => V_shift_reg[5][2].ENA
Resetn => V_shift_reg[5][1].ENA
Resetn => V_shift_reg[5][0].ENA
Resetn => V_shift_reg[4][7].ENA
Resetn => V_shift_reg[4][6].ENA
Resetn => V_shift_reg[4][5].ENA
Resetn => V_shift_reg[4][4].ENA
Resetn => V_shift_reg[4][3].ENA
Resetn => V_shift_reg[4][2].ENA
Resetn => V_shift_reg[4][1].ENA
Resetn => V_shift_reg[4][0].ENA
Resetn => V_shift_reg[3][7].ENA
Resetn => V_shift_reg[3][6].ENA
Resetn => V_shift_reg[3][5].ENA
Resetn => V_shift_reg[3][4].ENA
Resetn => V_shift_reg[3][3].ENA
Resetn => V_shift_reg[3][2].ENA
Resetn => V_shift_reg[3][1].ENA
Resetn => V_shift_reg[3][0].ENA
Resetn => V_shift_reg[2][7].ENA
Resetn => V_shift_reg[2][6].ENA
Resetn => V_shift_reg[2][5].ENA
Resetn => V_shift_reg[2][4].ENA
Resetn => V_shift_reg[2][3].ENA
Resetn => V_shift_reg[2][2].ENA
Resetn => V_shift_reg[2][1].ENA
Resetn => V_shift_reg[2][0].ENA
Resetn => V_shift_reg[1][7].ENA
Resetn => V_shift_reg[1][6].ENA
Resetn => V_shift_reg[1][5].ENA
Resetn => V_shift_reg[1][4].ENA
Resetn => V_shift_reg[1][3].ENA
Resetn => V_shift_reg[1][2].ENA
Resetn => V_shift_reg[1][1].ENA
Resetn => V_shift_reg[1][0].ENA
Resetn => V_shift_reg[0][7].ENA
Resetn => V_shift_reg[0][6].ENA
Resetn => V_shift_reg[0][5].ENA
Resetn => V_shift_reg[0][4].ENA
Resetn => V_shift_reg[0][3].ENA
Resetn => V_shift_reg[0][2].ENA
Resetn => V_shift_reg[0][1].ENA
Resetn => V_shift_reg[0][0].ENA
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => Column_counter.OUTPUTSELECT
M1_start => Column_counter.OUTPUTSELECT
M1_start => Column_counter.OUTPUTSELECT
M1_start => Column_counter.OUTPUTSELECT
M1_start => Column_counter.OUTPUTSELECT
M1_start => Column_counter.OUTPUTSELECT
M1_start => Column_counter.OUTPUTSELECT
M1_start => Selector221.IN3
M1_start => Selector220.IN1
SRAM_read_data[0] => Selector88.IN3
SRAM_read_data[0] => Selector104.IN3
SRAM_read_data[0] => Selector120.IN3
SRAM_read_data[1] => Selector87.IN3
SRAM_read_data[1] => Selector103.IN3
SRAM_read_data[1] => Selector119.IN3
SRAM_read_data[2] => Selector86.IN3
SRAM_read_data[2] => Selector102.IN3
SRAM_read_data[2] => Selector118.IN3
SRAM_read_data[3] => Selector85.IN3
SRAM_read_data[3] => Selector101.IN3
SRAM_read_data[3] => Selector117.IN3
SRAM_read_data[4] => Selector84.IN3
SRAM_read_data[4] => Selector100.IN3
SRAM_read_data[4] => Selector116.IN3
SRAM_read_data[5] => Selector83.IN3
SRAM_read_data[5] => Selector99.IN3
SRAM_read_data[5] => Selector115.IN3
SRAM_read_data[6] => Selector82.IN3
SRAM_read_data[6] => Selector98.IN3
SRAM_read_data[6] => Selector114.IN3
SRAM_read_data[7] => Selector81.IN3
SRAM_read_data[7] => Selector97.IN3
SRAM_read_data[7] => Selector113.IN3
SRAM_read_data[8] => Selector80.IN3
SRAM_read_data[8] => Selector96.IN3
SRAM_read_data[8] => Selector112.IN3
SRAM_read_data[9] => Selector79.IN3
SRAM_read_data[9] => Selector95.IN3
SRAM_read_data[9] => Selector111.IN3
SRAM_read_data[10] => Selector78.IN3
SRAM_read_data[10] => Selector94.IN3
SRAM_read_data[10] => Selector110.IN3
SRAM_read_data[11] => Selector77.IN3
SRAM_read_data[11] => Selector93.IN3
SRAM_read_data[11] => Selector109.IN3
SRAM_read_data[12] => Selector76.IN3
SRAM_read_data[12] => Selector92.IN3
SRAM_read_data[12] => Selector108.IN3
SRAM_read_data[13] => Selector75.IN3
SRAM_read_data[13] => Selector91.IN3
SRAM_read_data[13] => Selector107.IN3
SRAM_read_data[14] => Selector74.IN3
SRAM_read_data[14] => Selector90.IN3
SRAM_read_data[14] => Selector106.IN3
SRAM_read_data[15] => Selector73.IN3
SRAM_read_data[15] => Selector89.IN3
SRAM_read_data[15] => Selector105.IN3
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_end <= M1_end~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|PB_Controller:PB_unit
Clock_50 => push_button_status_buf[0].CLK
Clock_50 => push_button_status_buf[1].CLK
Clock_50 => push_button_status_buf[2].CLK
Clock_50 => push_button_status_buf[3].CLK
Clock_50 => push_button_status[0].CLK
Clock_50 => push_button_status[1].CLK
Clock_50 => push_button_status[2].CLK
Clock_50 => push_button_status[3].CLK
Clock_50 => debounce_shift_reg[0][0].CLK
Clock_50 => debounce_shift_reg[0][1].CLK
Clock_50 => debounce_shift_reg[0][2].CLK
Clock_50 => debounce_shift_reg[0][3].CLK
Clock_50 => debounce_shift_reg[0][4].CLK
Clock_50 => debounce_shift_reg[0][5].CLK
Clock_50 => debounce_shift_reg[0][6].CLK
Clock_50 => debounce_shift_reg[0][7].CLK
Clock_50 => debounce_shift_reg[0][8].CLK
Clock_50 => debounce_shift_reg[0][9].CLK
Clock_50 => debounce_shift_reg[1][0].CLK
Clock_50 => debounce_shift_reg[1][1].CLK
Clock_50 => debounce_shift_reg[1][2].CLK
Clock_50 => debounce_shift_reg[1][3].CLK
Clock_50 => debounce_shift_reg[1][4].CLK
Clock_50 => debounce_shift_reg[1][5].CLK
Clock_50 => debounce_shift_reg[1][6].CLK
Clock_50 => debounce_shift_reg[1][7].CLK
Clock_50 => debounce_shift_reg[1][8].CLK
Clock_50 => debounce_shift_reg[1][9].CLK
Clock_50 => debounce_shift_reg[2][0].CLK
Clock_50 => debounce_shift_reg[2][1].CLK
Clock_50 => debounce_shift_reg[2][2].CLK
Clock_50 => debounce_shift_reg[2][3].CLK
Clock_50 => debounce_shift_reg[2][4].CLK
Clock_50 => debounce_shift_reg[2][5].CLK
Clock_50 => debounce_shift_reg[2][6].CLK
Clock_50 => debounce_shift_reg[2][7].CLK
Clock_50 => debounce_shift_reg[2][8].CLK
Clock_50 => debounce_shift_reg[2][9].CLK
Clock_50 => debounce_shift_reg[3][0].CLK
Clock_50 => debounce_shift_reg[3][1].CLK
Clock_50 => debounce_shift_reg[3][2].CLK
Clock_50 => debounce_shift_reg[3][3].CLK
Clock_50 => debounce_shift_reg[3][4].CLK
Clock_50 => debounce_shift_reg[3][5].CLK
Clock_50 => debounce_shift_reg[3][6].CLK
Clock_50 => debounce_shift_reg[3][7].CLK
Clock_50 => debounce_shift_reg[3][8].CLK
Clock_50 => debounce_shift_reg[3][9].CLK
Clock_50 => clock_1kHz_buf.CLK
Clock_50 => clock_1kHz.CLK
Clock_50 => clock_1kHz_div_count[0].CLK
Clock_50 => clock_1kHz_div_count[1].CLK
Clock_50 => clock_1kHz_div_count[2].CLK
Clock_50 => clock_1kHz_div_count[3].CLK
Clock_50 => clock_1kHz_div_count[4].CLK
Clock_50 => clock_1kHz_div_count[5].CLK
Clock_50 => clock_1kHz_div_count[6].CLK
Clock_50 => clock_1kHz_div_count[7].CLK
Clock_50 => clock_1kHz_div_count[8].CLK
Clock_50 => clock_1kHz_div_count[9].CLK
Clock_50 => clock_1kHz_div_count[10].CLK
Clock_50 => clock_1kHz_div_count[11].CLK
Clock_50 => clock_1kHz_div_count[12].CLK
Clock_50 => clock_1kHz_div_count[13].CLK
Clock_50 => clock_1kHz_div_count[14].CLK
Clock_50 => clock_1kHz_div_count[15].CLK
Resetn => debounce_shift_reg[0][0].ACLR
Resetn => debounce_shift_reg[0][1].ACLR
Resetn => debounce_shift_reg[0][2].ACLR
Resetn => debounce_shift_reg[0][3].ACLR
Resetn => debounce_shift_reg[0][4].ACLR
Resetn => debounce_shift_reg[0][5].ACLR
Resetn => debounce_shift_reg[0][6].ACLR
Resetn => debounce_shift_reg[0][7].ACLR
Resetn => debounce_shift_reg[0][8].ACLR
Resetn => debounce_shift_reg[0][9].ACLR
Resetn => debounce_shift_reg[1][0].ACLR
Resetn => debounce_shift_reg[1][1].ACLR
Resetn => debounce_shift_reg[1][2].ACLR
Resetn => debounce_shift_reg[1][3].ACLR
Resetn => debounce_shift_reg[1][4].ACLR
Resetn => debounce_shift_reg[1][5].ACLR
Resetn => debounce_shift_reg[1][6].ACLR
Resetn => debounce_shift_reg[1][7].ACLR
Resetn => debounce_shift_reg[1][8].ACLR
Resetn => debounce_shift_reg[1][9].ACLR
Resetn => debounce_shift_reg[2][0].ACLR
Resetn => debounce_shift_reg[2][1].ACLR
Resetn => debounce_shift_reg[2][2].ACLR
Resetn => debounce_shift_reg[2][3].ACLR
Resetn => debounce_shift_reg[2][4].ACLR
Resetn => debounce_shift_reg[2][5].ACLR
Resetn => debounce_shift_reg[2][6].ACLR
Resetn => debounce_shift_reg[2][7].ACLR
Resetn => debounce_shift_reg[2][8].ACLR
Resetn => debounce_shift_reg[2][9].ACLR
Resetn => debounce_shift_reg[3][0].ACLR
Resetn => debounce_shift_reg[3][1].ACLR
Resetn => debounce_shift_reg[3][2].ACLR
Resetn => debounce_shift_reg[3][3].ACLR
Resetn => debounce_shift_reg[3][4].ACLR
Resetn => debounce_shift_reg[3][5].ACLR
Resetn => debounce_shift_reg[3][6].ACLR
Resetn => debounce_shift_reg[3][7].ACLR
Resetn => debounce_shift_reg[3][8].ACLR
Resetn => debounce_shift_reg[3][9].ACLR
Resetn => clock_1kHz_div_count[0].ACLR
Resetn => clock_1kHz_div_count[1].ACLR
Resetn => clock_1kHz_div_count[2].ACLR
Resetn => clock_1kHz_div_count[3].ACLR
Resetn => clock_1kHz_div_count[4].ACLR
Resetn => clock_1kHz_div_count[5].ACLR
Resetn => clock_1kHz_div_count[6].ACLR
Resetn => clock_1kHz_div_count[7].ACLR
Resetn => clock_1kHz_div_count[8].ACLR
Resetn => clock_1kHz_div_count[9].ACLR
Resetn => clock_1kHz_div_count[10].ACLR
Resetn => clock_1kHz_div_count[11].ACLR
Resetn => clock_1kHz_div_count[12].ACLR
Resetn => clock_1kHz_div_count[13].ACLR
Resetn => clock_1kHz_div_count[14].ACLR
Resetn => clock_1kHz_div_count[15].ACLR
Resetn => clock_1kHz.PRESET
Resetn => push_button_status_buf[0].ACLR
Resetn => push_button_status_buf[1].ACLR
Resetn => push_button_status_buf[2].ACLR
Resetn => push_button_status_buf[3].ACLR
Resetn => push_button_status[0].ACLR
Resetn => push_button_status[1].ACLR
Resetn => push_button_status[2].ACLR
Resetn => push_button_status[3].ACLR
Resetn => clock_1kHz_buf.PRESET
PB_signal[0] => debounce_shift_reg[0][0].DATAIN
PB_signal[1] => debounce_shift_reg[1][0].DATAIN
PB_signal[2] => debounce_shift_reg[2][0].DATAIN
PB_signal[3] => debounce_shift_reg[3][0].DATAIN
PB_pushed[0] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[1] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[2] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[3] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE


|project|VGA_SRAM_interface:VGA_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_sram_data[0][0].ENA
VGA_enable => SRAM_address[17]~reg0.ENA
VGA_enable => SRAM_address[16]~reg0.ENA
VGA_enable => SRAM_address[15]~reg0.ENA
VGA_enable => SRAM_address[14]~reg0.ENA
VGA_enable => SRAM_address[13]~reg0.ENA
VGA_enable => SRAM_address[12]~reg0.ENA
VGA_enable => SRAM_address[11]~reg0.ENA
VGA_enable => SRAM_address[10]~reg0.ENA
VGA_enable => SRAM_address[9]~reg0.ENA
VGA_enable => SRAM_address[8]~reg0.ENA
VGA_enable => SRAM_address[7]~reg0.ENA
VGA_enable => SRAM_address[6]~reg0.ENA
VGA_enable => SRAM_address[5]~reg0.ENA
VGA_enable => SRAM_address[4]~reg0.ENA
VGA_enable => SRAM_address[3]~reg0.ENA
VGA_enable => SRAM_address[2]~reg0.ENA
VGA_enable => SRAM_address[1]~reg0.ENA
VGA_enable => SRAM_address[0]~reg0.ENA
VGA_enable => VGA_sram_data[2][15].ENA
VGA_enable => VGA_sram_data[2][14].ENA
VGA_enable => VGA_sram_data[2][13].ENA
VGA_enable => VGA_sram_data[2][12].ENA
VGA_enable => VGA_sram_data[2][11].ENA
VGA_enable => VGA_sram_data[2][10].ENA
VGA_enable => VGA_sram_data[2][9].ENA
VGA_enable => VGA_sram_data[2][8].ENA
VGA_enable => VGA_sram_data[2][7].ENA
VGA_enable => VGA_sram_data[2][6].ENA
VGA_enable => VGA_sram_data[2][5].ENA
VGA_enable => VGA_sram_data[2][4].ENA
VGA_enable => VGA_sram_data[2][3].ENA
VGA_enable => VGA_sram_data[2][2].ENA
VGA_enable => VGA_sram_data[2][1].ENA
VGA_enable => VGA_sram_data[2][0].ENA
VGA_enable => VGA_sram_data[1][15].ENA
VGA_enable => VGA_sram_data[1][14].ENA
VGA_enable => VGA_sram_data[1][13].ENA
VGA_enable => VGA_sram_data[1][12].ENA
VGA_enable => VGA_sram_data[1][11].ENA
VGA_enable => VGA_sram_data[1][10].ENA
VGA_enable => VGA_sram_data[1][9].ENA
VGA_enable => VGA_sram_data[1][8].ENA
VGA_enable => VGA_sram_data[1][7].ENA
VGA_enable => VGA_sram_data[1][6].ENA
VGA_enable => VGA_sram_data[1][5].ENA
VGA_enable => VGA_sram_data[1][4].ENA
VGA_enable => VGA_sram_data[1][3].ENA
VGA_enable => VGA_sram_data[1][2].ENA
VGA_enable => VGA_sram_data[1][1].ENA
VGA_enable => VGA_sram_data[1][0].ENA
VGA_enable => VGA_sram_data[0][15].ENA
VGA_enable => VGA_sram_data[0][14].ENA
VGA_enable => VGA_sram_data[0][13].ENA
VGA_enable => VGA_sram_data[0][12].ENA
VGA_enable => VGA_sram_data[0][11].ENA
VGA_enable => VGA_sram_data[0][10].ENA
VGA_enable => VGA_sram_data[0][9].ENA
VGA_enable => VGA_sram_data[0][8].ENA
VGA_enable => VGA_sram_data[0][7].ENA
VGA_enable => VGA_sram_data[0][6].ENA
VGA_enable => VGA_sram_data[0][5].ENA
VGA_enable => VGA_sram_data[0][4].ENA
VGA_enable => VGA_sram_data[0][3].ENA
VGA_enable => VGA_sram_data[0][2].ENA
VGA_enable => VGA_sram_data[0][1].ENA
SRAM_base_address[0] => SRAM_address.DATAB
SRAM_base_address[1] => SRAM_address.DATAB
SRAM_base_address[2] => SRAM_address.DATAB
SRAM_base_address[3] => SRAM_address.DATAB
SRAM_base_address[4] => SRAM_address.DATAB
SRAM_base_address[5] => SRAM_address.DATAB
SRAM_base_address[6] => SRAM_address.DATAB
SRAM_base_address[7] => SRAM_address.DATAB
SRAM_base_address[8] => SRAM_address.DATAB
SRAM_base_address[9] => SRAM_address.DATAB
SRAM_base_address[10] => SRAM_address.DATAB
SRAM_base_address[11] => SRAM_address.DATAB
SRAM_base_address[12] => SRAM_address.DATAB
SRAM_base_address[13] => SRAM_address.DATAB
SRAM_base_address[14] => SRAM_address.DATAB
SRAM_base_address[15] => SRAM_address.DATAB
SRAM_base_address[16] => SRAM_address.DATAB
SRAM_base_address[17] => SRAM_address.DATAB
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
VGA_CLOCK_O <= VGA_Controller:VGA_unit.oVGA_CLOCK
VGA_HSYNC_O <= VGA_Controller:VGA_unit.oVGA_H_SYNC
VGA_VSYNC_O <= VGA_Controller:VGA_unit.oVGA_V_SYNC
VGA_BLANK_O <= VGA_Controller:VGA_unit.oVGA_BLANK
VGA_SYNC_O <= VGA_Controller:VGA_unit.oVGA_SYNC
VGA_RED_O[0] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[1] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[2] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[3] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[4] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[5] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[6] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[7] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[8] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[9] <= VGA_Controller:VGA_unit.oVGA_R
VGA_GREEN_O[0] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[1] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[2] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[3] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[4] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[5] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[6] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[7] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[8] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[9] <= VGA_Controller:VGA_unit.oVGA_G
VGA_BLUE_O[0] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[1] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[2] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[3] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[4] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[5] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[6] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[7] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[8] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[9] <= VGA_Controller:VGA_unit.oVGA_B


|project|VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit
Clock => oVGA_B[0]~reg0.CLK
Clock => oVGA_B[1]~reg0.CLK
Clock => oVGA_B[2]~reg0.CLK
Clock => oVGA_B[3]~reg0.CLK
Clock => oVGA_B[4]~reg0.CLK
Clock => oVGA_B[5]~reg0.CLK
Clock => oVGA_B[6]~reg0.CLK
Clock => oVGA_B[7]~reg0.CLK
Clock => oVGA_B[8]~reg0.CLK
Clock => oVGA_B[9]~reg0.CLK
Clock => oVGA_G[0]~reg0.CLK
Clock => oVGA_G[1]~reg0.CLK
Clock => oVGA_G[2]~reg0.CLK
Clock => oVGA_G[3]~reg0.CLK
Clock => oVGA_G[4]~reg0.CLK
Clock => oVGA_G[5]~reg0.CLK
Clock => oVGA_G[6]~reg0.CLK
Clock => oVGA_G[7]~reg0.CLK
Clock => oVGA_G[8]~reg0.CLK
Clock => oVGA_G[9]~reg0.CLK
Clock => oVGA_R[0]~reg0.CLK
Clock => oVGA_R[1]~reg0.CLK
Clock => oVGA_R[2]~reg0.CLK
Clock => oVGA_R[3]~reg0.CLK
Clock => oVGA_R[4]~reg0.CLK
Clock => oVGA_R[5]~reg0.CLK
Clock => oVGA_R[6]~reg0.CLK
Clock => oVGA_R[7]~reg0.CLK
Clock => oVGA_R[8]~reg0.CLK
Clock => oVGA_R[9]~reg0.CLK
Clock => oVGA_V_SYNC~reg0.CLK
Clock => V_Cont[0].CLK
Clock => V_Cont[1].CLK
Clock => V_Cont[2].CLK
Clock => V_Cont[3].CLK
Clock => V_Cont[4].CLK
Clock => V_Cont[5].CLK
Clock => V_Cont[6].CLK
Clock => V_Cont[7].CLK
Clock => V_Cont[8].CLK
Clock => V_Cont[9].CLK
Clock => oVGA_H_SYNC~reg0.CLK
Clock => H_Cont[0].CLK
Clock => H_Cont[1].CLK
Clock => H_Cont[2].CLK
Clock => H_Cont[3].CLK
Clock => H_Cont[4].CLK
Clock => H_Cont[5].CLK
Clock => H_Cont[6].CLK
Clock => H_Cont[7].CLK
Clock => H_Cont[8].CLK
Clock => H_Cont[9].CLK
Clock => counter_enable.CLK
Clock => oVGA_CLOCK.DATAIN
Resetn => oVGA_B[0]~reg0.ACLR
Resetn => oVGA_B[1]~reg0.ACLR
Resetn => oVGA_B[2]~reg0.ACLR
Resetn => oVGA_B[3]~reg0.ACLR
Resetn => oVGA_B[4]~reg0.ACLR
Resetn => oVGA_B[5]~reg0.ACLR
Resetn => oVGA_B[6]~reg0.ACLR
Resetn => oVGA_B[7]~reg0.ACLR
Resetn => oVGA_B[8]~reg0.ACLR
Resetn => oVGA_B[9]~reg0.ACLR
Resetn => oVGA_G[0]~reg0.ACLR
Resetn => oVGA_G[1]~reg0.ACLR
Resetn => oVGA_G[2]~reg0.ACLR
Resetn => oVGA_G[3]~reg0.ACLR
Resetn => oVGA_G[4]~reg0.ACLR
Resetn => oVGA_G[5]~reg0.ACLR
Resetn => oVGA_G[6]~reg0.ACLR
Resetn => oVGA_G[7]~reg0.ACLR
Resetn => oVGA_G[8]~reg0.ACLR
Resetn => oVGA_G[9]~reg0.ACLR
Resetn => oVGA_R[0]~reg0.ACLR
Resetn => oVGA_R[1]~reg0.ACLR
Resetn => oVGA_R[2]~reg0.ACLR
Resetn => oVGA_R[3]~reg0.ACLR
Resetn => oVGA_R[4]~reg0.ACLR
Resetn => oVGA_R[5]~reg0.ACLR
Resetn => oVGA_R[6]~reg0.ACLR
Resetn => oVGA_R[7]~reg0.ACLR
Resetn => oVGA_R[8]~reg0.ACLR
Resetn => oVGA_R[9]~reg0.ACLR
Resetn => oVGA_H_SYNC~reg0.ACLR
Resetn => H_Cont[0].ACLR
Resetn => H_Cont[1].ACLR
Resetn => H_Cont[2].ACLR
Resetn => H_Cont[3].ACLR
Resetn => H_Cont[4].ACLR
Resetn => H_Cont[5].ACLR
Resetn => H_Cont[6].ACLR
Resetn => H_Cont[7].ACLR
Resetn => H_Cont[8].ACLR
Resetn => H_Cont[9].ACLR
Resetn => oVGA_V_SYNC~reg0.ACLR
Resetn => V_Cont[0].ACLR
Resetn => V_Cont[1].ACLR
Resetn => V_Cont[2].ACLR
Resetn => V_Cont[3].ACLR
Resetn => V_Cont[4].ACLR
Resetn => V_Cont[5].ACLR
Resetn => V_Cont[6].ACLR
Resetn => V_Cont[7].ACLR
Resetn => V_Cont[8].ACLR
Resetn => V_Cont[9].ACLR
Resetn => counter_enable.ACLR
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oCoord_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= Clock.DB_MAX_OUTPUT_PORT_TYPE


|project|UART_SRAM_interface:UART_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
UART_RX_I => UART_RX_I.IN1
Initialize => UART_rx_enable.OUTPUTSELECT
Initialize => UART_rx_unload_data.OUTPUTSELECT
Initialize => SRAM_we_n.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_rx_enable.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[1] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[2] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[3] <= UART_Receive_Controller:UART_RX.Frame_error


|project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX
Clock_50 => RX_data_in.CLK
Clock_50 => Empty~reg0.CLK
Clock_50 => Overrun~reg0.CLK
Clock_50 => Frame_error[0]~reg0.CLK
Clock_50 => Frame_error[1]~reg0.CLK
Clock_50 => Frame_error[2]~reg0.CLK
Clock_50 => Frame_error[3]~reg0.CLK
Clock_50 => data_count[0].CLK
Clock_50 => data_count[1].CLK
Clock_50 => data_count[2].CLK
Clock_50 => clock_count[0].CLK
Clock_50 => clock_count[1].CLK
Clock_50 => clock_count[2].CLK
Clock_50 => clock_count[3].CLK
Clock_50 => clock_count[4].CLK
Clock_50 => clock_count[5].CLK
Clock_50 => clock_count[6].CLK
Clock_50 => clock_count[7].CLK
Clock_50 => clock_count[8].CLK
Clock_50 => clock_count[9].CLK
Clock_50 => RX_data[0]~reg0.CLK
Clock_50 => RX_data[1]~reg0.CLK
Clock_50 => RX_data[2]~reg0.CLK
Clock_50 => RX_data[3]~reg0.CLK
Clock_50 => RX_data[4]~reg0.CLK
Clock_50 => RX_data[5]~reg0.CLK
Clock_50 => RX_data[6]~reg0.CLK
Clock_50 => RX_data[7]~reg0.CLK
Clock_50 => data_buffer[0].CLK
Clock_50 => data_buffer[1].CLK
Clock_50 => data_buffer[2].CLK
Clock_50 => data_buffer[3].CLK
Clock_50 => data_buffer[4].CLK
Clock_50 => data_buffer[5].CLK
Clock_50 => data_buffer[6].CLK
Clock_50 => data_buffer[7].CLK
Clock_50 => RXC_state~5.DATAIN
Resetn => RX_data_in.ACLR
Resetn => Empty~reg0.PRESET
Resetn => Overrun~reg0.ACLR
Resetn => Frame_error[0]~reg0.ACLR
Resetn => Frame_error[1]~reg0.ACLR
Resetn => Frame_error[2]~reg0.ACLR
Resetn => Frame_error[3]~reg0.ACLR
Resetn => data_count[0].ACLR
Resetn => data_count[1].ACLR
Resetn => data_count[2].ACLR
Resetn => clock_count[0].ACLR
Resetn => clock_count[1].ACLR
Resetn => clock_count[2].ACLR
Resetn => clock_count[3].ACLR
Resetn => clock_count[4].ACLR
Resetn => clock_count[5].ACLR
Resetn => clock_count[6].ACLR
Resetn => clock_count[7].ACLR
Resetn => clock_count[8].ACLR
Resetn => clock_count[9].ACLR
Resetn => RX_data[0]~reg0.ACLR
Resetn => RX_data[1]~reg0.ACLR
Resetn => RX_data[2]~reg0.ACLR
Resetn => RX_data[3]~reg0.ACLR
Resetn => RX_data[4]~reg0.ACLR
Resetn => RX_data[5]~reg0.ACLR
Resetn => RX_data[6]~reg0.ACLR
Resetn => RX_data[7]~reg0.ACLR
Resetn => data_buffer[0].ACLR
Resetn => data_buffer[1].ACLR
Resetn => data_buffer[2].ACLR
Resetn => data_buffer[3].ACLR
Resetn => data_buffer[4].ACLR
Resetn => data_buffer[5].ACLR
Resetn => data_buffer[6].ACLR
Resetn => data_buffer[7].ACLR
Resetn => RXC_state~7.DATAIN
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Overrun.OUTPUTSELECT
Unload_data => Empty.OUTPUTSELECT
RX_data[0] <= RX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[1] <= RX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[2] <= RX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[3] <= RX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[4] <= RX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[5] <= RX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[6] <= RX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[7] <= RX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
Overrun <= Overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= Frame_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[1] <= Frame_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[2] <= Frame_error[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[3] <= Frame_error[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_I => RX_data_in.DATAIN


|project|SRAM_Controller:SRAM_unit
Clock_50 => Clock_50.IN1
Resetn => SRAM_ready.IN1
Resetn => _.IN1
Resetn => SRAM_write_data_buf[0].ACLR
Resetn => SRAM_write_data_buf[1].ACLR
Resetn => SRAM_write_data_buf[2].ACLR
Resetn => SRAM_write_data_buf[3].ACLR
Resetn => SRAM_write_data_buf[4].ACLR
Resetn => SRAM_write_data_buf[5].ACLR
Resetn => SRAM_write_data_buf[6].ACLR
Resetn => SRAM_write_data_buf[7].ACLR
Resetn => SRAM_write_data_buf[8].ACLR
Resetn => SRAM_write_data_buf[9].ACLR
Resetn => SRAM_write_data_buf[10].ACLR
Resetn => SRAM_write_data_buf[11].ACLR
Resetn => SRAM_write_data_buf[12].ACLR
Resetn => SRAM_write_data_buf[13].ACLR
Resetn => SRAM_write_data_buf[14].ACLR
Resetn => SRAM_write_data_buf[15].ACLR
Resetn => SRAM_WE_N_O~reg0.PRESET
Resetn => SRAM_read_data[0]~reg0.ACLR
Resetn => SRAM_read_data[1]~reg0.ACLR
Resetn => SRAM_read_data[2]~reg0.ACLR
Resetn => SRAM_read_data[3]~reg0.ACLR
Resetn => SRAM_read_data[4]~reg0.ACLR
Resetn => SRAM_read_data[5]~reg0.ACLR
Resetn => SRAM_read_data[6]~reg0.ACLR
Resetn => SRAM_read_data[7]~reg0.ACLR
Resetn => SRAM_read_data[8]~reg0.ACLR
Resetn => SRAM_read_data[9]~reg0.ACLR
Resetn => SRAM_read_data[10]~reg0.ACLR
Resetn => SRAM_read_data[11]~reg0.ACLR
Resetn => SRAM_read_data[12]~reg0.ACLR
Resetn => SRAM_read_data[13]~reg0.ACLR
Resetn => SRAM_read_data[14]~reg0.ACLR
Resetn => SRAM_read_data[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[0]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[1]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[2]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[3]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[4]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[5]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[6]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[7]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[8]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[9]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[10]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[11]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[12]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[13]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[14]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[16]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[17]~reg0.ACLR
Resetn => SRAM_CE_N_O~reg0.PRESET
Resetn => SRAM_UB_N_O~reg0.ACLR
SRAM_address[0] => SRAM_ADDRESS_O[0]~reg0.DATAIN
SRAM_address[1] => SRAM_ADDRESS_O[1]~reg0.DATAIN
SRAM_address[2] => SRAM_ADDRESS_O[2]~reg0.DATAIN
SRAM_address[3] => SRAM_ADDRESS_O[3]~reg0.DATAIN
SRAM_address[4] => SRAM_ADDRESS_O[4]~reg0.DATAIN
SRAM_address[5] => SRAM_ADDRESS_O[5]~reg0.DATAIN
SRAM_address[6] => SRAM_ADDRESS_O[6]~reg0.DATAIN
SRAM_address[7] => SRAM_ADDRESS_O[7]~reg0.DATAIN
SRAM_address[8] => SRAM_ADDRESS_O[8]~reg0.DATAIN
SRAM_address[9] => SRAM_ADDRESS_O[9]~reg0.DATAIN
SRAM_address[10] => SRAM_ADDRESS_O[10]~reg0.DATAIN
SRAM_address[11] => SRAM_ADDRESS_O[11]~reg0.DATAIN
SRAM_address[12] => SRAM_ADDRESS_O[12]~reg0.DATAIN
SRAM_address[13] => SRAM_ADDRESS_O[13]~reg0.DATAIN
SRAM_address[14] => SRAM_ADDRESS_O[14]~reg0.DATAIN
SRAM_address[15] => SRAM_ADDRESS_O[15]~reg0.DATAIN
SRAM_address[16] => SRAM_ADDRESS_O[16]~reg0.DATAIN
SRAM_address[17] => SRAM_ADDRESS_O[17]~reg0.DATAIN
SRAM_write_data[0] => SRAM_write_data_buf[0].DATAIN
SRAM_write_data[1] => SRAM_write_data_buf[1].DATAIN
SRAM_write_data[2] => SRAM_write_data_buf[2].DATAIN
SRAM_write_data[3] => SRAM_write_data_buf[3].DATAIN
SRAM_write_data[4] => SRAM_write_data_buf[4].DATAIN
SRAM_write_data[5] => SRAM_write_data_buf[5].DATAIN
SRAM_write_data[6] => SRAM_write_data_buf[6].DATAIN
SRAM_write_data[7] => SRAM_write_data_buf[7].DATAIN
SRAM_write_data[8] => SRAM_write_data_buf[8].DATAIN
SRAM_write_data[9] => SRAM_write_data_buf[9].DATAIN
SRAM_write_data[10] => SRAM_write_data_buf[10].DATAIN
SRAM_write_data[11] => SRAM_write_data_buf[11].DATAIN
SRAM_write_data[12] => SRAM_write_data_buf[12].DATAIN
SRAM_write_data[13] => SRAM_write_data_buf[13].DATAIN
SRAM_write_data[14] => SRAM_write_data_buf[14].DATAIN
SRAM_write_data[15] => SRAM_write_data_buf[15].DATAIN
SRAM_we_n => SRAM_WE_N_O~reg0.DATAIN
SRAM_read_data[0] <= SRAM_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ready <= SRAM_ready.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA_IO[0] <> SRAM_DATA_IO[0]
SRAM_DATA_IO[1] <> SRAM_DATA_IO[1]
SRAM_DATA_IO[2] <> SRAM_DATA_IO[2]
SRAM_DATA_IO[3] <> SRAM_DATA_IO[3]
SRAM_DATA_IO[4] <> SRAM_DATA_IO[4]
SRAM_DATA_IO[5] <> SRAM_DATA_IO[5]
SRAM_DATA_IO[6] <> SRAM_DATA_IO[6]
SRAM_DATA_IO[7] <> SRAM_DATA_IO[7]
SRAM_DATA_IO[8] <> SRAM_DATA_IO[8]
SRAM_DATA_IO[9] <> SRAM_DATA_IO[9]
SRAM_DATA_IO[10] <> SRAM_DATA_IO[10]
SRAM_DATA_IO[11] <> SRAM_DATA_IO[11]
SRAM_DATA_IO[12] <> SRAM_DATA_IO[12]
SRAM_DATA_IO[13] <> SRAM_DATA_IO[13]
SRAM_DATA_IO[14] <> SRAM_DATA_IO[14]
SRAM_DATA_IO[15] <> SRAM_DATA_IO[15]
SRAM_ADDRESS_O[0] <= SRAM_ADDRESS_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[1] <= SRAM_ADDRESS_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[2] <= SRAM_ADDRESS_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[3] <= SRAM_ADDRESS_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[4] <= SRAM_ADDRESS_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[5] <= SRAM_ADDRESS_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[6] <= SRAM_ADDRESS_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[7] <= SRAM_ADDRESS_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[8] <= SRAM_ADDRESS_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[9] <= SRAM_ADDRESS_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[10] <= SRAM_ADDRESS_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[11] <= SRAM_ADDRESS_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[12] <= SRAM_ADDRESS_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[13] <= SRAM_ADDRESS_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[14] <= SRAM_ADDRESS_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[15] <= SRAM_ADDRESS_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[16] <= SRAM_ADDRESS_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[17] <= SRAM_ADDRESS_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N_O <= SRAM_WE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|project|milestone2:milestone2_unit
clock => clock.IN3
Resetn => flag1.ACLR
Resetn => data5[0].ACLR
Resetn => data5[1].ACLR
Resetn => data5[2].ACLR
Resetn => data5[3].ACLR
Resetn => data5[4].ACLR
Resetn => data5[5].ACLR
Resetn => data5[6].ACLR
Resetn => data5[7].ACLR
Resetn => data5[8].ACLR
Resetn => data5[9].ACLR
Resetn => data5[10].ACLR
Resetn => data5[11].ACLR
Resetn => data5[12].ACLR
Resetn => data5[13].ACLR
Resetn => data5[14].ACLR
Resetn => data5[15].ACLR
Resetn => data4[0].ACLR
Resetn => data4[1].ACLR
Resetn => data4[2].ACLR
Resetn => data4[3].ACLR
Resetn => data4[4].ACLR
Resetn => data4[5].ACLR
Resetn => data4[6].ACLR
Resetn => data4[7].ACLR
Resetn => data4[8].ACLR
Resetn => data4[9].ACLR
Resetn => data4[10].ACLR
Resetn => data4[11].ACLR
Resetn => data4[12].ACLR
Resetn => data4[13].ACLR
Resetn => data4[14].ACLR
Resetn => data4[15].ACLR
Resetn => data4[16].ACLR
Resetn => data4[17].ACLR
Resetn => data4[18].ACLR
Resetn => data4[19].ACLR
Resetn => data4[20].ACLR
Resetn => data4[21].ACLR
Resetn => data4[22].ACLR
Resetn => data4[23].ACLR
Resetn => data4[24].ACLR
Resetn => data4[25].ACLR
Resetn => data4[26].ACLR
Resetn => data4[27].ACLR
Resetn => data4[28].ACLR
Resetn => data4[29].ACLR
Resetn => data4[30].ACLR
Resetn => data4[31].ACLR
Resetn => data4[32].ACLR
Resetn => data4[33].ACLR
Resetn => data4[34].ACLR
Resetn => data4[35].ACLR
Resetn => data4[36].ACLR
Resetn => data4[37].ACLR
Resetn => data4[38].ACLR
Resetn => data4[39].ACLR
Resetn => data4[40].ACLR
Resetn => data4[41].ACLR
Resetn => data4[42].ACLR
Resetn => data4[43].ACLR
Resetn => data4[44].ACLR
Resetn => data4[45].ACLR
Resetn => data4[46].ACLR
Resetn => data4[47].ACLR
Resetn => data4[48].ACLR
Resetn => data4[49].ACLR
Resetn => data4[50].ACLR
Resetn => data4[51].ACLR
Resetn => data4[52].ACLR
Resetn => data4[53].ACLR
Resetn => data4[54].ACLR
Resetn => data4[55].ACLR
Resetn => data4[56].ACLR
Resetn => data4[57].ACLR
Resetn => data4[58].ACLR
Resetn => data4[59].ACLR
Resetn => data4[60].ACLR
Resetn => data4[61].ACLR
Resetn => data4[62].ACLR
Resetn => data4[63].ACLR
Resetn => data3[0].ACLR
Resetn => data3[1].ACLR
Resetn => data3[2].ACLR
Resetn => data3[3].ACLR
Resetn => data3[4].ACLR
Resetn => data3[5].ACLR
Resetn => data3[6].ACLR
Resetn => data3[7].ACLR
Resetn => data3[8].ACLR
Resetn => data3[9].ACLR
Resetn => data3[10].ACLR
Resetn => data3[11].ACLR
Resetn => data3[12].ACLR
Resetn => data3[13].ACLR
Resetn => data3[14].ACLR
Resetn => data3[15].ACLR
Resetn => data3[16].ACLR
Resetn => data3[17].ACLR
Resetn => data3[18].ACLR
Resetn => data3[19].ACLR
Resetn => data3[20].ACLR
Resetn => data3[21].ACLR
Resetn => data3[22].ACLR
Resetn => data3[23].ACLR
Resetn => data3[24].ACLR
Resetn => data3[25].ACLR
Resetn => data3[26].ACLR
Resetn => data3[27].ACLR
Resetn => data3[28].ACLR
Resetn => data3[29].ACLR
Resetn => data3[30].ACLR
Resetn => data3[31].ACLR
Resetn => data3[32].ACLR
Resetn => data3[33].ACLR
Resetn => data3[34].ACLR
Resetn => data3[35].ACLR
Resetn => data3[36].ACLR
Resetn => data3[37].ACLR
Resetn => data3[38].ACLR
Resetn => data3[39].ACLR
Resetn => data3[40].ACLR
Resetn => data3[41].ACLR
Resetn => data3[42].ACLR
Resetn => data3[43].ACLR
Resetn => data3[44].ACLR
Resetn => data3[45].ACLR
Resetn => data3[46].ACLR
Resetn => data3[47].ACLR
Resetn => data3[48].ACLR
Resetn => data3[49].ACLR
Resetn => data3[50].ACLR
Resetn => data3[51].ACLR
Resetn => data3[52].ACLR
Resetn => data3[53].ACLR
Resetn => data3[54].ACLR
Resetn => data3[55].ACLR
Resetn => data3[56].ACLR
Resetn => data3[57].ACLR
Resetn => data3[58].ACLR
Resetn => data3[59].ACLR
Resetn => data3[60].ACLR
Resetn => data3[61].ACLR
Resetn => data3[62].ACLR
Resetn => data3[63].ACLR
Resetn => data2[0].ACLR
Resetn => data2[1].ACLR
Resetn => data2[2].ACLR
Resetn => data2[3].ACLR
Resetn => data2[4].ACLR
Resetn => data2[5].ACLR
Resetn => data2[6].ACLR
Resetn => data2[7].ACLR
Resetn => data2[8].ACLR
Resetn => data2[9].ACLR
Resetn => data2[10].ACLR
Resetn => data2[11].ACLR
Resetn => data2[12].ACLR
Resetn => data2[13].ACLR
Resetn => data2[14].ACLR
Resetn => data2[15].ACLR
Resetn => data2[16].ACLR
Resetn => data2[17].ACLR
Resetn => data2[18].ACLR
Resetn => data2[19].ACLR
Resetn => data2[20].ACLR
Resetn => data2[21].ACLR
Resetn => data2[22].ACLR
Resetn => data2[23].ACLR
Resetn => data2[24].ACLR
Resetn => data2[25].ACLR
Resetn => data2[26].ACLR
Resetn => data2[27].ACLR
Resetn => data2[28].ACLR
Resetn => data2[29].ACLR
Resetn => data2[30].ACLR
Resetn => data2[31].ACLR
Resetn => data2[32].ACLR
Resetn => data2[33].ACLR
Resetn => data2[34].ACLR
Resetn => data2[35].ACLR
Resetn => data2[36].ACLR
Resetn => data2[37].ACLR
Resetn => data2[38].ACLR
Resetn => data2[39].ACLR
Resetn => data2[40].ACLR
Resetn => data2[41].ACLR
Resetn => data2[42].ACLR
Resetn => data2[43].ACLR
Resetn => data2[44].ACLR
Resetn => data2[45].ACLR
Resetn => data2[46].ACLR
Resetn => data2[47].ACLR
Resetn => data2[48].ACLR
Resetn => data2[49].ACLR
Resetn => data2[50].ACLR
Resetn => data2[51].ACLR
Resetn => data2[52].ACLR
Resetn => data2[53].ACLR
Resetn => data2[54].ACLR
Resetn => data2[55].ACLR
Resetn => data2[56].ACLR
Resetn => data2[57].ACLR
Resetn => data2[58].ACLR
Resetn => data2[59].ACLR
Resetn => data2[60].ACLR
Resetn => data2[61].ACLR
Resetn => data2[62].ACLR
Resetn => data2[63].ACLR
Resetn => data[0].ACLR
Resetn => data[1].ACLR
Resetn => data[2].ACLR
Resetn => data[3].ACLR
Resetn => data[4].ACLR
Resetn => data[5].ACLR
Resetn => data[6].ACLR
Resetn => data[7].ACLR
Resetn => data[8].ACLR
Resetn => data[9].ACLR
Resetn => data[10].ACLR
Resetn => data[11].ACLR
Resetn => data[12].ACLR
Resetn => data[13].ACLR
Resetn => data[14].ACLR
Resetn => data[15].ACLR
Resetn => data[16].ACLR
Resetn => data[17].ACLR
Resetn => data[18].ACLR
Resetn => data[19].ACLR
Resetn => data[20].ACLR
Resetn => data[21].ACLR
Resetn => data[22].ACLR
Resetn => data[23].ACLR
Resetn => data[24].ACLR
Resetn => data[25].ACLR
Resetn => data[26].ACLR
Resetn => data[27].ACLR
Resetn => data[28].ACLR
Resetn => data[29].ACLR
Resetn => data[30].ACLR
Resetn => data[31].ACLR
Resetn => data[32].ACLR
Resetn => data[33].ACLR
Resetn => data[34].ACLR
Resetn => data[35].ACLR
Resetn => data[36].ACLR
Resetn => data[37].ACLR
Resetn => data[38].ACLR
Resetn => data[39].ACLR
Resetn => data[40].ACLR
Resetn => data[41].ACLR
Resetn => data[42].ACLR
Resetn => data[43].ACLR
Resetn => data[44].ACLR
Resetn => data[45].ACLR
Resetn => data[46].ACLR
Resetn => data[47].ACLR
Resetn => data[48].ACLR
Resetn => data[49].ACLR
Resetn => data[50].ACLR
Resetn => data[51].ACLR
Resetn => data[52].ACLR
Resetn => data[53].ACLR
Resetn => data[54].ACLR
Resetn => data[55].ACLR
Resetn => data[56].ACLR
Resetn => data[57].ACLR
Resetn => data[58].ACLR
Resetn => data[59].ACLR
Resetn => data[60].ACLR
Resetn => data[61].ACLR
Resetn => data[62].ACLR
Resetn => data[63].ACLR
Resetn => adress_counter3[0].ACLR
Resetn => adress_counter3[1].ACLR
Resetn => adress_counter3[2].ACLR
Resetn => adress_counter3[3].ACLR
Resetn => adress_counter3[4].ACLR
Resetn => adress_counter3[5].ACLR
Resetn => adress_counter3[6].ACLR
Resetn => adress_counter3[7].ACLR
Resetn => adress_counter3[8].ACLR
Resetn => adress_counter3[9].ACLR
Resetn => adress_counter3[10].ACLR
Resetn => adress_counter3[11].ACLR
Resetn => adress_counter3[12].ACLR
Resetn => adress_counter3[13].ACLR
Resetn => adress_counter3[14].ACLR
Resetn => adress_counter3[15].ACLR
Resetn => adress_counter3[16].ACLR
Resetn => adress_counter3[17].ACLR
Resetn => adress_counter3[18].ACLR
Resetn => adress_counter3[19].ACLR
Resetn => adress_counter3[20].ACLR
Resetn => adress_counter3[21].ACLR
Resetn => adress_counter3[22].ACLR
Resetn => adress_counter3[23].ACLR
Resetn => adress_counter3[24].ACLR
Resetn => adress_counter3[25].ACLR
Resetn => adress_counter3[26].ACLR
Resetn => adress_counter3[27].ACLR
Resetn => adress_counter3[28].ACLR
Resetn => adress_counter3[29].ACLR
Resetn => adress_counter3[30].ACLR
Resetn => adress_counter3[31].ACLR
Resetn => adress_counter3[32].ACLR
Resetn => adress_counter3[33].ACLR
Resetn => adress_counter3[34].ACLR
Resetn => adress_counter3[35].ACLR
Resetn => adress_counter3[36].ACLR
Resetn => adress_counter3[37].ACLR
Resetn => adress_counter3[38].ACLR
Resetn => adress_counter3[39].ACLR
Resetn => adress_counter3[40].ACLR
Resetn => adress_counter3[41].ACLR
Resetn => adress_counter3[42].ACLR
Resetn => adress_counter3[43].ACLR
Resetn => adress_counter3[44].ACLR
Resetn => adress_counter3[45].ACLR
Resetn => adress_counter3[46].ACLR
Resetn => adress_counter3[47].ACLR
Resetn => adress_counter3[48].ACLR
Resetn => adress_counter3[49].ACLR
Resetn => adress_counter3[50].ACLR
Resetn => adress_counter3[51].ACLR
Resetn => adress_counter3[52].ACLR
Resetn => adress_counter3[53].ACLR
Resetn => adress_counter3[54].ACLR
Resetn => adress_counter3[55].ACLR
Resetn => adress_counter3[56].ACLR
Resetn => adress_counter3[57].ACLR
Resetn => adress_counter3[58].ACLR
Resetn => adress_counter3[59].ACLR
Resetn => adress_counter3[60].ACLR
Resetn => adress_counter3[61].ACLR
Resetn => adress_counter3[62].ACLR
Resetn => adress_counter3[63].ACLR
Resetn => adress_counter2[0].ACLR
Resetn => adress_counter2[1].ACLR
Resetn => adress_counter2[2].ACLR
Resetn => adress_counter2[3].ACLR
Resetn => adress_counter2[4].ACLR
Resetn => adress_counter2[5].ACLR
Resetn => adress_counter2[6].ACLR
Resetn => adress_counter2[7].ACLR
Resetn => adress_counter2[8].ACLR
Resetn => adress_counter2[9].ACLR
Resetn => adress_counter2[10].ACLR
Resetn => adress_counter2[11].ACLR
Resetn => adress_counter2[12].ACLR
Resetn => adress_counter2[13].ACLR
Resetn => adress_counter2[14].ACLR
Resetn => adress_counter2[15].ACLR
Resetn => adress_counter2[16].ACLR
Resetn => adress_counter2[17].ACLR
Resetn => adress_counter2[18].ACLR
Resetn => adress_counter2[19].ACLR
Resetn => adress_counter2[20].ACLR
Resetn => adress_counter2[21].ACLR
Resetn => adress_counter2[22].ACLR
Resetn => adress_counter2[23].ACLR
Resetn => adress_counter2[24].ACLR
Resetn => adress_counter2[25].ACLR
Resetn => adress_counter2[26].ACLR
Resetn => adress_counter2[27].ACLR
Resetn => adress_counter2[28].ACLR
Resetn => adress_counter2[29].ACLR
Resetn => adress_counter2[30].ACLR
Resetn => adress_counter2[31].ACLR
Resetn => adress_counter2[32].ACLR
Resetn => adress_counter2[33].ACLR
Resetn => adress_counter2[34].ACLR
Resetn => adress_counter2[35].ACLR
Resetn => adress_counter2[36].ACLR
Resetn => adress_counter2[37].ACLR
Resetn => adress_counter2[38].ACLR
Resetn => adress_counter2[39].ACLR
Resetn => adress_counter2[40].ACLR
Resetn => adress_counter2[41].ACLR
Resetn => adress_counter2[42].ACLR
Resetn => adress_counter2[43].ACLR
Resetn => adress_counter2[44].ACLR
Resetn => adress_counter2[45].ACLR
Resetn => adress_counter2[46].ACLR
Resetn => adress_counter2[47].ACLR
Resetn => adress_counter2[48].ACLR
Resetn => adress_counter2[49].ACLR
Resetn => adress_counter2[50].ACLR
Resetn => adress_counter2[51].ACLR
Resetn => adress_counter2[52].ACLR
Resetn => adress_counter2[53].ACLR
Resetn => adress_counter2[54].ACLR
Resetn => adress_counter2[55].ACLR
Resetn => adress_counter2[56].ACLR
Resetn => adress_counter2[57].ACLR
Resetn => adress_counter2[58].ACLR
Resetn => adress_counter2[59].ACLR
Resetn => adress_counter2[60].ACLR
Resetn => adress_counter2[61].ACLR
Resetn => adress_counter2[62].ACLR
Resetn => adress_counter2[63].ACLR
Resetn => adress_counter[0].ACLR
Resetn => adress_counter[1].ACLR
Resetn => adress_counter[2].ACLR
Resetn => adress_counter[3].ACLR
Resetn => adress_counter[4].ACLR
Resetn => adress_counter[5].ACLR
Resetn => adress_counter[6].ACLR
Resetn => adress_counter[7].ACLR
Resetn => adress_counter[8].ACLR
Resetn => adress_counter[9].ACLR
Resetn => adress_counter[10].ACLR
Resetn => adress_counter[11].ACLR
Resetn => adress_counter[12].ACLR
Resetn => adress_counter[13].ACLR
Resetn => adress_counter[14].ACLR
Resetn => adress_counter[15].ACLR
Resetn => adress_counter[16].ACLR
Resetn => adress_counter[17].ACLR
Resetn => adress_counter[18].ACLR
Resetn => adress_counter[19].ACLR
Resetn => adress_counter[20].ACLR
Resetn => adress_counter[21].ACLR
Resetn => adress_counter[22].ACLR
Resetn => adress_counter[23].ACLR
Resetn => adress_counter[24].ACLR
Resetn => adress_counter[25].ACLR
Resetn => adress_counter[26].ACLR
Resetn => adress_counter[27].ACLR
Resetn => adress_counter[28].ACLR
Resetn => adress_counter[29].ACLR
Resetn => adress_counter[30].ACLR
Resetn => adress_counter[31].ACLR
Resetn => adress_counter[32].ACLR
Resetn => adress_counter[33].ACLR
Resetn => adress_counter[34].ACLR
Resetn => adress_counter[35].ACLR
Resetn => adress_counter[36].ACLR
Resetn => adress_counter[37].ACLR
Resetn => adress_counter[38].ACLR
Resetn => adress_counter[39].ACLR
Resetn => adress_counter[40].ACLR
Resetn => adress_counter[41].ACLR
Resetn => adress_counter[42].ACLR
Resetn => adress_counter[43].ACLR
Resetn => adress_counter[44].ACLR
Resetn => adress_counter[45].ACLR
Resetn => adress_counter[46].ACLR
Resetn => adress_counter[47].ACLR
Resetn => adress_counter[48].ACLR
Resetn => adress_counter[49].ACLR
Resetn => adress_counter[50].ACLR
Resetn => adress_counter[51].ACLR
Resetn => adress_counter[52].ACLR
Resetn => adress_counter[53].ACLR
Resetn => adress_counter[54].ACLR
Resetn => adress_counter[55].ACLR
Resetn => adress_counter[56].ACLR
Resetn => adress_counter[57].ACLR
Resetn => adress_counter[58].ACLR
Resetn => adress_counter[59].ACLR
Resetn => adress_counter[60].ACLR
Resetn => adress_counter[61].ACLR
Resetn => adress_counter[62].ACLR
Resetn => adress_counter[63].ACLR
Resetn => write_counter3[0].ACLR
Resetn => write_counter3[1].ACLR
Resetn => write_counter3[2].ACLR
Resetn => write_counter3[3].ACLR
Resetn => write_counter3[4].ACLR
Resetn => write_counter3[5].ACLR
Resetn => write_counter3[6].ACLR
Resetn => write_counter3[7].ACLR
Resetn => write_counter3[8].ACLR
Resetn => write_counter3[9].ACLR
Resetn => write_counter3[10].ACLR
Resetn => write_counter3[11].ACLR
Resetn => write_counter3[12].ACLR
Resetn => write_counter3[13].ACLR
Resetn => write_counter3[14].ACLR
Resetn => write_counter3[15].ACLR
Resetn => write_counter3[16].ACLR
Resetn => write_counter3[17].ACLR
Resetn => write_counter3[18].ACLR
Resetn => write_counter3[19].ACLR
Resetn => write_counter3[20].ACLR
Resetn => write_counter3[21].ACLR
Resetn => write_counter3[22].ACLR
Resetn => write_counter3[23].ACLR
Resetn => write_counter3[24].ACLR
Resetn => write_counter3[25].ACLR
Resetn => write_counter3[26].ACLR
Resetn => write_counter3[27].ACLR
Resetn => write_counter3[28].ACLR
Resetn => write_counter3[29].ACLR
Resetn => write_counter3[30].ACLR
Resetn => write_counter3[31].ACLR
Resetn => write_counter3[32].ACLR
Resetn => write_counter3[33].ACLR
Resetn => write_counter3[34].ACLR
Resetn => write_counter3[35].ACLR
Resetn => write_counter3[36].ACLR
Resetn => write_counter3[37].ACLR
Resetn => write_counter3[38].ACLR
Resetn => write_counter3[39].ACLR
Resetn => write_counter3[40].ACLR
Resetn => write_counter3[41].ACLR
Resetn => write_counter3[42].ACLR
Resetn => write_counter3[43].ACLR
Resetn => write_counter3[44].ACLR
Resetn => write_counter3[45].ACLR
Resetn => write_counter3[46].ACLR
Resetn => write_counter3[47].ACLR
Resetn => write_counter3[48].ACLR
Resetn => write_counter3[49].ACLR
Resetn => write_counter3[50].ACLR
Resetn => write_counter3[51].ACLR
Resetn => write_counter3[52].ACLR
Resetn => write_counter3[53].ACLR
Resetn => write_counter3[54].ACLR
Resetn => write_counter3[55].ACLR
Resetn => write_counter3[56].ACLR
Resetn => write_counter3[57].ACLR
Resetn => write_counter3[58].ACLR
Resetn => write_counter3[59].ACLR
Resetn => write_counter3[60].ACLR
Resetn => write_counter3[61].ACLR
Resetn => write_counter3[62].ACLR
Resetn => write_counter3[63].ACLR
Resetn => write_counter3[64].ACLR
Resetn => write_counter3[65].ACLR
Resetn => write_counter3[66].ACLR
Resetn => write_counter3[67].ACLR
Resetn => write_counter3[68].ACLR
Resetn => write_counter3[69].ACLR
Resetn => write_counter3[70].ACLR
Resetn => write_counter3[71].ACLR
Resetn => write_counter3[72].ACLR
Resetn => write_counter3[73].ACLR
Resetn => write_counter3[74].ACLR
Resetn => write_counter3[75].ACLR
Resetn => write_counter3[76].ACLR
Resetn => write_counter3[77].ACLR
Resetn => write_counter3[78].ACLR
Resetn => write_counter3[79].ACLR
Resetn => write_counter3[80].ACLR
Resetn => write_counter3[81].ACLR
Resetn => write_counter3[82].ACLR
Resetn => write_counter3[83].ACLR
Resetn => write_counter3[84].ACLR
Resetn => write_counter3[85].ACLR
Resetn => write_counter3[86].ACLR
Resetn => write_counter3[87].ACLR
Resetn => write_counter3[88].ACLR
Resetn => write_counter3[89].ACLR
Resetn => write_counter3[90].ACLR
Resetn => write_counter3[91].ACLR
Resetn => write_counter3[92].ACLR
Resetn => write_counter3[93].ACLR
Resetn => write_counter3[94].ACLR
Resetn => write_counter3[95].ACLR
Resetn => write_counter3[96].ACLR
Resetn => write_counter3[97].ACLR
Resetn => write_counter3[98].ACLR
Resetn => write_counter3[99].ACLR
Resetn => write_counter3[100].ACLR
Resetn => write_counter2[0].ACLR
Resetn => write_counter2[1].ACLR
Resetn => write_counter2[2].ACLR
Resetn => write_counter2[3].ACLR
Resetn => write_counter2[4].ACLR
Resetn => write_counter2[5].ACLR
Resetn => write_counter2[6].ACLR
Resetn => write_counter2[7].ACLR
Resetn => write_counter2[8].ACLR
Resetn => write_counter2[9].ACLR
Resetn => write_counter2[10].ACLR
Resetn => write_counter2[11].ACLR
Resetn => write_counter2[12].ACLR
Resetn => write_counter2[13].ACLR
Resetn => write_counter2[14].ACLR
Resetn => write_counter2[15].ACLR
Resetn => write_counter2[16].ACLR
Resetn => write_counter2[17].ACLR
Resetn => write_counter2[18].ACLR
Resetn => write_counter2[19].ACLR
Resetn => write_counter2[20].ACLR
Resetn => write_counter2[21].ACLR
Resetn => write_counter2[22].ACLR
Resetn => write_counter2[23].ACLR
Resetn => write_counter2[24].ACLR
Resetn => write_counter2[25].ACLR
Resetn => write_counter2[26].ACLR
Resetn => write_counter2[27].ACLR
Resetn => write_counter2[28].ACLR
Resetn => write_counter2[29].ACLR
Resetn => write_counter2[30].ACLR
Resetn => write_counter2[31].ACLR
Resetn => write_counter2[32].ACLR
Resetn => write_counter2[33].ACLR
Resetn => write_counter2[34].ACLR
Resetn => write_counter2[35].ACLR
Resetn => write_counter2[36].ACLR
Resetn => write_counter2[37].ACLR
Resetn => write_counter2[38].ACLR
Resetn => write_counter2[39].ACLR
Resetn => write_counter2[40].ACLR
Resetn => write_counter2[41].ACLR
Resetn => write_counter2[42].ACLR
Resetn => write_counter2[43].ACLR
Resetn => write_counter2[44].ACLR
Resetn => write_counter2[45].ACLR
Resetn => write_counter2[46].ACLR
Resetn => write_counter2[47].ACLR
Resetn => write_counter2[48].ACLR
Resetn => write_counter2[49].ACLR
Resetn => write_counter2[50].ACLR
Resetn => write_counter2[51].ACLR
Resetn => write_counter2[52].ACLR
Resetn => write_counter2[53].ACLR
Resetn => write_counter2[54].ACLR
Resetn => write_counter2[55].ACLR
Resetn => write_counter2[56].ACLR
Resetn => write_counter2[57].ACLR
Resetn => write_counter2[58].ACLR
Resetn => write_counter2[59].ACLR
Resetn => write_counter2[60].ACLR
Resetn => write_counter2[61].ACLR
Resetn => write_counter2[62].ACLR
Resetn => write_counter2[63].ACLR
Resetn => write_counter[0].ACLR
Resetn => write_counter[1].ACLR
Resetn => write_counter[2].ACLR
Resetn => write_counter[3].ACLR
Resetn => write_counter[4].ACLR
Resetn => write_counter[5].ACLR
Resetn => write_counter[6].ACLR
Resetn => write_counter[7].ACLR
Resetn => write_counter[8].ACLR
Resetn => write_counter[9].ACLR
Resetn => write_counter[10].ACLR
Resetn => write_counter[11].ACLR
Resetn => write_counter[12].ACLR
Resetn => write_counter[13].ACLR
Resetn => write_counter[14].ACLR
Resetn => write_counter[15].ACLR
Resetn => write_counter[16].ACLR
Resetn => write_counter[17].ACLR
Resetn => write_counter[18].ACLR
Resetn => write_counter[19].ACLR
Resetn => write_counter[20].ACLR
Resetn => write_counter[21].ACLR
Resetn => write_counter[22].ACLR
Resetn => write_counter[23].ACLR
Resetn => write_counter[24].ACLR
Resetn => write_counter[25].ACLR
Resetn => write_counter[26].ACLR
Resetn => write_counter[27].ACLR
Resetn => write_counter[28].ACLR
Resetn => write_counter[29].ACLR
Resetn => write_counter[30].ACLR
Resetn => write_counter[31].ACLR
Resetn => write_counter[32].ACLR
Resetn => write_counter[33].ACLR
Resetn => write_counter[34].ACLR
Resetn => write_counter[35].ACLR
Resetn => write_counter[36].ACLR
Resetn => write_counter[37].ACLR
Resetn => write_counter[38].ACLR
Resetn => write_counter[39].ACLR
Resetn => write_counter[40].ACLR
Resetn => write_counter[41].ACLR
Resetn => write_counter[42].ACLR
Resetn => write_counter[43].ACLR
Resetn => write_counter[44].ACLR
Resetn => write_counter[45].ACLR
Resetn => write_counter[46].ACLR
Resetn => write_counter[47].ACLR
Resetn => write_counter[48].ACLR
Resetn => write_counter[49].ACLR
Resetn => write_counter[50].ACLR
Resetn => write_counter[51].ACLR
Resetn => write_counter[52].ACLR
Resetn => write_counter[53].ACLR
Resetn => write_counter[54].ACLR
Resetn => write_counter[55].ACLR
Resetn => write_counter[56].ACLR
Resetn => write_counter[57].ACLR
Resetn => write_counter[58].ACLR
Resetn => write_counter[59].ACLR
Resetn => write_counter[60].ACLR
Resetn => write_counter[61].ACLR
Resetn => write_counter[62].ACLR
Resetn => write_counter[63].ACLR
Resetn => write_enable_b[0].ACLR
Resetn => write_enable_b[1].ACLR
Resetn => write_enable_b[2].ACLR
Resetn => write_enable_a[0].ACLR
Resetn => write_enable_a[1].ACLR
Resetn => write_enable_a[2].ACLR
Resetn => write_data_b[0][0].ACLR
Resetn => write_data_b[0][1].ACLR
Resetn => write_data_b[0][2].ACLR
Resetn => write_data_b[0][3].ACLR
Resetn => write_data_b[0][4].ACLR
Resetn => write_data_b[0][5].ACLR
Resetn => write_data_b[0][6].ACLR
Resetn => write_data_b[0][7].ACLR
Resetn => write_data_b[0][8].ACLR
Resetn => write_data_b[0][9].ACLR
Resetn => write_data_b[0][10].ACLR
Resetn => write_data_b[0][11].ACLR
Resetn => write_data_b[0][12].ACLR
Resetn => write_data_b[0][13].ACLR
Resetn => write_data_b[0][14].ACLR
Resetn => write_data_b[0][15].ACLR
Resetn => write_data_b[0][16].ACLR
Resetn => write_data_b[0][17].ACLR
Resetn => write_data_b[0][18].ACLR
Resetn => write_data_b[0][19].ACLR
Resetn => write_data_b[0][20].ACLR
Resetn => write_data_b[0][21].ACLR
Resetn => write_data_b[0][22].ACLR
Resetn => write_data_b[0][23].ACLR
Resetn => write_data_b[0][24].ACLR
Resetn => write_data_b[0][25].ACLR
Resetn => write_data_b[0][26].ACLR
Resetn => write_data_b[0][27].ACLR
Resetn => write_data_b[0][28].ACLR
Resetn => write_data_b[0][29].ACLR
Resetn => write_data_b[0][30].ACLR
Resetn => write_data_b[0][31].ACLR
Resetn => write_data_b[1][0].ACLR
Resetn => write_data_b[1][1].ACLR
Resetn => write_data_b[1][2].ACLR
Resetn => write_data_b[1][3].ACLR
Resetn => write_data_b[1][4].ACLR
Resetn => write_data_b[1][5].ACLR
Resetn => write_data_b[1][6].ACLR
Resetn => write_data_b[1][7].ACLR
Resetn => write_data_b[1][8].ACLR
Resetn => write_data_b[1][9].ACLR
Resetn => write_data_b[1][10].ACLR
Resetn => write_data_b[1][11].ACLR
Resetn => write_data_b[1][12].ACLR
Resetn => write_data_b[1][13].ACLR
Resetn => write_data_b[1][14].ACLR
Resetn => write_data_b[1][15].ACLR
Resetn => write_data_b[1][16].ACLR
Resetn => write_data_b[1][17].ACLR
Resetn => write_data_b[1][18].ACLR
Resetn => write_data_b[1][19].ACLR
Resetn => write_data_b[1][20].ACLR
Resetn => write_data_b[1][21].ACLR
Resetn => write_data_b[1][22].ACLR
Resetn => write_data_b[1][23].ACLR
Resetn => write_data_b[1][24].ACLR
Resetn => write_data_b[1][25].ACLR
Resetn => write_data_b[1][26].ACLR
Resetn => write_data_b[1][27].ACLR
Resetn => write_data_b[1][28].ACLR
Resetn => write_data_b[1][29].ACLR
Resetn => write_data_b[1][30].ACLR
Resetn => write_data_b[1][31].ACLR
Resetn => write_data_b[2][0].ACLR
Resetn => write_data_b[2][1].ACLR
Resetn => write_data_b[2][2].ACLR
Resetn => write_data_b[2][3].ACLR
Resetn => write_data_b[2][4].ACLR
Resetn => write_data_b[2][5].ACLR
Resetn => write_data_b[2][6].ACLR
Resetn => write_data_b[2][7].ACLR
Resetn => write_data_b[2][8].ACLR
Resetn => write_data_b[2][9].ACLR
Resetn => write_data_b[2][10].ACLR
Resetn => write_data_b[2][11].ACLR
Resetn => write_data_b[2][12].ACLR
Resetn => write_data_b[2][13].ACLR
Resetn => write_data_b[2][14].ACLR
Resetn => write_data_b[2][15].ACLR
Resetn => write_data_b[2][16].ACLR
Resetn => write_data_b[2][17].ACLR
Resetn => write_data_b[2][18].ACLR
Resetn => write_data_b[2][19].ACLR
Resetn => write_data_b[2][20].ACLR
Resetn => write_data_b[2][21].ACLR
Resetn => write_data_b[2][22].ACLR
Resetn => write_data_b[2][23].ACLR
Resetn => write_data_b[2][24].ACLR
Resetn => write_data_b[2][25].ACLR
Resetn => write_data_b[2][26].ACLR
Resetn => write_data_b[2][27].ACLR
Resetn => write_data_b[2][28].ACLR
Resetn => write_data_b[2][29].ACLR
Resetn => write_data_b[2][30].ACLR
Resetn => write_data_b[2][31].ACLR
Resetn => write_data_a[0][0].ACLR
Resetn => write_data_a[0][1].ACLR
Resetn => write_data_a[0][2].ACLR
Resetn => write_data_a[0][3].ACLR
Resetn => write_data_a[0][4].ACLR
Resetn => write_data_a[0][5].ACLR
Resetn => write_data_a[0][6].ACLR
Resetn => write_data_a[0][7].ACLR
Resetn => write_data_a[0][8].ACLR
Resetn => write_data_a[0][9].ACLR
Resetn => write_data_a[0][10].ACLR
Resetn => write_data_a[0][11].ACLR
Resetn => write_data_a[0][12].ACLR
Resetn => write_data_a[0][13].ACLR
Resetn => write_data_a[0][14].ACLR
Resetn => write_data_a[0][15].ACLR
Resetn => write_data_a[0][16].ACLR
Resetn => write_data_a[0][17].ACLR
Resetn => write_data_a[0][18].ACLR
Resetn => write_data_a[0][19].ACLR
Resetn => write_data_a[0][20].ACLR
Resetn => write_data_a[0][21].ACLR
Resetn => write_data_a[0][22].ACLR
Resetn => write_data_a[0][23].ACLR
Resetn => write_data_a[0][24].ACLR
Resetn => write_data_a[0][25].ACLR
Resetn => write_data_a[0][26].ACLR
Resetn => write_data_a[0][27].ACLR
Resetn => write_data_a[0][28].ACLR
Resetn => write_data_a[0][29].ACLR
Resetn => write_data_a[0][30].ACLR
Resetn => write_data_a[0][31].ACLR
Resetn => write_data_a[1][0].ACLR
Resetn => write_data_a[1][1].ACLR
Resetn => write_data_a[1][2].ACLR
Resetn => write_data_a[1][3].ACLR
Resetn => write_data_a[1][4].ACLR
Resetn => write_data_a[1][5].ACLR
Resetn => write_data_a[1][6].ACLR
Resetn => write_data_a[1][7].ACLR
Resetn => write_data_a[1][8].ACLR
Resetn => write_data_a[1][9].ACLR
Resetn => write_data_a[1][10].ACLR
Resetn => write_data_a[1][11].ACLR
Resetn => write_data_a[1][12].ACLR
Resetn => write_data_a[1][13].ACLR
Resetn => write_data_a[1][14].ACLR
Resetn => write_data_a[1][15].ACLR
Resetn => write_data_a[1][16].ACLR
Resetn => write_data_a[1][17].ACLR
Resetn => write_data_a[1][18].ACLR
Resetn => write_data_a[1][19].ACLR
Resetn => write_data_a[1][20].ACLR
Resetn => write_data_a[1][21].ACLR
Resetn => write_data_a[1][22].ACLR
Resetn => write_data_a[1][23].ACLR
Resetn => write_data_a[1][24].ACLR
Resetn => write_data_a[1][25].ACLR
Resetn => write_data_a[1][26].ACLR
Resetn => write_data_a[1][27].ACLR
Resetn => write_data_a[1][28].ACLR
Resetn => write_data_a[1][29].ACLR
Resetn => write_data_a[1][30].ACLR
Resetn => write_data_a[1][31].ACLR
Resetn => write_data_a[2][0].ACLR
Resetn => write_data_a[2][1].ACLR
Resetn => write_data_a[2][2].ACLR
Resetn => write_data_a[2][3].ACLR
Resetn => write_data_a[2][4].ACLR
Resetn => write_data_a[2][5].ACLR
Resetn => write_data_a[2][6].ACLR
Resetn => write_data_a[2][7].ACLR
Resetn => write_data_a[2][8].ACLR
Resetn => write_data_a[2][9].ACLR
Resetn => write_data_a[2][10].ACLR
Resetn => write_data_a[2][11].ACLR
Resetn => write_data_a[2][12].ACLR
Resetn => write_data_a[2][13].ACLR
Resetn => write_data_a[2][14].ACLR
Resetn => write_data_a[2][15].ACLR
Resetn => write_data_a[2][16].ACLR
Resetn => write_data_a[2][17].ACLR
Resetn => write_data_a[2][18].ACLR
Resetn => write_data_a[2][19].ACLR
Resetn => write_data_a[2][20].ACLR
Resetn => write_data_a[2][21].ACLR
Resetn => write_data_a[2][22].ACLR
Resetn => write_data_a[2][23].ACLR
Resetn => write_data_a[2][24].ACLR
Resetn => write_data_a[2][25].ACLR
Resetn => write_data_a[2][26].ACLR
Resetn => write_data_a[2][27].ACLR
Resetn => write_data_a[2][28].ACLR
Resetn => write_data_a[2][29].ACLR
Resetn => write_data_a[2][30].ACLR
Resetn => write_data_a[2][31].ACLR
Resetn => address_b[0][0].ACLR
Resetn => address_b[0][1].ACLR
Resetn => address_b[0][2].ACLR
Resetn => address_b[0][3].ACLR
Resetn => address_b[0][4].ACLR
Resetn => address_b[0][5].ACLR
Resetn => address_b[0][6].ACLR
Resetn => address_b[1][0].ACLR
Resetn => address_b[1][1].ACLR
Resetn => address_b[1][2].ACLR
Resetn => address_b[1][3].ACLR
Resetn => address_b[1][4].ACLR
Resetn => address_b[1][5].ACLR
Resetn => address_b[1][6].ACLR
Resetn => address_b[2][0].ACLR
Resetn => address_b[2][1].ACLR
Resetn => address_b[2][2].ACLR
Resetn => address_b[2][3].ACLR
Resetn => address_b[2][4].ACLR
Resetn => address_b[2][5].ACLR
Resetn => address_b[2][6].ACLR
Resetn => address_a[0][0].ACLR
Resetn => address_a[0][1].ACLR
Resetn => address_a[0][2].ACLR
Resetn => address_a[0][3].ACLR
Resetn => address_a[0][4].ACLR
Resetn => address_a[0][5].ACLR
Resetn => address_a[0][6].ACLR
Resetn => address_a[1][0].ACLR
Resetn => address_a[1][1].ACLR
Resetn => address_a[1][2].ACLR
Resetn => address_a[1][3].ACLR
Resetn => address_a[1][4].ACLR
Resetn => address_a[1][5].ACLR
Resetn => address_a[1][6].ACLR
Resetn => address_a[2][0].ACLR
Resetn => address_a[2][1].ACLR
Resetn => address_a[2][2].ACLR
Resetn => address_a[2][3].ACLR
Resetn => address_a[2][4].ACLR
Resetn => address_a[2][5].ACLR
Resetn => address_a[2][6].ACLR
Resetn => SRAM_we_n~reg0.PRESET
Resetn => U_flag.ACLR
Resetn => V_flag.ACLR
Resetn => S_flag.ACLR
Resetn => column_index[0].ACLR
Resetn => column_index[1].ACLR
Resetn => column_index[2].ACLR
Resetn => row_index[0].ACLR
Resetn => row_index[1].ACLR
Resetn => row_index[2].ACLR
Resetn => row_block[0].ACLR
Resetn => row_block[1].ACLR
Resetn => row_block[2].ACLR
Resetn => row_block[3].ACLR
Resetn => row_block[4].ACLR
Resetn => col_block[0].ACLR
Resetn => col_block[1].ACLR
Resetn => col_block[2].ACLR
Resetn => col_block[3].ACLR
Resetn => col_block[4].ACLR
Resetn => col_block[5].ACLR
Resetn => SRAM_write_data[0]~reg0.ACLR
Resetn => SRAM_write_data[1]~reg0.ACLR
Resetn => SRAM_write_data[2]~reg0.ACLR
Resetn => SRAM_write_data[3]~reg0.ACLR
Resetn => SRAM_write_data[4]~reg0.ACLR
Resetn => SRAM_write_data[5]~reg0.ACLR
Resetn => SRAM_write_data[6]~reg0.ACLR
Resetn => SRAM_write_data[7]~reg0.ACLR
Resetn => SRAM_write_data[8]~reg0.ACLR
Resetn => SRAM_write_data[9]~reg0.ACLR
Resetn => SRAM_write_data[10]~reg0.ACLR
Resetn => SRAM_write_data[11]~reg0.ACLR
Resetn => SRAM_write_data[12]~reg0.ACLR
Resetn => SRAM_write_data[13]~reg0.ACLR
Resetn => SRAM_write_data[14]~reg0.ACLR
Resetn => SRAM_write_data[15]~reg0.ACLR
Resetn => donef.ACLR
Resetn => M2_state~3.DATAIN
Resetn => M2_end~reg0.ENA
M2_SRAM_address[0] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[1] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[2] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[3] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[4] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[5] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[6] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[7] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[8] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[9] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[10] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[11] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[12] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[13] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[14] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[15] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[16] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[17] <= M2_SRAM_address.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => Selector110.IN20
SRAM_read_data[0] => write_data_a.DATAB
SRAM_read_data[0] => Selector706.IN3
SRAM_read_data[1] => Selector109.IN20
SRAM_read_data[1] => write_data_a.DATAB
SRAM_read_data[1] => Selector705.IN3
SRAM_read_data[2] => Selector108.IN20
SRAM_read_data[2] => write_data_a.DATAB
SRAM_read_data[2] => Selector704.IN3
SRAM_read_data[3] => Selector107.IN20
SRAM_read_data[3] => write_data_a.DATAB
SRAM_read_data[3] => Selector703.IN3
SRAM_read_data[4] => Selector106.IN20
SRAM_read_data[4] => write_data_a.DATAB
SRAM_read_data[4] => Selector702.IN3
SRAM_read_data[5] => Selector105.IN20
SRAM_read_data[5] => write_data_a.DATAB
SRAM_read_data[5] => Selector701.IN3
SRAM_read_data[6] => Selector104.IN20
SRAM_read_data[6] => write_data_a.DATAB
SRAM_read_data[6] => Selector700.IN3
SRAM_read_data[7] => Selector103.IN20
SRAM_read_data[7] => write_data_a.DATAB
SRAM_read_data[7] => Selector699.IN3
SRAM_read_data[8] => Selector102.IN20
SRAM_read_data[8] => write_data_a.DATAB
SRAM_read_data[8] => Selector698.IN3
SRAM_read_data[9] => Selector101.IN20
SRAM_read_data[9] => write_data_a.DATAB
SRAM_read_data[9] => Selector697.IN3
SRAM_read_data[10] => Selector100.IN20
SRAM_read_data[10] => write_data_a.DATAB
SRAM_read_data[10] => Selector696.IN3
SRAM_read_data[11] => Selector99.IN20
SRAM_read_data[11] => write_data_a.DATAB
SRAM_read_data[11] => Selector695.IN3
SRAM_read_data[12] => Selector98.IN20
SRAM_read_data[12] => write_data_a.DATAB
SRAM_read_data[12] => Selector694.IN3
SRAM_read_data[13] => Selector97.IN20
SRAM_read_data[13] => write_data_a.DATAB
SRAM_read_data[13] => Selector693.IN3
SRAM_read_data[14] => Selector96.IN20
SRAM_read_data[14] => write_data_a.DATAB
SRAM_read_data[14] => Selector692.IN3
SRAM_read_data[15] => Selector95.IN20
SRAM_read_data[15] => write_data_a.DATAB
SRAM_read_data[15] => Selector691.IN3
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => SRAM_write_data.OUTPUTSELECT
M2_start => S_flag.OUTPUTSELECT
M2_start => V_flag.OUTPUTSELECT
M2_start => U_flag.OUTPUTSELECT
M2_start => SRAM_we_n.OUTPUTSELECT
M2_start => col_block.OUTPUTSELECT
M2_start => col_block.OUTPUTSELECT
M2_start => col_block.OUTPUTSELECT
M2_start => col_block.OUTPUTSELECT
M2_start => col_block.OUTPUTSELECT
M2_start => col_block.OUTPUTSELECT
M2_start => row_block.OUTPUTSELECT
M2_start => row_block.OUTPUTSELECT
M2_start => row_block.OUTPUTSELECT
M2_start => row_block.OUTPUTSELECT
M2_start => row_block.OUTPUTSELECT
M2_start => row_index.OUTPUTSELECT
M2_start => row_index.OUTPUTSELECT
M2_start => row_index.OUTPUTSELECT
M2_start => column_index.OUTPUTSELECT
M2_start => column_index.OUTPUTSELECT
M2_start => column_index.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_a.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => address_b.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_a.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_data_b.OUTPUTSELECT
M2_start => write_enable_a.OUTPUTSELECT
M2_start => write_enable_a.OUTPUTSELECT
M2_start => write_enable_a.OUTPUTSELECT
M2_start => write_enable_b.OUTPUTSELECT
M2_start => write_enable_b.OUTPUTSELECT
M2_start => write_enable_b.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => adress_counter.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_state.OUTPUTSELECT
M2_start => M2_end.OUTPUTSELECT
M2_start => donef.ENA
M2_start => write_counter[63].ENA
M2_start => write_counter[62].ENA
M2_start => write_counter[61].ENA
M2_start => write_counter[60].ENA
M2_start => write_counter[59].ENA
M2_start => write_counter[58].ENA
M2_start => write_counter[57].ENA
M2_start => write_counter[56].ENA
M2_start => write_counter[55].ENA
M2_start => write_counter[54].ENA
M2_start => write_counter[53].ENA
M2_start => write_counter[52].ENA
M2_start => write_counter[51].ENA
M2_start => write_counter[50].ENA
M2_start => write_counter[49].ENA
M2_start => write_counter[48].ENA
M2_start => write_counter[47].ENA
M2_start => write_counter[46].ENA
M2_start => write_counter[45].ENA
M2_start => write_counter[44].ENA
M2_start => write_counter[43].ENA
M2_start => write_counter[42].ENA
M2_start => write_counter[41].ENA
M2_start => write_counter[40].ENA
M2_start => write_counter[39].ENA
M2_start => write_counter[38].ENA
M2_start => write_counter[37].ENA
M2_start => write_counter[36].ENA
M2_start => write_counter[35].ENA
M2_start => write_counter[34].ENA
M2_start => write_counter[33].ENA
M2_start => write_counter[32].ENA
M2_start => write_counter[31].ENA
M2_start => write_counter[30].ENA
M2_start => write_counter[29].ENA
M2_start => write_counter[28].ENA
M2_start => write_counter[27].ENA
M2_start => write_counter[26].ENA
M2_start => write_counter[25].ENA
M2_start => write_counter[24].ENA
M2_start => write_counter[23].ENA
M2_start => write_counter[22].ENA
M2_start => write_counter[21].ENA
M2_start => write_counter[20].ENA
M2_start => write_counter[19].ENA
M2_start => write_counter[18].ENA
M2_start => write_counter[17].ENA
M2_start => write_counter[16].ENA
M2_start => write_counter[15].ENA
M2_start => write_counter[14].ENA
M2_start => write_counter[13].ENA
M2_start => write_counter[12].ENA
M2_start => write_counter[11].ENA
M2_start => write_counter[10].ENA
M2_start => write_counter[9].ENA
M2_start => write_counter[8].ENA
M2_start => write_counter[7].ENA
M2_start => write_counter[6].ENA
M2_start => write_counter[5].ENA
M2_start => write_counter[4].ENA
M2_start => write_counter[3].ENA
M2_start => write_counter[2].ENA
M2_start => write_counter[1].ENA
M2_start => write_counter[0].ENA
M2_start => write_counter2[63].ENA
M2_start => write_counter2[62].ENA
M2_start => write_counter2[61].ENA
M2_start => write_counter2[60].ENA
M2_start => write_counter2[59].ENA
M2_start => write_counter2[58].ENA
M2_start => write_counter2[57].ENA
M2_start => write_counter2[56].ENA
M2_start => write_counter2[55].ENA
M2_start => write_counter2[54].ENA
M2_start => write_counter2[53].ENA
M2_start => write_counter2[52].ENA
M2_start => write_counter2[51].ENA
M2_start => write_counter2[50].ENA
M2_start => write_counter2[49].ENA
M2_start => write_counter2[48].ENA
M2_start => write_counter2[47].ENA
M2_start => write_counter2[46].ENA
M2_start => write_counter2[45].ENA
M2_start => write_counter2[44].ENA
M2_start => write_counter2[43].ENA
M2_start => write_counter2[42].ENA
M2_start => write_counter2[41].ENA
M2_start => write_counter2[40].ENA
M2_start => write_counter2[39].ENA
M2_start => write_counter2[38].ENA
M2_start => write_counter2[37].ENA
M2_start => write_counter2[36].ENA
M2_start => write_counter2[35].ENA
M2_start => write_counter2[34].ENA
M2_start => write_counter2[33].ENA
M2_start => write_counter2[32].ENA
M2_start => write_counter2[31].ENA
M2_start => write_counter2[30].ENA
M2_start => write_counter2[29].ENA
M2_start => write_counter2[28].ENA
M2_start => write_counter2[27].ENA
M2_start => write_counter2[26].ENA
M2_start => write_counter2[25].ENA
M2_start => write_counter2[24].ENA
M2_start => write_counter2[23].ENA
M2_start => write_counter2[22].ENA
M2_start => write_counter2[21].ENA
M2_start => write_counter2[20].ENA
M2_start => write_counter2[19].ENA
M2_start => write_counter2[18].ENA
M2_start => write_counter2[17].ENA
M2_start => write_counter2[16].ENA
M2_start => write_counter2[15].ENA
M2_start => write_counter2[14].ENA
M2_start => write_counter2[13].ENA
M2_start => write_counter2[12].ENA
M2_start => write_counter2[11].ENA
M2_start => write_counter2[10].ENA
M2_start => write_counter2[9].ENA
M2_start => write_counter2[8].ENA
M2_start => write_counter2[7].ENA
M2_start => write_counter2[6].ENA
M2_start => write_counter2[5].ENA
M2_start => write_counter2[4].ENA
M2_start => write_counter2[3].ENA
M2_start => write_counter2[2].ENA
M2_start => write_counter2[1].ENA
M2_start => write_counter2[0].ENA
M2_start => write_counter3[100].ENA
M2_start => write_counter3[99].ENA
M2_start => write_counter3[98].ENA
M2_start => write_counter3[97].ENA
M2_start => write_counter3[96].ENA
M2_start => write_counter3[95].ENA
M2_start => write_counter3[94].ENA
M2_start => write_counter3[93].ENA
M2_start => write_counter3[92].ENA
M2_start => write_counter3[91].ENA
M2_start => write_counter3[90].ENA
M2_start => write_counter3[89].ENA
M2_start => write_counter3[88].ENA
M2_start => write_counter3[87].ENA
M2_start => write_counter3[86].ENA
M2_start => write_counter3[85].ENA
M2_start => write_counter3[84].ENA
M2_start => write_counter3[83].ENA
M2_start => write_counter3[82].ENA
M2_start => write_counter3[81].ENA
M2_start => write_counter3[80].ENA
M2_start => write_counter3[79].ENA
M2_start => write_counter3[78].ENA
M2_start => write_counter3[77].ENA
M2_start => write_counter3[76].ENA
M2_start => write_counter3[75].ENA
M2_start => write_counter3[74].ENA
M2_start => write_counter3[73].ENA
M2_start => write_counter3[72].ENA
M2_start => write_counter3[71].ENA
M2_start => write_counter3[70].ENA
M2_start => write_counter3[69].ENA
M2_start => write_counter3[68].ENA
M2_start => write_counter3[67].ENA
M2_start => write_counter3[66].ENA
M2_start => write_counter3[65].ENA
M2_start => write_counter3[64].ENA
M2_start => write_counter3[63].ENA
M2_start => write_counter3[62].ENA
M2_start => write_counter3[61].ENA
M2_start => write_counter3[60].ENA
M2_start => write_counter3[59].ENA
M2_start => write_counter3[58].ENA
M2_start => write_counter3[57].ENA
M2_start => write_counter3[56].ENA
M2_start => write_counter3[55].ENA
M2_start => write_counter3[54].ENA
M2_start => write_counter3[53].ENA
M2_start => write_counter3[52].ENA
M2_start => write_counter3[51].ENA
M2_start => write_counter3[50].ENA
M2_start => write_counter3[49].ENA
M2_start => write_counter3[48].ENA
M2_start => write_counter3[47].ENA
M2_start => write_counter3[46].ENA
M2_start => write_counter3[45].ENA
M2_start => write_counter3[44].ENA
M2_start => write_counter3[43].ENA
M2_start => write_counter3[42].ENA
M2_start => write_counter3[41].ENA
M2_start => write_counter3[40].ENA
M2_start => write_counter3[39].ENA
M2_start => write_counter3[38].ENA
M2_start => write_counter3[37].ENA
M2_start => write_counter3[36].ENA
M2_start => write_counter3[35].ENA
M2_start => write_counter3[34].ENA
M2_start => write_counter3[33].ENA
M2_start => write_counter3[32].ENA
M2_start => write_counter3[31].ENA
M2_start => write_counter3[30].ENA
M2_start => write_counter3[29].ENA
M2_start => write_counter3[28].ENA
M2_start => write_counter3[27].ENA
M2_start => write_counter3[26].ENA
M2_start => write_counter3[25].ENA
M2_start => write_counter3[24].ENA
M2_start => write_counter3[23].ENA
M2_start => write_counter3[22].ENA
M2_start => write_counter3[21].ENA
M2_start => write_counter3[20].ENA
M2_start => write_counter3[19].ENA
M2_start => write_counter3[18].ENA
M2_start => write_counter3[17].ENA
M2_start => write_counter3[16].ENA
M2_start => write_counter3[15].ENA
M2_start => write_counter3[14].ENA
M2_start => write_counter3[13].ENA
M2_start => write_counter3[12].ENA
M2_start => write_counter3[11].ENA
M2_start => write_counter3[10].ENA
M2_start => write_counter3[9].ENA
M2_start => write_counter3[8].ENA
M2_start => write_counter3[7].ENA
M2_start => write_counter3[6].ENA
M2_start => write_counter3[5].ENA
M2_start => write_counter3[4].ENA
M2_start => write_counter3[3].ENA
M2_start => write_counter3[2].ENA
M2_start => write_counter3[1].ENA
M2_start => write_counter3[0].ENA
M2_start => adress_counter2[63].ENA
M2_start => adress_counter2[62].ENA
M2_start => adress_counter2[61].ENA
M2_start => adress_counter2[60].ENA
M2_start => adress_counter2[59].ENA
M2_start => adress_counter2[58].ENA
M2_start => adress_counter2[57].ENA
M2_start => adress_counter2[56].ENA
M2_start => adress_counter2[55].ENA
M2_start => adress_counter2[54].ENA
M2_start => adress_counter2[53].ENA
M2_start => adress_counter2[52].ENA
M2_start => adress_counter2[51].ENA
M2_start => adress_counter2[50].ENA
M2_start => adress_counter2[49].ENA
M2_start => adress_counter2[48].ENA
M2_start => adress_counter2[47].ENA
M2_start => adress_counter2[46].ENA
M2_start => adress_counter2[45].ENA
M2_start => adress_counter2[44].ENA
M2_start => adress_counter2[43].ENA
M2_start => adress_counter2[42].ENA
M2_start => adress_counter2[41].ENA
M2_start => adress_counter2[40].ENA
M2_start => adress_counter2[39].ENA
M2_start => adress_counter2[38].ENA
M2_start => adress_counter2[37].ENA
M2_start => adress_counter2[36].ENA
M2_start => adress_counter2[35].ENA
M2_start => adress_counter2[34].ENA
M2_start => adress_counter2[33].ENA
M2_start => adress_counter2[32].ENA
M2_start => adress_counter2[31].ENA
M2_start => adress_counter2[30].ENA
M2_start => adress_counter2[29].ENA
M2_start => adress_counter2[28].ENA
M2_start => adress_counter2[27].ENA
M2_start => adress_counter2[26].ENA
M2_start => adress_counter2[25].ENA
M2_start => adress_counter2[24].ENA
M2_start => adress_counter2[23].ENA
M2_start => adress_counter2[22].ENA
M2_start => adress_counter2[21].ENA
M2_start => adress_counter2[20].ENA
M2_start => adress_counter2[19].ENA
M2_start => adress_counter2[18].ENA
M2_start => adress_counter2[17].ENA
M2_start => adress_counter2[16].ENA
M2_start => adress_counter2[15].ENA
M2_start => adress_counter2[14].ENA
M2_start => adress_counter2[13].ENA
M2_start => adress_counter2[12].ENA
M2_start => adress_counter2[11].ENA
M2_start => adress_counter2[10].ENA
M2_start => adress_counter2[9].ENA
M2_start => adress_counter2[8].ENA
M2_start => adress_counter2[7].ENA
M2_start => adress_counter2[6].ENA
M2_start => adress_counter2[5].ENA
M2_start => adress_counter2[4].ENA
M2_start => adress_counter2[3].ENA
M2_start => adress_counter2[2].ENA
M2_start => adress_counter2[1].ENA
M2_start => adress_counter2[0].ENA
M2_start => adress_counter3[63].ENA
M2_start => adress_counter3[62].ENA
M2_start => adress_counter3[61].ENA
M2_start => adress_counter3[60].ENA
M2_start => adress_counter3[59].ENA
M2_start => adress_counter3[58].ENA
M2_start => adress_counter3[57].ENA
M2_start => adress_counter3[56].ENA
M2_start => adress_counter3[55].ENA
M2_start => adress_counter3[54].ENA
M2_start => adress_counter3[53].ENA
M2_start => adress_counter3[52].ENA
M2_start => adress_counter3[51].ENA
M2_start => adress_counter3[50].ENA
M2_start => adress_counter3[49].ENA
M2_start => adress_counter3[48].ENA
M2_start => adress_counter3[47].ENA
M2_start => adress_counter3[46].ENA
M2_start => adress_counter3[45].ENA
M2_start => adress_counter3[44].ENA
M2_start => adress_counter3[43].ENA
M2_start => adress_counter3[42].ENA
M2_start => adress_counter3[41].ENA
M2_start => adress_counter3[40].ENA
M2_start => adress_counter3[39].ENA
M2_start => adress_counter3[38].ENA
M2_start => adress_counter3[37].ENA
M2_start => adress_counter3[36].ENA
M2_start => adress_counter3[35].ENA
M2_start => adress_counter3[34].ENA
M2_start => adress_counter3[33].ENA
M2_start => adress_counter3[32].ENA
M2_start => adress_counter3[31].ENA
M2_start => adress_counter3[30].ENA
M2_start => adress_counter3[29].ENA
M2_start => adress_counter3[28].ENA
M2_start => adress_counter3[27].ENA
M2_start => adress_counter3[26].ENA
M2_start => adress_counter3[25].ENA
M2_start => adress_counter3[24].ENA
M2_start => adress_counter3[23].ENA
M2_start => adress_counter3[22].ENA
M2_start => adress_counter3[21].ENA
M2_start => adress_counter3[20].ENA
M2_start => adress_counter3[19].ENA
M2_start => adress_counter3[18].ENA
M2_start => adress_counter3[17].ENA
M2_start => adress_counter3[16].ENA
M2_start => adress_counter3[15].ENA
M2_start => adress_counter3[14].ENA
M2_start => adress_counter3[13].ENA
M2_start => adress_counter3[12].ENA
M2_start => adress_counter3[11].ENA
M2_start => adress_counter3[10].ENA
M2_start => adress_counter3[9].ENA
M2_start => adress_counter3[8].ENA
M2_start => adress_counter3[7].ENA
M2_start => adress_counter3[6].ENA
M2_start => adress_counter3[5].ENA
M2_start => adress_counter3[4].ENA
M2_start => adress_counter3[3].ENA
M2_start => adress_counter3[2].ENA
M2_start => adress_counter3[1].ENA
M2_start => adress_counter3[0].ENA
M2_start => data[63].ENA
M2_start => data[62].ENA
M2_start => data[61].ENA
M2_start => data[60].ENA
M2_start => data[59].ENA
M2_start => data[58].ENA
M2_start => data[57].ENA
M2_start => data[56].ENA
M2_start => data[55].ENA
M2_start => data[54].ENA
M2_start => data[53].ENA
M2_start => data[52].ENA
M2_start => data[51].ENA
M2_start => data[50].ENA
M2_start => data[49].ENA
M2_start => data[48].ENA
M2_start => data[47].ENA
M2_start => data[46].ENA
M2_start => data[45].ENA
M2_start => data[44].ENA
M2_start => data[43].ENA
M2_start => data[42].ENA
M2_start => data[41].ENA
M2_start => data[40].ENA
M2_start => data[39].ENA
M2_start => data[38].ENA
M2_start => data[37].ENA
M2_start => data[36].ENA
M2_start => data[35].ENA
M2_start => data[34].ENA
M2_start => data[33].ENA
M2_start => data[32].ENA
M2_start => data[31].ENA
M2_start => data[30].ENA
M2_start => data[29].ENA
M2_start => data[28].ENA
M2_start => data[27].ENA
M2_start => data[26].ENA
M2_start => data[25].ENA
M2_start => data[24].ENA
M2_start => data[23].ENA
M2_start => data[22].ENA
M2_start => data[21].ENA
M2_start => data[20].ENA
M2_start => data[19].ENA
M2_start => data[18].ENA
M2_start => data[17].ENA
M2_start => data[16].ENA
M2_start => data[15].ENA
M2_start => data[14].ENA
M2_start => data[13].ENA
M2_start => data[12].ENA
M2_start => data[11].ENA
M2_start => data[10].ENA
M2_start => data[9].ENA
M2_start => data[8].ENA
M2_start => data[7].ENA
M2_start => data[6].ENA
M2_start => data[5].ENA
M2_start => data[4].ENA
M2_start => data[3].ENA
M2_start => data[2].ENA
M2_start => data[1].ENA
M2_start => data[0].ENA
M2_start => data2[63].ENA
M2_start => data2[62].ENA
M2_start => data2[61].ENA
M2_start => data2[60].ENA
M2_start => data2[59].ENA
M2_start => data2[58].ENA
M2_start => data2[57].ENA
M2_start => data2[56].ENA
M2_start => data2[55].ENA
M2_start => data2[54].ENA
M2_start => data2[53].ENA
M2_start => data2[52].ENA
M2_start => data2[51].ENA
M2_start => data2[50].ENA
M2_start => data2[49].ENA
M2_start => data2[48].ENA
M2_start => data2[47].ENA
M2_start => data2[46].ENA
M2_start => data2[45].ENA
M2_start => data2[44].ENA
M2_start => data2[43].ENA
M2_start => data2[42].ENA
M2_start => data2[41].ENA
M2_start => data2[40].ENA
M2_start => data2[39].ENA
M2_start => data2[38].ENA
M2_start => data2[37].ENA
M2_start => data2[36].ENA
M2_start => data2[35].ENA
M2_start => data2[34].ENA
M2_start => data2[33].ENA
M2_start => data2[32].ENA
M2_start => data2[31].ENA
M2_start => data2[30].ENA
M2_start => data2[29].ENA
M2_start => data2[28].ENA
M2_start => data2[27].ENA
M2_start => data2[26].ENA
M2_start => data2[25].ENA
M2_start => data2[24].ENA
M2_start => data2[23].ENA
M2_start => data2[22].ENA
M2_start => data2[21].ENA
M2_start => data2[20].ENA
M2_start => data2[19].ENA
M2_start => data2[18].ENA
M2_start => data2[17].ENA
M2_start => data2[16].ENA
M2_start => data2[15].ENA
M2_start => data2[14].ENA
M2_start => data2[13].ENA
M2_start => data2[12].ENA
M2_start => data2[11].ENA
M2_start => data2[10].ENA
M2_start => data2[9].ENA
M2_start => data2[8].ENA
M2_start => data2[7].ENA
M2_start => data2[6].ENA
M2_start => data2[5].ENA
M2_start => data2[4].ENA
M2_start => data2[3].ENA
M2_start => data2[2].ENA
M2_start => data2[1].ENA
M2_start => data2[0].ENA
M2_start => data3[63].ENA
M2_start => data3[62].ENA
M2_start => data3[61].ENA
M2_start => data3[60].ENA
M2_start => data3[59].ENA
M2_start => data3[58].ENA
M2_start => data3[57].ENA
M2_start => data3[56].ENA
M2_start => data3[55].ENA
M2_start => data3[54].ENA
M2_start => data3[53].ENA
M2_start => data3[52].ENA
M2_start => data3[51].ENA
M2_start => data3[50].ENA
M2_start => data3[49].ENA
M2_start => data3[48].ENA
M2_start => data3[47].ENA
M2_start => data3[46].ENA
M2_start => data3[45].ENA
M2_start => data3[44].ENA
M2_start => data3[43].ENA
M2_start => data3[42].ENA
M2_start => data3[41].ENA
M2_start => data3[40].ENA
M2_start => data3[39].ENA
M2_start => data3[38].ENA
M2_start => data3[37].ENA
M2_start => data3[36].ENA
M2_start => data3[35].ENA
M2_start => data3[34].ENA
M2_start => data3[33].ENA
M2_start => data3[32].ENA
M2_start => data3[31].ENA
M2_start => data3[30].ENA
M2_start => data3[29].ENA
M2_start => data3[28].ENA
M2_start => data3[27].ENA
M2_start => data3[26].ENA
M2_start => data3[25].ENA
M2_start => data3[24].ENA
M2_start => data3[23].ENA
M2_start => data3[22].ENA
M2_start => data3[21].ENA
M2_start => data3[20].ENA
M2_start => data3[19].ENA
M2_start => data3[18].ENA
M2_start => data3[17].ENA
M2_start => data3[16].ENA
M2_start => data3[15].ENA
M2_start => data3[14].ENA
M2_start => data3[13].ENA
M2_start => data3[12].ENA
M2_start => data3[11].ENA
M2_start => data3[10].ENA
M2_start => data3[9].ENA
M2_start => data3[8].ENA
M2_start => data3[7].ENA
M2_start => data3[6].ENA
M2_start => data3[5].ENA
M2_start => data3[4].ENA
M2_start => data3[3].ENA
M2_start => data3[2].ENA
M2_start => data3[1].ENA
M2_start => data3[0].ENA
M2_start => data4[63].ENA
M2_start => data4[62].ENA
M2_start => data4[61].ENA
M2_start => data4[60].ENA
M2_start => data4[59].ENA
M2_start => data4[58].ENA
M2_start => data4[57].ENA
M2_start => data4[56].ENA
M2_start => data4[55].ENA
M2_start => data4[54].ENA
M2_start => data4[53].ENA
M2_start => data4[52].ENA
M2_start => data4[51].ENA
M2_start => data4[50].ENA
M2_start => data4[49].ENA
M2_start => data4[48].ENA
M2_start => data4[47].ENA
M2_start => data4[46].ENA
M2_start => data4[45].ENA
M2_start => data4[44].ENA
M2_start => data4[43].ENA
M2_start => data4[42].ENA
M2_start => data4[41].ENA
M2_start => data4[40].ENA
M2_start => data4[39].ENA
M2_start => data4[38].ENA
M2_start => data4[37].ENA
M2_start => data4[36].ENA
M2_start => data4[35].ENA
M2_start => data4[34].ENA
M2_start => data4[33].ENA
M2_start => data4[32].ENA
M2_start => data4[31].ENA
M2_start => data4[30].ENA
M2_start => data4[29].ENA
M2_start => data4[28].ENA
M2_start => data4[27].ENA
M2_start => data4[26].ENA
M2_start => data4[25].ENA
M2_start => data4[24].ENA
M2_start => data4[23].ENA
M2_start => data4[22].ENA
M2_start => data4[21].ENA
M2_start => data4[20].ENA
M2_start => data4[19].ENA
M2_start => data4[18].ENA
M2_start => data4[17].ENA
M2_start => data4[16].ENA
M2_start => data4[15].ENA
M2_start => data4[14].ENA
M2_start => data4[13].ENA
M2_start => data4[12].ENA
M2_start => data4[11].ENA
M2_start => data4[10].ENA
M2_start => data4[9].ENA
M2_start => data4[8].ENA
M2_start => data4[7].ENA
M2_start => data4[6].ENA
M2_start => data4[5].ENA
M2_start => data4[4].ENA
M2_start => data4[3].ENA
M2_start => data4[2].ENA
M2_start => data4[1].ENA
M2_start => data4[0].ENA
M2_start => data5[15].ENA
M2_start => data5[14].ENA
M2_start => data5[13].ENA
M2_start => data5[12].ENA
M2_start => data5[11].ENA
M2_start => data5[10].ENA
M2_start => data5[9].ENA
M2_start => data5[8].ENA
M2_start => data5[7].ENA
M2_start => data5[6].ENA
M2_start => data5[5].ENA
M2_start => data5[4].ENA
M2_start => data5[3].ENA
M2_start => data5[2].ENA
M2_start => data5[1].ENA
M2_start => data5[0].ENA
M2_start => flag1.ENA
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_end <= M2_end~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component
wren_a => altsyncram_tq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tq92:auto_generated.data_a[0]
data_a[1] => altsyncram_tq92:auto_generated.data_a[1]
data_a[2] => altsyncram_tq92:auto_generated.data_a[2]
data_a[3] => altsyncram_tq92:auto_generated.data_a[3]
data_a[4] => altsyncram_tq92:auto_generated.data_a[4]
data_a[5] => altsyncram_tq92:auto_generated.data_a[5]
data_a[6] => altsyncram_tq92:auto_generated.data_a[6]
data_a[7] => altsyncram_tq92:auto_generated.data_a[7]
data_a[8] => altsyncram_tq92:auto_generated.data_a[8]
data_a[9] => altsyncram_tq92:auto_generated.data_a[9]
data_a[10] => altsyncram_tq92:auto_generated.data_a[10]
data_a[11] => altsyncram_tq92:auto_generated.data_a[11]
data_a[12] => altsyncram_tq92:auto_generated.data_a[12]
data_a[13] => altsyncram_tq92:auto_generated.data_a[13]
data_a[14] => altsyncram_tq92:auto_generated.data_a[14]
data_a[15] => altsyncram_tq92:auto_generated.data_a[15]
data_a[16] => altsyncram_tq92:auto_generated.data_a[16]
data_a[17] => altsyncram_tq92:auto_generated.data_a[17]
data_a[18] => altsyncram_tq92:auto_generated.data_a[18]
data_a[19] => altsyncram_tq92:auto_generated.data_a[19]
data_a[20] => altsyncram_tq92:auto_generated.data_a[20]
data_a[21] => altsyncram_tq92:auto_generated.data_a[21]
data_a[22] => altsyncram_tq92:auto_generated.data_a[22]
data_a[23] => altsyncram_tq92:auto_generated.data_a[23]
data_a[24] => altsyncram_tq92:auto_generated.data_a[24]
data_a[25] => altsyncram_tq92:auto_generated.data_a[25]
data_a[26] => altsyncram_tq92:auto_generated.data_a[26]
data_a[27] => altsyncram_tq92:auto_generated.data_a[27]
data_a[28] => altsyncram_tq92:auto_generated.data_a[28]
data_a[29] => altsyncram_tq92:auto_generated.data_a[29]
data_a[30] => altsyncram_tq92:auto_generated.data_a[30]
data_a[31] => altsyncram_tq92:auto_generated.data_a[31]
data_b[0] => altsyncram_tq92:auto_generated.data_b[0]
data_b[1] => altsyncram_tq92:auto_generated.data_b[1]
data_b[2] => altsyncram_tq92:auto_generated.data_b[2]
data_b[3] => altsyncram_tq92:auto_generated.data_b[3]
data_b[4] => altsyncram_tq92:auto_generated.data_b[4]
data_b[5] => altsyncram_tq92:auto_generated.data_b[5]
data_b[6] => altsyncram_tq92:auto_generated.data_b[6]
data_b[7] => altsyncram_tq92:auto_generated.data_b[7]
data_b[8] => altsyncram_tq92:auto_generated.data_b[8]
data_b[9] => altsyncram_tq92:auto_generated.data_b[9]
data_b[10] => altsyncram_tq92:auto_generated.data_b[10]
data_b[11] => altsyncram_tq92:auto_generated.data_b[11]
data_b[12] => altsyncram_tq92:auto_generated.data_b[12]
data_b[13] => altsyncram_tq92:auto_generated.data_b[13]
data_b[14] => altsyncram_tq92:auto_generated.data_b[14]
data_b[15] => altsyncram_tq92:auto_generated.data_b[15]
data_b[16] => altsyncram_tq92:auto_generated.data_b[16]
data_b[17] => altsyncram_tq92:auto_generated.data_b[17]
data_b[18] => altsyncram_tq92:auto_generated.data_b[18]
data_b[19] => altsyncram_tq92:auto_generated.data_b[19]
data_b[20] => altsyncram_tq92:auto_generated.data_b[20]
data_b[21] => altsyncram_tq92:auto_generated.data_b[21]
data_b[22] => altsyncram_tq92:auto_generated.data_b[22]
data_b[23] => altsyncram_tq92:auto_generated.data_b[23]
data_b[24] => altsyncram_tq92:auto_generated.data_b[24]
data_b[25] => altsyncram_tq92:auto_generated.data_b[25]
data_b[26] => altsyncram_tq92:auto_generated.data_b[26]
data_b[27] => altsyncram_tq92:auto_generated.data_b[27]
data_b[28] => altsyncram_tq92:auto_generated.data_b[28]
data_b[29] => altsyncram_tq92:auto_generated.data_b[29]
data_b[30] => altsyncram_tq92:auto_generated.data_b[30]
data_b[31] => altsyncram_tq92:auto_generated.data_b[31]
address_a[0] => altsyncram_tq92:auto_generated.address_a[0]
address_a[1] => altsyncram_tq92:auto_generated.address_a[1]
address_a[2] => altsyncram_tq92:auto_generated.address_a[2]
address_a[3] => altsyncram_tq92:auto_generated.address_a[3]
address_a[4] => altsyncram_tq92:auto_generated.address_a[4]
address_a[5] => altsyncram_tq92:auto_generated.address_a[5]
address_a[6] => altsyncram_tq92:auto_generated.address_a[6]
address_b[0] => altsyncram_tq92:auto_generated.address_b[0]
address_b[1] => altsyncram_tq92:auto_generated.address_b[1]
address_b[2] => altsyncram_tq92:auto_generated.address_b[2]
address_b[3] => altsyncram_tq92:auto_generated.address_b[3]
address_b[4] => altsyncram_tq92:auto_generated.address_b[4]
address_b[5] => altsyncram_tq92:auto_generated.address_b[5]
address_b[6] => altsyncram_tq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_tq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_tq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_tq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_tq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_tq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_tq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_tq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_tq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_tq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_tq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_tq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_tq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_tq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_tq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_tq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_tq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_tq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_tq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_tq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_tq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_tq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_tq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_tq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_tq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_tq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_tq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_tq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_tq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_tq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_tq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_tq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_tq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_tq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_tq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_tq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_tq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_tq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_tq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_tq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_tq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_tq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_tq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_tq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_tq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_tq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_tq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_tq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_tq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_tq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_tq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_tq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_tq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_tq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_tq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_tq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_tq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_tq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_tq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_tq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_tq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_tq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_tq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_tq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|project|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_lq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_lq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lq92:auto_generated.data_a[0]
data_a[1] => altsyncram_lq92:auto_generated.data_a[1]
data_a[2] => altsyncram_lq92:auto_generated.data_a[2]
data_a[3] => altsyncram_lq92:auto_generated.data_a[3]
data_a[4] => altsyncram_lq92:auto_generated.data_a[4]
data_a[5] => altsyncram_lq92:auto_generated.data_a[5]
data_a[6] => altsyncram_lq92:auto_generated.data_a[6]
data_a[7] => altsyncram_lq92:auto_generated.data_a[7]
data_a[8] => altsyncram_lq92:auto_generated.data_a[8]
data_a[9] => altsyncram_lq92:auto_generated.data_a[9]
data_a[10] => altsyncram_lq92:auto_generated.data_a[10]
data_a[11] => altsyncram_lq92:auto_generated.data_a[11]
data_a[12] => altsyncram_lq92:auto_generated.data_a[12]
data_a[13] => altsyncram_lq92:auto_generated.data_a[13]
data_a[14] => altsyncram_lq92:auto_generated.data_a[14]
data_a[15] => altsyncram_lq92:auto_generated.data_a[15]
data_a[16] => altsyncram_lq92:auto_generated.data_a[16]
data_a[17] => altsyncram_lq92:auto_generated.data_a[17]
data_a[18] => altsyncram_lq92:auto_generated.data_a[18]
data_a[19] => altsyncram_lq92:auto_generated.data_a[19]
data_a[20] => altsyncram_lq92:auto_generated.data_a[20]
data_a[21] => altsyncram_lq92:auto_generated.data_a[21]
data_a[22] => altsyncram_lq92:auto_generated.data_a[22]
data_a[23] => altsyncram_lq92:auto_generated.data_a[23]
data_a[24] => altsyncram_lq92:auto_generated.data_a[24]
data_a[25] => altsyncram_lq92:auto_generated.data_a[25]
data_a[26] => altsyncram_lq92:auto_generated.data_a[26]
data_a[27] => altsyncram_lq92:auto_generated.data_a[27]
data_a[28] => altsyncram_lq92:auto_generated.data_a[28]
data_a[29] => altsyncram_lq92:auto_generated.data_a[29]
data_a[30] => altsyncram_lq92:auto_generated.data_a[30]
data_a[31] => altsyncram_lq92:auto_generated.data_a[31]
data_b[0] => altsyncram_lq92:auto_generated.data_b[0]
data_b[1] => altsyncram_lq92:auto_generated.data_b[1]
data_b[2] => altsyncram_lq92:auto_generated.data_b[2]
data_b[3] => altsyncram_lq92:auto_generated.data_b[3]
data_b[4] => altsyncram_lq92:auto_generated.data_b[4]
data_b[5] => altsyncram_lq92:auto_generated.data_b[5]
data_b[6] => altsyncram_lq92:auto_generated.data_b[6]
data_b[7] => altsyncram_lq92:auto_generated.data_b[7]
data_b[8] => altsyncram_lq92:auto_generated.data_b[8]
data_b[9] => altsyncram_lq92:auto_generated.data_b[9]
data_b[10] => altsyncram_lq92:auto_generated.data_b[10]
data_b[11] => altsyncram_lq92:auto_generated.data_b[11]
data_b[12] => altsyncram_lq92:auto_generated.data_b[12]
data_b[13] => altsyncram_lq92:auto_generated.data_b[13]
data_b[14] => altsyncram_lq92:auto_generated.data_b[14]
data_b[15] => altsyncram_lq92:auto_generated.data_b[15]
data_b[16] => altsyncram_lq92:auto_generated.data_b[16]
data_b[17] => altsyncram_lq92:auto_generated.data_b[17]
data_b[18] => altsyncram_lq92:auto_generated.data_b[18]
data_b[19] => altsyncram_lq92:auto_generated.data_b[19]
data_b[20] => altsyncram_lq92:auto_generated.data_b[20]
data_b[21] => altsyncram_lq92:auto_generated.data_b[21]
data_b[22] => altsyncram_lq92:auto_generated.data_b[22]
data_b[23] => altsyncram_lq92:auto_generated.data_b[23]
data_b[24] => altsyncram_lq92:auto_generated.data_b[24]
data_b[25] => altsyncram_lq92:auto_generated.data_b[25]
data_b[26] => altsyncram_lq92:auto_generated.data_b[26]
data_b[27] => altsyncram_lq92:auto_generated.data_b[27]
data_b[28] => altsyncram_lq92:auto_generated.data_b[28]
data_b[29] => altsyncram_lq92:auto_generated.data_b[29]
data_b[30] => altsyncram_lq92:auto_generated.data_b[30]
data_b[31] => altsyncram_lq92:auto_generated.data_b[31]
address_a[0] => altsyncram_lq92:auto_generated.address_a[0]
address_a[1] => altsyncram_lq92:auto_generated.address_a[1]
address_a[2] => altsyncram_lq92:auto_generated.address_a[2]
address_a[3] => altsyncram_lq92:auto_generated.address_a[3]
address_a[4] => altsyncram_lq92:auto_generated.address_a[4]
address_a[5] => altsyncram_lq92:auto_generated.address_a[5]
address_a[6] => altsyncram_lq92:auto_generated.address_a[6]
address_b[0] => altsyncram_lq92:auto_generated.address_b[0]
address_b[1] => altsyncram_lq92:auto_generated.address_b[1]
address_b[2] => altsyncram_lq92:auto_generated.address_b[2]
address_b[3] => altsyncram_lq92:auto_generated.address_b[3]
address_b[4] => altsyncram_lq92:auto_generated.address_b[4]
address_b[5] => altsyncram_lq92:auto_generated.address_b[5]
address_b[6] => altsyncram_lq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_lq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_lq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_lq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_lq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_lq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_lq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_lq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_lq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_lq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_lq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_lq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_lq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_lq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_lq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_lq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_lq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_lq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_lq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_lq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_lq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_lq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_lq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_lq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_lq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_lq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_lq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_lq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_lq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_lq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_lq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_lq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_lq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_lq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_lq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_lq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_lq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_lq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_lq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_lq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_lq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_lq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_lq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_lq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_lq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_lq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_lq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_lq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_lq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_lq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_lq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_lq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_lq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_lq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_lq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_lq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_lq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_lq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_lq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_lq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_lq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_lq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_lq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_lq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_lq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_vq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_vq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vq92:auto_generated.data_a[0]
data_a[1] => altsyncram_vq92:auto_generated.data_a[1]
data_a[2] => altsyncram_vq92:auto_generated.data_a[2]
data_a[3] => altsyncram_vq92:auto_generated.data_a[3]
data_a[4] => altsyncram_vq92:auto_generated.data_a[4]
data_a[5] => altsyncram_vq92:auto_generated.data_a[5]
data_a[6] => altsyncram_vq92:auto_generated.data_a[6]
data_a[7] => altsyncram_vq92:auto_generated.data_a[7]
data_a[8] => altsyncram_vq92:auto_generated.data_a[8]
data_a[9] => altsyncram_vq92:auto_generated.data_a[9]
data_a[10] => altsyncram_vq92:auto_generated.data_a[10]
data_a[11] => altsyncram_vq92:auto_generated.data_a[11]
data_a[12] => altsyncram_vq92:auto_generated.data_a[12]
data_a[13] => altsyncram_vq92:auto_generated.data_a[13]
data_a[14] => altsyncram_vq92:auto_generated.data_a[14]
data_a[15] => altsyncram_vq92:auto_generated.data_a[15]
data_a[16] => altsyncram_vq92:auto_generated.data_a[16]
data_a[17] => altsyncram_vq92:auto_generated.data_a[17]
data_a[18] => altsyncram_vq92:auto_generated.data_a[18]
data_a[19] => altsyncram_vq92:auto_generated.data_a[19]
data_a[20] => altsyncram_vq92:auto_generated.data_a[20]
data_a[21] => altsyncram_vq92:auto_generated.data_a[21]
data_a[22] => altsyncram_vq92:auto_generated.data_a[22]
data_a[23] => altsyncram_vq92:auto_generated.data_a[23]
data_a[24] => altsyncram_vq92:auto_generated.data_a[24]
data_a[25] => altsyncram_vq92:auto_generated.data_a[25]
data_a[26] => altsyncram_vq92:auto_generated.data_a[26]
data_a[27] => altsyncram_vq92:auto_generated.data_a[27]
data_a[28] => altsyncram_vq92:auto_generated.data_a[28]
data_a[29] => altsyncram_vq92:auto_generated.data_a[29]
data_a[30] => altsyncram_vq92:auto_generated.data_a[30]
data_a[31] => altsyncram_vq92:auto_generated.data_a[31]
data_b[0] => altsyncram_vq92:auto_generated.data_b[0]
data_b[1] => altsyncram_vq92:auto_generated.data_b[1]
data_b[2] => altsyncram_vq92:auto_generated.data_b[2]
data_b[3] => altsyncram_vq92:auto_generated.data_b[3]
data_b[4] => altsyncram_vq92:auto_generated.data_b[4]
data_b[5] => altsyncram_vq92:auto_generated.data_b[5]
data_b[6] => altsyncram_vq92:auto_generated.data_b[6]
data_b[7] => altsyncram_vq92:auto_generated.data_b[7]
data_b[8] => altsyncram_vq92:auto_generated.data_b[8]
data_b[9] => altsyncram_vq92:auto_generated.data_b[9]
data_b[10] => altsyncram_vq92:auto_generated.data_b[10]
data_b[11] => altsyncram_vq92:auto_generated.data_b[11]
data_b[12] => altsyncram_vq92:auto_generated.data_b[12]
data_b[13] => altsyncram_vq92:auto_generated.data_b[13]
data_b[14] => altsyncram_vq92:auto_generated.data_b[14]
data_b[15] => altsyncram_vq92:auto_generated.data_b[15]
data_b[16] => altsyncram_vq92:auto_generated.data_b[16]
data_b[17] => altsyncram_vq92:auto_generated.data_b[17]
data_b[18] => altsyncram_vq92:auto_generated.data_b[18]
data_b[19] => altsyncram_vq92:auto_generated.data_b[19]
data_b[20] => altsyncram_vq92:auto_generated.data_b[20]
data_b[21] => altsyncram_vq92:auto_generated.data_b[21]
data_b[22] => altsyncram_vq92:auto_generated.data_b[22]
data_b[23] => altsyncram_vq92:auto_generated.data_b[23]
data_b[24] => altsyncram_vq92:auto_generated.data_b[24]
data_b[25] => altsyncram_vq92:auto_generated.data_b[25]
data_b[26] => altsyncram_vq92:auto_generated.data_b[26]
data_b[27] => altsyncram_vq92:auto_generated.data_b[27]
data_b[28] => altsyncram_vq92:auto_generated.data_b[28]
data_b[29] => altsyncram_vq92:auto_generated.data_b[29]
data_b[30] => altsyncram_vq92:auto_generated.data_b[30]
data_b[31] => altsyncram_vq92:auto_generated.data_b[31]
address_a[0] => altsyncram_vq92:auto_generated.address_a[0]
address_a[1] => altsyncram_vq92:auto_generated.address_a[1]
address_a[2] => altsyncram_vq92:auto_generated.address_a[2]
address_a[3] => altsyncram_vq92:auto_generated.address_a[3]
address_a[4] => altsyncram_vq92:auto_generated.address_a[4]
address_a[5] => altsyncram_vq92:auto_generated.address_a[5]
address_a[6] => altsyncram_vq92:auto_generated.address_a[6]
address_b[0] => altsyncram_vq92:auto_generated.address_b[0]
address_b[1] => altsyncram_vq92:auto_generated.address_b[1]
address_b[2] => altsyncram_vq92:auto_generated.address_b[2]
address_b[3] => altsyncram_vq92:auto_generated.address_b[3]
address_b[4] => altsyncram_vq92:auto_generated.address_b[4]
address_b[5] => altsyncram_vq92:auto_generated.address_b[5]
address_b[6] => altsyncram_vq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_vq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_vq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_vq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_vq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_vq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_vq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_vq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_vq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_vq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_vq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_vq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_vq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_vq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_vq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_vq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_vq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_vq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_vq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_vq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_vq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_vq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_vq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_vq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_vq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_vq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_vq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_vq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_vq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_vq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_vq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_vq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_vq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_vq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_vq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_vq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_vq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_vq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_vq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_vq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_vq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_vq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_vq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_vq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_vq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_vq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_vq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_vq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_vq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_vq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_vq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_vq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_vq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_vq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_vq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_vq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_vq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_vq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_vq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_vq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_vq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_vq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_vq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_vq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|project|convert_hex_to_seven_segment:unit7
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit6
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit5
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit4
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit3
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit2
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit1
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit0
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


