// Seed: 3644282430
module module_0 #(
    parameter id_7 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wor id_2;
  inout wire id_1;
  wire _id_7;
  wire id_8;
  wire id_9;
  ;
  parameter [id_7 : -1] id_10 = 1;
  assign id_3 = id_8;
  assign id_4 = id_2;
  logic id_11;
  parameter id_12 = id_10;
  assign id_6 = id_5;
  assign id_2 = (id_10 ? 1 : 1);
  wire id_13;
  logic id_14, id_15, id_16, id_17, id_18, id_19, id_20;
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    input  uwire id_0
    , id_5,
    output tri1  id_1,
    input  tri0  id_2,
    input  wor   _id_3
);
  wire [id_3 : (  -1  )] id_6;
  xor primCall (id_1, id_5, id_2, id_6, id_0);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_7 = 0;
endmodule
