// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hls_xfft2real_Loop_realfft_be_descramble_pro (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dout_V_TDATA,
        dout_V_TVALID,
        dout_V_TREADY,
        descramble_buf_0_M_imag_V_address0,
        descramble_buf_0_M_imag_V_ce0,
        descramble_buf_0_M_imag_V_q0,
        descramble_buf_0_M_imag_V_address1,
        descramble_buf_0_M_imag_V_ce1,
        descramble_buf_0_M_imag_V_q1,
        descramble_buf_1_M_imag_V_address0,
        descramble_buf_1_M_imag_V_ce0,
        descramble_buf_1_M_imag_V_q0,
        descramble_buf_1_M_imag_V_address1,
        descramble_buf_1_M_imag_V_ce1,
        descramble_buf_1_M_imag_V_q1,
        descramble_buf_0_M_real_V_address0,
        descramble_buf_0_M_real_V_ce0,
        descramble_buf_0_M_real_V_q0,
        descramble_buf_0_M_real_V_address1,
        descramble_buf_0_M_real_V_ce1,
        descramble_buf_0_M_real_V_q1,
        descramble_buf_1_M_real_V_address0,
        descramble_buf_1_M_real_V_ce0,
        descramble_buf_1_M_real_V_q0,
        descramble_buf_1_M_real_V_address1,
        descramble_buf_1_M_real_V_ce1,
        descramble_buf_1_M_real_V_q1
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st14_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv10_200 = 10'b1000000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv18_0 = 18'b000000000000000000;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [31:0] dout_V_TDATA;
output   dout_V_TVALID;
input   dout_V_TREADY;
output  [7:0] descramble_buf_0_M_imag_V_address0;
output   descramble_buf_0_M_imag_V_ce0;
input  [15:0] descramble_buf_0_M_imag_V_q0;
output  [7:0] descramble_buf_0_M_imag_V_address1;
output   descramble_buf_0_M_imag_V_ce1;
input  [15:0] descramble_buf_0_M_imag_V_q1;
output  [7:0] descramble_buf_1_M_imag_V_address0;
output   descramble_buf_1_M_imag_V_ce0;
input  [15:0] descramble_buf_1_M_imag_V_q0;
output  [7:0] descramble_buf_1_M_imag_V_address1;
output   descramble_buf_1_M_imag_V_ce1;
input  [15:0] descramble_buf_1_M_imag_V_q1;
output  [7:0] descramble_buf_0_M_real_V_address0;
output   descramble_buf_0_M_real_V_ce0;
input  [15:0] descramble_buf_0_M_real_V_q0;
output  [7:0] descramble_buf_0_M_real_V_address1;
output   descramble_buf_0_M_real_V_ce1;
input  [15:0] descramble_buf_0_M_real_V_q1;
output  [7:0] descramble_buf_1_M_real_V_address0;
output   descramble_buf_1_M_real_V_ce0;
input  [15:0] descramble_buf_1_M_real_V_q0;
output  [7:0] descramble_buf_1_M_real_V_address1;
output   descramble_buf_1_M_real_V_ce1;
input  [15:0] descramble_buf_1_M_real_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dout_V_TVALID;
reg descramble_buf_0_M_imag_V_ce0;
reg descramble_buf_0_M_imag_V_ce1;
reg descramble_buf_1_M_imag_V_ce0;
reg descramble_buf_1_M_imag_V_ce1;
reg descramble_buf_0_M_real_V_ce0;
reg descramble_buf_0_M_real_V_ce1;
reg descramble_buf_1_M_real_V_ce0;
reg descramble_buf_1_M_real_V_ce1;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
wire   [8:0] twid_rom_0_address0;
reg    twid_rom_0_ce0;
wire  signed [15:0] twid_rom_0_q0;
wire   [8:0] twid_rom_1_address0;
reg    twid_rom_1_ce0;
wire  signed [15:0] twid_rom_1_q0;
reg   [9:0] i1_0_i_reg_205;
reg   [9:0] ap_reg_ppstg_i1_0_i_reg_205_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_90;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [0:0] exitcond_i_reg_653;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_653_pp0_it10;
reg    ap_sig_ioackin_dout_V_TREADY;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg   [9:0] ap_reg_ppstg_i1_0_i_reg_205_pp0_it2;
reg   [9:0] ap_reg_ppstg_i1_0_i_reg_205_pp0_it3;
reg   [9:0] ap_reg_ppstg_i1_0_i_reg_205_pp0_it4;
wire   [0:0] exitcond_i_fu_235_p2;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_653_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_653_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_653_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_653_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_653_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_653_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_653_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_653_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_653_pp0_it9;
wire   [9:0] i_fu_241_p2;
reg   [9:0] i_reg_657;
wire   [0:0] tmp_s_fu_251_p2;
reg   [0:0] tmp_s_reg_662;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_662_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_662_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_662_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_662_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_662_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_662_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_662_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_662_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_662_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_662_pp0_it10;
wire   [7:0] tmp_18_fu_263_p1;
reg   [7:0] tmp_18_reg_666;
reg   [0:0] tmp_23_reg_671;
reg   [0:0] ap_reg_ppstg_tmp_23_reg_671_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_23_reg_671_pp0_it2;
reg   [15:0] descramble_buf_0_M_real_V_lo_1_reg_717;
reg   [15:0] descramble_buf_1_M_real_V_lo_1_reg_722;
reg   [15:0] descramble_buf_0_M_imag_V_lo_1_reg_727;
reg   [15:0] descramble_buf_1_M_imag_V_lo_1_reg_732;
wire   [0:0] icmp_fu_304_p2;
reg   [0:0] icmp_reg_737;
reg   [15:0] descramble_buf_0_M_real_V_lo_reg_743;
reg   [15:0] descramble_buf_1_M_real_V_lo_reg_748;
reg   [15:0] descramble_buf_0_M_imag_V_lo_reg_753;
reg   [15:0] descramble_buf_1_M_imag_V_lo_reg_758;
wire   [15:0] p_Val2_4_fu_310_p3;
reg   [15:0] p_Val2_4_reg_763;
wire   [15:0] p_Val2_6_fu_320_p2;
reg   [15:0] p_Val2_6_reg_768;
wire   [15:0] p_Val2_s_fu_326_p3;
reg   [15:0] p_Val2_s_reg_773;
reg   [15:0] ap_reg_ppstg_p_Val2_s_reg_773_pp0_it5;
reg   [15:0] ap_reg_ppstg_p_Val2_s_reg_773_pp0_it6;
reg   [15:0] ap_reg_ppstg_p_Val2_s_reg_773_pp0_it7;
reg   [15:0] ap_reg_ppstg_p_Val2_s_reg_773_pp0_it8;
wire   [15:0] p_Val2_2_fu_331_p3;
reg   [15:0] p_Val2_2_reg_779;
reg   [15:0] ap_reg_ppstg_p_Val2_2_reg_779_pp0_it5;
reg   [15:0] ap_reg_ppstg_p_Val2_2_reg_779_pp0_it6;
reg   [15:0] ap_reg_ppstg_p_Val2_2_reg_779_pp0_it7;
reg   [15:0] ap_reg_ppstg_p_Val2_2_reg_779_pp0_it8;
wire   [16:0] r_V_fu_346_p2;
reg   [16:0] r_V_reg_785;
wire   [16:0] r_V_2_fu_352_p2;
reg   [16:0] r_V_2_reg_790;
reg   [0:0] tmp_24_reg_795;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_795_pp0_it5;
reg   [15:0] tmp_3_reg_800;
reg   [15:0] ap_reg_ppstg_tmp_3_reg_800_pp0_it5;
wire   [16:0] r_V_1_fu_380_p2;
reg   [16:0] r_V_1_reg_805;
wire   [16:0] p_Val2_5_fu_386_p2;
reg   [16:0] p_Val2_5_reg_810;
reg   [0:0] tmp_25_reg_815;
reg   [0:0] ap_reg_ppstg_tmp_25_reg_815_pp0_it5;
reg   [15:0] tmp_14_reg_820;
reg   [15:0] ap_reg_ppstg_tmp_14_reg_820_pp0_it5;
reg   [15:0] tmp_16_reg_825;
reg   [0:0] tmp_27_reg_830;
reg   [0:0] ap_reg_ppstg_tmp_27_reg_830_pp0_it5;
reg   [15:0] tmp_20_reg_835;
reg   [15:0] ap_reg_ppstg_tmp_20_reg_835_pp0_it5;
reg   [15:0] tmp_8_reg_840;
reg   [15:0] tmp_13_reg_845;
wire   [15:0] p_y_M_real_V_read_assign_fu_513_p3;
reg   [15:0] p_y_M_real_V_read_assign_reg_850;
reg   [15:0] tmp_19_reg_855;
wire   [15:0] f_M_real_V_fu_542_p3;
reg   [15:0] f_M_real_V_reg_870;
reg   [15:0] ap_reg_ppstg_f_M_real_V_reg_870_pp0_it7;
reg   [15:0] ap_reg_ppstg_f_M_real_V_reg_870_pp0_it8;
reg   [15:0] ap_reg_ppstg_f_M_real_V_reg_870_pp0_it9;
wire   [15:0] f_M_imag_V_fu_553_p3;
reg   [15:0] f_M_imag_V_reg_875;
reg   [15:0] ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it7;
reg   [15:0] ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it8;
reg   [15:0] ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it9;
wire   [15:0] p_y_M_imag_V_read_assign_fu_564_p3;
reg   [15:0] p_y_M_imag_V_read_assign_reg_880;
wire  signed [30:0] tmp_i_fu_570_p1;
reg  signed [30:0] tmp_i_reg_885;
wire  signed [30:0] tmp_1_i_fu_574_p1;
wire  signed [30:0] tmp_2_i_fu_577_p1;
reg  signed [30:0] tmp_2_i_reg_897;
wire  signed [30:0] tmp_3_i_fu_581_p1;
wire  signed [30:0] grp_fu_629_p2;
reg  signed [30:0] tmp1_cast_i_reg_909;
wire  signed [30:0] grp_fu_641_p2;
reg  signed [30:0] tmp_3_cast_i_reg_914;
wire  signed [30:0] grp_fu_647_p3;
reg  signed [30:0] p_Val2_9_reg_919;
wire  signed [30:0] grp_fu_635_p3;
reg  signed [30:0] p_Val2_10_reg_924;
wire   [15:0] cdata_M_real_V_fu_584_p2;
reg   [15:0] cdata_M_real_V_reg_929;
wire   [15:0] p_Val2_1_fu_588_p2;
reg   [15:0] p_Val2_1_reg_934;
wire   [15:0] p_r_M_real_V_1_fu_610_p2;
reg   [15:0] p_r_M_real_V_1_reg_939;
wire   [15:0] p_r_M_imag_V_fu_615_p2;
reg   [15:0] p_r_M_imag_V_reg_944;
reg    ap_sig_bdd_386;
reg   [9:0] i1_0_i_phi_fu_209_p4;
wire   [15:0] ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it10;
reg   [15:0] ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it11;
reg   [15:0] tmp_M_real_V_phi_fu_220_p4;
wire   [15:0] ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it10;
reg   [15:0] ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it11;
reg   [15:0] cdata_M_imag_V_phi_fu_229_p4;
wire   [63:0] newIndex5_fu_275_p1;
wire   [63:0] newIndex3_fu_286_p1;
wire   [63:0] tmp_9_fu_438_p1;
reg    ap_reg_ioackin_dout_V_TREADY = 1'b0;
wire   [8:0] tmp_fu_247_p1;
wire   [8:0] tmp_4_fu_257_p2;
wire   [7:0] tmp_7_fu_282_p1;
wire   [1:0] tmp_12_fu_294_p4;
wire   [15:0] p_Val2_3_fu_315_p3;
wire  signed [16:0] tmp_5_fu_342_p1;
wire  signed [16:0] tmp_6_fu_336_p1;
wire  signed [16:0] tmp_11_fu_376_p1;
wire  signed [16:0] tmp_1_fu_339_p1;
wire   [17:0] tmp_19_tr_fu_444_p1;
wire   [17:0] p_neg1_fu_450_p2;
wire   [17:0] tmp_24_tr_fu_466_p1;
wire   [17:0] p_neg2_fu_469_p2;
wire   [16:0] t_V_2_fu_485_p2;
wire   [0:0] tmp_26_fu_490_p3;
wire   [15:0] p_neg_t_fu_498_p2;
wire   [15:0] tmp_17_fu_503_p4;
wire   [17:0] tmp_31_tr_fu_447_p1;
wire   [17:0] p_neg_fu_521_p2;
wire   [15:0] tmp_10_fu_537_p2;
wire   [15:0] tmp_15_fu_548_p2;
wire   [15:0] tmp_21_fu_559_p2;
wire   [15:0] p_r_M_real_V_fu_592_p4;
wire   [15:0] p_r_M_imag_V_3_fu_601_p4;
wire  signed [15:0] grp_fu_629_p1;
wire  signed [15:0] grp_fu_635_p0;
wire  signed [15:0] grp_fu_635_p1;
wire  signed [15:0] grp_fu_641_p1;
wire  signed [15:0] grp_fu_647_p0;
wire  signed [15:0] grp_fu_647_p1;
reg    grp_fu_629_ce;
reg    grp_fu_635_ce;
reg    grp_fu_641_ce;
reg    grp_fu_647_ce;
reg    ap_sig_cseq_ST_st14_fsm_2;
reg    ap_sig_bdd_692;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_422;
reg    ap_sig_bdd_404;
reg    ap_sig_bdd_401;


hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_0 #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
twid_rom_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( twid_rom_0_address0 ),
    .ce0( twid_rom_0_ce0 ),
    .q0( twid_rom_0_q0 )
);

hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_1 #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
twid_rom_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( twid_rom_1_address0 ),
    .ce0( twid_rom_1_ce0 ),
    .q0( twid_rom_1_q0 )
);

hls_xfft2real_mul_mul_16s_16s_31_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
hls_xfft2real_mul_mul_16s_16s_31_3_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( twid_rom_0_q0 ),
    .din1( grp_fu_629_p1 ),
    .ce( grp_fu_629_ce ),
    .dout( grp_fu_629_p2 )
);

hls_xfft2real_mac_muladd_16s_16s_31s_31_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
hls_xfft2real_mac_muladd_16s_16s_31s_31_3_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_635_p0 ),
    .din1( grp_fu_635_p1 ),
    .din2( tmp_3_cast_i_reg_914 ),
    .ce( grp_fu_635_ce ),
    .dout( grp_fu_635_p3 )
);

hls_xfft2real_mul_mul_16s_16s_31_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
hls_xfft2real_mul_mul_16s_16s_31_3_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( twid_rom_1_q0 ),
    .din1( grp_fu_641_p1 ),
    .ce( grp_fu_641_ce ),
    .dout( grp_fu_641_p2 )
);

hls_xfft2real_mac_mulsub_16s_16s_31s_31_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
hls_xfft2real_mac_mulsub_16s_16s_31s_31_3_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_647_p0 ),
    .din1( grp_fu_647_p1 ),
    .din2( tmp1_cast_i_reg_909 ),
    .ce( grp_fu_647_ce ),
    .dout( grp_fu_647_p3 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_2)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_dout_V_TREADY assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_dout_V_TREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dout_V_TREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_422) begin
            if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
                ap_reg_ioackin_dout_V_TREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == dout_V_TREADY)) begin
                ap_reg_ioackin_dout_V_TREADY <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & ~(ap_const_lv1_0 == exitcond_i_fu_235_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_386)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == exitcond_i_fu_235_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_386) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & ~(ap_const_lv1_0 == exitcond_i_fu_235_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_386)) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (ap_sig_bdd_401) begin
        if (ap_sig_bdd_404) begin
            ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it11 <= p_Val2_1_reg_934;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it11 <= ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it10;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (ap_sig_bdd_401) begin
        if (ap_sig_bdd_404) begin
            ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it11 <= cdata_M_real_V_reg_929;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it11 <= ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it10;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_386)) begin
        i1_0_i_reg_205 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (exitcond_i_reg_653 == ap_const_lv1_0))) begin
        i1_0_i_reg_205 <= i_reg_657;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        ap_reg_ppstg_exitcond_i_reg_653_pp0_it1 <= exitcond_i_reg_653;
        ap_reg_ppstg_i1_0_i_reg_205_pp0_it1 <= i1_0_i_reg_205;
        ap_reg_ppstg_tmp_23_reg_671_pp0_it1 <= tmp_23_reg_671;
        ap_reg_ppstg_tmp_s_reg_662_pp0_it1 <= tmp_s_reg_662;
        exitcond_i_reg_653 <= exitcond_i_fu_235_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
        ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 <= ap_reg_ppstg_exitcond_i_reg_653_pp0_it9;
        ap_reg_ppstg_exitcond_i_reg_653_pp0_it2 <= ap_reg_ppstg_exitcond_i_reg_653_pp0_it1;
        ap_reg_ppstg_exitcond_i_reg_653_pp0_it3 <= ap_reg_ppstg_exitcond_i_reg_653_pp0_it2;
        ap_reg_ppstg_exitcond_i_reg_653_pp0_it4 <= ap_reg_ppstg_exitcond_i_reg_653_pp0_it3;
        ap_reg_ppstg_exitcond_i_reg_653_pp0_it5 <= ap_reg_ppstg_exitcond_i_reg_653_pp0_it4;
        ap_reg_ppstg_exitcond_i_reg_653_pp0_it6 <= ap_reg_ppstg_exitcond_i_reg_653_pp0_it5;
        ap_reg_ppstg_exitcond_i_reg_653_pp0_it7 <= ap_reg_ppstg_exitcond_i_reg_653_pp0_it6;
        ap_reg_ppstg_exitcond_i_reg_653_pp0_it8 <= ap_reg_ppstg_exitcond_i_reg_653_pp0_it7;
        ap_reg_ppstg_exitcond_i_reg_653_pp0_it9 <= ap_reg_ppstg_exitcond_i_reg_653_pp0_it8;
        ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it7 <= f_M_imag_V_reg_875;
        ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it8 <= ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it7;
        ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it9 <= ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it8;
        ap_reg_ppstg_f_M_real_V_reg_870_pp0_it7 <= f_M_real_V_reg_870;
        ap_reg_ppstg_f_M_real_V_reg_870_pp0_it8 <= ap_reg_ppstg_f_M_real_V_reg_870_pp0_it7;
        ap_reg_ppstg_f_M_real_V_reg_870_pp0_it9 <= ap_reg_ppstg_f_M_real_V_reg_870_pp0_it8;
        ap_reg_ppstg_i1_0_i_reg_205_pp0_it2 <= ap_reg_ppstg_i1_0_i_reg_205_pp0_it1;
        ap_reg_ppstg_i1_0_i_reg_205_pp0_it3 <= ap_reg_ppstg_i1_0_i_reg_205_pp0_it2;
        ap_reg_ppstg_i1_0_i_reg_205_pp0_it4 <= ap_reg_ppstg_i1_0_i_reg_205_pp0_it3;
        ap_reg_ppstg_p_Val2_2_reg_779_pp0_it5 <= p_Val2_2_reg_779;
        ap_reg_ppstg_p_Val2_2_reg_779_pp0_it6 <= ap_reg_ppstg_p_Val2_2_reg_779_pp0_it5;
        ap_reg_ppstg_p_Val2_2_reg_779_pp0_it7 <= ap_reg_ppstg_p_Val2_2_reg_779_pp0_it6;
        ap_reg_ppstg_p_Val2_2_reg_779_pp0_it8 <= ap_reg_ppstg_p_Val2_2_reg_779_pp0_it7;
        ap_reg_ppstg_p_Val2_s_reg_773_pp0_it5 <= p_Val2_s_reg_773;
        ap_reg_ppstg_p_Val2_s_reg_773_pp0_it6 <= ap_reg_ppstg_p_Val2_s_reg_773_pp0_it5;
        ap_reg_ppstg_p_Val2_s_reg_773_pp0_it7 <= ap_reg_ppstg_p_Val2_s_reg_773_pp0_it6;
        ap_reg_ppstg_p_Val2_s_reg_773_pp0_it8 <= ap_reg_ppstg_p_Val2_s_reg_773_pp0_it7;
        ap_reg_ppstg_tmp_14_reg_820_pp0_it5 <= tmp_14_reg_820;
        ap_reg_ppstg_tmp_20_reg_835_pp0_it5 <= tmp_20_reg_835;
        ap_reg_ppstg_tmp_23_reg_671_pp0_it2 <= ap_reg_ppstg_tmp_23_reg_671_pp0_it1;
        ap_reg_ppstg_tmp_24_reg_795_pp0_it5 <= tmp_24_reg_795;
        ap_reg_ppstg_tmp_25_reg_815_pp0_it5 <= tmp_25_reg_815;
        ap_reg_ppstg_tmp_27_reg_830_pp0_it5 <= tmp_27_reg_830;
        ap_reg_ppstg_tmp_3_reg_800_pp0_it5 <= tmp_3_reg_800;
        ap_reg_ppstg_tmp_s_reg_662_pp0_it10 <= ap_reg_ppstg_tmp_s_reg_662_pp0_it9;
        ap_reg_ppstg_tmp_s_reg_662_pp0_it2 <= ap_reg_ppstg_tmp_s_reg_662_pp0_it1;
        ap_reg_ppstg_tmp_s_reg_662_pp0_it3 <= ap_reg_ppstg_tmp_s_reg_662_pp0_it2;
        ap_reg_ppstg_tmp_s_reg_662_pp0_it4 <= ap_reg_ppstg_tmp_s_reg_662_pp0_it3;
        ap_reg_ppstg_tmp_s_reg_662_pp0_it5 <= ap_reg_ppstg_tmp_s_reg_662_pp0_it4;
        ap_reg_ppstg_tmp_s_reg_662_pp0_it6 <= ap_reg_ppstg_tmp_s_reg_662_pp0_it5;
        ap_reg_ppstg_tmp_s_reg_662_pp0_it7 <= ap_reg_ppstg_tmp_s_reg_662_pp0_it6;
        ap_reg_ppstg_tmp_s_reg_662_pp0_it8 <= ap_reg_ppstg_tmp_s_reg_662_pp0_it7;
        ap_reg_ppstg_tmp_s_reg_662_pp0_it9 <= ap_reg_ppstg_tmp_s_reg_662_pp0_it8;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it8))) begin
        cdata_M_real_V_reg_929 <= cdata_M_real_V_fu_584_p2;
        p_Val2_1_reg_934 <= p_Val2_1_fu_588_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_23_reg_671_pp0_it1))) begin
        descramble_buf_0_M_imag_V_lo_1_reg_727 <= descramble_buf_0_M_imag_V_q0;
        descramble_buf_0_M_real_V_lo_1_reg_717 <= descramble_buf_0_M_real_V_q0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it2))) begin
        descramble_buf_0_M_imag_V_lo_reg_753 <= descramble_buf_0_M_imag_V_q1;
        descramble_buf_0_M_real_V_lo_reg_743 <= descramble_buf_0_M_real_V_q1;
        descramble_buf_1_M_imag_V_lo_reg_758 <= descramble_buf_1_M_imag_V_q1;
        descramble_buf_1_M_real_V_lo_reg_748 <= descramble_buf_1_M_real_V_q1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_23_reg_671_pp0_it1))) begin
        descramble_buf_1_M_imag_V_lo_1_reg_732 <= descramble_buf_1_M_imag_V_q0;
        descramble_buf_1_M_real_V_lo_1_reg_722 <= descramble_buf_1_M_real_V_q0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it5))) begin
        f_M_imag_V_reg_875 <= f_M_imag_V_fu_553_p3;
        f_M_real_V_reg_870 <= f_M_real_V_fu_542_p3;
        p_y_M_imag_V_read_assign_reg_880 <= p_y_M_imag_V_read_assign_fu_564_p3;
        tmp_2_i_reg_897 <= tmp_2_i_fu_577_p1;
        tmp_i_reg_885 <= tmp_i_fu_570_p1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        i_reg_657 <= i_fu_241_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it2))) begin
        icmp_reg_737 <= icmp_fu_304_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it8))) begin
        p_Val2_10_reg_924 <= grp_fu_635_p3;
        p_Val2_9_reg_919 <= grp_fu_647_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it3))) begin
        p_Val2_2_reg_779 <= p_Val2_2_fu_331_p3;
        p_Val2_s_reg_773 <= p_Val2_s_fu_326_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it2))) begin
        p_Val2_4_reg_763 <= p_Val2_4_fu_310_p3;
        p_Val2_6_reg_768 <= p_Val2_6_fu_320_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it3))) begin
        p_Val2_5_reg_810 <= p_Val2_5_fu_386_p2;
        r_V_1_reg_805 <= r_V_1_fu_380_p2;
        r_V_2_reg_790 <= r_V_2_fu_352_p2;
        r_V_reg_785 <= r_V_fu_346_p2;
        tmp_14_reg_820 <= {{r_V_1_fu_380_p2[ap_const_lv32_10 : ap_const_lv32_1]}};
        tmp_16_reg_825 <= {{p_Val2_5_fu_386_p2[ap_const_lv32_10 : ap_const_lv32_1]}};
        tmp_20_reg_835 <= {{r_V_2_fu_352_p2[ap_const_lv32_10 : ap_const_lv32_1]}};
        tmp_24_reg_795 <= r_V_fu_346_p2[ap_const_lv32_10];
        tmp_25_reg_815 <= r_V_1_fu_380_p2[ap_const_lv32_10];
        tmp_27_reg_830 <= r_V_2_fu_352_p2[ap_const_lv32_10];
        tmp_3_reg_800 <= {{r_V_fu_346_p2[ap_const_lv32_10 : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it9))) begin
        p_r_M_imag_V_reg_944 <= p_r_M_imag_V_fu_615_p2;
        p_r_M_real_V_1_reg_939 <= p_r_M_real_V_1_fu_610_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it4))) begin
        p_y_M_real_V_read_assign_reg_850 <= p_y_M_real_V_read_assign_fu_513_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it7))) begin
        tmp1_cast_i_reg_909 <= grp_fu_629_p2;
        tmp_3_cast_i_reg_914 <= grp_fu_641_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it4) & ~(ap_const_lv1_0 == tmp_25_reg_815))) begin
        tmp_13_reg_845 <= {{p_neg2_fu_469_p2[ap_const_lv32_10 : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == exitcond_i_fu_235_p2) & (ap_const_lv1_0 == tmp_s_fu_251_p2))) begin
        tmp_18_reg_666 <= tmp_18_fu_263_p1;
        tmp_23_reg_671 <= tmp_4_fu_257_p2[ap_const_lv32_8];
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it4) & ~(ap_const_lv1_0 == tmp_27_reg_830))) begin
        tmp_19_reg_855 <= {{p_neg_fu_521_p2[ap_const_lv32_10 : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it4) & ~(ap_const_lv1_0 == tmp_24_reg_795))) begin
        tmp_8_reg_840 <= {{p_neg1_fu_450_p2[ap_const_lv32_10 : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & (ap_const_lv1_0 == exitcond_i_fu_235_p2))) begin
        tmp_s_reg_662 <= tmp_s_fu_251_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st14_fsm_2) begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st14_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_90) begin
    if (ap_sig_bdd_90) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_2 assign process. ///
always @ (ap_sig_bdd_692) begin
    if (ap_sig_bdd_692) begin
        ap_sig_cseq_ST_st14_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_22) begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_dout_V_TREADY assign process. ///
always @ (dout_V_TREADY or ap_reg_ioackin_dout_V_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_dout_V_TREADY)) begin
        ap_sig_ioackin_dout_V_TREADY = dout_V_TREADY;
    end else begin
        ap_sig_ioackin_dout_V_TREADY = ap_const_logic_1;
    end
end

/// cdata_M_imag_V_phi_fu_229_p4 assign process. ///
always @ (ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_s_reg_662_pp0_it10 or p_r_M_imag_V_reg_944 or ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it11) begin
    if (((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it10))) begin
        cdata_M_imag_V_phi_fu_229_p4 = p_r_M_imag_V_reg_944;
    end else begin
        cdata_M_imag_V_phi_fu_229_p4 = ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it11;
    end
end

/// descramble_buf_0_M_imag_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        descramble_buf_0_M_imag_V_ce0 = ap_const_logic_1;
    end else begin
        descramble_buf_0_M_imag_V_ce0 = ap_const_logic_0;
    end
end

/// descramble_buf_0_M_imag_V_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        descramble_buf_0_M_imag_V_ce1 = ap_const_logic_1;
    end else begin
        descramble_buf_0_M_imag_V_ce1 = ap_const_logic_0;
    end
end

/// descramble_buf_0_M_real_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        descramble_buf_0_M_real_V_ce0 = ap_const_logic_1;
    end else begin
        descramble_buf_0_M_real_V_ce0 = ap_const_logic_0;
    end
end

/// descramble_buf_0_M_real_V_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        descramble_buf_0_M_real_V_ce1 = ap_const_logic_1;
    end else begin
        descramble_buf_0_M_real_V_ce1 = ap_const_logic_0;
    end
end

/// descramble_buf_1_M_imag_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        descramble_buf_1_M_imag_V_ce0 = ap_const_logic_1;
    end else begin
        descramble_buf_1_M_imag_V_ce0 = ap_const_logic_0;
    end
end

/// descramble_buf_1_M_imag_V_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        descramble_buf_1_M_imag_V_ce1 = ap_const_logic_1;
    end else begin
        descramble_buf_1_M_imag_V_ce1 = ap_const_logic_0;
    end
end

/// descramble_buf_1_M_real_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        descramble_buf_1_M_real_V_ce0 = ap_const_logic_1;
    end else begin
        descramble_buf_1_M_real_V_ce0 = ap_const_logic_0;
    end
end

/// descramble_buf_1_M_real_V_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        descramble_buf_1_M_real_V_ce1 = ap_const_logic_1;
    end else begin
        descramble_buf_1_M_real_V_ce1 = ap_const_logic_0;
    end
end

/// dout_V_TVALID assign process. ///
always @ (ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ioackin_dout_V_TREADY) begin
    if (((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_0 == ap_reg_ioackin_dout_V_TREADY))) begin
        dout_V_TVALID = ap_const_logic_1;
    end else begin
        dout_V_TVALID = ap_const_logic_0;
    end
end

/// grp_fu_629_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        grp_fu_629_ce = ap_const_logic_1;
    end else begin
        grp_fu_629_ce = ap_const_logic_0;
    end
end

/// grp_fu_635_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        grp_fu_635_ce = ap_const_logic_1;
    end else begin
        grp_fu_635_ce = ap_const_logic_0;
    end
end

/// grp_fu_641_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        grp_fu_641_ce = ap_const_logic_1;
    end else begin
        grp_fu_641_ce = ap_const_logic_0;
    end
end

/// grp_fu_647_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        grp_fu_647_ce = ap_const_logic_1;
    end else begin
        grp_fu_647_ce = ap_const_logic_0;
    end
end

/// i1_0_i_phi_fu_209_p4 assign process. ///
always @ (i1_0_i_reg_205 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or exitcond_i_reg_653 or i_reg_657) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_i_reg_653 == ap_const_lv1_0))) begin
        i1_0_i_phi_fu_209_p4 = i_reg_657;
    end else begin
        i1_0_i_phi_fu_209_p4 = i1_0_i_reg_205;
    end
end

/// tmp_M_real_V_phi_fu_220_p4 assign process. ///
always @ (ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_s_reg_662_pp0_it10 or p_r_M_real_V_1_reg_939 or ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it11) begin
    if (((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it10))) begin
        tmp_M_real_V_phi_fu_220_p4 = p_r_M_real_V_1_reg_939;
    end else begin
        tmp_M_real_V_phi_fu_220_p4 = ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it11;
    end
end

/// twid_rom_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        twid_rom_0_ce0 = ap_const_logic_1;
    end else begin
        twid_rom_0_ce0 = ap_const_logic_0;
    end
end

/// twid_rom_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) begin
        twid_rom_1_ce0 = ap_const_logic_1;
    end else begin
        twid_rom_1_ce0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11 or exitcond_i_fu_235_p2 or ap_sig_bdd_386) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_386) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & ~(ap_const_lv1_0 == exitcond_i_fu_235_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & ~(ap_const_lv1_0 == exitcond_i_fu_235_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st14_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st14_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it10 = 'bx;
assign ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it10 = 'bx;

/// ap_sig_bdd_22 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_386 assign process. ///
always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_386 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_401 assign process. ///
always @ (ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_sig_ioackin_dout_V_TREADY or ap_reg_ppiten_pp0_it11) begin
    ap_sig_bdd_401 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_dout_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)));
end

/// ap_sig_bdd_404 assign process. ///
always @ (ap_reg_ppstg_exitcond_i_reg_653_pp0_it9 or ap_reg_ppstg_tmp_s_reg_662_pp0_it9) begin
    ap_sig_bdd_404 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_653_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_662_pp0_it9));
end

/// ap_sig_bdd_422 assign process. ///
always @ (ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 or ap_reg_ppiten_pp0_it11) begin
    ap_sig_bdd_422 = ((ap_reg_ppstg_exitcond_i_reg_653_pp0_it10 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11));
end

/// ap_sig_bdd_692 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_692 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_90 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_90 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end
assign cdata_M_real_V_fu_584_p2 = (ap_reg_ppstg_p_Val2_2_reg_779_pp0_it8 + ap_reg_ppstg_p_Val2_s_reg_773_pp0_it8);
assign descramble_buf_0_M_imag_V_address0 = newIndex5_fu_275_p1;
assign descramble_buf_0_M_imag_V_address1 = newIndex3_fu_286_p1;
assign descramble_buf_0_M_real_V_address0 = newIndex5_fu_275_p1;
assign descramble_buf_0_M_real_V_address1 = newIndex3_fu_286_p1;
assign descramble_buf_1_M_imag_V_address0 = newIndex5_fu_275_p1;
assign descramble_buf_1_M_imag_V_address1 = newIndex3_fu_286_p1;
assign descramble_buf_1_M_real_V_address0 = newIndex5_fu_275_p1;
assign descramble_buf_1_M_real_V_address1 = newIndex3_fu_286_p1;
assign dout_V_TDATA = {{cdata_M_imag_V_phi_fu_229_p4}, {tmp_M_real_V_phi_fu_220_p4}};
assign exitcond_i_fu_235_p2 = (i1_0_i_phi_fu_209_p4 == ap_const_lv10_200? 1'b1: 1'b0);
assign f_M_imag_V_fu_553_p3 = ((ap_reg_ppstg_tmp_25_reg_815_pp0_it5[0:0] === 1'b1) ? tmp_15_fu_548_p2 : ap_reg_ppstg_tmp_14_reg_820_pp0_it5);
assign f_M_real_V_fu_542_p3 = ((ap_reg_ppstg_tmp_24_reg_795_pp0_it5[0:0] === 1'b1) ? tmp_10_fu_537_p2 : ap_reg_ppstg_tmp_3_reg_800_pp0_it5);
assign grp_fu_629_p1 = tmp_1_i_fu_574_p1;
assign grp_fu_635_p0 = tmp_i_reg_885;
assign grp_fu_635_p1 = tmp_3_i_fu_581_p1;
assign grp_fu_641_p1 = tmp_1_i_fu_574_p1;
assign grp_fu_647_p0 = tmp_2_i_reg_897;
assign grp_fu_647_p1 = tmp_3_i_fu_581_p1;
assign i_fu_241_p2 = (i1_0_i_phi_fu_209_p4 + ap_const_lv10_1);
assign icmp_fu_304_p2 = (tmp_12_fu_294_p4 == ap_const_lv2_0? 1'b1: 1'b0);
assign newIndex3_fu_286_p1 = tmp_7_fu_282_p1;
assign newIndex5_fu_275_p1 = tmp_18_reg_666;
assign p_Val2_1_fu_588_p2 = (ap_reg_ppstg_p_Val2_s_reg_773_pp0_it8 - ap_reg_ppstg_p_Val2_2_reg_779_pp0_it8);
assign p_Val2_2_fu_331_p3 = ((icmp_reg_737[0:0] === 1'b1) ? descramble_buf_0_M_imag_V_lo_reg_753 : descramble_buf_1_M_imag_V_lo_reg_758);
assign p_Val2_3_fu_315_p3 = ((ap_reg_ppstg_tmp_23_reg_671_pp0_it2[0:0] === 1'b1) ? descramble_buf_1_M_imag_V_lo_1_reg_732 : descramble_buf_0_M_imag_V_lo_1_reg_727);
assign p_Val2_4_fu_310_p3 = ((ap_reg_ppstg_tmp_23_reg_671_pp0_it2[0:0] === 1'b1) ? descramble_buf_1_M_real_V_lo_1_reg_722 : descramble_buf_0_M_real_V_lo_1_reg_717);
assign p_Val2_5_fu_386_p2 = ($signed(tmp_1_fu_339_p1) - $signed(tmp_11_fu_376_p1));
assign p_Val2_6_fu_320_p2 = (ap_const_lv16_0 - p_Val2_3_fu_315_p3);
assign p_Val2_s_fu_326_p3 = ((icmp_reg_737[0:0] === 1'b1) ? descramble_buf_0_M_real_V_lo_reg_743 : descramble_buf_1_M_real_V_lo_reg_748);
assign p_neg1_fu_450_p2 = (ap_const_lv18_0 - tmp_19_tr_fu_444_p1);
assign p_neg2_fu_469_p2 = (ap_const_lv18_0 - tmp_24_tr_fu_466_p1);
assign p_neg_fu_521_p2 = (ap_const_lv18_0 - tmp_31_tr_fu_447_p1);
assign p_neg_t_fu_498_p2 = (ap_const_lv16_0 - tmp_16_reg_825);
assign p_r_M_imag_V_3_fu_601_p4 = {{p_Val2_10_reg_924[ap_const_lv32_1E : ap_const_lv32_F]}};
assign p_r_M_imag_V_fu_615_p2 = (ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it9 + p_r_M_imag_V_3_fu_601_p4);
assign p_r_M_real_V_1_fu_610_p2 = (ap_reg_ppstg_f_M_real_V_reg_870_pp0_it9 + p_r_M_real_V_fu_592_p4);
assign p_r_M_real_V_fu_592_p4 = {{p_Val2_9_reg_919[ap_const_lv32_1E : ap_const_lv32_F]}};
assign p_y_M_imag_V_read_assign_fu_564_p3 = ((ap_reg_ppstg_tmp_27_reg_830_pp0_it5[0:0] === 1'b1) ? tmp_21_fu_559_p2 : ap_reg_ppstg_tmp_20_reg_835_pp0_it5);
assign p_y_M_real_V_read_assign_fu_513_p3 = ((tmp_26_fu_490_p3[0:0] === 1'b1) ? p_neg_t_fu_498_p2 : tmp_17_fu_503_p4);
assign r_V_1_fu_380_p2 = ($signed(tmp_11_fu_376_p1) + $signed(tmp_1_fu_339_p1));
assign r_V_2_fu_352_p2 = ($signed(tmp_6_fu_336_p1) - $signed(tmp_5_fu_342_p1));
assign r_V_fu_346_p2 = ($signed(tmp_5_fu_342_p1) + $signed(tmp_6_fu_336_p1));
assign t_V_2_fu_485_p2 = (ap_const_lv17_0 - p_Val2_5_reg_810);
assign tmp_10_fu_537_p2 = (ap_const_lv16_0 - tmp_8_reg_840);
assign tmp_11_fu_376_p1 = $signed(p_Val2_2_fu_331_p3);
assign tmp_12_fu_294_p4 = {{ap_reg_ppstg_i1_0_i_reg_205_pp0_it2[ap_const_lv32_9 : ap_const_lv32_8]}};
assign tmp_15_fu_548_p2 = (ap_const_lv16_0 - tmp_13_reg_845);
assign tmp_17_fu_503_p4 = {{t_V_2_fu_485_p2[ap_const_lv32_10 : ap_const_lv32_1]}};
assign tmp_18_fu_263_p1 = tmp_4_fu_257_p2[7:0];
assign tmp_19_tr_fu_444_p1 = r_V_reg_785;
assign tmp_1_fu_339_p1 = $signed(p_Val2_6_reg_768);
assign tmp_1_i_fu_574_p1 = $signed(p_y_M_real_V_read_assign_reg_850);
assign tmp_21_fu_559_p2 = (ap_const_lv16_0 - tmp_19_reg_855);
assign tmp_24_tr_fu_466_p1 = r_V_1_reg_805;
assign tmp_26_fu_490_p3 = t_V_2_fu_485_p2[ap_const_lv32_10];
assign tmp_2_i_fu_577_p1 = twid_rom_1_q0;
assign tmp_31_tr_fu_447_p1 = r_V_2_reg_790;
assign tmp_3_i_fu_581_p1 = $signed(p_y_M_imag_V_read_assign_reg_880);
assign tmp_4_fu_257_p2 = (ap_const_lv9_0 - tmp_fu_247_p1);
assign tmp_5_fu_342_p1 = $signed(p_Val2_s_fu_326_p3);
assign tmp_6_fu_336_p1 = $signed(p_Val2_4_reg_763);
assign tmp_7_fu_282_p1 = ap_reg_ppstg_i1_0_i_reg_205_pp0_it1[7:0];
assign tmp_9_fu_438_p1 = ap_reg_ppstg_i1_0_i_reg_205_pp0_it4;
assign tmp_fu_247_p1 = i1_0_i_phi_fu_209_p4[8:0];
assign tmp_i_fu_570_p1 = twid_rom_0_q0;
assign tmp_s_fu_251_p2 = (i1_0_i_phi_fu_209_p4 == ap_const_lv10_0? 1'b1: 1'b0);
assign twid_rom_0_address0 = tmp_9_fu_438_p1;
assign twid_rom_1_address0 = tmp_9_fu_438_p1;


endmodule //hls_xfft2real_Loop_realfft_be_descramble_pro

