Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 04:13:55 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_gen/NonUniformILP/fir_gen_NonUniformILP_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 Delay1No1_instance/Y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.849ns (26.075%)  route 2.407ns (73.925%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 7.085 - 4.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.721ns (routing 1.167ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.425ns (routing 1.060ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2418, routed)        2.721     3.672    Delay1No1_instance/clk_IBUF_BUFG
    SLICE_X125Y322       FDCE                                         r  Delay1No1_instance/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y322       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.751 r  Delay1No1_instance/Y_reg[10]/Q
                         net (fo=4, routed)           0.424     4.175    Delay1No_instance/Y_reg[33]_0[10]
    SLICE_X119Y325       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     4.264 r  Delay1No_instance/geqOp_carry_i_11/O
                         net (fo=1, routed)           0.011     4.275    Add_0_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X119Y325       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.430 r  Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.456    Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X119Y326       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.471 r  Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.497    Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X119Y327       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.549 r  Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.248     4.797    Delay1No_instance/CO[0]
    SLICE_X119Y331       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     4.938 r  Delay1No_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.354     5.292    Delay1No_instance/Add_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X121Y330       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     5.380 r  Delay1No_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=1, routed)           0.088     5.468    Delay1No_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X121Y330       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.505 r  Delay1No_instance/shiftedFracY_d1[49]_i_3/O
                         net (fo=3, routed)           0.230     5.735    Delay1No_instance/Add_0_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X120Y329       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.786 r  Delay1No_instance/shiftedFracY_d1[33]_i_3/O
                         net (fo=48, routed)          0.629     6.415    Delay1No_instance/shiftVal__5[1]
    SLICE_X118Y319       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     6.467 r  Delay1No_instance/shiftedFracY_d1[0]_i_1/O
                         net (fo=2, routed)           0.322     6.789    Delay1No_instance/level4__0[0]
    SLICE_X123Y320       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.879 r  Delay1No_instance/shiftedFracY_d1[16]_i_1/O
                         net (fo=1, routed)           0.049     6.928    Add_0_impl_instance/FPAddSubOp_instance/D[5]
    SLICE_X123Y320       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2418, routed)        2.425     7.085    Add_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X123Y320       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.486     7.570    
                         clock uncertainty           -0.035     7.535    
    SLICE_X123Y320       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.560    Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  0.633    




