
*** Running vivado
    with args -log mac_fifo_axi4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mac_fifo_axi4.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mac_fifo_axi4.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1188.312 ; gain = 172.086 ; free physical = 467 ; free virtual = 15985
INFO: [Synth 8-638] synthesizing module 'mac_fifo_axi4' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.srcs/sources_1/ip/mac_fifo_axi4/synth/mac_fifo_axi4.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'mac_fifo_axi4' (27#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.srcs/sources_1/ip/mac_fifo_axi4/synth/mac_fifo_axi4.vhd:79]
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1403.980 ; gain = 387.754 ; free physical = 249 ; free virtual = 15768
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 1403.980 ; gain = 387.754 ; free physical = 243 ; free virtual = 15762
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1533.031 ; gain = 1.000 ; free physical = 209 ; free virtual = 15755
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:49 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 208 ; free virtual = 15754
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:49 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 208 ; free virtual = 15754
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:49 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 208 ; free virtual = 15754
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:49 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 206 ; free virtual = 15752
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:51 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 182 ; free virtual = 15728
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:02:05 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 163 ; free virtual = 15716
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:05 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 163 ; free virtual = 15716
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:02:05 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 145 ; free virtual = 15698
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:02:06 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 144 ; free virtual = 15697
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:02:06 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 144 ; free virtual = 15697
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:02:06 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 144 ; free virtual = 15697
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:02:06 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 144 ; free virtual = 15697
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:02:06 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 144 ; free virtual = 15697
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:02:06 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 144 ; free virtual = 15697

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     5|
|2     |LUT2     |    18|
|3     |LUT3     |     7|
|4     |LUT4     |    15|
|5     |LUT5     |     3|
|6     |LUT6     |     7|
|7     |RAMB18E1 |     1|
|8     |FDCE     |    33|
|9     |FDPE     |    21|
|10    |FDRE     |    67|
|11    |FDSE     |     6|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:02:06 . Memory (MB): peak = 1533.031 ; gain = 516.805 ; free physical = 144 ; free virtual = 15697
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.199 ; gain = 405.160 ; free physical = 124 ; free virtual = 15421
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:02:00 . Memory (MB): peak = 1948.199 ; gain = 842.473 ; free physical = 125 ; free virtual = 15421
