{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736882807811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736882807811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 11:26:47 2025 " "Processing started: Tue Jan 14 11:26:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736882807811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1736882807811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1736882807811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1736882811112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1736882811112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/lab1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736882833019 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1clk " "Found entity 2: lab1clk" {  } { { "lab1.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/lab1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736882833019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736882833019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode7_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7_tb " "Found entity 1: decode7_tb" {  } { { "decode7_tb.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736882833034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736882833034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2_tb " "Found entity 1: decode2_tb" {  } { { "decode2_tb.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode2_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736882833050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736882833050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcitid_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcitid_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcitid_tb " "Found entity 1: bcitid_tb" {  } { { "bcitid_tb.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/bcitid_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736882833082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736882833082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "decode2.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736882833113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736882833113 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(6) " "Verilog HDL Expression warning at decode7.sv(6): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(8) " "Verilog HDL Expression warning at decode7.sv(8): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(9) " "Verilog HDL Expression warning at decode7.sv(9): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(11) " "Verilog HDL Expression warning at decode7.sv(11): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(12) " "Verilog HDL Expression warning at decode7.sv(12): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(13) " "Verilog HDL Expression warning at decode7.sv(13): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(16) " "Verilog HDL Expression warning at decode7.sv(16): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(17) " "Verilog HDL Expression warning at decode7.sv(17): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(18) " "Verilog HDL Expression warning at decode7.sv(18): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(19) " "Verilog HDL Expression warning at decode7.sv(19): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(21) " "Verilog HDL Expression warning at decode7.sv(21): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(22) " "Verilog HDL Expression warning at decode7.sv(22): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(23) " "Verilog HDL Expression warning at decode7.sv(23): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "decode7.sv(24) " "Verilog HDL syntax error at decode7.sv(24): illegal character in binary number" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 24 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decode7.sv(24) " "Verilog HDL Expression warning at decode7.sv(24): truncated literal to match 4 bits" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decode7 decode7.sv(1) " "Ignored design unit \"decode7\" at decode7.sv(1) due to previous errors" {  } { { "decode7.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/decode7.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7.sv 0 0 " "Found 0 design units, including 0 entities, in source file decode7.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736882833129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcitid.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcitid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcitid " "Found entity 1: bcitid" {  } { { "bcitid.sv" "" { Text "C:/Software/xxoruan/Xournal++/xournal notes/Beng Term 4/ELEX 7660/labs/lab1/bcitid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736882833161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736882833161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736882833225 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 14 11:27:13 2025 " "Processing ended: Tue Jan 14 11:27:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736882833225 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736882833225 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736882833225 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1736882833225 ""}
