
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a5c  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000008  20000000  08005b90  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000004c  20000008  08005b98  00008008  2**2
                  ALLOC
  4 ._usrstack    00000100  20000054  08005be4  00008008  2**0
                  ALLOC
  5 .comment      00000300  00000000  00000000  00008008  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000330  00000000  00000000  00008308  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00002052  00000000  00000000  00008638  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009171  00000000  00000000  0000a68a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001f03  00000000  00000000  000137fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001e4f  00000000  00000000  000156fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001944  00000000  00000000  00017550  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000319f  00000000  00000000  00018e94  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002ac8  00000000  00000000  0001c033  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  0001eafb  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000248  00000000  00000000  0001eb30  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	08005b11 	.word	0x08005b11
 8003008:	08003215 	.word	0x08003215
 800300c:	08003219 	.word	0x08003219
 8003010:	0800321d 	.word	0x0800321d
 8003014:	08003221 	.word	0x08003221
 8003018:	08003225 	.word	0x08003225
	...
 800302c:	0800322d 	.word	0x0800322d
 8003030:	08003229 	.word	0x08003229
 8003034:	00000000 	.word	0x00000000
 8003038:	08003231 	.word	0x08003231
 800303c:	0800333d 	.word	0x0800333d
 8003040:	08003235 	.word	0x08003235
 8003044:	08003239 	.word	0x08003239
 8003048:	0800323d 	.word	0x0800323d
 800304c:	08003241 	.word	0x08003241
 8003050:	08003245 	.word	0x08003245
 8003054:	08003249 	.word	0x08003249
 8003058:	0800324d 	.word	0x0800324d
 800305c:	08003251 	.word	0x08003251
 8003060:	08003255 	.word	0x08003255
 8003064:	08003259 	.word	0x08003259
 8003068:	0800325d 	.word	0x0800325d
	...
 8003088:	0800327d 	.word	0x0800327d
 800308c:	08003281 	.word	0x08003281
 8003090:	08003285 	.word	0x08003285
 8003094:	08003289 	.word	0x08003289
 8003098:	0800328d 	.word	0x0800328d
 800309c:	08003291 	.word	0x08003291
 80030a0:	08003295 	.word	0x08003295
 80030a4:	08003299 	.word	0x08003299
 80030a8:	0800329d 	.word	0x0800329d
 80030ac:	080032a1 	.word	0x080032a1
 80030b0:	08003331 	.word	0x08003331
 80030b4:	080032a5 	.word	0x080032a5
 80030b8:	080032a9 	.word	0x080032a9
 80030bc:	080032ad 	.word	0x080032ad
 80030c0:	080032b1 	.word	0x080032b1
 80030c4:	080032b5 	.word	0x080032b5
 80030c8:	080032b9 	.word	0x080032b9
 80030cc:	080032bd 	.word	0x080032bd
 80030d0:	080032c1 	.word	0x080032c1
 80030d4:	08003325 	.word	0x08003325
 80030d8:	080032c5 	.word	0x080032c5
 80030dc:	08003319 	.word	0x08003319
 80030e0:	080032c9 	.word	0x080032c9
 80030e4:	080032cd 	.word	0x080032cd
 80030e8:	080032d1 	.word	0x080032d1
 80030ec:	080032d5 	.word	0x080032d5
 80030f0:	080032d9 	.word	0x080032d9
 80030f4:	080032dd 	.word	0x080032dd
 80030f8:	080032e1 	.word	0x080032e1
 80030fc:	080032e5 	.word	0x080032e5
 8003100:	080032e9 	.word	0x080032e9
 8003104:	080032ed 	.word	0x080032ed
 8003108:	080032f1 	.word	0x080032f1
 800310c:	080032f5 	.word	0x080032f5
 8003110:	080032f9 	.word	0x080032f9
 8003114:	080032fd 	.word	0x080032fd
 8003118:	08003301 	.word	0x08003301
 800311c:	08003305 	.word	0x08003305
 8003120:	08003309 	.word	0x08003309
 8003124:	0800330d 	.word	0x0800330d
 8003128:	08003311 	.word	0x08003311
 800312c:	08003315 	.word	0x08003315
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4a03      	ldr	r2, [pc, #12]	(8003144 <__ISR_DELAY+0x10>)
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	b113      	cbz	r3, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	3b01      	subs	r3, #1
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	4770      	bx	lr
 8003142:	46c0      	nop			(mov r8, r8)
 8003144:	20000010 	.word	0x20000010

08003148 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 8003148:	b510      	push	{r4, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 800314a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800314e:	4620      	mov	r0, r4
 8003150:	2102      	movs	r1, #2
 8003152:	f002 fa4f 	bl	80055f4 <TIM_GetITStatus>
 8003156:	b140      	cbz	r0, 800316a <__TIM2_ISR+0x22>
	{
		TxDString("TIM2 ISR\n \r");
 8003158:	4804      	ldr	r0, [pc, #16]	(800316c <__TIM2_ISR+0x24>)
 800315a:	f000 fa21 	bl	80035a0 <TxDString>
		TIM2->SR &= ~TIM_IT_CC1;
 800315e:	8a23      	ldrh	r3, [r4, #16]
 8003160:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	0c1b      	lsrs	r3, r3, #16
 8003168:	8223      	strh	r3, [r4, #16]
	}
}
 800316a:	bd10      	pop	{r4, pc}
 800316c:	08005b78 	.word	0x08005b78

08003170 <main>:




int main(void)
{
 8003170:	b570      	push	{r4, r5, r6, lr}
    /* System Clocks Configuration */
	RCC_Configuration();
 8003172:	f000 f979 	bl	8003468 <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8003176:	f000 f94d 	bl	8003414 <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 800317a:	f000 f907 	bl	800338c <GPIO_Configuration>

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 800317e:	f000 f8fb 	bl	8003378 <SysTick_Configuration>

	DXL_init(1000000);
 8003182:	481e      	ldr	r0, [pc, #120]	(80031fc <main+0x8c>)
 8003184:	f000 fa90 	bl	80036a8 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 8003188:	4b1d      	ldr	r3, [pc, #116]	(8003200 <main+0x90>)
 800318a:	2002      	movs	r0, #2
 800318c:	6819      	ldr	r1, [r3, #0]
 800318e:	f000 fa15 	bl	80035bc <USART_Configuration>

	Init_Timer2();
 8003192:	f000 f8d9 	bl	8003348 <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 8003196:	481b      	ldr	r0, [pc, #108]	(8003204 <main+0x94>)
 8003198:	f000 fa02 	bl	80035a0 <TxDString>
	DXL_RX_com_buf[14] = 0;
 800319c:	4b1a      	ldr	r3, [pc, #104]	(8003208 <main+0x98>)
 800319e:	2200      	movs	r2, #0

	while(1)
	{

		if(PC_data_rdy == 1)
 80031a0:	4d1a      	ldr	r5, [pc, #104]	(800320c <main+0x9c>)
		{
			PC_data_rdy = 0;

			if(PC_RX_com_buf[0]=='i')
 80031a2:	4c1b      	ldr	r4, [pc, #108]	(8003210 <main+0xa0>)
	USART_Configuration(USART_PC, Baudrate_PC);

	Init_Timer2();

	TxDString(" HELLO :)\n\r");
	DXL_RX_com_buf[14] = 0;
 80031a4:	739a      	strb	r2, [r3, #14]
	while(1)
	{

		if(PC_data_rdy == 1)
		{
			PC_data_rdy = 0;
 80031a6:	2600      	movs	r6, #0
	DXL_RX_com_buf[14] = 0;

	while(1)
	{

		if(PC_data_rdy == 1)
 80031a8:	782b      	ldrb	r3, [r5, #0]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d1fc      	bne.n	80031a8 <main+0x38>
		{
			PC_data_rdy = 0;
 80031ae:	702e      	strb	r6, [r5, #0]

			if(PC_RX_com_buf[0]=='i')
 80031b0:	7823      	ldrb	r3, [r4, #0]
 80031b2:	2b69      	cmp	r3, #105
 80031b4:	d104      	bne.n	80031c0 <main+0x50>
			{
				move_forward(700);
 80031b6:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80031ba:	f000 fb89 	bl	80038d0 <move_forward>
 80031be:	e7f3      	b.n	80031a8 <main+0x38>
			}
			else if(PC_RX_com_buf[0]=='j')
 80031c0:	7823      	ldrb	r3, [r4, #0]
 80031c2:	2b6a      	cmp	r3, #106
 80031c4:	d104      	bne.n	80031d0 <main+0x60>
			{
				move_left(400);
 80031c6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80031ca:	f000 fb4b 	bl	8003864 <move_left>
 80031ce:	e7eb      	b.n	80031a8 <main+0x38>
			}
			else if(PC_RX_com_buf[0]=='k')
 80031d0:	7823      	ldrb	r3, [r4, #0]
 80031d2:	2b6b      	cmp	r3, #107
			{
				move_backward(700);
 80031d4:	bf08      	it	eq
 80031d6:	f44f 702f 	moveq.w	r0, #700	; 0x2bc
			}
			else if(PC_RX_com_buf[0]=='j')
			{
				move_left(400);
			}
			else if(PC_RX_com_buf[0]=='k')
 80031da:	d00b      	beq.n	80031f4 <main+0x84>
			{
				move_backward(700);
			}
			else if(PC_RX_com_buf[0]=='l')
 80031dc:	7823      	ldrb	r3, [r4, #0]
 80031de:	2b6c      	cmp	r3, #108
 80031e0:	d104      	bne.n	80031ec <main+0x7c>
			{
				move_right(400);
 80031e2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80031e6:	f000 fb25 	bl	8003834 <move_right>
 80031ea:	e7dd      	b.n	80031a8 <main+0x38>
			}
			else
			{
				mDelay(100);
 80031ec:	2064      	movs	r0, #100
 80031ee:	f000 f9af 	bl	8003550 <mDelay>
				move_backward(0);
 80031f2:	2000      	movs	r0, #0
 80031f4:	f000 fb52 	bl	800389c <move_backward>
 80031f8:	e7d6      	b.n	80031a8 <main+0x38>
 80031fa:	46c0      	nop			(mov r8, r8)
 80031fc:	000f4240 	.word	0x000f4240
 8003200:	20000004 	.word	0x20000004
 8003204:	08005b84 	.word	0x08005b84
 8003208:	20000030 	.word	0x20000030
 800320c:	2000000c 	.word	0x2000000c
 8003210:	20000018 	.word	0x20000018

08003214 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 8003214:	4770      	bx	lr
 8003216:	46c0      	nop			(mov r8, r8)

08003218 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003218:	e7fe      	b.n	8003218 <HardFaultException>
 800321a:	46c0      	nop			(mov r8, r8)

0800321c <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 800321c:	e7fe      	b.n	800321c <MemManageException>
 800321e:	46c0      	nop			(mov r8, r8)

08003220 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8003220:	e7fe      	b.n	8003220 <BusFaultException>
 8003222:	46c0      	nop			(mov r8, r8)

08003224 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8003224:	e7fe      	b.n	8003224 <UsageFaultException>
 8003226:	46c0      	nop			(mov r8, r8)

08003228 <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 8003228:	4770      	bx	lr
 800322a:	46c0      	nop			(mov r8, r8)

0800322c <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 800322c:	4770      	bx	lr
 800322e:	46c0      	nop			(mov r8, r8)

08003230 <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 8003230:	4770      	bx	lr
 8003232:	46c0      	nop			(mov r8, r8)

08003234 <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 8003234:	4770      	bx	lr
 8003236:	46c0      	nop			(mov r8, r8)

08003238 <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 8003238:	4770      	bx	lr
 800323a:	46c0      	nop			(mov r8, r8)

0800323c <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 800323c:	4770      	bx	lr
 800323e:	46c0      	nop			(mov r8, r8)

08003240 <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 8003240:	4770      	bx	lr
 8003242:	46c0      	nop			(mov r8, r8)

08003244 <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 8003244:	4770      	bx	lr
 8003246:	46c0      	nop			(mov r8, r8)

08003248 <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 8003248:	4770      	bx	lr
 800324a:	46c0      	nop			(mov r8, r8)

0800324c <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 800324c:	4770      	bx	lr
 800324e:	46c0      	nop			(mov r8, r8)

08003250 <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 8003250:	4770      	bx	lr
 8003252:	46c0      	nop			(mov r8, r8)

08003254 <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 8003254:	4770      	bx	lr
 8003256:	46c0      	nop			(mov r8, r8)

08003258 <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 8003258:	4770      	bx	lr
 800325a:	46c0      	nop			(mov r8, r8)

0800325c <EXTI4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
}
 800325c:	4770      	bx	lr
 800325e:	46c0      	nop			(mov r8, r8)

08003260 <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 8003260:	4770      	bx	lr
 8003262:	46c0      	nop			(mov r8, r8)

08003264 <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 8003264:	4770      	bx	lr
 8003266:	46c0      	nop			(mov r8, r8)

08003268 <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 8003268:	4770      	bx	lr
 800326a:	46c0      	nop			(mov r8, r8)

0800326c <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 800326c:	4770      	bx	lr
 800326e:	46c0      	nop			(mov r8, r8)

08003270 <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 8003270:	4770      	bx	lr
 8003272:	46c0      	nop			(mov r8, r8)

08003274 <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 8003274:	4770      	bx	lr
 8003276:	46c0      	nop			(mov r8, r8)

08003278 <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 8003278:	4770      	bx	lr
 800327a:	46c0      	nop			(mov r8, r8)

0800327c <ADC1_2_IRQHandler>:
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
}
 800327c:	4770      	bx	lr
 800327e:	46c0      	nop			(mov r8, r8)

08003280 <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 8003280:	4770      	bx	lr
 8003282:	46c0      	nop			(mov r8, r8)

08003284 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 8003284:	4770      	bx	lr
 8003286:	46c0      	nop			(mov r8, r8)

08003288 <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 8003288:	4770      	bx	lr
 800328a:	46c0      	nop			(mov r8, r8)

0800328c <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 800328c:	4770      	bx	lr
 800328e:	46c0      	nop			(mov r8, r8)

08003290 <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 8003290:	4770      	bx	lr
 8003292:	46c0      	nop			(mov r8, r8)

08003294 <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 8003294:	4770      	bx	lr
 8003296:	46c0      	nop			(mov r8, r8)

08003298 <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 8003298:	4770      	bx	lr
 800329a:	46c0      	nop			(mov r8, r8)

0800329c <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 800329c:	4770      	bx	lr
 800329e:	46c0      	nop			(mov r8, r8)

080032a0 <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 80032a0:	4770      	bx	lr
 80032a2:	46c0      	nop			(mov r8, r8)

080032a4 <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 80032a4:	4770      	bx	lr
 80032a6:	46c0      	nop			(mov r8, r8)

080032a8 <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 80032a8:	4770      	bx	lr
 80032aa:	46c0      	nop			(mov r8, r8)

080032ac <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 80032ac:	4770      	bx	lr
 80032ae:	46c0      	nop			(mov r8, r8)

080032b0 <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 80032b0:	4770      	bx	lr
 80032b2:	46c0      	nop			(mov r8, r8)

080032b4 <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 80032b4:	4770      	bx	lr
 80032b6:	46c0      	nop			(mov r8, r8)

080032b8 <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 80032b8:	4770      	bx	lr
 80032ba:	46c0      	nop			(mov r8, r8)

080032bc <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 80032bc:	4770      	bx	lr
 80032be:	46c0      	nop			(mov r8, r8)

080032c0 <SPI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
}
 80032c0:	4770      	bx	lr
 80032c2:	46c0      	nop			(mov r8, r8)

080032c4 <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 80032c4:	4770      	bx	lr
 80032c6:	46c0      	nop			(mov r8, r8)

080032c8 <EXTI15_10_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
}
 80032c8:	4770      	bx	lr
 80032ca:	46c0      	nop			(mov r8, r8)

080032cc <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 80032cc:	4770      	bx	lr
 80032ce:	46c0      	nop			(mov r8, r8)

080032d0 <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 80032d0:	4770      	bx	lr
 80032d2:	46c0      	nop			(mov r8, r8)

080032d4 <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 80032d4:	4770      	bx	lr
 80032d6:	46c0      	nop			(mov r8, r8)

080032d8 <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 80032d8:	4770      	bx	lr
 80032da:	46c0      	nop			(mov r8, r8)

080032dc <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 80032dc:	4770      	bx	lr
 80032de:	46c0      	nop			(mov r8, r8)

080032e0 <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 80032e0:	4770      	bx	lr
 80032e2:	46c0      	nop			(mov r8, r8)

080032e4 <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 80032e4:	4770      	bx	lr
 80032e6:	46c0      	nop			(mov r8, r8)

080032e8 <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 80032e8:	4770      	bx	lr
 80032ea:	46c0      	nop			(mov r8, r8)

080032ec <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 80032ec:	4770      	bx	lr
 80032ee:	46c0      	nop			(mov r8, r8)

080032f0 <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 80032f0:	4770      	bx	lr
 80032f2:	46c0      	nop			(mov r8, r8)

080032f4 <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 80032f4:	4770      	bx	lr
 80032f6:	46c0      	nop			(mov r8, r8)

080032f8 <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 80032f8:	4770      	bx	lr
 80032fa:	46c0      	nop			(mov r8, r8)

080032fc <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
}
 80032fc:	4770      	bx	lr
 80032fe:	46c0      	nop			(mov r8, r8)

08003300 <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 8003300:	4770      	bx	lr
 8003302:	46c0      	nop			(mov r8, r8)

08003304 <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 8003304:	4770      	bx	lr
 8003306:	46c0      	nop			(mov r8, r8)

08003308 <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 8003308:	4770      	bx	lr
 800330a:	46c0      	nop			(mov r8, r8)

0800330c <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 800330c:	4770      	bx	lr
 800330e:	46c0      	nop			(mov r8, r8)

08003310 <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 8003310:	4770      	bx	lr
 8003312:	46c0      	nop			(mov r8, r8)

08003314 <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 8003314:	4770      	bx	lr
 8003316:	46c0      	nop			(mov r8, r8)

08003318 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8003318:	b500      	push	{lr}
 800331a:	b081      	sub	sp, #4
	__PC_com_RX_ISR();
 800331c:	f000 f8e6 	bl	80034ec <__PC_com_RX_ISR>
}
 8003320:	b001      	add	sp, #4
 8003322:	bd00      	pop	{pc}

08003324 <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 8003324:	b500      	push	{lr}
 8003326:	b081      	sub	sp, #4
	//RxD0Interrupt();
	DXL_RX_interrupt();
 8003328:	f000 f9c4 	bl	80036b4 <DXL_RX_interrupt>
}
 800332c:	b001      	add	sp, #4
 800332e:	bd00      	pop	{pc}

08003330 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003330:	b500      	push	{lr}
 8003332:	b081      	sub	sp, #4
	__TIM2_ISR();
 8003334:	f7ff ff08 	bl	8003148 <__TIM2_ISR>
}
 8003338:	b001      	add	sp, #4
 800333a:	bd00      	pop	{pc}

0800333c <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 800333c:	b500      	push	{lr}
 800333e:	b081      	sub	sp, #4
	__ISR_DELAY();
 8003340:	f7ff fef8 	bl	8003134 <__ISR_DELAY>
}
 8003344:	b001      	add	sp, #4
 8003346:	bd00      	pop	{pc}

08003348 <Init_Timer2>:
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 8003348:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800334c:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003350:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x044C; // Prescaler
 8003352:	f240 424c 	movw	r2, #1100	; 0x44c
 8003356:	851a      	strh	r2, [r3, #40]
	TIM2->ARR = 0xFFFF; // Reload register
 8003358:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800335c:	859a      	strh	r2, [r3, #44]

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 800335e:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003362:	831a      	strh	r2, [r3, #24]
	TIM2->DIER = 0x0002; // CC1IE UIE
 8003364:	f04f 0202 	mov.w	r2, #2	; 0x2
 8003368:	819a      	strh	r2, [r3, #12]
	TIM2->CCR1 = 0xFF00; // CCR1 value
 800336a:	f64f 7200 	movw	r2, #65280	; 0xff00
 800336e:	869a      	strh	r2, [r3, #52]
	TIM2->CNT = 0x0000;
 8003370:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003374:	849a      	strh	r2, [r3, #36]
	//TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
}
 8003376:	4770      	bx	lr

08003378 <SysTick_Configuration>:
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
}


void SysTick_Configuration(void)
{
 8003378:	b500      	push	{lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 800337a:	2009      	movs	r0, #9
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
}


void SysTick_Configuration(void)
{
 800337c:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 800337e:	f001 faa9 	bl	80048d4 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 8003382:	2001      	movs	r0, #1
 8003384:	f001 fac2 	bl	800490c <SysTick_ITConfig>
}
 8003388:	b001      	add	sp, #4
 800338a:	bd00      	pop	{pc}

0800338c <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 800338c:	b570      	push	{r4, r5, r6, lr}
 800338e:	b082      	sub	sp, #8
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 8003390:	ad01      	add	r5, sp, #4

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003392:	4c1e      	ldr	r4, [pc, #120]	(800340c <GPIO_Configuration+0x80>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 8003394:	4628      	mov	r0, r5
 8003396:	f000 fd9b 	bl	8003ed0 <GPIO_StructInit>

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
 800339a:	f04f 0330 	mov.w	r3, #48	; 0x30
 800339e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033a2:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033a4:	2310      	movs	r3, #16
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033a6:	4620      	mov	r0, r4
 80033a8:	4629      	mov	r1, r5
	GPIO_StructInit(&GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033aa:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033ae:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033b2:	f000 fd39 	bl	8003e28 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 80033b6:	f44f 6308 	mov.w	r3, #2176	; 0x880
 80033ba:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033be:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80033c0:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033c2:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80033c4:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033c8:	f000 fd2e 	bl	8003e28 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 80033cc:	f44f 6388 	mov.w	r3, #1088	; 0x440
 80033d0:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033d4:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80033d6:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033d8:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80033da:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033de:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033e2:	f000 fd21 	bl	8003e28 <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 80033e6:	2004      	movs	r0, #4
 80033e8:	2101      	movs	r1, #1
 80033ea:	f000 fdb7 	bl	8003f5c <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 80033ee:	2101      	movs	r1, #1
 80033f0:	4807      	ldr	r0, [pc, #28]	(8003410 <GPIO_Configuration+0x84>)
 80033f2:	f000 fdb3 	bl	8003f5c <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80033f6:	4620      	mov	r0, r4
 80033f8:	2110      	movs	r1, #16
 80033fa:	f000 fd87 	bl	8003f0c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80033fe:	4620      	mov	r0, r4
 8003400:	2120      	movs	r1, #32
 8003402:	f000 fd81 	bl	8003f08 <GPIO_SetBits>
}
 8003406:	b002      	add	sp, #8
 8003408:	bd70      	pop	{r4, r5, r6, pc}
 800340a:	46c0      	nop			(mov r8, r8)
 800340c:	40010c00 	.word	0x40010c00
 8003410:	00300400 	.word	0x00300400

08003414 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8003414:	b570      	push	{r4, r5, r6, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 8003416:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800341a:	b082      	sub	sp, #8
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 800341c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8003420:	f000 ff16 	bl	8004250 <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8003424:	ae01      	add	r6, sp, #4
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8003426:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800342a:	f000 fe73 	bl	8004114 <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800342e:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8003430:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003432:	2401      	movs	r4, #1
	NVIC_Init(&NVIC_InitStructure);
 8003434:	4630      	mov	r0, r6

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8003436:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800343a:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800343e:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003442:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8003446:	f000 fe6f 	bl	8004128 <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 800344a:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800344c:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 800344e:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8003452:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003456:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800345a:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 800345e:	f000 fe63 	bl	8004128 <NVIC_Init>
}
 8003462:	b002      	add	sp, #8
 8003464:	bd70      	pop	{r4, r5, r6, pc}
 8003466:	46c0      	nop			(mov r8, r8)

08003468 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8003468:	b500      	push	{lr}
 800346a:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 800346c:	f001 f852 	bl	8004514 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 8003470:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003474:	f001 f86e 	bl	8004554 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8003478:	f001 f886 	bl	8004588 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 800347c:	2801      	cmp	r0, #1
 800347e:	d124      	bne.n	80034ca <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8003480:	2010      	movs	r0, #16
 8003482:	f000 fa55 	bl	8003930 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 8003486:	2002      	movs	r0, #2
 8003488:	f000 fa3a 	bl	8003900 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 800348c:	2000      	movs	r0, #0
 800348e:	f001 f8c5 	bl	800461c <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 8003492:	2000      	movs	r0, #0
 8003494:	f001 f8d6 	bl	8004644 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8003498:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800349c:	f001 f8c8 	bl	8004630 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 80034a0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80034a4:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 80034a8:	f001 f896 	bl	80045d8 <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 80034ac:	2001      	movs	r0, #1
 80034ae:	f001 f89d 	bl	80045ec <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 80034b2:	2039      	movs	r0, #57
 80034b4:	f001 f9c6 	bl	8004844 <RCC_GetFlagStatus>
 80034b8:	2800      	cmp	r0, #0
 80034ba:	d0fa      	beq.n	80034b2 <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80034bc:	2002      	movs	r0, #2
 80034be:	f001 f89b 	bl	80045f8 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 80034c2:	f001 f8a3 	bl	800460c <RCC_GetSYSCLKSource>
 80034c6:	2808      	cmp	r0, #8
 80034c8:	d1fb      	bne.n	80034c2 <RCC_Configuration+0x5a>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOB, ENABLE);
 80034ca:	2101      	movs	r1, #1
 80034cc:	f244 0008 	movw	r0, #16392	; 0x4008
 80034d0:	f001 f96e 	bl	80047b0 <RCC_APB2PeriphClockCmd>

	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 80034d4:	4804      	ldr	r0, [pc, #16]	(80034e8 <RCC_Configuration+0x80>)
 80034d6:	2101      	movs	r1, #1
 80034d8:	f001 f978 	bl	80047cc <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
 80034dc:	2001      	movs	r0, #1
 80034de:	f000 ffa9 	bl	8004434 <PWR_BackupAccessCmd>
}
 80034e2:	b001      	add	sp, #4
 80034e4:	bd00      	pop	{pc}
 80034e6:	46c0      	nop			(mov r8, r8)
 80034e8:	00040001 	.word	0x00040001

080034ec <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 80034ec:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80034ee:	4809      	ldr	r0, [pc, #36]	(8003514 <__PC_com_RX_ISR+0x28>)
 80034f0:	f240 5125 	movw	r1, #1317	; 0x525
 80034f4:	f002 fa0e 	bl	8005914 <USART_GetITStatus>
 80034f8:	b150      	cbz	r0, 8003510 <__PC_com_RX_ISR+0x24>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 80034fa:	4b07      	ldr	r3, [pc, #28]	(8003518 <__PC_com_RX_ISR+0x2c>)
 80034fc:	4805      	ldr	r0, [pc, #20]	(8003514 <__PC_com_RX_ISR+0x28>)
 80034fe:	681c      	ldr	r4, [r3, #0]
 8003500:	f002 f99a 	bl	8005838 <USART_ReceiveData>
 8003504:	4b05      	ldr	r3, [pc, #20]	(800351c <__PC_com_RX_ISR+0x30>)
 8003506:	b2c0      	uxtb	r0, r0
 8003508:	5518      	strb	r0, [r3, r4]
		PC_data_rdy = 1;
 800350a:	4b05      	ldr	r3, [pc, #20]	(8003520 <__PC_com_RX_ISR+0x34>)
 800350c:	2201      	movs	r2, #1
 800350e:	701a      	strb	r2, [r3, #0]
		//PC_RX_buff_index++;
	}

}
 8003510:	bd10      	pop	{r4, pc}
 8003512:	46c0      	nop			(mov r8, r8)
 8003514:	40004800 	.word	0x40004800
 8003518:	20000008 	.word	0x20000008
 800351c:	20000018 	.word	0x20000018
 8003520:	2000000c 	.word	0x2000000c

08003524 <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 8003524:	b510      	push	{r4, lr}
 8003526:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 8003528:	2001      	movs	r0, #1
 800352a:	f001 f9d9 	bl	80048e0 <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 800352e:	4b07      	ldr	r3, [pc, #28]	(800354c <uDelay+0x28>)
 8003530:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 8003532:	461a      	mov	r2, r3
 8003534:	6813      	ldr	r3, [r2, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1fc      	bne.n	8003534 <uDelay+0x10>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 800353a:	f06f 0001 	mvn.w	r0, #1	; 0x1
 800353e:	f001 f9cf 	bl	80048e0 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 8003542:	2000      	movs	r0, #0
 8003544:	f001 f9cc 	bl	80048e0 <SysTick_CounterCmd>
}
 8003548:	bd10      	pop	{r4, pc}
 800354a:	46c0      	nop			(mov r8, r8)
 800354c:	20000010 	.word	0x20000010

08003550 <mDelay>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 8003550:	b500      	push	{lr}
	uDelay(nTime*1000);
 8003552:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 8003556:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 800355a:	b081      	sub	sp, #4
	uDelay(nTime*1000);
 800355c:	00c0      	lsls	r0, r0, #3
 800355e:	f7ff ffe1 	bl	8003524 <uDelay>
}
 8003562:	b001      	add	sp, #4
 8003564:	bd00      	pop	{pc}
 8003566:	46c0      	nop			(mov r8, r8)

08003568 <TxDByte_PC>:
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 8003568:	b500      	push	{lr}
	USART_SendData(USART3,bTxdData);
 800356a:	b281      	uxth	r1, r0
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 800356c:	b081      	sub	sp, #4
	USART_SendData(USART3,bTxdData);
 800356e:	4805      	ldr	r0, [pc, #20]	(8003584 <TxDByte_PC+0x1c>)
 8003570:	f002 f95e 	bl	8005830 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 8003574:	4803      	ldr	r0, [pc, #12]	(8003584 <TxDByte_PC+0x1c>)
 8003576:	2140      	movs	r1, #64
 8003578:	f002 f9c0 	bl	80058fc <USART_GetFlagStatus>
 800357c:	2800      	cmp	r0, #0
 800357e:	d0f9      	beq.n	8003574 <TxDByte_PC+0xc>
}
 8003580:	b001      	add	sp, #4
 8003582:	bd00      	pop	{pc}
 8003584:	40004800 	.word	0x40004800

08003588 <TxArray>:
{
	while (*bData)
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
 8003588:	b570      	push	{r4, r5, r6, lr}
 800358a:	4606      	mov	r6, r0
 800358c:	460d      	mov	r5, r1
 800358e:	2400      	movs	r4, #0
 8003590:	e003      	b.n	800359a <TxArray+0x12>
	int i;
	for(i = 0; i<len; i++)
	{
		TxDByte_PC(*bData++);
 8003592:	5d30      	ldrb	r0, [r6, r4]
 8003594:	f7ff ffe8 	bl	8003568 <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003598:	3401      	adds	r4, #1
 800359a:	42ac      	cmp	r4, r5
 800359c:	dbf9      	blt.n	8003592 <TxArray+0xa>
	{
		TxDByte_PC(*bData++);
	}
}
 800359e:	bd70      	pop	{r4, r5, r6, pc}

080035a0 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 80035a0:	b530      	push	{r4, r5, lr}
 80035a2:	4605      	mov	r5, r0
 80035a4:	b081      	sub	sp, #4
 80035a6:	2400      	movs	r4, #0
 80035a8:	e001      	b.n	80035ae <TxDString+0xe>
	while (*bData)
		TxDByte_PC(*bData++);
 80035aa:	f7ff ffdd 	bl	8003568 <TxDByte_PC>
}


void TxDString(u8 *bData)
{
	while (*bData)
 80035ae:	5d28      	ldrb	r0, [r5, r4]
 80035b0:	3401      	adds	r4, #1
 80035b2:	2800      	cmp	r0, #0
 80035b4:	d1f9      	bne.n	80035aa <TxDString+0xa>
		TxDByte_PC(*bData++);
}
 80035b6:	b001      	add	sp, #4
 80035b8:	bd30      	pop	{r4, r5, pc}
 80035ba:	46c0      	nop			(mov r8, r8)

080035bc <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80035bc:	b570      	push	{r4, r5, r6, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	4605      	mov	r5, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80035c2:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80035c4:	460c      	mov	r4, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80035c6:	f002 f88d 	bl	80056e4 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80035ca:	f04f 0300 	mov.w	r3, #0	; 0x0
 80035ce:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80035d2:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80035d6:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80035da:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80035de:	f04f 030c 	mov.w	r3, #12	; 0xc
void USART_Configuration(u8 PORT, u32 baudrate)
{

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80035e2:	466e      	mov	r6, sp


	USART_InitStructure.USART_BaudRate = baudrate;
 80035e4:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80035e6:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 80035ea:	b98d      	cbnz	r5, 8003610 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 80035ec:	4814      	ldr	r0, [pc, #80]	(8003640 <USART_Configuration+0x84>)
 80035ee:	f002 fa0d 	bl	8005a0c <USART_DeInit>
		mDelay(10);
 80035f2:	200a      	movs	r0, #10
 80035f4:	f7ff ffac 	bl	8003550 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80035f8:	4811      	ldr	r0, [pc, #68]	(8003640 <USART_Configuration+0x84>)
 80035fa:	4669      	mov	r1, sp
 80035fc:	f002 f9b8 	bl	8005970 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003600:	480f      	ldr	r0, [pc, #60]	(8003640 <USART_Configuration+0x84>)
 8003602:	f240 5125 	movw	r1, #1317	; 0x525
 8003606:	2201      	movs	r2, #1
 8003608:	f002 f8a6 	bl	8005758 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800360c:	480c      	ldr	r0, [pc, #48]	(8003640 <USART_Configuration+0x84>)
 800360e:	e012      	b.n	8003636 <USART_Configuration+0x7a>
	}

	else if( PORT == USART_PC )
 8003610:	2d02      	cmp	r5, #2
 8003612:	d113      	bne.n	800363c <USART_Configuration+0x80>
	{
		USART_DeInit(USART3);
 8003614:	480b      	ldr	r0, [pc, #44]	(8003644 <USART_Configuration+0x88>)
 8003616:	f002 f9f9 	bl	8005a0c <USART_DeInit>
		mDelay(10);
 800361a:	200a      	movs	r0, #10
 800361c:	f7ff ff98 	bl	8003550 <mDelay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 8003620:	4808      	ldr	r0, [pc, #32]	(8003644 <USART_Configuration+0x88>)
 8003622:	4669      	mov	r1, sp
 8003624:	f002 f9a4 	bl	8005970 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8003628:	4806      	ldr	r0, [pc, #24]	(8003644 <USART_Configuration+0x88>)
 800362a:	f240 5125 	movw	r1, #1317	; 0x525
 800362e:	2201      	movs	r2, #1
 8003630:	f002 f892 	bl	8005758 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 8003634:	4803      	ldr	r0, [pc, #12]	(8003644 <USART_Configuration+0x88>)
 8003636:	2101      	movs	r1, #1
 8003638:	f002 f880 	bl	800573c <USART_Cmd>
	}
}
 800363c:	b004      	add	sp, #16
 800363e:	bd70      	pop	{r4, r5, r6, pc}
 8003640:	40013800 	.word	0x40013800
 8003644:	40004800 	.word	0x40004800

08003648 <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 8003648:	b530      	push	{r4, r5, lr}
 800364a:	b085      	sub	sp, #20
 800364c:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800364e:	4668      	mov	r0, sp
 8003650:	f002 f848 	bl	80056e4 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 8003654:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 8003656:	4c13      	ldr	r4, [pc, #76]	(80036a4 <USARTConfiguration+0x5c>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003658:	f04f 0300 	mov.w	r3, #0	; 0x0
 800365c:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003660:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003664:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003668:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 800366c:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800366e:	f04f 030c 	mov.w	r3, #12	; 0xc
 8003672:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 8003676:	f002 f9c9 	bl	8005a0c <USART_DeInit>
		mDelay(10);
 800367a:	200a      	movs	r0, #10
 800367c:	f7ff ff68 	bl	8003550 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003680:	4620      	mov	r0, r4
 8003682:	4669      	mov	r1, sp
 8003684:	f002 f974 	bl	8005970 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003688:	4620      	mov	r0, r4
 800368a:	f240 5125 	movw	r1, #1317	; 0x525
 800368e:	2201      	movs	r2, #1
 8003690:	f002 f862 	bl	8005758 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003694:	4620      	mov	r0, r4
 8003696:	2101      	movs	r1, #1
void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003698:	466d      	mov	r5, sp
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800369a:	f002 f84f 	bl	800573c <USART_Cmd>

}
 800369e:	b005      	add	sp, #20
 80036a0:	bd30      	pop	{r4, r5, pc}
 80036a2:	46c0      	nop			(mov r8, r8)
 80036a4:	40013800 	.word	0x40013800

080036a8 <DXL_init>:
void USARTConfiguration();
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
 80036a8:	b500      	push	{lr}
 80036aa:	b081      	sub	sp, #4
	USARTConfiguration(baud);
 80036ac:	f7ff ffcc 	bl	8003648 <USARTConfiguration>
}
 80036b0:	b001      	add	sp, #4
 80036b2:	bd00      	pop	{pc}

080036b4 <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 80036b4:	b530      	push	{r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80036b6:	480a      	ldr	r0, [pc, #40]	(80036e0 <DXL_RX_interrupt+0x2c>)
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 80036b8:	b081      	sub	sp, #4
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80036ba:	f240 5125 	movw	r1, #1317	; 0x525
 80036be:	f002 f929 	bl	8005914 <USART_GetITStatus>
 80036c2:	b150      	cbz	r0, 80036da <DXL_RX_interrupt+0x26>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 80036c4:	4c07      	ldr	r4, [pc, #28]	(80036e4 <DXL_RX_interrupt+0x30>)
 80036c6:	4806      	ldr	r0, [pc, #24]	(80036e0 <DXL_RX_interrupt+0x2c>)
 80036c8:	6825      	ldr	r5, [r4, #0]
 80036ca:	f002 f8b5 	bl	8005838 <USART_ReceiveData>
 80036ce:	4b06      	ldr	r3, [pc, #24]	(80036e8 <DXL_RX_interrupt+0x34>)
 80036d0:	b2c0      	uxtb	r0, r0
 80036d2:	5558      	strb	r0, [r3, r5]
		DXL_RX_buff_index++;
 80036d4:	6823      	ldr	r3, [r4, #0]
 80036d6:	3301      	adds	r3, #1
 80036d8:	6023      	str	r3, [r4, #0]
	}
}
 80036da:	b001      	add	sp, #4
 80036dc:	bd30      	pop	{r4, r5, pc}
 80036de:	46c0      	nop			(mov r8, r8)
 80036e0:	40013800 	.word	0x40013800
 80036e4:	20000028 	.word	0x20000028
 80036e8:	20000030 	.word	0x20000030

080036ec <DXL_TX>:




void DXL_TX(u8 data)
{
 80036ec:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80036ee:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 80036f0:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80036f2:	480d      	ldr	r0, [pc, #52]	(8003728 <DXL_TX+0x3c>)
 80036f4:	f000 fc0a 	bl	8003f0c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable



		USART_SendData(USART1, data);
 80036f8:	b2a4      	uxth	r4, r4

void DXL_TX(u8 data)
{

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80036fa:	480b      	ldr	r0, [pc, #44]	(8003728 <DXL_TX+0x3c>)
 80036fc:	2110      	movs	r1, #16
 80036fe:	f000 fc03 	bl	8003f08 <GPIO_SetBits>



		USART_SendData(USART1, data);
 8003702:	480a      	ldr	r0, [pc, #40]	(800372c <DXL_TX+0x40>)
 8003704:	4621      	mov	r1, r4
 8003706:	f002 f893 	bl	8005830 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 800370a:	4808      	ldr	r0, [pc, #32]	(800372c <DXL_TX+0x40>)
 800370c:	2140      	movs	r1, #64
 800370e:	f002 f8f5 	bl	80058fc <USART_GetFlagStatus>
 8003712:	2800      	cmp	r0, #0
 8003714:	d0f9      	beq.n	800370a <DXL_TX+0x1e>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8003716:	2110      	movs	r1, #16
 8003718:	4803      	ldr	r0, [pc, #12]	(8003728 <DXL_TX+0x3c>)
 800371a:	f000 fbf7 	bl	8003f0c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 800371e:	4802      	ldr	r0, [pc, #8]	(8003728 <DXL_TX+0x3c>)
 8003720:	2120      	movs	r1, #32
 8003722:	f000 fbf1 	bl	8003f08 <GPIO_SetBits>

}
 8003726:	bd10      	pop	{r4, pc}
 8003728:	40010c00 	.word	0x40010c00
 800372c:	40013800 	.word	0x40013800

08003730 <DXL_read_byte>:




void DXL_read_byte(u8 devId, u8 add)
{
 8003730:	b530      	push	{r4, r5, lr}

	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003732:	4a1a      	ldr	r2, [pc, #104]	(800379c <DXL_read_byte+0x6c>)
 8003734:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003738:	7013      	strb	r3, [r2, #0]
	DXL_TX_com_buf[1] = 0xff;
 800373a:	7053      	strb	r3, [r2, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 800373c:	2304      	movs	r3, #4
 800373e:	70d3      	strb	r3, [r2, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 8003740:	2302      	movs	r3, #2
 8003742:	7113      	strb	r3, [r2, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 8003744:	2301      	movs	r3, #1
	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 8003746:	7090      	strb	r0, [r2, #2]
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 8003748:	7151      	strb	r1, [r2, #5]




void DXL_read_byte(u8 devId, u8 add)
{
 800374a:	b081      	sub	sp, #4
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 800374c:	7193      	strb	r3, [r2, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 800374e:	f04f 0e04 	mov.w	lr, #4	; 0x4
 8003752:	2100      	movs	r1, #0
 8003754:	2000      	movs	r0, #0
 8003756:	e006      	b.n	8003766 <DXL_read_byte+0x36>
	{
		checksum += DXL_TX_com_buf[i+2];
 8003758:	eb02 0301 	add.w	r3, r2, r1
 800375c:	789b      	ldrb	r3, [r3, #2]
 800375e:	4403      	add	r3, r0
 8003760:	b2d8      	uxtb	r0, r3
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003762:	1c4b      	adds	r3, r1, #1
 8003764:	b2d9      	uxtb	r1, r3
 8003766:	458e      	cmp	lr, r1
 8003768:	f8df c030 	ldr.w	ip, [pc, #48]	; 800379c <DXL_read_byte+0x6c>
 800376c:	daf4      	bge.n	8003758 <DXL_read_byte+0x28>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 800376e:	ea6f 0300 	mvn.w	r3, r0
 8003772:	f88c 3007 	strb.w	r3, [ip, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 8003776:	4b0a      	ldr	r3, [pc, #40]	(80037a0 <DXL_read_byte+0x70>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 8003778:	2200      	movs	r2, #0
 800377a:	f88c 2008 	strb.w	r2, [ip, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 800377e:	601a      	str	r2, [r3, #0]
 8003780:	2400      	movs	r4, #0

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003782:	4665      	mov	r5, ip
 8003784:	5d28      	ldrb	r0, [r5, r4]
 8003786:	3401      	adds	r4, #1
 8003788:	f7ff ffb0 	bl	80036ec <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 800378c:	2c08      	cmp	r4, #8
 800378e:	d1f9      	bne.n	8003784 <DXL_read_byte+0x54>
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	mDelay(10); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 8003790:	200a      	movs	r0, #10
 8003792:	f7ff fedd 	bl	8003550 <mDelay>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 8003796:	b001      	add	sp, #4
 8003798:	bd30      	pop	{r4, r5, pc}
 800379a:	46c0      	nop			(mov r8, r8)
 800379c:	2000003f 	.word	0x2000003f
 80037a0:	20000028 	.word	0x20000028

080037a4 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 80037a4:	b530      	push	{r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 80037a6:	f8df c080 	ldr.w	ip, [pc, #128]	; 8003828 <DXL_send_word+0x84>
 80037aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037ae:	f88c 3000 	strb.w	r3, [ip]
	DXL_TX_com_buf[1] = 0xff;
 80037b2:	f88c 3001 	strb.w	r3, [ip, #1]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 80037b6:	2305      	movs	r3, #5
 80037b8:	f88c 3003 	strb.w	r3, [ip, #3]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 80037bc:	f88c 2006 	strb.w	r2, [ip, #6]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 80037c0:	2303      	movs	r3, #3


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 80037c2:	0a12      	lsrs	r2, r2, #8
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 80037c4:	f88c 1005 	strb.w	r1, [ip, #5]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 80037c8:	f88c 2007 	strb.w	r2, [ip, #7]




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 80037cc:	b081      	sub	sp, #4
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 80037ce:	f88c 0002 	strb.w	r0, [ip, #2]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 80037d2:	f88c 3004 	strb.w	r3, [ip, #4]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80037d6:	f04f 0e05 	mov.w	lr, #5	; 0x5
 80037da:	2100      	movs	r1, #0
 80037dc:	2200      	movs	r2, #0
 80037de:	e006      	b.n	80037ee <DXL_send_word+0x4a>
	{
		checksum += DXL_TX_com_buf[i+2];
 80037e0:	eb0c 0302 	add.w	r3, ip, r2
 80037e4:	789b      	ldrb	r3, [r3, #2]
 80037e6:	440b      	add	r3, r1
 80037e8:	b299      	uxth	r1, r3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80037ea:	1c53      	adds	r3, r2, #1
 80037ec:	b29a      	uxth	r2, r3
 80037ee:	4596      	cmp	lr, r2
 80037f0:	480d      	ldr	r0, [pc, #52]	(8003828 <DXL_send_word+0x84>)
 80037f2:	daf5      	bge.n	80037e0 <DXL_send_word+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 80037f4:	ea6f 0301 	mvn.w	r3, r1
 80037f8:	7203      	strb	r3, [r0, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 80037fa:	4b0c      	ldr	r3, [pc, #48]	(800382c <DXL_send_word+0x88>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 80037fc:	2200      	movs	r2, #0
 80037fe:	7242      	strb	r2, [r0, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	2400      	movs	r4, #0

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003804:	4605      	mov	r5, r0
 8003806:	5d28      	ldrb	r0, [r5, r4]
 8003808:	3401      	adds	r4, #1
 800380a:	f7ff ff6f 	bl	80036ec <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 800380e:	2c09      	cmp	r4, #9
 8003810:	d1f9      	bne.n	8003806 <DXL_send_word+0x62>
 8003812:	2300      	movs	r3, #0
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 8003814:	f241 3288 	movw	r2, #5000	; 0x1388
	{
		asm("nop");
 8003818:	bf00      	nop
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 800381a:	3301      	adds	r3, #1
 800381c:	b29b      	uxth	r3, r3
 800381e:	4293      	cmp	r3, r2
 8003820:	d1fa      	bne.n	8003818 <DXL_send_word+0x74>
	{
		asm("nop");
	}

}
 8003822:	b001      	add	sp, #4
 8003824:	bd30      	pop	{r4, r5, pc}
 8003826:	46c0      	nop			(mov r8, r8)
 8003828:	2000003f 	.word	0x2000003f
 800382c:	20000028 	.word	0x20000028

08003830 <init_motors>:
void init_motors()
{



}
 8003830:	4770      	bx	lr
 8003832:	46c0      	nop			(mov r8, r8)

08003834 <move_right>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003834:	b510      	push	{r4, lr}
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003836:	4c0a      	ldr	r4, [pc, #40]	(8003860 <move_right+0x2c>)
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003838:	f240 33ff 	movw	r3, #1023	; 0x3ff
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 800383c:	8822      	ldrh	r2, [r4, #0]
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 800383e:	4298      	cmp	r0, r3
 8003840:	bf28      	it	cs
 8003842:	4618      	movcs	r0, r3
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003844:	1a12      	subs	r2, r2, r0
 8003846:	2120      	movs	r1, #32
 8003848:	200a      	movs	r0, #10
 800384a:	b292      	uxth	r2, r2
 800384c:	f7ff ffaa 	bl	80037a4 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed ^1024);
 8003850:	8822      	ldrh	r2, [r4, #0]
 8003852:	2009      	movs	r0, #9
 8003854:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
 8003858:	2120      	movs	r1, #32
 800385a:	f7ff ffa3 	bl	80037a4 <DXL_send_word>

}
 800385e:	bd10      	pop	{r4, pc}
 8003860:	20000050 	.word	0x20000050

08003864 <move_left>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003864:	b530      	push	{r4, r5, lr}
 8003866:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800386a:	4605      	mov	r5, r0
 800386c:	429d      	cmp	r5, r3
 800386e:	bf28      	it	cs
 8003870:	461d      	movcs	r5, r3

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003872:	4b09      	ldr	r3, [pc, #36]	(8003898 <move_left+0x34>)

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003874:	200a      	movs	r0, #10

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003876:	881c      	ldrh	r4, [r3, #0]

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003878:	2120      	movs	r1, #32
 800387a:	4622      	mov	r2, r4
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 800387c:	1b64      	subs	r4, r4, r5
 800387e:	f484 6480 	eor.w	r4, r4, #1024	; 0x400
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003882:	b081      	sub	sp, #4
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003884:	b2a4      	uxth	r4, r4
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003886:	f7ff ff8d 	bl	80037a4 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 800388a:	2009      	movs	r0, #9
 800388c:	2120      	movs	r1, #32
 800388e:	4622      	mov	r2, r4
 8003890:	f7ff ff88 	bl	80037a4 <DXL_send_word>

}
 8003894:	b001      	add	sp, #4
 8003896:	bd30      	pop	{r4, r5, pc}
 8003898:	20000050 	.word	0x20000050

0800389c <move_backward>:
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
}

void move_backward(u16 speed)
{
 800389c:	b510      	push	{r4, lr}
 800389e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80038a2:	4604      	mov	r4, r0
 80038a4:	429c      	cmp	r4, r3
 80038a6:	bf28      	it	cs
 80038a8:	461c      	movcs	r4, r3
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 80038aa:	4b08      	ldr	r3, [pc, #32]	(80038cc <move_backward+0x30>)
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80038ac:	4622      	mov	r2, r4
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 80038ae:	801c      	strh	r4, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 80038b0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80038b4:	200a      	movs	r0, #10
 80038b6:	2120      	movs	r1, #32
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 80038b8:	b2a4      	uxth	r4, r4
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80038ba:	f7ff ff73 	bl	80037a4 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 80038be:	2009      	movs	r0, #9
 80038c0:	2120      	movs	r1, #32
 80038c2:	4622      	mov	r2, r4
 80038c4:	f7ff ff6e 	bl	80037a4 <DXL_send_word>

}
 80038c8:	bd10      	pop	{r4, pc}
 80038ca:	46c0      	nop			(mov r8, r8)
 80038cc:	20000050 	.word	0x20000050

080038d0 <move_forward>:

u16 old_speed = 0;


void move_forward(u16 speed)
{
 80038d0:	b510      	push	{r4, lr}
 80038d2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80038d6:	4604      	mov	r4, r0
 80038d8:	429c      	cmp	r4, r3
 80038da:	bf28      	it	cs
 80038dc:	461c      	movcs	r4, r3
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 80038de:	f504 6280 	add.w	r2, r4, #1024	; 0x400
	old_speed = temp; // save speed for "turn" function
 80038e2:	4b06      	ldr	r3, [pc, #24]	(80038fc <move_forward+0x2c>)
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 80038e4:	b292      	uxth	r2, r2
	old_speed = temp; // save speed for "turn" function
 80038e6:	801a      	strh	r2, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
 80038e8:	200a      	movs	r0, #10
 80038ea:	2120      	movs	r1, #32
 80038ec:	f7ff ff5a 	bl	80037a4 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 80038f0:	2009      	movs	r0, #9
 80038f2:	2120      	movs	r1, #32
 80038f4:	4622      	mov	r2, r4
 80038f6:	f7ff ff55 	bl	80037a4 <DXL_send_word>
}
 80038fa:	bd10      	pop	{r4, pc}
 80038fc:	20000050 	.word	0x20000050

08003900 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8003900:	4a04      	ldr	r2, [pc, #16]	(8003914 <FLASH_SetLatency+0x14>)
 8003902:	6813      	ldr	r3, [r2, #0]
 8003904:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003908:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 800390a:	6813      	ldr	r3, [r2, #0]
 800390c:	4318      	orrs	r0, r3
 800390e:	6010      	str	r0, [r2, #0]
}
 8003910:	4770      	bx	lr
 8003912:	46c0      	nop			(mov r8, r8)
 8003914:	40022000 	.word	0x40022000

08003918 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8003918:	4a04      	ldr	r2, [pc, #16]	(800392c <FLASH_HalfCycleAccessCmd+0x14>)
 800391a:	6813      	ldr	r3, [r2, #0]
 800391c:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8003920:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8003922:	6813      	ldr	r3, [r2, #0]
 8003924:	4318      	orrs	r0, r3
 8003926:	6010      	str	r0, [r2, #0]
}
 8003928:	4770      	bx	lr
 800392a:	46c0      	nop			(mov r8, r8)
 800392c:	40022000 	.word	0x40022000

08003930 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8003930:	4a04      	ldr	r2, [pc, #16]	(8003944 <FLASH_PrefetchBufferCmd+0x14>)
 8003932:	6813      	ldr	r3, [r2, #0]
 8003934:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8003938:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800393a:	6813      	ldr	r3, [r2, #0]
 800393c:	4318      	orrs	r0, r3
 800393e:	6010      	str	r0, [r2, #0]
}
 8003940:	4770      	bx	lr
 8003942:	46c0      	nop			(mov r8, r8)
 8003944:	40022000 	.word	0x40022000

08003948 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8003948:	4b03      	ldr	r3, [pc, #12]	(8003958 <FLASH_Unlock+0x10>)
 800394a:	4a04      	ldr	r2, [pc, #16]	(800395c <FLASH_Unlock+0x14>)
 800394c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800394e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8003952:	605a      	str	r2, [r3, #4]
}
 8003954:	4770      	bx	lr
 8003956:	46c0      	nop			(mov r8, r8)
 8003958:	40022000 	.word	0x40022000
 800395c:	45670123 	.word	0x45670123

08003960 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8003960:	4a02      	ldr	r2, [pc, #8]	(800396c <FLASH_Lock+0xc>)
 8003962:	6913      	ldr	r3, [r2, #16]
 8003964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003968:	6113      	str	r3, [r2, #16]
}
 800396a:	4770      	bx	lr
 800396c:	40022000 	.word	0x40022000

08003970 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 8003970:	4b01      	ldr	r3, [pc, #4]	(8003978 <FLASH_GetUserOptionByte+0x8>)
 8003972:	69d8      	ldr	r0, [r3, #28]
 8003974:	0880      	lsrs	r0, r0, #2
}
 8003976:	4770      	bx	lr
 8003978:	40022000 	.word	0x40022000

0800397c <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 800397c:	4b01      	ldr	r3, [pc, #4]	(8003984 <FLASH_GetWriteProtectionOptionByte+0x8>)
 800397e:	6a18      	ldr	r0, [r3, #32]
}
 8003980:	4770      	bx	lr
 8003982:	46c0      	nop			(mov r8, r8)
 8003984:	40022000 	.word	0x40022000

08003988 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8003988:	4b02      	ldr	r3, [pc, #8]	(8003994 <FLASH_GetReadOutProtectionStatus+0xc>)
 800398a:	69d8      	ldr	r0, [r3, #28]
 800398c:	0840      	lsrs	r0, r0, #1
 800398e:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8003992:	4770      	bx	lr
 8003994:	40022000 	.word	0x40022000

08003998 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8003998:	4b02      	ldr	r3, [pc, #8]	(80039a4 <FLASH_GetPrefetchBufferStatus+0xc>)
 800399a:	6818      	ldr	r0, [r3, #0]
 800399c:	0940      	lsrs	r0, r0, #5
 800399e:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80039a2:	4770      	bx	lr
 80039a4:	40022000 	.word	0x40022000

080039a8 <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 80039a8:	b121      	cbz	r1, 80039b4 <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80039aa:	4a05      	ldr	r2, [pc, #20]	(80039c0 <FLASH_ITConfig+0x18>)
 80039ac:	6913      	ldr	r3, [r2, #16]
 80039ae:	ea40 0303 	orr.w	r3, r0, r3
 80039b2:	e003      	b.n	80039bc <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 80039b4:	4a02      	ldr	r2, [pc, #8]	(80039c0 <FLASH_ITConfig+0x18>)
 80039b6:	6913      	ldr	r3, [r2, #16]
 80039b8:	ea23 0300 	bic.w	r3, r3, r0
 80039bc:	6113      	str	r3, [r2, #16]
  }
}
 80039be:	4770      	bx	lr
 80039c0:	40022000 	.word	0x40022000

080039c4 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80039c4:	2801      	cmp	r0, #1
 80039c6:	d104      	bne.n	80039d2 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 80039c8:	4b05      	ldr	r3, [pc, #20]	(80039e0 <FLASH_GetFlagStatus+0x1c>)
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	f003 0001 	and.w	r0, r3, #1	; 0x1
 80039d0:	e005      	b.n	80039de <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 80039d2:	4b03      	ldr	r3, [pc, #12]	(80039e0 <FLASH_GetFlagStatus+0x1c>)
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	4218      	tst	r0, r3
 80039d8:	bf0c      	ite	eq
 80039da:	2000      	moveq	r0, #0
 80039dc:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80039de:	4770      	bx	lr
 80039e0:	40022000 	.word	0x40022000

080039e4 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80039e4:	4b01      	ldr	r3, [pc, #4]	(80039ec <FLASH_ClearFlag+0x8>)
 80039e6:	60d8      	str	r0, [r3, #12]
}
 80039e8:	4770      	bx	lr
 80039ea:	46c0      	nop			(mov r8, r8)
 80039ec:	40022000 	.word	0x40022000

080039f0 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80039f0:	4a09      	ldr	r2, [pc, #36]	(8003a18 <FLASH_GetStatus+0x28>)
 80039f2:	68d3      	ldr	r3, [r2, #12]
 80039f4:	f013 0f01 	tst.w	r3, #1	; 0x1
 80039f8:	d001      	beq.n	80039fe <FLASH_GetStatus+0xe>
 80039fa:	2001      	movs	r0, #1
 80039fc:	e00b      	b.n	8003a16 <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80039fe:	68d3      	ldr	r3, [r2, #12]
 8003a00:	f013 0f04 	tst.w	r3, #4	; 0x4
 8003a04:	d001      	beq.n	8003a0a <FLASH_GetStatus+0x1a>
 8003a06:	2002      	movs	r0, #2
 8003a08:	e005      	b.n	8003a16 <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8003a0a:	68d3      	ldr	r3, [r2, #12]
 8003a0c:	f013 0f10 	tst.w	r3, #16	; 0x10
 8003a10:	bf14      	ite	ne
 8003a12:	2003      	movne	r0, #3
 8003a14:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8003a16:	4770      	bx	lr
 8003a18:	40022000 	.word	0x40022000

08003a1c <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8003a1c:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003a1e:	4a23      	ldr	r2, [pc, #140]	(8003aac <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8003a20:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003a22:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8003a24:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003a26:	f013 0f01 	tst.w	r3, #1	; 0x1
 8003a2a:	d001      	beq.n	8003a30 <FLASH_WaitForLastOperation+0x14>
 8003a2c:	2001      	movs	r0, #1
 8003a2e:	e02a      	b.n	8003a86 <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8003a30:	68d3      	ldr	r3, [r2, #12]
 8003a32:	f013 0f04 	tst.w	r3, #4	; 0x4
 8003a36:	d001      	beq.n	8003a3c <FLASH_WaitForLastOperation+0x20>
 8003a38:	2002      	movs	r0, #2
 8003a3a:	e024      	b.n	8003a86 <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8003a3c:	68d3      	ldr	r3, [r2, #12]
 8003a3e:	f013 0f10 	tst.w	r3, #16	; 0x10
 8003a42:	bf14      	ite	ne
 8003a44:	2003      	movne	r0, #3
 8003a46:	2004      	moveq	r0, #4
 8003a48:	e01d      	b.n	8003a86 <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8003a4a:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8003a4c:	f8cd c004 	str.w	ip, [sp, #4]
 8003a50:	e002      	b.n	8003a58 <FLASH_WaitForLastOperation+0x3c>
 8003a52:	9b01      	ldr	r3, [sp, #4]
 8003a54:	3b01      	subs	r3, #1
 8003a56:	9301      	str	r3, [sp, #4]
 8003a58:	9b01      	ldr	r3, [sp, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f9      	bne.n	8003a52 <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003a5e:	68d3      	ldr	r3, [r2, #12]
 8003a60:	f013 0f01 	tst.w	r3, #1	; 0x1
 8003a64:	d001      	beq.n	8003a6a <FLASH_WaitForLastOperation+0x4e>
 8003a66:	2001      	movs	r0, #1
 8003a68:	e00b      	b.n	8003a82 <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8003a6a:	68d3      	ldr	r3, [r2, #12]
 8003a6c:	f013 0f04 	tst.w	r3, #4	; 0x4
 8003a70:	d001      	beq.n	8003a76 <FLASH_WaitForLastOperation+0x5a>
 8003a72:	2002      	movs	r0, #2
 8003a74:	e005      	b.n	8003a82 <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8003a76:	68d3      	ldr	r3, [r2, #12]
 8003a78:	f013 0f10 	tst.w	r3, #16	; 0x10
 8003a7c:	bf14      	ite	ne
 8003a7e:	2003      	movne	r0, #3
 8003a80:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 8003a82:	3901      	subs	r1, #1
 8003a84:	e003      	b.n	8003a8e <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003a86:	4a09      	ldr	r2, [pc, #36]	(8003aac <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8003a88:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 8003a8a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8003a8e:	1e0b      	subs	r3, r1, #0
 8003a90:	bf18      	it	ne
 8003a92:	2301      	movne	r3, #1
 8003a94:	2801      	cmp	r0, #1
 8003a96:	bf14      	ite	ne
 8003a98:	2300      	movne	r3, #0
 8003a9a:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1d3      	bne.n	8003a4a <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 8003aa2:	2900      	cmp	r1, #0
 8003aa4:	bf08      	it	eq
 8003aa6:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 8003aa8:	b002      	add	sp, #8
 8003aaa:	bd10      	pop	{r4, pc}
 8003aac:	40022000 	.word	0x40022000

08003ab0 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8003ab2:	4b13      	ldr	r3, [pc, #76]	(8003b00 <FLASH_UserOptionByteConfig+0x50>)
 8003ab4:	4c13      	ldr	r4, [pc, #76]	(8003b04 <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003ab6:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8003ab8:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8003aba:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003abe:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8003ac0:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003ac2:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003ac4:	460e      	mov	r6, r1
 8003ac6:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003ac8:	f7ff ffa8 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003acc:	2804      	cmp	r0, #4
 8003ace:	d115      	bne.n	8003afc <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003ad0:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8003ad2:	4a0d      	ldr	r2, [pc, #52]	(8003b08 <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003ad4:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8003ad8:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8003ada:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 8003ade:	ea46 0303 	orr.w	r3, r6, r3
 8003ae2:	ea47 0303 	orr.w	r3, r7, r3
 8003ae6:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003ae8:	200f      	movs	r0, #15
 8003aea:	f7ff ff97 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003aee:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003af0:	bf1f      	itttt	ne
 8003af2:	6922      	ldrne	r2, [r4, #16]
 8003af4:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8003af8:	4013      	andne	r3, r2
 8003afa:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8003afc:	b001      	add	sp, #4
 8003afe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b00:	45670123 	.word	0x45670123
 8003b04:	40022000 	.word	0x40022000
 8003b08:	1ffff800 	.word	0x1ffff800

08003b0c <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8003b0c:	b530      	push	{r4, r5, lr}
 8003b0e:	4605      	mov	r5, r0
 8003b10:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003b12:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003b16:	f7ff ff81 	bl	8003a1c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8003b1a:	2804      	cmp	r0, #4
 8003b1c:	d13c      	bne.n	8003b98 <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003b1e:	4c1f      	ldr	r4, [pc, #124]	(8003b9c <FLASH_ReadOutProtection+0x90>)
 8003b20:	4b1f      	ldr	r3, [pc, #124]	(8003ba0 <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003b22:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003b26:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003b28:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003b2c:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8003b2e:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003b30:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 8003b32:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8003b36:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8003b38:	6923      	ldr	r3, [r4, #16]
 8003b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b3e:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003b40:	f7ff ff6c 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8003b44:	2804      	cmp	r0, #4
 8003b46:	d120      	bne.n	8003b8a <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8003b48:	6923      	ldr	r3, [r4, #16]
 8003b4a:	f641 72df 	movw	r2, #8159	; 0x1fdf
 8003b4e:	ea03 0202 	and.w	r2, r3, r2
 8003b52:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8003b54:	6923      	ldr	r3, [r4, #16]
 8003b56:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8003b5a:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 8003b5c:	b11d      	cbz	r5, 8003b66 <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 8003b5e:	4b11      	ldr	r3, [pc, #68]	(8003ba4 <FLASH_ReadOutProtection+0x98>)
 8003b60:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003b64:	e002      	b.n	8003b6c <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8003b66:	4b0f      	ldr	r3, [pc, #60]	(8003ba4 <FLASH_ReadOutProtection+0x98>)
 8003b68:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 8003b6c:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8003b6e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003b72:	f7ff ff53 	bl	8003a1c <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8003b76:	2801      	cmp	r0, #1
 8003b78:	d00e      	beq.n	8003b98 <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8003b7a:	4908      	ldr	r1, [pc, #32]	(8003b9c <FLASH_ReadOutProtection+0x90>)
 8003b7c:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003b80:	690a      	ldr	r2, [r1, #16]
 8003b82:	ea02 0303 	and.w	r3, r2, r3
 8003b86:	610b      	str	r3, [r1, #16]
 8003b88:	e006      	b.n	8003b98 <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8003b8a:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8003b8c:	bf1f      	itttt	ne
 8003b8e:	6922      	ldrne	r2, [r4, #16]
 8003b90:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8003b94:	4013      	andne	r3, r2
 8003b96:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8003b98:	b001      	add	sp, #4
 8003b9a:	bd30      	pop	{r4, r5, pc}
 8003b9c:	40022000 	.word	0x40022000
 8003ba0:	45670123 	.word	0x45670123
 8003ba4:	1ffff800 	.word	0x1ffff800

08003ba8 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8003ba8:	b510      	push	{r4, lr}
 8003baa:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003bac:	200f      	movs	r0, #15
 8003bae:	f7ff ff35 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003bb2:	2804      	cmp	r0, #4
 8003bb4:	d150      	bne.n	8003c58 <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003bb6:	4a29      	ldr	r2, [pc, #164]	(8003c5c <FLASH_EnableWriteProtection+0xb4>)
 8003bb8:	4b29      	ldr	r3, [pc, #164]	(8003c60 <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8003bba:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003bbe:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003bc0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003bc4:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8003bc6:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8003bc8:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8003bca:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 8003bce:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8003bd0:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 8003bd2:	d004      	beq.n	8003bde <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 8003bd4:	4b23      	ldr	r3, [pc, #140]	(8003c64 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003bd6:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8003bd8:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003bda:	f7ff ff1f 	bl	8003a1c <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8003bde:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 8003be2:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8003be4:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8003be8:	bf18      	it	ne
 8003bea:	2301      	movne	r3, #1
 8003bec:	2804      	cmp	r0, #4
 8003bee:	bf14      	ite	ne
 8003bf0:	2300      	movne	r3, #0
 8003bf2:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8003bf6:	b123      	cbz	r3, 8003c02 <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 8003bf8:	4b1a      	ldr	r3, [pc, #104]	(8003c64 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003bfa:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8003bfc:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003bfe:	f7ff ff0d 	bl	8003a1c <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8003c02:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 8003c06:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8003c08:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8003c0c:	bf18      	it	ne
 8003c0e:	2301      	movne	r3, #1
 8003c10:	2804      	cmp	r0, #4
 8003c12:	bf14      	ite	ne
 8003c14:	2300      	movne	r3, #0
 8003c16:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8003c1a:	b123      	cbz	r3, 8003c26 <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 8003c1c:	4b11      	ldr	r3, [pc, #68]	(8003c64 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c1e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8003c20:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c22:	f7ff fefb 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8003c26:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8003c28:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8003c2c:	bf18      	it	ne
 8003c2e:	2301      	movne	r3, #1
 8003c30:	2804      	cmp	r0, #4
 8003c32:	bf14      	ite	ne
 8003c34:	2300      	movne	r3, #0
 8003c36:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8003c3a:	b123      	cbz	r3, 8003c46 <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 8003c3c:	4b09      	ldr	r3, [pc, #36]	(8003c64 <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c3e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8003c40:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c42:	f7ff feeb 	bl	8003a1c <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8003c46:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003c48:	bf1f      	itttt	ne
 8003c4a:	4904      	ldrne	r1, [pc, #16]	(8003c5c <FLASH_EnableWriteProtection+0xb4>)
 8003c4c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8003c50:	690a      	ldrne	r2, [r1, #16]
 8003c52:	4013      	andne	r3, r2
 8003c54:	bf18      	it	ne
 8003c56:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8003c58:	bd10      	pop	{r4, pc}
 8003c5a:	46c0      	nop			(mov r8, r8)
 8003c5c:	40022000 	.word	0x40022000
 8003c60:	45670123 	.word	0x45670123
 8003c64:	1ffff800 	.word	0x1ffff800

08003c68 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8003c68:	b570      	push	{r4, r5, r6, lr}
 8003c6a:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c6c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8003c6e:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c70:	f7ff fed4 	bl	8003a1c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8003c74:	2804      	cmp	r0, #4
 8003c76:	d114      	bne.n	8003ca2 <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003c78:	4c0a      	ldr	r4, [pc, #40]	(8003ca4 <FLASH_ProgramOptionByteData+0x3c>)
 8003c7a:	4b0b      	ldr	r3, [pc, #44]	(8003ca8 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c7c:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003c7e:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003c80:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003c84:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003c86:	6923      	ldr	r3, [r4, #16]
 8003c88:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8003c8c:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 8003c8e:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c90:	f7ff fec4 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003c94:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003c96:	bf1f      	itttt	ne
 8003c98:	6922      	ldrne	r2, [r4, #16]
 8003c9a:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8003c9e:	4013      	andne	r3, r2
 8003ca0:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 8003ca2:	bd70      	pop	{r4, r5, r6, pc}
 8003ca4:	40022000 	.word	0x40022000
 8003ca8:	45670123 	.word	0x45670123

08003cac <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8003cac:	b570      	push	{r4, r5, r6, lr}
 8003cae:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cb0:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8003cb2:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cb4:	f7ff feb2 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003cb8:	2804      	cmp	r0, #4
 8003cba:	d10f      	bne.n	8003cdc <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8003cbc:	4c08      	ldr	r4, [pc, #32]	(8003ce0 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cbe:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8003cc0:	6923      	ldr	r3, [r4, #16]
 8003cc2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003cc6:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8003cc8:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cca:	f7ff fea7 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003cce:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8003cd0:	bf1f      	itttt	ne
 8003cd2:	6922      	ldrne	r2, [r4, #16]
 8003cd4:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8003cd8:	4013      	andne	r3, r2
 8003cda:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8003cdc:	bd70      	pop	{r4, r5, r6, pc}
 8003cde:	46c0      	nop			(mov r8, r8)
 8003ce0:	40022000 	.word	0x40022000

08003ce4 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8003ce4:	b570      	push	{r4, r5, r6, lr}
 8003ce6:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003ce8:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8003cea:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cec:	f7ff fe96 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003cf0:	2804      	cmp	r0, #4
 8003cf2:	d117      	bne.n	8003d24 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8003cf4:	4c0c      	ldr	r4, [pc, #48]	(8003d28 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cf6:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8003cf8:	6923      	ldr	r3, [r4, #16]
 8003cfa:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003cfe:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8003d00:	b2ab      	uxth	r3, r5
 8003d02:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003d04:	f7ff fe8a 	bl	8003a1c <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8003d08:	2804      	cmp	r0, #4
 8003d0a:	d104      	bne.n	8003d16 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8003d0c:	0c2b      	lsrs	r3, r5, #16
 8003d0e:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003d10:	200f      	movs	r0, #15
 8003d12:	f7ff fe83 	bl	8003a1c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8003d16:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8003d18:	bf1f      	itttt	ne
 8003d1a:	6922      	ldrne	r2, [r4, #16]
 8003d1c:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8003d20:	4013      	andne	r3, r2
 8003d22:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8003d24:	bd70      	pop	{r4, r5, r6, pc}
 8003d26:	46c0      	nop			(mov r8, r8)
 8003d28:	40022000 	.word	0x40022000

08003d2c <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8003d2c:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003d2e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003d32:	f7ff fe73 	bl	8003a1c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8003d36:	2804      	cmp	r0, #4
 8003d38:	d12c      	bne.n	8003d94 <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003d3a:	4c17      	ldr	r4, [pc, #92]	(8003d98 <FLASH_EraseOptionBytes+0x6c>)
 8003d3c:	4b17      	ldr	r3, [pc, #92]	(8003d9c <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003d3e:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003d42:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003d44:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003d48:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8003d4a:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003d4c:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8003d4e:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8003d52:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8003d54:	6923      	ldr	r3, [r4, #16]
 8003d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d5a:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003d5c:	f7ff fe5e 	bl	8003a1c <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8003d60:	2804      	cmp	r0, #4
 8003d62:	d110      	bne.n	8003d86 <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8003d64:	6922      	ldr	r2, [r4, #16]
 8003d66:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8003d6a:	ea02 0303 	and.w	r3, r2, r3
 8003d6e:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8003d70:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8003d72:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8003d76:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8003d7a:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8003d7c:	4b08      	ldr	r3, [pc, #32]	(8003da0 <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003d7e:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8003d80:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003d82:	f7ff fe4b 	bl	8003a1c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8003d86:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8003d88:	bf1f      	itttt	ne
 8003d8a:	6922      	ldrne	r2, [r4, #16]
 8003d8c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8003d90:	4013      	andne	r3, r2
 8003d92:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8003d94:	bd10      	pop	{r4, pc}
 8003d96:	46c0      	nop			(mov r8, r8)
 8003d98:	40022000 	.word	0x40022000
 8003d9c:	45670123 	.word	0x45670123
 8003da0:	1ffff800 	.word	0x1ffff800

08003da4 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 8003da4:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003da6:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003daa:	f7ff fe37 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003dae:	2804      	cmp	r0, #4
 8003db0:	d113      	bne.n	8003dda <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8003db2:	4c0a      	ldr	r4, [pc, #40]	(8003ddc <FLASH_EraseAllPages+0x38>)
 8003db4:	6923      	ldr	r3, [r4, #16]
 8003db6:	4303      	orrs	r3, r0
 8003db8:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8003dba:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003dbc:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 8003dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dc4:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003dc6:	301b      	adds	r0, #27
 8003dc8:	f7ff fe28 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003dcc:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8003dce:	bf1f      	itttt	ne
 8003dd0:	6922      	ldrne	r2, [r4, #16]
 8003dd2:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 8003dd6:	4013      	andne	r3, r2
 8003dd8:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8003dda:	bd10      	pop	{r4, pc}
 8003ddc:	40022000 	.word	0x40022000

08003de0 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8003de0:	b530      	push	{r4, r5, lr}
 8003de2:	4605      	mov	r5, r0
 8003de4:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003de6:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003dea:	f7ff fe17 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003dee:	2804      	cmp	r0, #4
 8003df0:	d115      	bne.n	8003e1e <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8003df2:	4c0c      	ldr	r4, [pc, #48]	(8003e24 <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003df4:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8003df8:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003dfa:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8003dfc:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8003e00:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8003e02:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8003e04:	6923      	ldr	r3, [r4, #16]
 8003e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e0a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003e0c:	f7ff fe06 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003e10:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8003e12:	bf1f      	itttt	ne
 8003e14:	6922      	ldrne	r2, [r4, #16]
 8003e16:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 8003e1a:	4013      	andne	r3, r2
 8003e1c:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8003e1e:	b001      	add	sp, #4
 8003e20:	bd30      	pop	{r4, r5, pc}
 8003e22:	46c0      	nop			(mov r8, r8)
 8003e24:	40022000 	.word	0x40022000

08003e28 <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003e28:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8003e2a:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8003e2c:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8003e2e:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8003e32:	bf18      	it	ne
 8003e34:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8003e36:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8003e3a:	bf18      	it	ne
 8003e3c:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8003e3e:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003e42:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8003e44:	d01e      	beq.n	8003e84 <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 8003e46:	6804      	ldr	r4, [r0, #0]
 8003e48:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003e50:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 8003e54:	459c      	cmp	ip, r3
 8003e56:	d111      	bne.n	8003e7c <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8003e58:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 8003e5a:	230f      	movs	r3, #15
 8003e5c:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003e5e:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003e62:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003e66:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003e68:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003e6a:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8003e6c:	bf08      	it	eq
 8003e6e:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003e72:	d003      	beq.n	8003e7c <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003e74:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8003e76:	bf08      	it	eq
 8003e78:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003e7c:	3101      	adds	r1, #1
 8003e7e:	2908      	cmp	r1, #8
 8003e80:	d1e3      	bne.n	8003e4a <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8003e82:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8003e84:	2eff      	cmp	r6, #255
 8003e86:	d920      	bls.n	8003eca <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 8003e88:	6844      	ldr	r4, [r0, #4]
 8003e8a:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f101 0308 	add.w	r3, r1, #8	; 0x8
 8003e92:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8003e96:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 8003e9a:	459c      	cmp	ip, r3
 8003e9c:	d111      	bne.n	8003ec2 <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8003e9e:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 8003ea0:	230f      	movs	r3, #15
 8003ea2:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003ea4:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003ea8:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003eac:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003eae:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003eb0:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8003eb2:	bf08      	it	eq
 8003eb4:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003eb8:	d003      	beq.n	8003ec2 <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003eba:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8003ebc:	bf08      	it	eq
 8003ebe:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003ec2:	3101      	adds	r1, #1
 8003ec4:	2908      	cmp	r1, #8
 8003ec6:	d1e1      	bne.n	8003e8c <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8003ec8:	6044      	str	r4, [r0, #4]
  }
}
 8003eca:	b003      	add	sp, #12
 8003ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ece:	46c0      	nop			(mov r8, r8)

08003ed0 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8003ed0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ed4:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003eda:	2304      	movs	r3, #4
 8003edc:	70c3      	strb	r3, [r0, #3]
}
 8003ede:	4770      	bx	lr

08003ee0 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8003ee0:	6883      	ldr	r3, [r0, #8]
 8003ee2:	4219      	tst	r1, r3
 8003ee4:	bf0c      	ite	eq
 8003ee6:	2000      	moveq	r0, #0
 8003ee8:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8003eea:	4770      	bx	lr

08003eec <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8003eec:	6880      	ldr	r0, [r0, #8]
 8003eee:	b280      	uxth	r0, r0
}
 8003ef0:	4770      	bx	lr
 8003ef2:	46c0      	nop			(mov r8, r8)

08003ef4 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8003ef4:	68c3      	ldr	r3, [r0, #12]
 8003ef6:	4219      	tst	r1, r3
 8003ef8:	bf0c      	ite	eq
 8003efa:	2000      	moveq	r0, #0
 8003efc:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8003efe:	4770      	bx	lr

08003f00 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8003f00:	68c0      	ldr	r0, [r0, #12]
 8003f02:	b280      	uxth	r0, r0
}
 8003f04:	4770      	bx	lr
 8003f06:	46c0      	nop			(mov r8, r8)

08003f08 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8003f08:	6101      	str	r1, [r0, #16]
}
 8003f0a:	4770      	bx	lr

08003f0c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8003f0c:	6141      	str	r1, [r0, #20]
}
 8003f0e:	4770      	bx	lr

08003f10 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8003f10:	b10a      	cbz	r2, 8003f16 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f12:	6101      	str	r1, [r0, #16]
 8003f14:	e000      	b.n	8003f18 <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8003f16:	6141      	str	r1, [r0, #20]
  }
}
 8003f18:	4770      	bx	lr
 8003f1a:	46c0      	nop			(mov r8, r8)

08003f1c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8003f1c:	60c1      	str	r1, [r0, #12]
}
 8003f1e:	4770      	bx	lr

08003f20 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8003f20:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8003f24:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8003f26:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8003f28:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8003f2a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8003f2c:	6983      	ldr	r3, [r0, #24]
}
 8003f2e:	4770      	bx	lr

08003f30 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8003f30:	f8df c018 	ldr.w	ip, [pc, #24]	; 8003f4c <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8003f34:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8003f38:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 8003f3c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8003f40:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8003f44:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 8003f46:	f8cc 1000 	str.w	r1, [ip]
}
 8003f4a:	4770      	bx	lr
 8003f4c:	40010000 	.word	0x40010000

08003f50 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8003f50:	4b01      	ldr	r3, [pc, #4]	(8003f58 <GPIO_EventOutputCmd+0x8>)
 8003f52:	6018      	str	r0, [r3, #0]
}
 8003f54:	4770      	bx	lr
 8003f56:	46c0      	nop			(mov r8, r8)
 8003f58:	4220001c 	.word	0x4220001c

08003f5c <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8003f5c:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8003f5e:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8003f62:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8003f64:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8003f66:	4914      	ldr	r1, [pc, #80]	(8003fb8 <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8003f68:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8003f6a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8003f6e:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8003f72:	d106      	bne.n	8003f82 <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8003f74:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8003f76:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8003f7a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003f7e:	604b      	str	r3, [r1, #4]
 8003f80:	e010      	b.n	8003fa4 <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8003f82:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8003f86:	d005      	beq.n	8003f94 <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 8003f88:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 8003f8c:	0c12      	lsrs	r2, r2, #16
 8003f8e:	2303      	movs	r3, #3
 8003f90:	4093      	lsls	r3, r2
 8003f92:	e003      	b.n	8003f9c <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8003f94:	0d43      	lsrs	r3, r0, #21
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	fa14 f303 	lsls.w	r3, r4, r3
 8003f9c:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8003fa0:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8003fa4:	b125      	cbz	r5, 8003fb0 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8003fa6:	0d43      	lsrs	r3, r0, #21
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	fa14 f303 	lsls.w	r3, r4, r3
 8003fae:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 8003fb0:	4b01      	ldr	r3, [pc, #4]	(8003fb8 <GPIO_PinRemapConfig+0x5c>)
 8003fb2:	605a      	str	r2, [r3, #4]
}
 8003fb4:	bd30      	pop	{r4, r5, pc}
 8003fb6:	46c0      	nop			(mov r8, r8)
 8003fb8:	40010000 	.word	0x40010000

08003fbc <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8003fbc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8003fbe:	f001 0403 	and.w	r4, r1, #3	; 0x3
 8003fc2:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8003fc4:	230f      	movs	r3, #15
 8003fc6:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8003fc8:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8003fca:	f8df c020 	ldr.w	ip, [pc, #32]	; 8003fec <GPIO_EXTILineConfig+0x30>
 8003fce:	0889      	lsrs	r1, r1, #2
 8003fd0:	3102      	adds	r1, #2
 8003fd2:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 8003fd6:	ea22 0203 	bic.w	r2, r2, r3
 8003fda:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8003fde:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 8003fe2:	4318      	orrs	r0, r3
 8003fe4:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 8003fe8:	bd10      	pop	{r4, pc}
 8003fea:	46c0      	nop			(mov r8, r8)
 8003fec:	40010000 	.word	0x40010000

08003ff0 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8003ff0:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003ff2:	2001      	movs	r0, #1
 8003ff4:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8003ff6:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003ff8:	f000 fbf6 	bl	80047e8 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8003ffc:	2001      	movs	r0, #1
 8003ffe:	2100      	movs	r1, #0
 8004000:	f000 fbf2 	bl	80047e8 <RCC_APB2PeriphResetCmd>
}
 8004004:	b001      	add	sp, #4
 8004006:	bd00      	pop	{pc}

08004008 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004008:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800400a:	4b27      	ldr	r3, [pc, #156]	(80040a8 <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 800400c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800400e:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004010:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004012:	d02b      	beq.n	800406c <GPIO_DeInit+0x64>
 8004014:	d80c      	bhi.n	8004030 <GPIO_DeInit+0x28>
 8004016:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800401a:	4298      	cmp	r0, r3
 800401c:	d01a      	beq.n	8004054 <GPIO_DeInit+0x4c>
 800401e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004022:	4298      	cmp	r0, r3
 8004024:	d01c      	beq.n	8004060 <GPIO_DeInit+0x58>
 8004026:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800402a:	4298      	cmp	r0, r3
 800402c:	d13a      	bne.n	80040a4 <GPIO_DeInit+0x9c>
 800402e:	e00b      	b.n	8004048 <GPIO_DeInit+0x40>
 8004030:	4b1e      	ldr	r3, [pc, #120]	(80040ac <GPIO_DeInit+0xa4>)
 8004032:	4298      	cmp	r0, r3
 8004034:	d026      	beq.n	8004084 <GPIO_DeInit+0x7c>
 8004036:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800403a:	4298      	cmp	r0, r3
 800403c:	d028      	beq.n	8004090 <GPIO_DeInit+0x88>
 800403e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004042:	4298      	cmp	r0, r3
 8004044:	d12e      	bne.n	80040a4 <GPIO_DeInit+0x9c>
 8004046:	e017      	b.n	8004078 <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8004048:	2004      	movs	r0, #4
 800404a:	2101      	movs	r1, #1
 800404c:	f000 fbcc 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8004050:	2004      	movs	r0, #4
 8004052:	e024      	b.n	800409e <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8004054:	2008      	movs	r0, #8
 8004056:	2101      	movs	r1, #1
 8004058:	f000 fbc6 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 800405c:	2008      	movs	r0, #8
 800405e:	e01e      	b.n	800409e <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8004060:	2010      	movs	r0, #16
 8004062:	2101      	movs	r1, #1
 8004064:	f000 fbc0 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8004068:	2010      	movs	r0, #16
 800406a:	e018      	b.n	800409e <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 800406c:	2020      	movs	r0, #32
 800406e:	2101      	movs	r1, #1
 8004070:	f000 fbba 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8004074:	2020      	movs	r0, #32
 8004076:	e012      	b.n	800409e <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8004078:	2040      	movs	r0, #64
 800407a:	2101      	movs	r1, #1
 800407c:	f000 fbb4 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8004080:	2040      	movs	r0, #64
 8004082:	e00c      	b.n	800409e <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8004084:	2080      	movs	r0, #128
 8004086:	2101      	movs	r1, #1
 8004088:	f000 fbae 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 800408c:	2080      	movs	r0, #128
 800408e:	e006      	b.n	800409e <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8004090:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004094:	2101      	movs	r1, #1
 8004096:	f000 fba7 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 800409a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800409e:	2100      	movs	r1, #0
 80040a0:	f000 fba2 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 80040a4:	b003      	add	sp, #12
 80040a6:	bd00      	pop	{pc}
 80040a8:	40011400 	.word	0x40011400
 80040ac:	40011c00 	.word	0x40011c00

080040b0 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80040b0:	4b0b      	ldr	r3, [pc, #44]	(80040e0 <NVIC_DeInit+0x30>)
 80040b2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 80040b6:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80040ba:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 80040be:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 80040c0:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 80040c4:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 80040c8:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 80040cc:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 80040ce:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 80040d0:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 80040d4:	3201      	adds	r2, #1
 80040d6:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 80040d8:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 80040dc:	d1f8      	bne.n	80040d0 <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 80040de:	4770      	bx	lr
 80040e0:	e000e100 	.word	0xe000e100

080040e4 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 80040e4:	4a09      	ldr	r2, [pc, #36]	(800410c <NVIC_SCBDeInit+0x28>)
 80040e6:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 80040ea:	4909      	ldr	r1, [pc, #36]	(8004110 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 80040ec:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 80040ee:	2300      	movs	r3, #0
 80040f0:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 80040f2:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 80040f4:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 80040f6:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 80040f8:	6193      	str	r3, [r2, #24]
 80040fa:	61d3      	str	r3, [r2, #28]
 80040fc:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 80040fe:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 8004100:	3b01      	subs	r3, #1
 8004102:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 8004104:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 8004106:	6313      	str	r3, [r2, #48]
}
 8004108:	4770      	bx	lr
 800410a:	46c0      	nop			(mov r8, r8)
 800410c:	e000ed00 	.word	0xe000ed00
 8004110:	05fa0000 	.word	0x05fa0000

08004114 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004114:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 8004118:	4b02      	ldr	r3, [pc, #8]	(8004124 <NVIC_PriorityGroupConfig+0x10>)
 800411a:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 800411e:	60d8      	str	r0, [r3, #12]
}
 8004120:	4770      	bx	lr
 8004122:	46c0      	nop			(mov r8, r8)
 8004124:	e000ed00 	.word	0xe000ed00

08004128 <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004128:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800412a:	78c3      	ldrb	r3, [r0, #3]
 800412c:	7805      	ldrb	r5, [r0, #0]
 800412e:	b35b      	cbz	r3, 8004188 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004130:	4b1a      	ldr	r3, [pc, #104]	(800419c <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004132:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004134:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004136:	4c1a      	ldr	r4, [pc, #104]	(80041a0 <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004138:	ea6f 0202 	mvn.w	r2, r2
 800413c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004140:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004142:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 8004146:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004148:	230f      	movs	r3, #15
 800414a:	40d3      	lsrs	r3, r2
 800414c:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800414e:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004152:	4013      	ands	r3, r2
 8004154:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004156:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8004158:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800415a:	22ff      	movs	r2, #255
 800415c:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800415e:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004160:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 8004164:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 8004168:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 800416c:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 800416e:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 8004172:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8004174:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004178:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 800417c:	2301      	movs	r3, #1
 800417e:	4093      	lsls	r3, r2
 8004180:	0969      	lsrs	r1, r5, #5
 8004182:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 8004186:	e008      	b.n	800419a <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004188:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 800418c:	2301      	movs	r3, #1
 800418e:	4093      	lsls	r3, r2
 8004190:	0969      	lsrs	r1, r5, #5
 8004192:	4a03      	ldr	r2, [pc, #12]	(80041a0 <NVIC_Init+0x78>)
 8004194:	3120      	adds	r1, #32
 8004196:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 800419a:	bd30      	pop	{r4, r5, pc}
 800419c:	e000ed00 	.word	0xe000ed00
 80041a0:	e000e100 	.word	0xe000e100

080041a4 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 80041a4:	2300      	movs	r3, #0
 80041a6:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 80041a8:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 80041aa:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 80041ac:	70c3      	strb	r3, [r0, #3]
}
 80041ae:	4770      	bx	lr

080041b0 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 80041b0:	4b03      	ldr	r3, [pc, #12]	(80041c0 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 80041b2:	4804      	ldr	r0, [pc, #16]	(80041c4 <NVIC_GetCurrentPendingIRQChannel+0x14>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	ea03 0000 	and.w	r0, r3, r0
 80041ba:	0b00      	lsrs	r0, r0, #12
}
 80041bc:	4770      	bx	lr
 80041be:	46c0      	nop			(mov r8, r8)
 80041c0:	e000ed00 	.word	0xe000ed00
 80041c4:	003ff000 	.word	0x003ff000

080041c8 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 80041c8:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 80041cc:	2201      	movs	r2, #1
 80041ce:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 80041d0:	0940      	lsrs	r0, r0, #5
 80041d2:	4b05      	ldr	r3, [pc, #20]	(80041e8 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 80041d4:	3040      	adds	r0, #64
 80041d6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80041da:	4010      	ands	r0, r2
 80041dc:	4290      	cmp	r0, r2
 80041de:	bf14      	ite	ne
 80041e0:	2000      	movne	r0, #0
 80041e2:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 80041e4:	4770      	bx	lr
 80041e6:	46c0      	nop			(mov r8, r8)
 80041e8:	e000e100 	.word	0xe000e100

080041ec <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 80041ec:	4b01      	ldr	r3, [pc, #4]	(80041f4 <NVIC_SetIRQChannelPendingBit+0x8>)
 80041ee:	6018      	str	r0, [r3, #0]
}
 80041f0:	4770      	bx	lr
 80041f2:	46c0      	nop			(mov r8, r8)
 80041f4:	e000ef00 	.word	0xe000ef00

080041f8 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 80041f8:	0941      	lsrs	r1, r0, #5
 80041fa:	2301      	movs	r3, #1
 80041fc:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004200:	4083      	lsls	r3, r0
 8004202:	4a02      	ldr	r2, [pc, #8]	(800420c <NVIC_ClearIRQChannelPendingBit+0x14>)
 8004204:	3160      	adds	r1, #96
 8004206:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 800420a:	4770      	bx	lr
 800420c:	e000e100 	.word	0xe000e100

08004210 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8004210:	4b02      	ldr	r3, [pc, #8]	(800421c <NVIC_GetCurrentActiveHandler+0xc>)
 8004212:	6858      	ldr	r0, [r3, #4]
 8004214:	0580      	lsls	r0, r0, #22
 8004216:	0d80      	lsrs	r0, r0, #22
}
 8004218:	4770      	bx	lr
 800421a:	46c0      	nop			(mov r8, r8)
 800421c:	e000ed00 	.word	0xe000ed00

08004220 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004220:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004224:	2201      	movs	r2, #1
 8004226:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8004228:	0940      	lsrs	r0, r0, #5
 800422a:	4b05      	ldr	r3, [pc, #20]	(8004240 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 800422c:	3080      	adds	r0, #128
 800422e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004232:	4010      	ands	r0, r2
 8004234:	4290      	cmp	r0, r2
 8004236:	bf14      	ite	ne
 8004238:	2000      	movne	r0, #0
 800423a:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 800423c:	4770      	bx	lr
 800423e:	46c0      	nop			(mov r8, r8)
 8004240:	e000e100 	.word	0xe000e100

08004244 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8004244:	4b01      	ldr	r3, [pc, #4]	(800424c <NVIC_GetCPUID+0x8>)
 8004246:	6818      	ldr	r0, [r3, #0]
}
 8004248:	4770      	bx	lr
 800424a:	46c0      	nop			(mov r8, r8)
 800424c:	e000ed00 	.word	0xe000ed00

08004250 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8004250:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8004254:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8004258:	4b01      	ldr	r3, [pc, #4]	(8004260 <NVIC_SetVectorTable+0x10>)
 800425a:	4301      	orrs	r1, r0
 800425c:	6099      	str	r1, [r3, #8]
}
 800425e:	4770      	bx	lr
 8004260:	e000ed00 	.word	0xe000ed00

08004264 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8004264:	4a01      	ldr	r2, [pc, #4]	(800426c <NVIC_GenerateSystemReset+0x8>)
 8004266:	4b02      	ldr	r3, [pc, #8]	(8004270 <NVIC_GenerateSystemReset+0xc>)
 8004268:	60da      	str	r2, [r3, #12]
}
 800426a:	4770      	bx	lr
 800426c:	05fa0004 	.word	0x05fa0004
 8004270:	e000ed00 	.word	0xe000ed00

08004274 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8004274:	4a01      	ldr	r2, [pc, #4]	(800427c <NVIC_GenerateCoreReset+0x8>)
 8004276:	4b02      	ldr	r3, [pc, #8]	(8004280 <NVIC_GenerateCoreReset+0xc>)
 8004278:	60da      	str	r2, [r3, #12]
}
 800427a:	4770      	bx	lr
 800427c:	05fa0001 	.word	0x05fa0001
 8004280:	e000ed00 	.word	0xe000ed00

08004284 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8004284:	b121      	cbz	r1, 8004290 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 8004286:	4a05      	ldr	r2, [pc, #20]	(800429c <NVIC_SystemLPConfig+0x18>)
 8004288:	6913      	ldr	r3, [r2, #16]
 800428a:	ea40 0303 	orr.w	r3, r0, r3
 800428e:	e003      	b.n	8004298 <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8004290:	4a02      	ldr	r2, [pc, #8]	(800429c <NVIC_SystemLPConfig+0x18>)
 8004292:	6913      	ldr	r3, [r2, #16]
 8004294:	ea23 0300 	bic.w	r3, r3, r0
 8004298:	6113      	str	r3, [r2, #16]
  }
}
 800429a:	4770      	bx	lr
 800429c:	e000ed00 	.word	0xe000ed00

080042a0 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 80042a0:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 80042a4:	2301      	movs	r3, #1
 80042a6:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 80042aa:	b121      	cbz	r1, 80042b6 <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 80042ac:	4a05      	ldr	r2, [pc, #20]	(80042c4 <NVIC_SystemHandlerConfig+0x24>)
 80042ae:	6a53      	ldr	r3, [r2, #36]
 80042b0:	ea40 0303 	orr.w	r3, r0, r3
 80042b4:	e003      	b.n	80042be <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 80042b6:	4a03      	ldr	r2, [pc, #12]	(80042c4 <NVIC_SystemHandlerConfig+0x24>)
 80042b8:	6a53      	ldr	r3, [r2, #36]
 80042ba:	ea23 0300 	bic.w	r3, r3, r0
 80042be:	6253      	str	r3, [r2, #36]
  }
}
 80042c0:	4770      	bx	lr
 80042c2:	46c0      	nop			(mov r8, r8)
 80042c4:	e000ed00 	.word	0xe000ed00

080042c8 <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 80042c8:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80042ca:	4c14      	ldr	r4, [pc, #80]	(800431c <NVIC_SystemHandlerPriorityConfig+0x54>)
 80042cc:	68e3      	ldr	r3, [r4, #12]
 80042ce:	ea6f 0303 	mvn.w	r3, r3
 80042d2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80042d6:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 80042d8:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 80042dc:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 80042e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80042e4:	fa2c f303 	lsr.w	r3, ip, r3
 80042e8:	401a      	ands	r2, r3
 80042ea:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 80042ec:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 80042f0:	0940      	lsrs	r0, r0, #5
 80042f2:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 80042f6:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 80042fa:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 80042fc:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 80042fe:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004300:	3106      	adds	r1, #6
 8004302:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004306:	ea23 030c 	bic.w	r3, r3, ip
 800430a:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 800430e:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004312:	431a      	orrs	r2, r3
 8004314:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8004318:	bd10      	pop	{r4, pc}
 800431a:	46c0      	nop			(mov r8, r8)
 800431c:	e000ed00 	.word	0xe000ed00

08004320 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8004320:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004322:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004326:	2301      	movs	r3, #1
 8004328:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 800432a:	4a04      	ldr	r2, [pc, #16]	(800433c <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 800432c:	6a50      	ldr	r0, [r2, #36]
 800432e:	ea03 0000 	and.w	r0, r3, r0
 8004332:	4298      	cmp	r0, r3
 8004334:	bf14      	ite	ne
 8004336:	2000      	movne	r0, #0
 8004338:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800433a:	4770      	bx	lr
 800433c:	e000ed00 	.word	0xe000ed00

08004340 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8004340:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004344:	2301      	movs	r3, #1
 8004346:	4083      	lsls	r3, r0
 8004348:	4a02      	ldr	r2, [pc, #8]	(8004354 <NVIC_SetSystemHandlerPendingBit+0x14>)
 800434a:	6851      	ldr	r1, [r2, #4]
 800434c:	430b      	orrs	r3, r1
 800434e:	6053      	str	r3, [r2, #4]
}
 8004350:	4770      	bx	lr
 8004352:	46c0      	nop			(mov r8, r8)
 8004354:	e000ed00 	.word	0xe000ed00

08004358 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004358:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 800435c:	3801      	subs	r0, #1
 800435e:	2301      	movs	r3, #1
 8004360:	4083      	lsls	r3, r0
 8004362:	4a02      	ldr	r2, [pc, #8]	(800436c <NVIC_ClearSystemHandlerPendingBit+0x14>)
 8004364:	6851      	ldr	r1, [r2, #4]
 8004366:	430b      	orrs	r3, r1
 8004368:	6053      	str	r3, [r2, #4]
}
 800436a:	4770      	bx	lr
 800436c:	e000ed00 	.word	0xe000ed00

08004370 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004370:	0b80      	lsrs	r0, r0, #14
 8004372:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004376:	2301      	movs	r3, #1
 8004378:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 800437a:	4a04      	ldr	r2, [pc, #16]	(800438c <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 800437c:	6a50      	ldr	r0, [r2, #36]
 800437e:	ea03 0000 	and.w	r0, r3, r0
 8004382:	4298      	cmp	r0, r3
 8004384:	bf14      	ite	ne
 8004386:	2000      	movne	r0, #0
 8004388:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800438a:	4770      	bx	lr
 800438c:	e000ed00 	.word	0xe000ed00

08004390 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8004390:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8004392:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 8004396:	d102      	bne.n	800439e <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 8004398:	4b0d      	ldr	r3, [pc, #52]	(80043d0 <NVIC_GetFaultHandlerSources+0x40>)
 800439a:	6ad8      	ldr	r0, [r3, #44]
 800439c:	e017      	b.n	80043ce <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d113      	bne.n	80043ca <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80043a2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80043a6:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80043aa:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 80043ac:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80043ae:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 80043b0:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80043b4:	6a99      	ldr	r1, [r3, #40]
 80043b6:	00d3      	lsls	r3, r2, #3
 80043b8:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 80043bc:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 80043be:	bf14      	ite	ne
 80043c0:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 80043c4:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 80043c8:	e001      	b.n	80043ce <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 80043ca:	4b01      	ldr	r3, [pc, #4]	(80043d0 <NVIC_GetFaultHandlerSources+0x40>)
 80043cc:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 80043ce:	4770      	bx	lr
 80043d0:	e000ed00 	.word	0xe000ed00

080043d4 <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 80043d4:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 80043d8:	bf0b      	itete	eq
 80043da:	4b02      	ldreq	r3, [pc, #8]	(80043e4 <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 80043dc:	4b01      	ldrne	r3, [pc, #4]	(80043e4 <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 80043de:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 80043e0:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 80043e2:	4770      	bx	lr
 80043e4:	e000ed00 	.word	0xe000ed00

080043e8 <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 80043e8:	b500      	push	{lr}
 80043ea:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 80043ec:	f001 fb88 	bl	8005b00 <__GetBASEPRI>
}
 80043f0:	b001      	add	sp, #4
 80043f2:	bd00      	pop	{pc}

080043f4 <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 80043f4:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 80043f6:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 80043f8:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 80043fa:	f001 fb7e 	bl	8005afa <__BASEPRICONFIG>
}
 80043fe:	b001      	add	sp, #4
 8004400:	bd00      	pop	{pc}
 8004402:	46c0      	nop			(mov r8, r8)

08004404 <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8004404:	b500      	push	{lr}
 8004406:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8004408:	f001 fb75 	bl	8005af6 <__RESETFAULTMASK>
}
 800440c:	b001      	add	sp, #4
 800440e:	bd00      	pop	{pc}

08004410 <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8004410:	b500      	push	{lr}
 8004412:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8004414:	f001 fb6d 	bl	8005af2 <__SETFAULTMASK>
}
 8004418:	b001      	add	sp, #4
 800441a:	bd00      	pop	{pc}

0800441c <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 800441c:	b500      	push	{lr}
 800441e:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8004420:	f001 fb65 	bl	8005aee <__RESETPRIMASK>
}
 8004424:	b001      	add	sp, #4
 8004426:	bd00      	pop	{pc}

08004428 <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8004428:	b500      	push	{lr}
 800442a:	b081      	sub	sp, #4
  __SETPRIMASK();
 800442c:	f001 fb5d 	bl	8005aea <__SETPRIMASK>
}
 8004430:	b001      	add	sp, #4
 8004432:	bd00      	pop	{pc}

08004434 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004434:	4b01      	ldr	r3, [pc, #4]	(800443c <PWR_BackupAccessCmd+0x8>)
 8004436:	6018      	str	r0, [r3, #0]
}
 8004438:	4770      	bx	lr
 800443a:	46c0      	nop			(mov r8, r8)
 800443c:	420e0020 	.word	0x420e0020

08004440 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004440:	4b01      	ldr	r3, [pc, #4]	(8004448 <PWR_PVDCmd+0x8>)
 8004442:	6018      	str	r0, [r3, #0]
}
 8004444:	4770      	bx	lr
 8004446:	46c0      	nop			(mov r8, r8)
 8004448:	420e0010 	.word	0x420e0010

0800444c <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 800444c:	4a03      	ldr	r2, [pc, #12]	(800445c <PWR_PVDLevelConfig+0x10>)
 800444e:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004450:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004454:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004456:	6010      	str	r0, [r2, #0]
}
 8004458:	4770      	bx	lr
 800445a:	46c0      	nop			(mov r8, r8)
 800445c:	40007000 	.word	0x40007000

08004460 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004460:	4b01      	ldr	r3, [pc, #4]	(8004468 <PWR_WakeUpPinCmd+0x8>)
 8004462:	6018      	str	r0, [r3, #0]
}
 8004464:	4770      	bx	lr
 8004466:	46c0      	nop			(mov r8, r8)
 8004468:	420e00a0 	.word	0x420e00a0

0800446c <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 800446c:	4b03      	ldr	r3, [pc, #12]	(800447c <PWR_GetFlagStatus+0x10>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	4218      	tst	r0, r3
 8004472:	bf0c      	ite	eq
 8004474:	2000      	moveq	r0, #0
 8004476:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004478:	4770      	bx	lr
 800447a:	46c0      	nop			(mov r8, r8)
 800447c:	40007000 	.word	0x40007000

08004480 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004480:	4a02      	ldr	r2, [pc, #8]	(800448c <PWR_ClearFlag+0xc>)
 8004482:	6813      	ldr	r3, [r2, #0]
 8004484:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8004488:	6013      	str	r3, [r2, #0]
}
 800448a:	4770      	bx	lr
 800448c:	40007000 	.word	0x40007000

08004490 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004490:	4a0b      	ldr	r2, [pc, #44]	(80044c0 <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004492:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004494:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004496:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004498:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 800449c:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 800449e:	6813      	ldr	r3, [r2, #0]
 80044a0:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80044a4:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80044a6:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 80044aa:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 80044ae:	3210      	adds	r2, #16
 80044b0:	6813      	ldr	r3, [r2, #0]
 80044b2:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 80044b6:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 80044b8:	f001 faf2 	bl	8005aa0 <__WFI>
}
 80044bc:	b001      	add	sp, #4
 80044be:	bd00      	pop	{pc}
 80044c0:	40007000 	.word	0x40007000

080044c4 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80044c4:	4a0c      	ldr	r2, [pc, #48]	(80044f8 <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 80044c6:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80044c8:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 80044ca:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 80044cc:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 80044d0:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 80044d2:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80044d4:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 80044d8:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 80044dc:	3210      	adds	r2, #16
 80044de:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80044e0:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80044e2:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 80044e6:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80044e8:	d102      	bne.n	80044f0 <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 80044ea:	f001 fad9 	bl	8005aa0 <__WFI>
 80044ee:	e001      	b.n	80044f4 <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 80044f0:	f001 fad8 	bl	8005aa4 <__WFE>
  }
}
 80044f4:	b001      	add	sp, #4
 80044f6:	bd00      	pop	{pc}
 80044f8:	40007000 	.word	0x40007000

080044fc <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 80044fc:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 80044fe:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8004502:	4620      	mov	r0, r4
 8004504:	2101      	movs	r1, #1
 8004506:	f000 f97d 	bl	8004804 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 800450a:	4620      	mov	r0, r4
 800450c:	2100      	movs	r1, #0
 800450e:	f000 f979 	bl	8004804 <RCC_APB1PeriphResetCmd>
}
 8004512:	bd10      	pop	{r4, pc}

08004514 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004514:	4a0d      	ldr	r2, [pc, #52]	(800454c <RCC_DeInit+0x38>)
 8004516:	6813      	ldr	r3, [r2, #0]
 8004518:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800451c:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 800451e:	6851      	ldr	r1, [r2, #4]
 8004520:	4b0b      	ldr	r3, [pc, #44]	(8004550 <RCC_DeInit+0x3c>)
 8004522:	ea01 0303 	and.w	r3, r1, r3
 8004526:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004528:	6813      	ldr	r3, [r2, #0]
 800452a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800452e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004532:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004534:	6813      	ldr	r3, [r2, #0]
 8004536:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800453a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 800453c:	6853      	ldr	r3, [r2, #4]
 800453e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004542:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004544:	2300      	movs	r3, #0
 8004546:	6093      	str	r3, [r2, #8]
}
 8004548:	4770      	bx	lr
 800454a:	46c0      	nop			(mov r8, r8)
 800454c:	40021000 	.word	0x40021000
 8004550:	f8ff0000 	.word	0xf8ff0000

08004554 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004554:	4a0b      	ldr	r2, [pc, #44]	(8004584 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004556:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800455a:	6813      	ldr	r3, [r2, #0]
 800455c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004560:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004562:	6813      	ldr	r3, [r2, #0]
 8004564:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004568:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800456a:	d003      	beq.n	8004574 <RCC_HSEConfig+0x20>
 800456c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004570:	d107      	bne.n	8004582 <RCC_HSEConfig+0x2e>
 8004572:	e002      	b.n	800457a <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004574:	6813      	ldr	r3, [r2, #0]
 8004576:	4303      	orrs	r3, r0
 8004578:	e002      	b.n	8004580 <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 800457a:	6813      	ldr	r3, [r2, #0]
 800457c:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004580:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004582:	4770      	bx	lr
 8004584:	40021000 	.word	0x40021000

08004588 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004588:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 800458a:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800458c:	4909      	ldr	r1, [pc, #36]	(80045b4 <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 800458e:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004590:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004592:	9b01      	ldr	r3, [sp, #4]
 8004594:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004596:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 800459a:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 800459c:	d103      	bne.n	80045a6 <RCC_WaitForHSEStartUp+0x1e>
 800459e:	9b01      	ldr	r3, [sp, #4]
 80045a0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80045a4:	d1f4      	bne.n	8004590 <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80045a6:	4b03      	ldr	r3, [pc, #12]	(80045b4 <RCC_WaitForHSEStartUp+0x2c>)
 80045a8:	6818      	ldr	r0, [r3, #0]
 80045aa:	0c40      	lsrs	r0, r0, #17
 80045ac:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 80045b0:	b002      	add	sp, #8
 80045b2:	4770      	bx	lr
 80045b4:	40021000 	.word	0x40021000

080045b8 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 80045b8:	4a03      	ldr	r2, [pc, #12]	(80045c8 <RCC_AdjustHSICalibrationValue+0x10>)
 80045ba:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 80045bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 80045c0:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 80045c4:	6013      	str	r3, [r2, #0]
}
 80045c6:	4770      	bx	lr
 80045c8:	40021000 	.word	0x40021000

080045cc <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 80045cc:	4b01      	ldr	r3, [pc, #4]	(80045d4 <RCC_HSICmd+0x8>)
 80045ce:	6018      	str	r0, [r3, #0]
}
 80045d0:	4770      	bx	lr
 80045d2:	46c0      	nop			(mov r8, r8)
 80045d4:	42420000 	.word	0x42420000

080045d8 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 80045d8:	4a03      	ldr	r2, [pc, #12]	(80045e8 <RCC_PLLConfig+0x10>)
 80045da:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80045dc:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80045e0:	4318      	orrs	r0, r3
 80045e2:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80045e4:	6050      	str	r0, [r2, #4]
}
 80045e6:	4770      	bx	lr
 80045e8:	40021000 	.word	0x40021000

080045ec <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 80045ec:	4b01      	ldr	r3, [pc, #4]	(80045f4 <RCC_PLLCmd+0x8>)
 80045ee:	6018      	str	r0, [r3, #0]
}
 80045f0:	4770      	bx	lr
 80045f2:	46c0      	nop			(mov r8, r8)
 80045f4:	42420060 	.word	0x42420060

080045f8 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80045f8:	4a03      	ldr	r2, [pc, #12]	(8004608 <RCC_SYSCLKConfig+0x10>)
 80045fa:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80045fc:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004600:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004602:	6050      	str	r0, [r2, #4]
}
 8004604:	4770      	bx	lr
 8004606:	46c0      	nop			(mov r8, r8)
 8004608:	40021000 	.word	0x40021000

0800460c <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 800460c:	4b02      	ldr	r3, [pc, #8]	(8004618 <RCC_GetSYSCLKSource+0xc>)
 800460e:	6858      	ldr	r0, [r3, #4]
 8004610:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8004614:	4770      	bx	lr
 8004616:	46c0      	nop			(mov r8, r8)
 8004618:	40021000 	.word	0x40021000

0800461c <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 800461c:	4a03      	ldr	r2, [pc, #12]	(800462c <RCC_HCLKConfig+0x10>)
 800461e:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8004620:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004624:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004626:	6050      	str	r0, [r2, #4]
}
 8004628:	4770      	bx	lr
 800462a:	46c0      	nop			(mov r8, r8)
 800462c:	40021000 	.word	0x40021000

08004630 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004630:	4a03      	ldr	r2, [pc, #12]	(8004640 <RCC_PCLK1Config+0x10>)
 8004632:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004634:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004638:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800463a:	6050      	str	r0, [r2, #4]
}
 800463c:	4770      	bx	lr
 800463e:	46c0      	nop			(mov r8, r8)
 8004640:	40021000 	.word	0x40021000

08004644 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004644:	4a03      	ldr	r2, [pc, #12]	(8004654 <RCC_PCLK2Config+0x10>)
 8004646:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004648:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800464c:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004650:	6053      	str	r3, [r2, #4]
}
 8004652:	4770      	bx	lr
 8004654:	40021000 	.word	0x40021000

08004658 <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004658:	b121      	cbz	r1, 8004664 <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800465a:	4a05      	ldr	r2, [pc, #20]	(8004670 <RCC_ITConfig+0x18>)
 800465c:	7813      	ldrb	r3, [r2, #0]
 800465e:	ea40 0303 	orr.w	r3, r0, r3
 8004662:	e003      	b.n	800466c <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8004664:	4a02      	ldr	r2, [pc, #8]	(8004670 <RCC_ITConfig+0x18>)
 8004666:	7813      	ldrb	r3, [r2, #0]
 8004668:	ea23 0300 	bic.w	r3, r3, r0
 800466c:	7013      	strb	r3, [r2, #0]
  }
}
 800466e:	4770      	bx	lr
 8004670:	40021009 	.word	0x40021009

08004674 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004674:	4b01      	ldr	r3, [pc, #4]	(800467c <RCC_USBCLKConfig+0x8>)
 8004676:	6018      	str	r0, [r3, #0]
}
 8004678:	4770      	bx	lr
 800467a:	46c0      	nop			(mov r8, r8)
 800467c:	424200d8 	.word	0x424200d8

08004680 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004680:	4a03      	ldr	r2, [pc, #12]	(8004690 <RCC_ADCCLKConfig+0x10>)
 8004682:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004684:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004688:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800468a:	6050      	str	r0, [r2, #4]
}
 800468c:	4770      	bx	lr
 800468e:	46c0      	nop			(mov r8, r8)
 8004690:	40021000 	.word	0x40021000

08004694 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004694:	4a06      	ldr	r2, [pc, #24]	(80046b0 <RCC_LSEConfig+0x1c>)
 8004696:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004698:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800469a:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800469c:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 800469e:	bf08      	it	eq
 80046a0:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80046a2:	d003      	beq.n	80046ac <RCC_LSEConfig+0x18>
 80046a4:	2804      	cmp	r0, #4
 80046a6:	d101      	bne.n	80046ac <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80046a8:	2305      	movs	r3, #5
 80046aa:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 80046ac:	4770      	bx	lr
 80046ae:	46c0      	nop			(mov r8, r8)
 80046b0:	40021020 	.word	0x40021020

080046b4 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 80046b4:	4b01      	ldr	r3, [pc, #4]	(80046bc <RCC_LSICmd+0x8>)
 80046b6:	6018      	str	r0, [r3, #0]
}
 80046b8:	4770      	bx	lr
 80046ba:	46c0      	nop			(mov r8, r8)
 80046bc:	42420480 	.word	0x42420480

080046c0 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 80046c0:	4a02      	ldr	r2, [pc, #8]	(80046cc <RCC_RTCCLKConfig+0xc>)
 80046c2:	6a13      	ldr	r3, [r2, #32]
 80046c4:	4318      	orrs	r0, r3
 80046c6:	6210      	str	r0, [r2, #32]
}
 80046c8:	4770      	bx	lr
 80046ca:	46c0      	nop			(mov r8, r8)
 80046cc:	40021000 	.word	0x40021000

080046d0 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 80046d0:	4b01      	ldr	r3, [pc, #4]	(80046d8 <RCC_RTCCLKCmd+0x8>)
 80046d2:	6018      	str	r0, [r3, #0]
}
 80046d4:	4770      	bx	lr
 80046d6:	46c0      	nop			(mov r8, r8)
 80046d8:	4242043c 	.word	0x4242043c

080046dc <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80046dc:	4929      	ldr	r1, [pc, #164]	(8004784 <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80046de:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80046e0:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 80046e2:	f003 030c 	and.w	r3, r3, #12	; 0xc
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	d021      	beq.n	800472e <RCC_GetClocksFreq+0x52>
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	d11f      	bne.n	800472e <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80046ee:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 80046f0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80046f4:	0c9b      	lsrs	r3, r3, #18
 80046f6:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80046f8:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 80046fa:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 80046fe:	bf08      	it	eq
 8004700:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004704:	d006      	beq.n	8004714 <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004706:	684b      	ldr	r3, [r1, #4]
 8004708:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800470c:	ea4f 1342 	mov.w	r3, r2, lsl #5
 8004710:	d006      	beq.n	8004720 <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004712:	1a9b      	subs	r3, r3, r2
 8004714:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004718:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800471c:	021b      	lsls	r3, r3, #8
 800471e:	e007      	b.n	8004730 <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004720:	1a9b      	subs	r3, r3, r2
 8004722:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004726:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800472a:	025b      	lsls	r3, r3, #9
 800472c:	e000      	b.n	8004730 <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 800472e:	4b16      	ldr	r3, [pc, #88]	(8004788 <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004730:	4814      	ldr	r0, [pc, #80]	(8004784 <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004732:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004736:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004738:	4a14      	ldr	r2, [pc, #80]	(800478c <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800473a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800473e:	091b      	lsrs	r3, r3, #4
 8004740:	5cd3      	ldrb	r3, [r2, r3]
 8004742:	f8dc 1000 	ldr.w	r1, [ip]
 8004746:	40d9      	lsrs	r1, r3
 8004748:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800474c:	6843      	ldr	r3, [r0, #4]
 800474e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004752:	0a1b      	lsrs	r3, r3, #8
 8004754:	5cd3      	ldrb	r3, [r2, r3]
 8004756:	fa31 f303 	lsrs.w	r3, r1, r3
 800475a:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800475e:	6843      	ldr	r3, [r0, #4]
 8004760:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004764:	0adb      	lsrs	r3, r3, #11
 8004766:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004768:	4a09      	ldr	r2, [pc, #36]	(8004790 <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800476a:	40d9      	lsrs	r1, r3
 800476c:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004770:	6843      	ldr	r3, [r0, #4]
 8004772:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004776:	0b9b      	lsrs	r3, r3, #14
 8004778:	5cd3      	ldrb	r3, [r2, r3]
 800477a:	fbb1 f1f3 	udiv	r1, r1, r3
 800477e:	f8cc 1010 	str.w	r1, [ip, #16]
}
 8004782:	4770      	bx	lr
 8004784:	40021000 	.word	0x40021000
 8004788:	007a1200 	.word	0x007a1200
 800478c:	08005b64 	.word	0x08005b64
 8004790:	08005b74 	.word	0x08005b74

08004794 <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004794:	b121      	cbz	r1, 80047a0 <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004796:	4a05      	ldr	r2, [pc, #20]	(80047ac <RCC_AHBPeriphClockCmd+0x18>)
 8004798:	6953      	ldr	r3, [r2, #20]
 800479a:	ea40 0303 	orr.w	r3, r0, r3
 800479e:	e003      	b.n	80047a8 <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80047a0:	4a02      	ldr	r2, [pc, #8]	(80047ac <RCC_AHBPeriphClockCmd+0x18>)
 80047a2:	6953      	ldr	r3, [r2, #20]
 80047a4:	ea23 0300 	bic.w	r3, r3, r0
 80047a8:	6153      	str	r3, [r2, #20]
  }
}
 80047aa:	4770      	bx	lr
 80047ac:	40021000 	.word	0x40021000

080047b0 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80047b0:	b121      	cbz	r1, 80047bc <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80047b2:	4a05      	ldr	r2, [pc, #20]	(80047c8 <RCC_APB2PeriphClockCmd+0x18>)
 80047b4:	6993      	ldr	r3, [r2, #24]
 80047b6:	ea40 0303 	orr.w	r3, r0, r3
 80047ba:	e003      	b.n	80047c4 <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80047bc:	4a02      	ldr	r2, [pc, #8]	(80047c8 <RCC_APB2PeriphClockCmd+0x18>)
 80047be:	6993      	ldr	r3, [r2, #24]
 80047c0:	ea23 0300 	bic.w	r3, r3, r0
 80047c4:	6193      	str	r3, [r2, #24]
  }
}
 80047c6:	4770      	bx	lr
 80047c8:	40021000 	.word	0x40021000

080047cc <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80047cc:	b121      	cbz	r1, 80047d8 <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80047ce:	4a05      	ldr	r2, [pc, #20]	(80047e4 <RCC_APB1PeriphClockCmd+0x18>)
 80047d0:	69d3      	ldr	r3, [r2, #28]
 80047d2:	ea40 0303 	orr.w	r3, r0, r3
 80047d6:	e003      	b.n	80047e0 <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80047d8:	4a02      	ldr	r2, [pc, #8]	(80047e4 <RCC_APB1PeriphClockCmd+0x18>)
 80047da:	69d3      	ldr	r3, [r2, #28]
 80047dc:	ea23 0300 	bic.w	r3, r3, r0
 80047e0:	61d3      	str	r3, [r2, #28]
  }
}
 80047e2:	4770      	bx	lr
 80047e4:	40021000 	.word	0x40021000

080047e8 <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80047e8:	b121      	cbz	r1, 80047f4 <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80047ea:	4a05      	ldr	r2, [pc, #20]	(8004800 <RCC_APB2PeriphResetCmd+0x18>)
 80047ec:	68d3      	ldr	r3, [r2, #12]
 80047ee:	ea40 0303 	orr.w	r3, r0, r3
 80047f2:	e003      	b.n	80047fc <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80047f4:	4a02      	ldr	r2, [pc, #8]	(8004800 <RCC_APB2PeriphResetCmd+0x18>)
 80047f6:	68d3      	ldr	r3, [r2, #12]
 80047f8:	ea23 0300 	bic.w	r3, r3, r0
 80047fc:	60d3      	str	r3, [r2, #12]
  }
}
 80047fe:	4770      	bx	lr
 8004800:	40021000 	.word	0x40021000

08004804 <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004804:	b121      	cbz	r1, 8004810 <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8004806:	4a05      	ldr	r2, [pc, #20]	(800481c <RCC_APB1PeriphResetCmd+0x18>)
 8004808:	6913      	ldr	r3, [r2, #16]
 800480a:	ea40 0303 	orr.w	r3, r0, r3
 800480e:	e003      	b.n	8004818 <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8004810:	4a02      	ldr	r2, [pc, #8]	(800481c <RCC_APB1PeriphResetCmd+0x18>)
 8004812:	6913      	ldr	r3, [r2, #16]
 8004814:	ea23 0300 	bic.w	r3, r3, r0
 8004818:	6113      	str	r3, [r2, #16]
  }
}
 800481a:	4770      	bx	lr
 800481c:	40021000 	.word	0x40021000

08004820 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8004820:	4b01      	ldr	r3, [pc, #4]	(8004828 <RCC_BackupResetCmd+0x8>)
 8004822:	6018      	str	r0, [r3, #0]
}
 8004824:	4770      	bx	lr
 8004826:	46c0      	nop			(mov r8, r8)
 8004828:	42420440 	.word	0x42420440

0800482c <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 800482c:	4b01      	ldr	r3, [pc, #4]	(8004834 <RCC_ClockSecuritySystemCmd+0x8>)
 800482e:	6018      	str	r0, [r3, #0]
}
 8004830:	4770      	bx	lr
 8004832:	46c0      	nop			(mov r8, r8)
 8004834:	4242004c 	.word	0x4242004c

08004838 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8004838:	4b01      	ldr	r3, [pc, #4]	(8004840 <RCC_MCOConfig+0x8>)
 800483a:	7018      	strb	r0, [r3, #0]
}
 800483c:	4770      	bx	lr
 800483e:	46c0      	nop			(mov r8, r8)
 8004840:	40021007 	.word	0x40021007

08004844 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8004844:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8004846:	2b01      	cmp	r3, #1
 8004848:	d108      	bne.n	800485c <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 800484a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800484e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004852:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8004856:	3307      	adds	r3, #7
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	e00c      	b.n	8004876 <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800485c:	2b02      	cmp	r3, #2
 800485e:	d108      	bne.n	8004872 <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 8004860:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004864:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004868:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 800486c:	3306      	adds	r3, #6
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	e001      	b.n	8004876 <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8004872:	4b04      	ldr	r3, [pc, #16]	(8004884 <RCC_GetFlagStatus+0x40>)
 8004874:	6a5b      	ldr	r3, [r3, #36]
 8004876:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 800487a:	fa33 f000 	lsrs.w	r0, r3, r0
 800487e:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004882:	4770      	bx	lr
 8004884:	40021000 	.word	0x40021000

08004888 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8004888:	4a02      	ldr	r2, [pc, #8]	(8004894 <RCC_ClearFlag+0xc>)
 800488a:	6a53      	ldr	r3, [r2, #36]
 800488c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004890:	6253      	str	r3, [r2, #36]
}
 8004892:	4770      	bx	lr
 8004894:	40021000 	.word	0x40021000

08004898 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8004898:	4b03      	ldr	r3, [pc, #12]	(80048a8 <RCC_GetITStatus+0x10>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	4218      	tst	r0, r3
 800489e:	bf0c      	ite	eq
 80048a0:	2000      	moveq	r0, #0
 80048a2:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 80048a4:	4770      	bx	lr
 80048a6:	46c0      	nop			(mov r8, r8)
 80048a8:	40021000 	.word	0x40021000

080048ac <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 80048ac:	4b01      	ldr	r3, [pc, #4]	(80048b4 <RCC_ClearITPendingBit+0x8>)
 80048ae:	7018      	strb	r0, [r3, #0]
}
 80048b0:	4770      	bx	lr
 80048b2:	46c0      	nop			(mov r8, r8)
 80048b4:	4002100a 	.word	0x4002100a

080048b8 <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80048b8:	2804      	cmp	r0, #4
 80048ba:	d103      	bne.n	80048c4 <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80048bc:	4a04      	ldr	r2, [pc, #16]	(80048d0 <SysTick_CLKSourceConfig+0x18>)
 80048be:	6813      	ldr	r3, [r2, #0]
 80048c0:	4303      	orrs	r3, r0
 80048c2:	e003      	b.n	80048cc <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80048c4:	4a02      	ldr	r2, [pc, #8]	(80048d0 <SysTick_CLKSourceConfig+0x18>)
 80048c6:	6813      	ldr	r3, [r2, #0]
 80048c8:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80048cc:	6013      	str	r3, [r2, #0]
  }
}
 80048ce:	4770      	bx	lr
 80048d0:	e000e010 	.word	0xe000e010

080048d4 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 80048d4:	4b01      	ldr	r3, [pc, #4]	(80048dc <SysTick_SetReload+0x8>)
 80048d6:	6058      	str	r0, [r3, #4]
}
 80048d8:	4770      	bx	lr
 80048da:	46c0      	nop			(mov r8, r8)
 80048dc:	e000e010 	.word	0xe000e010

080048e0 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80048e0:	2801      	cmp	r0, #1
 80048e2:	d103      	bne.n	80048ec <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 80048e4:	4a08      	ldr	r2, [pc, #32]	(8004908 <SysTick_CounterCmd+0x28>)
 80048e6:	6813      	ldr	r3, [r2, #0]
 80048e8:	4303      	orrs	r3, r0
 80048ea:	e006      	b.n	80048fa <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 80048ec:	f110 0f02 	cmn.w	r0, #2	; 0x2
 80048f0:	d105      	bne.n	80048fe <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 80048f2:	4a05      	ldr	r2, [pc, #20]	(8004908 <SysTick_CounterCmd+0x28>)
 80048f4:	6813      	ldr	r3, [r2, #0]
 80048f6:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80048fa:	6013      	str	r3, [r2, #0]
 80048fc:	e002      	b.n	8004904 <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 80048fe:	4b02      	ldr	r3, [pc, #8]	(8004908 <SysTick_CounterCmd+0x28>)
 8004900:	2200      	movs	r2, #0
 8004902:	609a      	str	r2, [r3, #8]
  }    
}
 8004904:	4770      	bx	lr
 8004906:	46c0      	nop			(mov r8, r8)
 8004908:	e000e010 	.word	0xe000e010

0800490c <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800490c:	b120      	cbz	r0, 8004918 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800490e:	4a05      	ldr	r2, [pc, #20]	(8004924 <SysTick_ITConfig+0x18>)
 8004910:	6813      	ldr	r3, [r2, #0]
 8004912:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004916:	e003      	b.n	8004920 <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8004918:	4a02      	ldr	r2, [pc, #8]	(8004924 <SysTick_ITConfig+0x18>)
 800491a:	6813      	ldr	r3, [r2, #0]
 800491c:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8004920:	6013      	str	r3, [r2, #0]
  }
}
 8004922:	4770      	bx	lr
 8004924:	e000e010 	.word	0xe000e010

08004928 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8004928:	4b01      	ldr	r3, [pc, #4]	(8004930 <SysTick_GetCounter+0x8>)
 800492a:	6898      	ldr	r0, [r3, #8]
}
 800492c:	4770      	bx	lr
 800492e:	46c0      	nop			(mov r8, r8)
 8004930:	e000e010 	.word	0xe000e010

08004934 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8004934:	08c3      	lsrs	r3, r0, #3
 8004936:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 8004938:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 800493a:	d106      	bne.n	800494a <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 800493c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004940:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8004944:	330e      	adds	r3, #14
 8004946:	6818      	ldr	r0, [r3, #0]
 8004948:	e001      	b.n	800494e <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 800494a:	4b03      	ldr	r3, [pc, #12]	(8004958 <SysTick_GetFlagStatus+0x24>)
 800494c:	68d8      	ldr	r0, [r3, #12]
 800494e:	40d0      	lsrs	r0, r2
 8004950:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004954:	4770      	bx	lr
 8004956:	46c0      	nop			(mov r8, r8)
 8004958:	e000e010 	.word	0xe000e010

0800495c <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 800495c:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800495e:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8004960:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8004964:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8004966:	8803      	ldrh	r3, [r0, #0]
 8004968:	88ca      	ldrh	r2, [r1, #6]
 800496a:	b29b      	uxth	r3, r3
 800496c:	4313      	orrs	r3, r2
 800496e:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004970:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8004972:	4313      	orrs	r3, r2
 8004974:	b29b      	uxth	r3, r3
 8004976:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004978:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 800497a:	4a0b      	ldr	r2, [pc, #44]	(80049a8 <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800497c:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800497e:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004980:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8004982:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8004984:	f04f 0301 	mov.w	r3, #1	; 0x1
 8004988:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 800498a:	4b08      	ldr	r3, [pc, #32]	(80049ac <TIM_TimeBaseInit+0x50>)
 800498c:	4298      	cmp	r0, r3
 800498e:	bf14      	ite	ne
 8004990:	2300      	movne	r3, #0
 8004992:	2301      	moveq	r3, #1
 8004994:	4290      	cmp	r0, r2
 8004996:	bf08      	it	eq
 8004998:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 800499c:	b113      	cbz	r3, 80049a4 <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800499e:	f89c 3008 	ldrb.w	r3, [ip, #8]
 80049a2:	8603      	strh	r3, [r0, #48]
  }        
}
 80049a4:	b002      	add	sp, #8
 80049a6:	4770      	bx	lr
 80049a8:	40012c00 	.word	0x40012c00
 80049ac:	40013400 	.word	0x40013400

080049b0 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80049b0:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80049b2:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80049b4:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80049b8:	041b      	lsls	r3, r3, #16
 80049ba:	0c1b      	lsrs	r3, r3, #16
 80049bc:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049be:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c0:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80049c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c4:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049c6:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80049c8:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049cc:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80049ce:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80049d2:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80049d6:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80049d8:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80049da:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80049dc:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80049de:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80049e2:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80049e6:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80049ea:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80049ec:	4b1a      	ldr	r3, [pc, #104]	(8004a58 <TIM_OC1Init+0xa8>)
 80049ee:	4a1b      	ldr	r2, [pc, #108]	(8004a5c <TIM_OC1Init+0xac>)
 80049f0:	4298      	cmp	r0, r3
 80049f2:	bf14      	ite	ne
 80049f4:	2300      	movne	r3, #0
 80049f6:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80049f8:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80049fa:	4290      	cmp	r0, r2
 80049fc:	bf08      	it	eq
 80049fe:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004a02:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004a04:	b1eb      	cbz	r3, 8004a42 <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8004a06:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8004a0a:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004a0e:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8004a12:	3a09      	subs	r2, #9
 8004a14:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004a18:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8004a1a:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8004a1e:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004a22:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8004a26:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004a2a:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004a2e:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 8004a32:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8004a36:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8004a3e:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8004a42:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8004a46:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004a4a:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a4c:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a4e:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a50:	8404      	strh	r4, [r0, #32]
}
 8004a52:	b003      	add	sp, #12
 8004a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a56:	46c0      	nop			(mov r8, r8)
 8004a58:	40013400 	.word	0x40013400
 8004a5c:	40012c00 	.word	0x40012c00

08004a60 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004a60:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004a62:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004a64:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004a68:	041b      	lsls	r3, r3, #16
 8004a6a:	0c1b      	lsrs	r3, r3, #16
 8004a6c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8004a6e:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a70:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8004a72:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a76:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a78:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8004a7a:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a7c:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004a7e:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8004a80:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004a82:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8004a86:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004a88:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8004a8a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004a8e:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8004a90:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004a92:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8004a94:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004a96:	4b1e      	ldr	r3, [pc, #120]	(8004b10 <TIM_OC2Init+0xb0>)
 8004a98:	4a1e      	ldr	r2, [pc, #120]	(8004b14 <TIM_OC2Init+0xb4>)
 8004a9a:	4298      	cmp	r0, r3
 8004a9c:	bf14      	ite	ne
 8004a9e:	2300      	movne	r3, #0
 8004aa0:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004aa2:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004aa4:	4290      	cmp	r0, r2
 8004aa6:	bf08      	it	eq
 8004aa8:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004aac:	9001      	str	r0, [sp, #4]
 8004aae:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004ab0:	b30b      	cbz	r3, 8004af6 <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8004ab2:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8004ab6:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8004aba:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8004abe:	3a01      	subs	r2, #1
 8004ac0:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8004ac4:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8004ac8:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8004acc:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8004ad0:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8004ad4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004ad8:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8004ada:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8004ade:	f247 33ff 	movw	r3, #29695	; 0x73ff
 8004ae2:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8004ae6:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8004aea:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8004aee:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8004af0:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 8004af4:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8004af6:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8004afa:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004afe:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8004b02:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b04:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b06:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b08:	8404      	strh	r4, [r0, #32]
}
 8004b0a:	b003      	add	sp, #12
 8004b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b0e:	46c0      	nop			(mov r8, r8)
 8004b10:	40013400 	.word	0x40013400
 8004b14:	40012c00 	.word	0x40012c00

08004b18 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8004b18:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004b1a:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8004b1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b20:	041b      	lsls	r3, r3, #16
 8004b22:	0c1b      	lsrs	r3, r3, #16
 8004b24:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b26:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b28:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8004b2a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b2e:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b30:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8004b32:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b34:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004b36:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8004b38:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004b3a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8004b3e:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004b40:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8004b42:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004b46:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8004b48:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004b4a:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8004b4c:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004b4e:	4b1d      	ldr	r3, [pc, #116]	(8004bc4 <TIM_OC3Init+0xac>)
 8004b50:	4a1d      	ldr	r2, [pc, #116]	(8004bc8 <TIM_OC3Init+0xb0>)
 8004b52:	4298      	cmp	r0, r3
 8004b54:	bf14      	ite	ne
 8004b56:	2300      	movne	r3, #0
 8004b58:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004b5a:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004b5c:	4290      	cmp	r0, r2
 8004b5e:	bf08      	it	eq
 8004b60:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004b64:	9001      	str	r0, [sp, #4]
 8004b66:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004b68:	b30b      	cbz	r3, 8004bae <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8004b6a:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8004b6e:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8004b72:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8004b76:	3a01      	subs	r2, #1
 8004b78:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8004b7c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8004b80:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8004b84:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8004b88:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8004b8c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004b90:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8004b92:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8004b96:	f644 73ff 	movw	r3, #20479	; 0x4fff
 8004b9a:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8004b9e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8004ba2:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8004ba6:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8004ba8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004bac:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8004bae:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8004bb2:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004bb6:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bb8:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bba:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bbc:	8404      	strh	r4, [r0, #32]
}
 8004bbe:	b003      	add	sp, #12
 8004bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bc2:	46c0      	nop			(mov r8, r8)
 8004bc4:	40013400 	.word	0x40013400
 8004bc8:	40012c00 	.word	0x40012c00

08004bcc <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004bcc:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004bce:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004bd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bd4:	041b      	lsls	r3, r3, #16
 8004bd6:	0c1b      	lsrs	r3, r3, #16
 8004bd8:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bda:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004bdc:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004be2:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004be4:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004be6:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bea:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004bec:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bee:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8004bf0:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8004bf2:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8004bf4:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004bf8:	4b17      	ldr	r3, [pc, #92]	(8004c58 <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004bfa:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004bfc:	4a17      	ldr	r2, [pc, #92]	(8004c5c <TIM_OC4Init+0x90>)
 8004bfe:	4298      	cmp	r0, r3
 8004c00:	bf14      	ite	ne
 8004c02:	2300      	movne	r3, #0
 8004c04:	2301      	moveq	r3, #1
 8004c06:	4290      	cmp	r0, r2
 8004c08:	bf08      	it	eq
 8004c0a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004c0e:	9003      	str	r0, [sp, #12]
 8004c10:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004c12:	b13b      	cbz	r3, 8004c24 <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8004c14:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8004c18:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8004c1a:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8004c1c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004c20:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8004c24:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8004c28:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004c2c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8004c30:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8004c32:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c34:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8004c38:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8004c3a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8004c3e:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8004c42:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004c46:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8004c48:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004c4a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004c4e:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c50:	8403      	strh	r3, [r0, #32]
}
 8004c52:	b005      	add	sp, #20
 8004c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c56:	46c0      	nop			(mov r8, r8)
 8004c58:	40013400 	.word	0x40013400
 8004c5c:	40012c00 	.word	0x40012c00

08004c60 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004c60:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004c62:	b530      	push	{r4, r5, lr}
 8004c64:	4604      	mov	r4, r0
 8004c66:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004c68:	bb43      	cbnz	r3, 8004cbc <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004c6a:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8004c6c:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004c6e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004c72:	041b      	lsls	r3, r3, #16
 8004c74:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8004c76:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 8004c7a:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004c7c:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004c7e:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 8004c80:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004c82:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8004c86:	041b      	lsls	r3, r3, #16
 8004c88:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004c8a:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004c8e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004c92:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004c94:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004c96:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004c98:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004c9c:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004ca0:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ca2:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004ca4:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004ca6:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004ca8:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004caa:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8004cae:	041b      	lsls	r3, r3, #16
 8004cb0:	0c1b      	lsrs	r3, r3, #16
 8004cb2:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8004cb4:	8b23      	ldrh	r3, [r4, #24]
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	e02e      	b.n	8004d1a <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8004cbc:	2b04      	cmp	r3, #4
 8004cbe:	d12e      	bne.n	8004d1e <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004cc0:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8004cc2:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004cc6:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004cca:	041b      	lsls	r3, r3, #16
 8004ccc:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8004cce:	8888      	ldrh	r0, [r1, #4]
 8004cd0:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004cd2:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004cd4:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 8004cd6:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004cd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cdc:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004cde:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004ce2:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004ce4:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004ce6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004cea:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004cec:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004cee:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004cf2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004cf6:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004cf8:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004cfa:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cfe:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004d00:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004d02:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004d04:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004d06:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004d0a:	041b      	lsls	r3, r3, #16
 8004d0c:	0c1b      	lsrs	r3, r3, #16
 8004d0e:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8004d10:	8b23      	ldrh	r3, [r4, #24]
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	8323      	strh	r3, [r4, #24]
 8004d1c:	e055      	b.n	8004dca <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8004d1e:	2b08      	cmp	r3, #8
 8004d20:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8004d24:	8888      	ldrh	r0, [r1, #4]
 8004d26:	8909      	ldrh	r1, [r1, #8]
 8004d28:	d125      	bne.n	8004d76 <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8004d2a:	8c23      	ldrh	r3, [r4, #32]
 8004d2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d30:	041b      	lsls	r3, r3, #16
 8004d32:	0c1b      	lsrs	r3, r3, #16
 8004d34:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 8004d36:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 8004d38:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d3a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d3e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d42:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d44:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d46:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d48:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d4a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d4e:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d52:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d54:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d56:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d58:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004d5c:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 8004d5e:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8004d60:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004d62:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8004d64:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8004d68:	041b      	lsls	r3, r3, #16
 8004d6a:	0c1b      	lsrs	r3, r3, #16
 8004d6c:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8004d6e:	8ba3      	ldrh	r3, [r4, #28]
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	4313      	orrs	r3, r2
 8004d74:	e028      	b.n	8004dc8 <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004d76:	8c23      	ldrh	r3, [r4, #32]
 8004d78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d7c:	041b      	lsls	r3, r3, #16
 8004d7e:	0c1b      	lsrs	r3, r3, #16
 8004d80:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 8004d82:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 8004d84:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d8a:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004d8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004d90:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004d92:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004d94:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004d98:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004d9a:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004d9c:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004da0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004da4:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004da6:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004da8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004dac:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 8004dae:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8004db0:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004db2:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8004db4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004db8:	041b      	lsls	r3, r3, #16
 8004dba:	0c1b      	lsrs	r3, r3, #16
 8004dbc:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8004dbe:	8ba3      	ldrh	r3, [r4, #28]
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004dca:	bd30      	pop	{r4, r5, pc}

08004dcc <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004dcc:	468c      	mov	ip, r1
 8004dce:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004dd0:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8004dd4:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8004dd6:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8004dd8:	2c00      	cmp	r4, #0
 8004dda:	bf0c      	ite	eq
 8004ddc:	2702      	moveq	r7, #2
 8004dde:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8004de0:	2901      	cmp	r1, #1
 8004de2:	bf0c      	ite	eq
 8004de4:	2602      	moveq	r6, #2
 8004de6:	2601      	movne	r6, #1
 8004de8:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d14b      	bne.n	8004e88 <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004df0:	8c03      	ldrh	r3, [r0, #32]
 8004df2:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004df6:	041b      	lsls	r3, r3, #16
 8004df8:	0c1b      	lsrs	r3, r3, #16
 8004dfa:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004dfc:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8004dfe:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004e00:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8004e04:	041b      	lsls	r3, r3, #16
 8004e06:	0c1b      	lsrs	r3, r3, #16
 8004e08:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004e0c:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004e10:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004e12:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004e14:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004e16:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004e18:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 8004e1c:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e1e:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004e20:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004e22:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004e24:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004e28:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8004e2c:	041b      	lsls	r3, r3, #16
 8004e2e:	0c1b      	lsrs	r3, r3, #16
 8004e30:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8004e32:	8b03      	ldrh	r3, [r0, #24]
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	430b      	orrs	r3, r1
 8004e38:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004e3a:	8c03      	ldrh	r3, [r0, #32]
 8004e3c:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004e40:	041b      	lsls	r3, r3, #16
 8004e42:	0c1b      	lsrs	r3, r3, #16
 8004e44:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004e46:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8004e48:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004e4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e4e:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e50:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004e54:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e56:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004e58:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e5c:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004e5e:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e60:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004e64:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e68:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e6c:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004e6e:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004e70:	8b03      	ldrh	r3, [r0, #24]
 8004e72:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004e76:	041b      	lsls	r3, r3, #16
 8004e78:	0c1b      	lsrs	r3, r3, #16
 8004e7a:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8004e7c:	8b03      	ldrh	r3, [r0, #24]
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	e04c      	b.n	8004f22 <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004e88:	8c03      	ldrh	r3, [r0, #32]
 8004e8a:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004e8e:	041b      	lsls	r3, r3, #16
 8004e90:	0c1b      	lsrs	r3, r3, #16
 8004e92:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004e94:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8004e96:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004e98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e9c:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e9e:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004ea2:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004ea4:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004ea6:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004eaa:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004eac:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004eae:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004eb2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004eb6:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004eb8:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004eba:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ebe:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004ec0:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004ec2:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004ec4:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004ec8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004ecc:	041b      	lsls	r3, r3, #16
 8004ece:	0c1b      	lsrs	r3, r3, #16
 8004ed0:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8004ed2:	8b03      	ldrh	r3, [r0, #24]
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004ede:	8c03      	ldrh	r3, [r0, #32]
 8004ee0:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004ee4:	041b      	lsls	r3, r3, #16
 8004ee6:	0c1b      	lsrs	r3, r3, #16
 8004ee8:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004eea:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8004eec:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004eee:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8004ef2:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004ef4:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004ef8:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004efa:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004efc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004f00:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004f02:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004f04:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004f08:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004f0a:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f0c:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004f0e:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004f10:	8b03      	ldrh	r3, [r0, #24]
 8004f12:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8004f16:	041b      	lsls	r3, r3, #16
 8004f18:	0c1b      	lsrs	r3, r3, #16
 8004f1a:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8004f1c:	8b03      	ldrh	r3, [r0, #24]
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	430b      	orrs	r3, r1
 8004f22:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f26:	46c0      	nop			(mov r8, r8)

08004f28 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8004f28:	880a      	ldrh	r2, [r1, #0]
 8004f2a:	884b      	ldrh	r3, [r1, #2]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	888a      	ldrh	r2, [r1, #4]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	88ca      	ldrh	r2, [r1, #6]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	890a      	ldrh	r2, [r1, #8]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	894a      	ldrh	r2, [r1, #10]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	898a      	ldrh	r2, [r1, #12]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 8004f48:	4770      	bx	lr
 8004f4a:	46c0      	nop			(mov r8, r8)

08004f4c <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8004f4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004f50:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8004f52:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004f56:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8004f58:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8004f5a:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	7203      	strb	r3, [r0, #8]
}
 8004f60:	4770      	bx	lr
 8004f62:	46c0      	nop			(mov r8, r8)

08004f64 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8004f64:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004f68:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8004f6a:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8004f6c:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8004f6e:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8004f70:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8004f72:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8004f74:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8004f76:	81c3      	strh	r3, [r0, #14]
}
 8004f78:	4770      	bx	lr
 8004f7a:	46c0      	nop			(mov r8, r8)

08004f7c <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8004f7c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004f80:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8004f82:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8004f84:	f04f 0301 	mov.w	r3, #1	; 0x1
 8004f88:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8004f8a:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004f8e:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8004f90:	8103      	strh	r3, [r0, #8]
}
 8004f92:	4770      	bx	lr

08004f94 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8004f94:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004f98:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8004f9a:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8004f9c:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8004f9e:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8004fa0:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8004fa2:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8004fa4:	8183      	strh	r3, [r0, #12]
}
 8004fa6:	4770      	bx	lr

08004fa8 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004fa8:	b121      	cbz	r1, 8004fb4 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8004faa:	8803      	ldrh	r3, [r0, #0]
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004fb2:	e004      	b.n	8004fbe <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8004fb4:	8803      	ldrh	r3, [r0, #0]
 8004fb6:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004fba:	059b      	lsls	r3, r3, #22
 8004fbc:	0d9b      	lsrs	r3, r3, #22
 8004fbe:	8003      	strh	r3, [r0, #0]
  }
}
 8004fc0:	4770      	bx	lr
 8004fc2:	46c0      	nop			(mov r8, r8)

08004fc4 <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004fc4:	b129      	cbz	r1, 8004fd2 <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8004fc6:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fd0:	e003      	b.n	8004fda <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8004fd2:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8004fd6:	045b      	lsls	r3, r3, #17
 8004fd8:	0c5b      	lsrs	r3, r3, #17
 8004fda:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 8004fde:	4770      	bx	lr

08004fe0 <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004fe0:	b122      	cbz	r2, 8004fec <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8004fe2:	8983      	ldrh	r3, [r0, #12]
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	ea41 0303 	orr.w	r3, r1, r3
 8004fea:	e003      	b.n	8004ff4 <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8004fec:	8983      	ldrh	r3, [r0, #12]
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	ea23 0301 	bic.w	r3, r3, r1
 8004ff4:	8183      	strh	r3, [r0, #12]
  }
}
 8004ff6:	4770      	bx	lr

08004ff8 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8004ff8:	8281      	strh	r1, [r0, #20]
}
 8004ffa:	4770      	bx	lr

08004ffc <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 8005002:	4770      	bx	lr

08005004 <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005004:	b122      	cbz	r2, 8005010 <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005006:	8983      	ldrh	r3, [r0, #12]
 8005008:	b29b      	uxth	r3, r3
 800500a:	ea41 0303 	orr.w	r3, r1, r3
 800500e:	e003      	b.n	8005018 <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8005010:	8983      	ldrh	r3, [r0, #12]
 8005012:	b29b      	uxth	r3, r3
 8005014:	ea23 0301 	bic.w	r3, r3, r1
 8005018:	8183      	strh	r3, [r0, #12]
  }
}
 800501a:	4770      	bx	lr

0800501c <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 800501c:	8903      	ldrh	r3, [r0, #8]
 800501e:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005022:	041b      	lsls	r3, r3, #16
 8005024:	0c1b      	lsrs	r3, r3, #16
 8005026:	8103      	strh	r3, [r0, #8]
}
 8005028:	4770      	bx	lr
 800502a:	46c0      	nop			(mov r8, r8)

0800502c <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800502c:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800502e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005032:	041b      	lsls	r3, r3, #16
 8005034:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005036:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005038:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800503a:	8903      	ldrh	r3, [r0, #8]
 800503c:	b29b      	uxth	r3, r3
 800503e:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8005042:	8103      	strh	r3, [r0, #8]
}
 8005044:	4770      	bx	lr
 8005046:	46c0      	nop			(mov r8, r8)

08005048 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8005048:	b510      	push	{r4, lr}
 800504a:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800504c:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 800504e:	4611      	mov	r1, r2
 8005050:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005052:	d11a      	bne.n	800508a <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005054:	8c03      	ldrh	r3, [r0, #32]
 8005056:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800505a:	041b      	lsls	r3, r3, #16
 800505c:	0c1b      	lsrs	r3, r3, #16
 800505e:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005060:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005062:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005064:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005068:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800506c:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800506e:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005070:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005072:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005074:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005078:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800507c:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005080:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005084:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005086:	b292      	uxth	r2, r2
 8005088:	e017      	b.n	80050ba <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800508a:	8c03      	ldrh	r3, [r0, #32]
 800508c:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005090:	041b      	lsls	r3, r3, #16
 8005092:	0c1b      	lsrs	r3, r3, #16
 8005094:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005096:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005098:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800509a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800509e:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80050a0:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80050a4:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80050a6:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80050a8:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80050ac:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80050ae:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80050b2:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80050b6:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80050b8:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050ba:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80050bc:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050be:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80050c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050c4:	041b      	lsls	r3, r3, #16
 80050c6:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80050c8:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050cc:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80050ce:	8903      	ldrh	r3, [r0, #8]
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 80050d6:	8103      	strh	r3, [r0, #8]
}
 80050d8:	bd10      	pop	{r4, pc}
 80050da:	46c0      	nop			(mov r8, r8)

080050dc <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80050dc:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 80050e0:	fa5f fc8c 	uxtb.w	ip, ip
 80050e4:	ea41 010c 	orr.w	r1, r1, ip
 80050e8:	430a      	orrs	r2, r1
 80050ea:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80050ee:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050f0:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050f2:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 80050f4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80050f8:	041b      	lsls	r3, r3, #16
 80050fa:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 80050fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005100:	8103      	strh	r3, [r0, #8]
}
 8005102:	4770      	bx	lr

08005104 <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005104:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005108:	fa5f fc8c 	uxtb.w	ip, ip
 800510c:	ea41 010c 	orr.w	r1, r1, ip
 8005110:	430a      	orrs	r2, r1
 8005112:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005116:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005118:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 800511a:	8903      	ldrh	r3, [r0, #8]
 800511c:	b29b      	uxth	r3, r3
 800511e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005122:	8103      	strh	r3, [r0, #8]
}
 8005124:	4770      	bx	lr
 8005126:	46c0      	nop			(mov r8, r8)

08005128 <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005128:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800512c:	fa5f fc8c 	uxtb.w	ip, ip
 8005130:	ea41 010c 	orr.w	r1, r1, ip
 8005134:	430a      	orrs	r2, r1
 8005136:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800513a:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800513c:	8102      	strh	r2, [r0, #8]
}
 800513e:	4770      	bx	lr

08005140 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8005140:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8005142:	8282      	strh	r2, [r0, #20]
}
 8005144:	4770      	bx	lr
 8005146:	46c0      	nop			(mov r8, r8)

08005148 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8005148:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 800514a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800514e:	059b      	lsls	r3, r3, #22
 8005150:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8005152:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8005154:	8001      	strh	r1, [r0, #0]
}
 8005156:	4770      	bx	lr

08005158 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005158:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800515a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800515e:	041b      	lsls	r3, r3, #16
 8005160:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005162:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005164:	8101      	strh	r1, [r0, #8]
}
 8005166:	4770      	bx	lr

08005168 <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005168:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 800516c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800516e:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005170:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005172:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005176:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 800517a:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 800517e:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005180:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005184:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005186:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005188:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 800518c:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 800518e:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005190:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8005194:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005198:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 800519c:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80051a0:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80051a4:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051a6:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80051a8:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051aa:	8402      	strh	r2, [r0, #32]
}
 80051ac:	bd30      	pop	{r4, r5, pc}
 80051ae:	46c0      	nop			(mov r8, r8)

080051b0 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 80051b0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 80051b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051b6:	041b      	lsls	r3, r3, #16
 80051b8:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80051ba:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80051bc:	8301      	strh	r1, [r0, #24]
}
 80051be:	4770      	bx	lr

080051c0 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 80051c0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 80051c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051c6:	041b      	lsls	r3, r3, #16
 80051c8:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 80051ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80051ce:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80051d0:	8303      	strh	r3, [r0, #24]
}
 80051d2:	4770      	bx	lr

080051d4 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 80051d4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 80051d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051da:	041b      	lsls	r3, r3, #16
 80051dc:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 80051de:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80051e0:	8381      	strh	r1, [r0, #28]
}
 80051e2:	4770      	bx	lr

080051e4 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80051e4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 80051e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051ea:	041b      	lsls	r3, r3, #16
 80051ec:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 80051ee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80051f2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80051f4:	8383      	strh	r3, [r0, #28]
}
 80051f6:	4770      	bx	lr

080051f8 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80051f8:	b121      	cbz	r1, 8005204 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 80051fa:	8803      	ldrh	r3, [r0, #0]
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005202:	e004      	b.n	800520e <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8005204:	8803      	ldrh	r3, [r0, #0]
 8005206:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800520a:	059b      	lsls	r3, r3, #22
 800520c:	0d9b      	lsrs	r3, r3, #22
 800520e:	8003      	strh	r3, [r0, #0]
  }
}
 8005210:	4770      	bx	lr
 8005212:	46c0      	nop			(mov r8, r8)

08005214 <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005214:	b121      	cbz	r1, 8005220 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8005216:	8883      	ldrh	r3, [r0, #4]
 8005218:	b29b      	uxth	r3, r3
 800521a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 800521e:	e004      	b.n	800522a <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8005220:	8883      	ldrh	r3, [r0, #4]
 8005222:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005226:	041b      	lsls	r3, r3, #16
 8005228:	0c1b      	lsrs	r3, r3, #16
 800522a:	8083      	strh	r3, [r0, #4]
  }
}
 800522c:	4770      	bx	lr
 800522e:	46c0      	nop			(mov r8, r8)

08005230 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005230:	b121      	cbz	r1, 800523c <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8005232:	8883      	ldrh	r3, [r0, #4]
 8005234:	b29b      	uxth	r3, r3
 8005236:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 800523a:	e004      	b.n	8005246 <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 800523c:	8883      	ldrh	r3, [r0, #4]
 800523e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005242:	041b      	lsls	r3, r3, #16
 8005244:	0c1b      	lsrs	r3, r3, #16
 8005246:	8083      	strh	r3, [r0, #4]
  }
}
 8005248:	4770      	bx	lr
 800524a:	46c0      	nop			(mov r8, r8)

0800524c <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800524c:	b121      	cbz	r1, 8005258 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 800524e:	8883      	ldrh	r3, [r0, #4]
 8005250:	b29b      	uxth	r3, r3
 8005252:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005256:	e004      	b.n	8005262 <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8005258:	8883      	ldrh	r3, [r0, #4]
 800525a:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800525e:	041b      	lsls	r3, r3, #16
 8005260:	0c1b      	lsrs	r3, r3, #16
 8005262:	8083      	strh	r3, [r0, #4]
  }
}
 8005264:	4770      	bx	lr
 8005266:	46c0      	nop			(mov r8, r8)

08005268 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005268:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 800526a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 800526e:	041b      	lsls	r3, r3, #16
 8005270:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8005272:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005274:	8301      	strh	r1, [r0, #24]
}
 8005276:	4770      	bx	lr

08005278 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005278:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 800527a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800527e:	041b      	lsls	r3, r3, #16
 8005280:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8005282:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005286:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005288:	8303      	strh	r3, [r0, #24]
}
 800528a:	4770      	bx	lr

0800528c <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800528c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 800528e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005292:	041b      	lsls	r3, r3, #16
 8005294:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005296:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005298:	8381      	strh	r1, [r0, #28]
}
 800529a:	4770      	bx	lr

0800529c <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800529c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 800529e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052a2:	041b      	lsls	r3, r3, #16
 80052a4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 80052a6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052aa:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80052ac:	8383      	strh	r3, [r0, #28]
}
 80052ae:	4770      	bx	lr

080052b0 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80052b0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 80052b2:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80052b6:	041b      	lsls	r3, r3, #16
 80052b8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80052ba:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80052bc:	8301      	strh	r1, [r0, #24]
}
 80052be:	4770      	bx	lr

080052c0 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80052c0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 80052c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052c6:	041b      	lsls	r3, r3, #16
 80052c8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 80052ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052ce:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80052d0:	8303      	strh	r3, [r0, #24]
}
 80052d2:	4770      	bx	lr

080052d4 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80052d4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 80052d6:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80052da:	041b      	lsls	r3, r3, #16
 80052dc:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 80052de:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80052e0:	8381      	strh	r1, [r0, #28]
}
 80052e2:	4770      	bx	lr

080052e4 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80052e4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 80052e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052ea:	041b      	lsls	r3, r3, #16
 80052ec:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 80052ee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052f2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80052f4:	8383      	strh	r3, [r0, #28]
}
 80052f6:	4770      	bx	lr

080052f8 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80052f8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 80052fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052fe:	041b      	lsls	r3, r3, #16
 8005300:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8005302:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005304:	8301      	strh	r1, [r0, #24]
}
 8005306:	4770      	bx	lr

08005308 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005308:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 800530a:	045b      	lsls	r3, r3, #17
 800530c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 800530e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005312:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005314:	8303      	strh	r3, [r0, #24]
}
 8005316:	4770      	bx	lr

08005318 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005318:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 800531a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800531e:	041b      	lsls	r3, r3, #16
 8005320:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005322:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005324:	8381      	strh	r1, [r0, #28]
}
 8005326:	4770      	bx	lr

08005328 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005328:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 800532a:	045b      	lsls	r3, r3, #17
 800532c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 800532e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005332:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005334:	8383      	strh	r3, [r0, #28]
}
 8005336:	4770      	bx	lr

08005338 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005338:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 800533a:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800533e:	041b      	lsls	r3, r3, #16
 8005340:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8005342:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005344:	8401      	strh	r1, [r0, #32]
}
 8005346:	4770      	bx	lr

08005348 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8005348:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 800534a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 800534e:	041b      	lsls	r3, r3, #16
 8005350:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8005352:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005354:	8401      	strh	r1, [r0, #32]
}
 8005356:	4770      	bx	lr

08005358 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005358:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 800535a:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 800535e:	041b      	lsls	r3, r3, #16
 8005360:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8005362:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005366:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005368:	8403      	strh	r3, [r0, #32]
}
 800536a:	4770      	bx	lr

0800536c <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 800536c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 800536e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005372:	041b      	lsls	r3, r3, #16
 8005374:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8005376:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800537a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800537c:	8403      	strh	r3, [r0, #32]
}
 800537e:	4770      	bx	lr

08005380 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005380:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8005382:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005386:	041b      	lsls	r3, r3, #16
 8005388:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 800538a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800538e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005390:	8403      	strh	r3, [r0, #32]
}
 8005392:	4770      	bx	lr

08005394 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005394:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8005396:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800539a:	041b      	lsls	r3, r3, #16
 800539c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 800539e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80053a2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80053a4:	8403      	strh	r3, [r0, #32]
}
 80053a6:	4770      	bx	lr

080053a8 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80053a8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 80053aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053ae:	041b      	lsls	r3, r3, #16
 80053b0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 80053b2:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80053b6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80053b8:	8403      	strh	r3, [r0, #32]
}
 80053ba:	4770      	bx	lr

080053bc <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80053bc:	2301      	movs	r3, #1
 80053be:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 80053c0:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80053c2:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 80053c6:	fa1f fc8c 	uxth.w	ip, ip
 80053ca:	ea2c 0c03 	bic.w	ip, ip, r3
 80053ce:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 80053d2:	8c03      	ldrh	r3, [r0, #32]
 80053d4:	431a      	orrs	r2, r3
 80053d6:	b292      	uxth	r2, r2
 80053d8:	8402      	strh	r2, [r0, #32]
}
 80053da:	4770      	bx	lr

080053dc <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 80053dc:	2304      	movs	r3, #4
 80053de:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 80053e0:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 80053e2:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 80053e6:	fa1f fc8c 	uxth.w	ip, ip
 80053ea:	ea2c 0c03 	bic.w	ip, ip, r3
 80053ee:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 80053f2:	8c03      	ldrh	r3, [r0, #32]
 80053f4:	431a      	orrs	r2, r3
 80053f6:	b292      	uxth	r2, r2
 80053f8:	8402      	strh	r2, [r0, #32]
}
 80053fa:	4770      	bx	lr

080053fc <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80053fc:	2301      	movs	r3, #1
 80053fe:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005400:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005402:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005404:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005406:	b292      	uxth	r2, r2
 8005408:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 800540c:	2908      	cmp	r1, #8
 800540e:	bf14      	ite	ne
 8005410:	2300      	movne	r3, #0
 8005412:	2301      	moveq	r3, #1
 8005414:	2900      	cmp	r1, #0
 8005416:	bf08      	it	eq
 8005418:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 800541c:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 800541e:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005420:	b16b      	cbz	r3, 800543e <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8005422:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8005426:	0849      	lsrs	r1, r1, #1
 8005428:	5850      	ldr	r0, [r2, r1]
 800542a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800542e:	ea00 0303 	and.w	r3, r0, r3
 8005432:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8005434:	5853      	ldr	r3, [r2, r1]
 8005436:	ea43 030c 	orr.w	r3, r3, ip
 800543a:	5053      	str	r3, [r2, r1]
 800543c:	e010      	b.n	8005460 <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 800543e:	9801      	ldr	r0, [sp, #4]
 8005440:	1f0a      	subs	r2, r1, #4
 8005442:	b292      	uxth	r2, r2
 8005444:	3018      	adds	r0, #24
 8005446:	0852      	lsrs	r2, r2, #1
 8005448:	5881      	ldr	r1, [r0, r2]
 800544a:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800544e:	ea01 0303 	and.w	r3, r1, r3
 8005452:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8005454:	5881      	ldr	r1, [r0, r2]
 8005456:	ea4f 230c 	mov.w	r3, ip, lsl #8
 800545a:	b29b      	uxth	r3, r3
 800545c:	4319      	orrs	r1, r3
 800545e:	5081      	str	r1, [r0, r2]
  }
}
 8005460:	b002      	add	sp, #8
 8005462:	4770      	bx	lr

08005464 <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005464:	b121      	cbz	r1, 8005470 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8005466:	8803      	ldrh	r3, [r0, #0]
 8005468:	b29b      	uxth	r3, r3
 800546a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800546e:	e004      	b.n	800547a <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8005470:	8803      	ldrh	r3, [r0, #0]
 8005472:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005476:	059b      	lsls	r3, r3, #22
 8005478:	0d9b      	lsrs	r3, r3, #22
 800547a:	8003      	strh	r3, [r0, #0]
  }
}
 800547c:	4770      	bx	lr
 800547e:	46c0      	nop			(mov r8, r8)

08005480 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005480:	b121      	cbz	r1, 800548c <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005482:	8803      	ldrh	r3, [r0, #0]
 8005484:	b29b      	uxth	r3, r3
 8005486:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 800548a:	e004      	b.n	8005496 <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 800548c:	8803      	ldrh	r3, [r0, #0]
 800548e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005492:	059b      	lsls	r3, r3, #22
 8005494:	0d9b      	lsrs	r3, r3, #22
 8005496:	8003      	strh	r3, [r0, #0]
  }
}
 8005498:	4770      	bx	lr
 800549a:	46c0      	nop			(mov r8, r8)

0800549c <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800549c:	b121      	cbz	r1, 80054a8 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 800549e:	8883      	ldrh	r3, [r0, #4]
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054a6:	e004      	b.n	80054b2 <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 80054a8:	8883      	ldrh	r3, [r0, #4]
 80054aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054ae:	041b      	lsls	r3, r3, #16
 80054b0:	0c1b      	lsrs	r3, r3, #16
 80054b2:	8083      	strh	r3, [r0, #4]
  }
}
 80054b4:	4770      	bx	lr
 80054b6:	46c0      	nop			(mov r8, r8)

080054b8 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 80054b8:	8803      	ldrh	r3, [r0, #0]
 80054ba:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80054be:	059b      	lsls	r3, r3, #22
 80054c0:	0d9b      	lsrs	r3, r3, #22
 80054c2:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 80054c4:	8803      	ldrh	r3, [r0, #0]
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	4319      	orrs	r1, r3
 80054ca:	8001      	strh	r1, [r0, #0]
}
 80054cc:	4770      	bx	lr
 80054ce:	46c0      	nop			(mov r8, r8)

080054d0 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 80054d0:	8883      	ldrh	r3, [r0, #4]
 80054d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054d6:	041b      	lsls	r3, r3, #16
 80054d8:	0c1b      	lsrs	r3, r3, #16
 80054da:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 80054dc:	8883      	ldrh	r3, [r0, #4]
 80054de:	b29b      	uxth	r3, r3
 80054e0:	4319      	orrs	r1, r3
 80054e2:	8081      	strh	r1, [r0, #4]
}
 80054e4:	4770      	bx	lr
 80054e6:	46c0      	nop			(mov r8, r8)

080054e8 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 80054e8:	8903      	ldrh	r3, [r0, #8]
 80054ea:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 80054ee:	041b      	lsls	r3, r3, #16
 80054f0:	0c1b      	lsrs	r3, r3, #16
 80054f2:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80054f4:	8903      	ldrh	r3, [r0, #8]
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	4319      	orrs	r1, r3
 80054fa:	8101      	strh	r1, [r0, #8]
}
 80054fc:	4770      	bx	lr
 80054fe:	46c0      	nop			(mov r8, r8)

08005500 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8005500:	8903      	ldrh	r3, [r0, #8]
 8005502:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005506:	041b      	lsls	r3, r3, #16
 8005508:	0c1b      	lsrs	r3, r3, #16
 800550a:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 800550c:	8903      	ldrh	r3, [r0, #8]
 800550e:	b29b      	uxth	r3, r3
 8005510:	4319      	orrs	r1, r3
 8005512:	8101      	strh	r1, [r0, #8]
}
 8005514:	4770      	bx	lr
 8005516:	46c0      	nop			(mov r8, r8)

08005518 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8005518:	8481      	strh	r1, [r0, #36]
}
 800551a:	4770      	bx	lr

0800551c <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 800551c:	8581      	strh	r1, [r0, #44]
}
 800551e:	4770      	bx	lr

08005520 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005520:	8681      	strh	r1, [r0, #52]
}
 8005522:	4770      	bx	lr

08005524 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005524:	8701      	strh	r1, [r0, #56]
}
 8005526:	4770      	bx	lr

08005528 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005528:	8781      	strh	r1, [r0, #60]
}
 800552a:	4770      	bx	lr

0800552c <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 800552c:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8005530:	4770      	bx	lr
 8005532:	46c0      	nop			(mov r8, r8)

08005534 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005534:	8b03      	ldrh	r3, [r0, #24]
 8005536:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800553a:	041b      	lsls	r3, r3, #16
 800553c:	0c1b      	lsrs	r3, r3, #16
 800553e:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005540:	8b03      	ldrh	r3, [r0, #24]
 8005542:	b29b      	uxth	r3, r3
 8005544:	4319      	orrs	r1, r3
 8005546:	8301      	strh	r1, [r0, #24]
}
 8005548:	4770      	bx	lr
 800554a:	46c0      	nop			(mov r8, r8)

0800554c <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800554c:	8b03      	ldrh	r3, [r0, #24]
 800554e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005552:	041b      	lsls	r3, r3, #16
 8005554:	0c1b      	lsrs	r3, r3, #16
 8005556:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005558:	8b03      	ldrh	r3, [r0, #24]
 800555a:	b29b      	uxth	r3, r3
 800555c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005560:	b29b      	uxth	r3, r3
 8005562:	8303      	strh	r3, [r0, #24]
}
 8005564:	4770      	bx	lr
 8005566:	46c0      	nop			(mov r8, r8)

08005568 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005568:	8b83      	ldrh	r3, [r0, #28]
 800556a:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800556e:	041b      	lsls	r3, r3, #16
 8005570:	0c1b      	lsrs	r3, r3, #16
 8005572:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005574:	8b83      	ldrh	r3, [r0, #28]
 8005576:	b29b      	uxth	r3, r3
 8005578:	4319      	orrs	r1, r3
 800557a:	8381      	strh	r1, [r0, #28]
}
 800557c:	4770      	bx	lr
 800557e:	46c0      	nop			(mov r8, r8)

08005580 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005580:	8b83      	ldrh	r3, [r0, #28]
 8005582:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005586:	041b      	lsls	r3, r3, #16
 8005588:	0c1b      	lsrs	r3, r3, #16
 800558a:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 800558c:	8b83      	ldrh	r3, [r0, #28]
 800558e:	b29b      	uxth	r3, r3
 8005590:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005594:	b29b      	uxth	r3, r3
 8005596:	8383      	strh	r3, [r0, #28]
}
 8005598:	4770      	bx	lr
 800559a:	46c0      	nop			(mov r8, r8)

0800559c <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 800559c:	8803      	ldrh	r3, [r0, #0]
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 80055a2:	8803      	ldrh	r3, [r0, #0]
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	4319      	orrs	r1, r3
 80055a8:	8001      	strh	r1, [r0, #0]
}
 80055aa:	4770      	bx	lr

080055ac <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 80055ac:	8e80      	ldrh	r0, [r0, #52]
 80055ae:	b280      	uxth	r0, r0
}
 80055b0:	4770      	bx	lr
 80055b2:	46c0      	nop			(mov r8, r8)

080055b4 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 80055b4:	8f00      	ldrh	r0, [r0, #56]
 80055b6:	b280      	uxth	r0, r0
}
 80055b8:	4770      	bx	lr
 80055ba:	46c0      	nop			(mov r8, r8)

080055bc <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 80055bc:	8f80      	ldrh	r0, [r0, #60]
 80055be:	b280      	uxth	r0, r0
}
 80055c0:	4770      	bx	lr
 80055c2:	46c0      	nop			(mov r8, r8)

080055c4 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 80055c4:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 80055c8:	b280      	uxth	r0, r0
}
 80055ca:	4770      	bx	lr

080055cc <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 80055cc:	8c80      	ldrh	r0, [r0, #36]
 80055ce:	b280      	uxth	r0, r0
}
 80055d0:	4770      	bx	lr
 80055d2:	46c0      	nop			(mov r8, r8)

080055d4 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 80055d4:	8d00      	ldrh	r0, [r0, #40]
 80055d6:	b280      	uxth	r0, r0
}
 80055d8:	4770      	bx	lr
 80055da:	46c0      	nop			(mov r8, r8)

080055dc <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 80055dc:	8a03      	ldrh	r3, [r0, #16]
 80055de:	4219      	tst	r1, r3
 80055e0:	bf0c      	ite	eq
 80055e2:	2000      	moveq	r0, #0
 80055e4:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80055e6:	4770      	bx	lr

080055e8 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 80055e8:	ea6f 0101 	mvn.w	r1, r1
 80055ec:	b289      	uxth	r1, r1
 80055ee:	8201      	strh	r1, [r0, #16]
}
 80055f0:	4770      	bx	lr
 80055f2:	46c0      	nop			(mov r8, r8)

080055f4 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80055f4:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80055f6:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 80055f8:	4219      	tst	r1, r3
 80055fa:	bf0c      	ite	eq
 80055fc:	2000      	moveq	r0, #0
 80055fe:	2001      	movne	r0, #1
 8005600:	4211      	tst	r1, r2
 8005602:	bf0c      	ite	eq
 8005604:	2000      	moveq	r0, #0
 8005606:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800560a:	4770      	bx	lr

0800560c <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 800560c:	ea6f 0101 	mvn.w	r1, r1
 8005610:	b289      	uxth	r1, r1
 8005612:	8201      	strh	r1, [r0, #16]
}
 8005614:	4770      	bx	lr
 8005616:	46c0      	nop			(mov r8, r8)

08005618 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005618:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 800561a:	4b2f      	ldr	r3, [pc, #188]	(80056d8 <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 800561c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 800561e:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005620:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005622:	d037      	beq.n	8005694 <TIM_DeInit+0x7c>
 8005624:	d80b      	bhi.n	800563e <TIM_DeInit+0x26>
 8005626:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800562a:	4298      	cmp	r0, r3
 800562c:	d026      	beq.n	800567c <TIM_DeInit+0x64>
 800562e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005632:	4298      	cmp	r0, r3
 8005634:	d028      	beq.n	8005688 <TIM_DeInit+0x70>
 8005636:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800563a:	d14a      	bne.n	80056d2 <TIM_DeInit+0xba>
 800563c:	e018      	b.n	8005670 <TIM_DeInit+0x58>
 800563e:	4b27      	ldr	r3, [pc, #156]	(80056dc <TIM_DeInit+0xc4>)
 8005640:	4298      	cmp	r0, r3
 8005642:	d033      	beq.n	80056ac <TIM_DeInit+0x94>
 8005644:	d804      	bhi.n	8005650 <TIM_DeInit+0x38>
 8005646:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800564a:	4298      	cmp	r0, r3
 800564c:	d141      	bne.n	80056d2 <TIM_DeInit+0xba>
 800564e:	e027      	b.n	80056a0 <TIM_DeInit+0x88>
 8005650:	4b23      	ldr	r3, [pc, #140]	(80056e0 <TIM_DeInit+0xc8>)
 8005652:	4298      	cmp	r0, r3
 8005654:	d004      	beq.n	8005660 <TIM_DeInit+0x48>
 8005656:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800565a:	4298      	cmp	r0, r3
 800565c:	d139      	bne.n	80056d2 <TIM_DeInit+0xba>
 800565e:	e02e      	b.n	80056be <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005660:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005664:	2101      	movs	r1, #1
 8005666:	f7ff f8bf 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800566a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800566e:	e02d      	b.n	80056cc <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005670:	2001      	movs	r0, #1
 8005672:	2101      	movs	r1, #1
 8005674:	f7ff f8c6 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005678:	2001      	movs	r0, #1
 800567a:	e01c      	b.n	80056b6 <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 800567c:	2002      	movs	r0, #2
 800567e:	2101      	movs	r1, #1
 8005680:	f7ff f8c0 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005684:	2002      	movs	r0, #2
 8005686:	e016      	b.n	80056b6 <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005688:	2004      	movs	r0, #4
 800568a:	2101      	movs	r1, #1
 800568c:	f7ff f8ba 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005690:	2004      	movs	r0, #4
 8005692:	e010      	b.n	80056b6 <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005694:	2008      	movs	r0, #8
 8005696:	2101      	movs	r1, #1
 8005698:	f7ff f8b4 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800569c:	2008      	movs	r0, #8
 800569e:	e00a      	b.n	80056b6 <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 80056a0:	2010      	movs	r0, #16
 80056a2:	2101      	movs	r1, #1
 80056a4:	f7ff f8ae 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 80056a8:	2010      	movs	r0, #16
 80056aa:	e004      	b.n	80056b6 <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 80056ac:	2020      	movs	r0, #32
 80056ae:	2101      	movs	r1, #1
 80056b0:	f7ff f8a8 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 80056b4:	2020      	movs	r0, #32
 80056b6:	2100      	movs	r1, #0
 80056b8:	f7ff f8a4 	bl	8004804 <RCC_APB1PeriphResetCmd>
 80056bc:	e009      	b.n	80056d2 <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 80056be:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80056c2:	2101      	movs	r1, #1
 80056c4:	f7ff f890 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80056c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80056cc:	2100      	movs	r1, #0
 80056ce:	f7ff f88b 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 80056d2:	b003      	add	sp, #12
 80056d4:	bd00      	pop	{pc}
 80056d6:	46c0      	nop			(mov r8, r8)
 80056d8:	40000c00 	.word	0x40000c00
 80056dc:	40001400 	.word	0x40001400
 80056e0:	40012c00 	.word	0x40012c00

080056e4 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80056e4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80056e8:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80056ea:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056ee:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80056f0:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80056f2:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80056f4:	f04f 030c 	mov.w	r3, #12	; 0xc
 80056f8:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80056fa:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056fe:	8183      	strh	r3, [r0, #12]
}
 8005700:	4770      	bx	lr
 8005702:	46c0      	nop			(mov r8, r8)

08005704 <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005704:	f8b1 c000 	ldrh.w	ip, [r1]
 8005708:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800570a:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800570c:	ea43 030c 	orr.w	r3, r3, ip
 8005710:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8005714:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005716:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800571a:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 800571e:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005720:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005722:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005724:	b29b      	uxth	r3, r3
 8005726:	4313      	orrs	r3, r2
 8005728:	8203      	strh	r3, [r0, #16]
}
 800572a:	4770      	bx	lr

0800572c <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800572c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005730:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005732:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005734:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005736:	80c3      	strh	r3, [r0, #6]
}
 8005738:	4770      	bx	lr
 800573a:	46c0      	nop			(mov r8, r8)

0800573c <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800573c:	b121      	cbz	r1, 8005748 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800573e:	8983      	ldrh	r3, [r0, #12]
 8005740:	b29b      	uxth	r3, r3
 8005742:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005746:	e004      	b.n	8005752 <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005748:	8983      	ldrh	r3, [r0, #12]
 800574a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800574e:	041b      	lsls	r3, r3, #16
 8005750:	0c1b      	lsrs	r3, r3, #16
 8005752:	8183      	strh	r3, [r0, #12]
  }
}
 8005754:	4770      	bx	lr
 8005756:	46c0      	nop			(mov r8, r8)

08005758 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005758:	b2cb      	uxtb	r3, r1
 800575a:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 800575e:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8005762:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005764:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005766:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800576a:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 800576e:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005770:	d101      	bne.n	8005776 <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 8005772:	300c      	adds	r0, #12
 8005774:	e005      	b.n	8005782 <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005776:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 800577a:	d101      	bne.n	8005780 <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 800577c:	3010      	adds	r0, #16
 800577e:	e000      	b.n	8005782 <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005780:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8005782:	b112      	cbz	r2, 800578a <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 8005784:	6803      	ldr	r3, [r0, #0]
 8005786:	430b      	orrs	r3, r1
 8005788:	e002      	b.n	8005790 <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 800578a:	6803      	ldr	r3, [r0, #0]
 800578c:	ea23 0301 	bic.w	r3, r3, r1
 8005790:	6003      	str	r3, [r0, #0]
  }
}
 8005792:	b002      	add	sp, #8
 8005794:	4770      	bx	lr
 8005796:	46c0      	nop			(mov r8, r8)

08005798 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005798:	b122      	cbz	r2, 80057a4 <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800579a:	8a83      	ldrh	r3, [r0, #20]
 800579c:	b29b      	uxth	r3, r3
 800579e:	ea41 0303 	orr.w	r3, r1, r3
 80057a2:	e003      	b.n	80057ac <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 80057a4:	8a83      	ldrh	r3, [r0, #20]
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	ea23 0301 	bic.w	r3, r3, r1
 80057ac:	8283      	strh	r3, [r0, #20]
  }
}
 80057ae:	4770      	bx	lr

080057b0 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 80057b0:	8a03      	ldrh	r3, [r0, #16]
 80057b2:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 80057b6:	041b      	lsls	r3, r3, #16
 80057b8:	0c1b      	lsrs	r3, r3, #16
 80057ba:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 80057bc:	8a03      	ldrh	r3, [r0, #16]
 80057be:	b29b      	uxth	r3, r3
 80057c0:	430b      	orrs	r3, r1
 80057c2:	8203      	strh	r3, [r0, #16]
}
 80057c4:	4770      	bx	lr
 80057c6:	46c0      	nop			(mov r8, r8)

080057c8 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 80057c8:	8983      	ldrh	r3, [r0, #12]
 80057ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057ce:	041b      	lsls	r3, r3, #16
 80057d0:	0c1b      	lsrs	r3, r3, #16
 80057d2:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 80057d4:	8983      	ldrh	r3, [r0, #12]
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	4319      	orrs	r1, r3
 80057da:	8181      	strh	r1, [r0, #12]
}
 80057dc:	4770      	bx	lr
 80057de:	46c0      	nop			(mov r8, r8)

080057e0 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80057e0:	b121      	cbz	r1, 80057ec <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80057e2:	8983      	ldrh	r3, [r0, #12]
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80057ea:	e004      	b.n	80057f6 <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 80057ec:	8983      	ldrh	r3, [r0, #12]
 80057ee:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 80057f2:	041b      	lsls	r3, r3, #16
 80057f4:	0c1b      	lsrs	r3, r3, #16
 80057f6:	8183      	strh	r3, [r0, #12]
  }
}
 80057f8:	4770      	bx	lr
 80057fa:	46c0      	nop			(mov r8, r8)

080057fc <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 80057fc:	8a03      	ldrh	r3, [r0, #16]
 80057fe:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005802:	041b      	lsls	r3, r3, #16
 8005804:	0c1b      	lsrs	r3, r3, #16
 8005806:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8005808:	8a03      	ldrh	r3, [r0, #16]
 800580a:	b29b      	uxth	r3, r3
 800580c:	4319      	orrs	r1, r3
 800580e:	8201      	strh	r1, [r0, #16]
}
 8005810:	4770      	bx	lr
 8005812:	46c0      	nop			(mov r8, r8)

08005814 <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005814:	b121      	cbz	r1, 8005820 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8005816:	8a03      	ldrh	r3, [r0, #16]
 8005818:	b29b      	uxth	r3, r3
 800581a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800581e:	e004      	b.n	800582a <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8005820:	8a03      	ldrh	r3, [r0, #16]
 8005822:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005826:	041b      	lsls	r3, r3, #16
 8005828:	0c1b      	lsrs	r3, r3, #16
 800582a:	8203      	strh	r3, [r0, #16]
  }
}
 800582c:	4770      	bx	lr
 800582e:	46c0      	nop			(mov r8, r8)

08005830 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8005830:	05c9      	lsls	r1, r1, #23
 8005832:	0dc9      	lsrs	r1, r1, #23
 8005834:	8081      	strh	r1, [r0, #4]
}
 8005836:	4770      	bx	lr

08005838 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8005838:	8880      	ldrh	r0, [r0, #4]
 800583a:	05c0      	lsls	r0, r0, #23
 800583c:	0dc0      	lsrs	r0, r0, #23
}
 800583e:	4770      	bx	lr

08005840 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8005840:	8983      	ldrh	r3, [r0, #12]
 8005842:	b29b      	uxth	r3, r3
 8005844:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005848:	8183      	strh	r3, [r0, #12]
}
 800584a:	4770      	bx	lr

0800584c <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 800584c:	8b03      	ldrh	r3, [r0, #24]
 800584e:	b2db      	uxtb	r3, r3
 8005850:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8005852:	8b03      	ldrh	r3, [r0, #24]
 8005854:	b29b      	uxth	r3, r3
 8005856:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800585a:	8303      	strh	r3, [r0, #24]
}
 800585c:	4770      	bx	lr
 800585e:	46c0      	nop			(mov r8, r8)

08005860 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8005860:	8b03      	ldrh	r3, [r0, #24]
 8005862:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005866:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8005868:	8b03      	ldrh	r3, [r0, #24]
 800586a:	b29b      	uxth	r3, r3
 800586c:	430b      	orrs	r3, r1
 800586e:	8303      	strh	r3, [r0, #24]
}
 8005870:	4770      	bx	lr
 8005872:	46c0      	nop			(mov r8, r8)

08005874 <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005874:	b121      	cbz	r1, 8005880 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8005876:	8a83      	ldrh	r3, [r0, #20]
 8005878:	b29b      	uxth	r3, r3
 800587a:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 800587e:	e004      	b.n	800588a <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8005880:	8a83      	ldrh	r3, [r0, #20]
 8005882:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005886:	041b      	lsls	r3, r3, #16
 8005888:	0c1b      	lsrs	r3, r3, #16
 800588a:	8283      	strh	r3, [r0, #20]
  }
}
 800588c:	4770      	bx	lr
 800588e:	46c0      	nop			(mov r8, r8)

08005890 <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005890:	b121      	cbz	r1, 800589c <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8005892:	8a83      	ldrh	r3, [r0, #20]
 8005894:	b29b      	uxth	r3, r3
 8005896:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800589a:	e004      	b.n	80058a6 <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 800589c:	8a83      	ldrh	r3, [r0, #20]
 800589e:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80058a2:	041b      	lsls	r3, r3, #16
 80058a4:	0c1b      	lsrs	r3, r3, #16
 80058a6:	8283      	strh	r3, [r0, #20]
  }
}
 80058a8:	4770      	bx	lr
 80058aa:	46c0      	nop			(mov r8, r8)

080058ac <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80058ac:	b121      	cbz	r1, 80058b8 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80058ae:	8a83      	ldrh	r3, [r0, #20]
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 80058b6:	e004      	b.n	80058c2 <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 80058b8:	8a83      	ldrh	r3, [r0, #20]
 80058ba:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80058be:	041b      	lsls	r3, r3, #16
 80058c0:	0c1b      	lsrs	r3, r3, #16
 80058c2:	8283      	strh	r3, [r0, #20]
  }
}
 80058c4:	4770      	bx	lr
 80058c6:	46c0      	nop			(mov r8, r8)

080058c8 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 80058c8:	8a83      	ldrh	r3, [r0, #20]
 80058ca:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80058ce:	041b      	lsls	r3, r3, #16
 80058d0:	0c1b      	lsrs	r3, r3, #16
 80058d2:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80058d4:	8a83      	ldrh	r3, [r0, #20]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	4319      	orrs	r1, r3
 80058da:	8281      	strh	r1, [r0, #20]
}
 80058dc:	4770      	bx	lr
 80058de:	46c0      	nop			(mov r8, r8)

080058e0 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80058e0:	b121      	cbz	r1, 80058ec <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80058e2:	8a83      	ldrh	r3, [r0, #20]
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80058ea:	e004      	b.n	80058f6 <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 80058ec:	8a83      	ldrh	r3, [r0, #20]
 80058ee:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 80058f2:	041b      	lsls	r3, r3, #16
 80058f4:	0c1b      	lsrs	r3, r3, #16
 80058f6:	8283      	strh	r3, [r0, #20]
  }
}
 80058f8:	4770      	bx	lr
 80058fa:	46c0      	nop			(mov r8, r8)

080058fc <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 80058fc:	8803      	ldrh	r3, [r0, #0]
 80058fe:	4219      	tst	r1, r3
 8005900:	bf0c      	ite	eq
 8005902:	2000      	moveq	r0, #0
 8005904:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005906:	4770      	bx	lr

08005908 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8005908:	ea6f 0101 	mvn.w	r1, r1
 800590c:	b289      	uxth	r1, r1
 800590e:	8001      	strh	r1, [r0, #0]
}
 8005910:	4770      	bx	lr
 8005912:	46c0      	nop			(mov r8, r8)

08005914 <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005914:	b2cb      	uxtb	r3, r1
 8005916:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800591a:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 800591e:	2301      	movs	r3, #1
 8005920:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005924:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 8005928:	bf08      	it	eq
 800592a:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800592c:	d004      	beq.n	8005938 <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800592e:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 8005932:	bf0c      	ite	eq
 8005934:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8005936:	8a83      	ldrhne	r3, [r0, #20]
 8005938:	b29b      	uxth	r3, r3
 800593a:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 800593e:	0a0b      	lsrs	r3, r1, #8
 8005940:	2201      	movs	r2, #1
 8005942:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 8005944:	8803      	ldrh	r3, [r0, #0]
 8005946:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8005948:	421a      	tst	r2, r3
 800594a:	bf0c      	ite	eq
 800594c:	2000      	moveq	r0, #0
 800594e:	2001      	movne	r0, #1
 8005950:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 8005954:	bf0c      	ite	eq
 8005956:	2000      	moveq	r0, #0
 8005958:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 800595c:	4770      	bx	lr
 800595e:	46c0      	nop			(mov r8, r8)

08005960 <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 8005960:	0a09      	lsrs	r1, r1, #8
 8005962:	2301      	movs	r3, #1
 8005964:	408b      	lsls	r3, r1
 8005966:	ea6f 0303 	mvn.w	r3, r3
 800596a:	b29b      	uxth	r3, r3
 800596c:	8003      	strh	r3, [r0, #0]
}
 800596e:	4770      	bx	lr

08005970 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005970:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005972:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8005974:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005978:	041b      	lsls	r3, r3, #16
 800597a:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800597c:	4313      	orrs	r3, r2
 800597e:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8005980:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005982:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005984:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005986:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005988:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800598a:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800598e:	430b      	orrs	r3, r1
 8005990:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005992:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005996:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005998:	0412      	lsls	r2, r2, #16
 800599a:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800599c:	b29b      	uxth	r3, r3
 800599e:	4313      	orrs	r3, r2
 80059a0:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80059a2:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80059a4:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80059a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059aa:	041b      	lsls	r3, r3, #16
 80059ac:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80059ae:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80059b0:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80059b2:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80059b4:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80059b6:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 80059b8:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80059ba:	a803      	add	r0, sp, #12
 80059bc:	f7fe fe8e 	bl	80046dc <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80059c0:	4b10      	ldr	r3, [pc, #64]	(8005a04 <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 80059c2:	4811      	ldr	r0, [pc, #68]	(8005a08 <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 80059c4:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80059c6:	bf0c      	ite	eq
 80059c8:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80059ca:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80059cc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80059d0:	6833      	ldr	r3, [r6, #0]
 80059d2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 80059dc:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80059e0:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 80059e2:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80059e6:	fb0c 1212 	mls	r2, ip, r2, r1
 80059ea:	0112      	lsls	r2, r2, #4
 80059ec:	3232      	adds	r2, #50
 80059ee:	fba2 2300 	umull	r2, r3, r2, r0
 80059f2:	095b      	lsrs	r3, r3, #5
 80059f4:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80059f8:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	812b      	strh	r3, [r5, #8]
}
 8005a00:	b008      	add	sp, #32
 8005a02:	bd70      	pop	{r4, r5, r6, pc}
 8005a04:	40013800 	.word	0x40013800
 8005a08:	51eb851f 	.word	0x51eb851f

08005a0c <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005a0c:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8005a0e:	4b22      	ldr	r3, [pc, #136]	(8005a98 <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005a10:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8005a12:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005a14:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8005a16:	d02b      	beq.n	8005a70 <USART_DeInit+0x64>
 8005a18:	d808      	bhi.n	8005a2c <USART_DeInit+0x20>
 8005a1a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005a1e:	4298      	cmp	r0, r3
 8005a20:	d016      	beq.n	8005a50 <USART_DeInit+0x44>
 8005a22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a26:	4298      	cmp	r0, r3
 8005a28:	d134      	bne.n	8005a94 <USART_DeInit+0x88>
 8005a2a:	e019      	b.n	8005a60 <USART_DeInit+0x54>
 8005a2c:	4b1b      	ldr	r3, [pc, #108]	(8005a9c <USART_DeInit+0x90>)
 8005a2e:	4298      	cmp	r0, r3
 8005a30:	d026      	beq.n	8005a80 <USART_DeInit+0x74>
 8005a32:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8005a36:	4298      	cmp	r0, r3
 8005a38:	d12c      	bne.n	8005a94 <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8005a3a:	2101      	movs	r1, #1
 8005a3c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005a40:	f7fe fed2 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8005a44:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005a48:	2100      	movs	r1, #0
 8005a4a:	f7fe fecd 	bl	80047e8 <RCC_APB2PeriphResetCmd>
 8005a4e:	e021      	b.n	8005a94 <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8005a50:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005a54:	2101      	movs	r1, #1
 8005a56:	f7fe fed5 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8005a5a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005a5e:	e016      	b.n	8005a8e <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8005a60:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005a64:	2101      	movs	r1, #1
 8005a66:	f7fe fecd 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8005a6a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005a6e:	e00e      	b.n	8005a8e <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8005a70:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005a74:	2101      	movs	r1, #1
 8005a76:	f7fe fec5 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8005a7a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005a7e:	e006      	b.n	8005a8e <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8005a80:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005a84:	2101      	movs	r1, #1
 8005a86:	f7fe febd 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8005a8a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005a8e:	2100      	movs	r1, #0
 8005a90:	f7fe feb8 	bl	8004804 <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8005a94:	b003      	add	sp, #12
 8005a96:	bd00      	pop	{pc}
 8005a98:	40004c00 	.word	0x40004c00
 8005a9c:	40005000 	.word	0x40005000

08005aa0 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8005aa0:	bf30      	wfi
    BX r14
 8005aa2:	4770      	bx	lr

08005aa4 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8005aa4:	bf20      	wfe
    BX r14
 8005aa6:	4770      	bx	lr

08005aa8 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8005aa8:	bf40      	sev
    BX r14
 8005aaa:	4770      	bx	lr

08005aac <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8005aac:	f3bf 8f6f 	isb	sy
    BX r14
 8005ab0:	4770      	bx	lr

08005ab2 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8005ab2:	f3bf 8f4f 	dsb	sy
    BX r14
 8005ab6:	4770      	bx	lr

08005ab8 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8005ab8:	f3bf 8f5f 	dmb	sy
    BX r14
 8005abc:	4770      	bx	lr

08005abe <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8005abe:	df01      	svc	1
    BX r14
 8005ac0:	4770      	bx	lr

08005ac2 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8005ac2:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8005ac6:	4770      	bx	lr

08005ac8 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8005ac8:	f380 8814 	msr	CONTROL, r0
  ISB
 8005acc:	f3bf 8f6f 	isb	sy
  BX r14
 8005ad0:	4770      	bx	lr

08005ad2 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8005ad2:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8005ad6:	4770      	bx	lr

08005ad8 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8005ad8:	f380 8809 	msr	PSP, r0
    BX r14
 8005adc:	4770      	bx	lr

08005ade <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8005ade:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8005ae2:	4770      	bx	lr

08005ae4 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8005ae4:	f380 8808 	msr	MSP, r0
    BX r14
 8005ae8:	4770      	bx	lr

08005aea <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 8005aea:	b672      	cpsid	i
  BX r14
 8005aec:	4770      	bx	lr

08005aee <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8005aee:	b662      	cpsie	i
  BX r14
 8005af0:	4770      	bx	lr

08005af2 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8005af2:	b671      	cpsid	f
  BX r14
 8005af4:	4770      	bx	lr

08005af6 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 8005af6:	b661      	cpsie	f
  BX r14
 8005af8:	4770      	bx	lr

08005afa <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 8005afa:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8005afe:	4770      	bx	lr

08005b00 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8005b00:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 8005b04:	4770      	bx	lr

08005b06 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 8005b06:	ba40      	rev16	r0, r0
  BX r14
 8005b08:	4770      	bx	lr

08005b0a <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 8005b0a:	ba00      	rev	r0, r0
  BX r14
 8005b0c:	4770      	bx	lr
	...

08005b10 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8005b10:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 8005b14:	4668      	mov	r0, sp
 8005b16:	468d      	mov	sp, r1
 8005b18:	b501      	push	{r0, lr}
 8005b1a:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8005b1c:	490c      	ldr	r1, [pc, #48]	(8005b50 <Reset_Handler+0x40>)
 8005b1e:	f8df c034 	ldr.w	ip, [pc, #52]	; 8005b54 <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 8005b22:	480d      	ldr	r0, [pc, #52]	(8005b58 <Reset_Handler+0x48>)
 8005b24:	e002      	b.n	8005b2c <Reset_Handler+0x1c>
 8005b26:	5883      	ldr	r3, [r0, r2]
 8005b28:	508b      	str	r3, [r1, r2]
 8005b2a:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8005b2c:	eb01 0302 	add.w	r3, r1, r2
 8005b30:	4563      	cmp	r3, ip
 8005b32:	d3f8      	bcc.n	8005b26 <Reset_Handler+0x16>
 8005b34:	4b09      	ldr	r3, [pc, #36]	(8005b5c <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8005b36:	490a      	ldr	r1, [pc, #40]	(8005b60 <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 8005b38:	2200      	movs	r2, #0
 8005b3a:	e001      	b.n	8005b40 <Reset_Handler+0x30>
 8005b3c:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8005b40:	428b      	cmp	r3, r1
 8005b42:	d3fb      	bcc.n	8005b3c <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 8005b44:	f7fd fb14 	bl	8003170 <main>
}
 8005b48:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8005b4c:	4685      	mov	sp, r0
 8005b4e:	4770      	bx	lr
 8005b50:	20000000 	.word	0x20000000
 8005b54:	20000008 	.word	0x20000008
 8005b58:	08005b90 	.word	0x08005b90
 8005b5c:	20000008 	.word	0x20000008
 8005b60:	20000054 	.word	0x20000054

08005b64 <APBAHBPrescTable>:
 8005b64:	00000000 	.word	0x00000000
 8005b68:	04030201 	.word	0x04030201
 8005b6c:	04030201 	.word	0x04030201
 8005b70:	09080706 	.word	0x09080706

08005b74 <ADCPrescTable>:
 8005b74:	08060402 	.word	0x08060402
 8005b78:	324d4954 	.word	0x324d4954
 8005b7c:	52534920 	.word	0x52534920
 8005b80:	000d200a 	.word	0x000d200a
 8005b84:	4c454820 	.word	0x4c454820
 8005b88:	3a204f4c 	.word	0x3a204f4c
 8005b8c:	000d0a29 	.word	0x000d0a29

Disassembly of section .data:

20000000 <Baudrate_DXL>:
20000000:	000f4240 	.word	0x000f4240

20000004 <Baudrate_PC>:
20000004:	0000e100 	.word	0x0000e100

Disassembly of section .bss:

20000008 <PC_RX_buff_index>:
20000008:	00000000 	.word	0x00000000

2000000c <PC_data_rdy>:
2000000c:	00000000 	.word	0x00000000

20000010 <gwTimingDelay>:
20000010:	00000000 	.word	0x00000000

20000014 <gw1msCounter>:
20000014:	00000000 	.word	0x00000000

20000018 <PC_RX_com_buf>:
	...

20000028 <DXL_RX_buff_index>:
20000028:	00000000 	.word	0x00000000

2000002c <DXL_TX_buff_index>:
2000002c:	00000000 	.word	0x00000000

20000030 <DXL_RX_com_buf>:
	...

2000003f <DXL_TX_com_buf>:
	...

20000050 <old_speed>:
20000050:	00000000 	.word	0x00000000

Disassembly of section ._usrstack:

20000054 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
 18c:	614d204d 	cmpvs	sp, sp, asr #32
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700
 204:	5728203a 	undefined
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
 264:	5728203a 	undefined
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
 2c4:	5728203a 	undefined
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	000000e0 	andeq	r0, r0, r0, ror #1
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	04d20002 	ldrbeq	r0, [r2], #2
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
  7c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0a7e0002 	beq	1f8009c <__Stack_Size+0x1f7fc9c>
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	08003348 	stmdaeq	r0, {r3, r6, r8, r9, ip, sp}
  9c:	000001a4 	andeq	r0, r0, r4, lsr #3
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	0fa60002 	svceq	0x00a60002
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	080034ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip, sp}
  bc:	0000015c 	andeq	r0, r0, ip, asr r1
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	13510002 	cmpne	r1, #2	; 0x2
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	08003648 	stmdaeq	r0, {r3, r6, r9, sl, ip, sp}
  dc:	000001e8 	andeq	r0, r0, r8, ror #3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	176f0002 	strbne	r0, [pc, -r2]!
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
  fc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	18af0002 	stmiane	pc!, {r1}
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08003900 	stmdaeq	r0, {r8, fp, ip, sp}
 11c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	1fe90002 	svcne	0x00e90002
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08003e28 	stmdaeq	r0, {r3, r5, r9, sl, fp, ip, sp}
 13c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	26310002 	ldrtcs	r0, [r1], -r2
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	080040b0 	stmdaeq	r0, {r4, r5, r7, lr}
 15c:	00000384 	andeq	r0, r0, r4, lsl #7
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	2f180002 	svccs	0x00180002
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	08004434 	stmdaeq	r0, {r2, r4, r5, sl, lr}
 17c:	000000e0 	andeq	r0, r0, r0, ror #1
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	315f0002 	cmpcc	pc, r2
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08004514 	stmdaeq	r0, {r2, r4, r8, sl, lr}
 19c:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	3a1c0002 	bcc	7001bc <__Stack_Size+0x6ffdbc>
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	080048b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, lr}
 1bc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	3c0b0002 	stccc	0, cr0, [fp], {2}
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	0800495c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, lr}
 1dc:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	5d540002 	ldclpl	0, cr0, [r4, #-8]
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	080056e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip, lr}
 1fc:	000003bc 	strheq	r0, [r0], -ip
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	66a40002 	strtvs	r0, [r4], r2
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	08005aa0 	stmdaeq	r0, {r5, r7, r9, fp, ip, lr}
 21c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	67350002 	ldrvs	r0, [r5, -r2]!
 230:	00040000 	andeq	r0, r4, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	08005b10 	stmdaeq	r0, {r4, r8, r9, fp, ip, lr}
 23c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	683b0002 	ldmdavs	fp!, {r1}
 250:	00040000 	andeq	r0, r4, r0
	...
 25c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	69000002 	stmdbvs	r0, {r1}
 270:	00040000 	andeq	r0, r4, r0
	...
 27c:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	7b740002 	blvc	1d0029c <__Stack_Size+0x1cffe9c>
 290:	00040000 	andeq	r0, r4, r0
	...
 29c:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	7cba0002 	ldcvc	0, cr0, [sl], #8
 2b0:	00040000 	andeq	r0, r4, r0
	...
 2bc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	7dcd0002 	stclvc	0, cr0, [sp, #8]
 2d0:	00040000 	andeq	r0, r4, r0
	...
 2dc:	0000009c 	muleq	r0, ip, r0
	...
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ec:	87720002 	ldrbhi	r0, [r2, -r2]!
 2f0:	00040000 	andeq	r0, r4, r0
	...
 2fc:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 308:	00000024 	andeq	r0, r0, r4, lsr #32
 30c:	91240002 	teqls	r4, r2
 310:	00040000 	andeq	r0, r4, r0
	...
 31c:	0000000c 	andeq	r0, r0, ip
 320:	00000000 	andeq	r0, r0, r0
 324:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	000000a5 	andeq	r0, r0, r5, lsr #1
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	04010000 	streq	r0, [r1]
       c:	02f70000 	rscseq	r0, r7, #0	; 0x0
      10:	5f5f0000 	svcpl	0x005f0000
      14:	5f525349 	svcpl	0x00525349
      18:	414c4544 	cmpmi	ip, r4, asr #10
      1c:	030a0059 	movweq	r0, #41049	; 0xa059
      20:	5f5f0000 	svcpl	0x005f0000
      24:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
      28:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      2c:	00031e00 	andeq	r1, r3, r0, lsl #28
      30:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
      34:	039c006e 	orrseq	r0, ip, #110	; 0x6e
      38:	62670000 	rsbvs	r0, r7, #0	; 0x0
      3c:	49785270 	ldmdbmi	r8!, {r4, r5, r6, r9, ip, lr}^
      40:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      44:	74707572 	ldrbtvc	r7, [r0], #-1394
      48:	66667542 	strbtvs	r7, [r6], -r2, asr #10
      4c:	b3007265 	movwlt	r7, #613	; 0x265
      50:	67000003 	strvs	r0, [r0, -r3]
      54:	42785262 	rsbsmi	r5, r8, #536870918	; 0x20000006
      58:	65666675 	strbvs	r6, [r6, #-1653]!
      5c:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
      60:	6f506574 	svcvs	0x00506574
      64:	65746e69 	ldrbvs	r6, [r4, #-3689]!
      68:	03ca0072 	biceq	r0, sl, #114	; 0x72
      6c:	62670000 	rsbvs	r0, r7, #0	; 0x0
      70:	75427852 	strbvc	r7, [r2, #-2130]
      74:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
      78:	64616552 	strbtvs	r6, [r1], #-1362
      7c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
      80:	00726574 	rsbseq	r6, r2, r4, ror r5
      84:	000003dc 	ldrdeq	r0, [r0], -ip
      88:	64756142 	ldrbtvs	r6, [r5], #-322
      8c:	65746172 	ldrbvs	r6, [r4, #-370]!
      90:	4c58445f 	cfldrdmi	mvd4, [r8], {95}
      94:	0003ee00 	andeq	lr, r3, r0, lsl #28
      98:	75614200 	strbvc	r4, [r1, #-512]!
      9c:	74617264 	strbtvc	r7, [r1], #-612
      a0:	43505f65 	cmpmi	r0, #404	; 0x194
      a4:	00000000 	andeq	r0, r0, r0
      a8:	00063800 	andeq	r3, r6, r0, lsl #16
      ac:	d2000200 	andle	r0, r0, #0	; 0x0
      b0:	ac000004 	stcge	0, cr0, [r0], {4}
      b4:	52000005 	andpl	r0, r0, #5	; 0x5
      b8:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
      bc:	7845494d 	stmdavc	r5, {r0, r2, r3, r6, r8, fp, lr}^
      c0:	74706563 	ldrbtvc	r6, [r0], #-1379
      c4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      c8:	00000065 	andeq	r0, r0, r5, rrx
      cc:	64726148 	ldrbtvs	r6, [r2], #-328
      d0:	6c756146 	ldfvse	f6, [r5], #-280
      d4:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
      d8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
      dc:	78006e6f 	stmdavc	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
      e0:	4d000000 	stcmi	0, cr0, [r0]
      e4:	614d6d65 	cmpvs	sp, r5, ror #26
      e8:	6567616e 	strbvs	r6, [r7, #-366]!
      ec:	65637845 	strbvs	r7, [r3, #-2117]!
      f0:	6f697470 	svcvs	0x00697470
      f4:	008b006e 	addeq	r0, fp, lr, rrx
      f8:	75420000 	strbvc	r0, [r2]
      fc:	75614673 	strbvc	r4, [r1, #-1651]!
     100:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     104:	74706563 	ldrbtvc	r6, [r0], #-1379
     108:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     10c:	0000009e 	muleq	r0, lr, r0
     110:	67617355 	undefined
     114:	75614665 	strbvc	r4, [r1, #-1637]!
     118:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     11c:	74706563 	ldrbtvc	r6, [r0], #-1379
     120:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     124:	000000b1 	strheq	r0, [r0], -r1
     128:	75626544 	strbvc	r6, [r2, #-1348]!
     12c:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
     130:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
     134:	0000c400 	andeq	ip, r0, r0, lsl #8
     138:	43565300 	cmpmi	r6, #0	; 0x0
     13c:	646e6148 	strbtvs	r6, [lr], #-328
     140:	0072656c 	rsbseq	r6, r2, ip, ror #10
     144:	000000d7 	ldrdeq	r0, [r0], -r7
     148:	646e6550 	strbtvs	r6, [lr], #-1360
     14c:	00435653 	subeq	r5, r3, r3, asr r6
     150:	000000ea 	andeq	r0, r0, sl, ror #1
     154:	47445757 	smlsldmi	r5, r4, r7, r7
     158:	5152495f 	cmppl	r2, pc, asr r9
     15c:	646e6148 	strbtvs	r6, [lr], #-328
     160:	0072656c 	rsbseq	r6, r2, ip, ror #10
     164:	000000fd 	strdeq	r0, [r0], -sp
     168:	5f445650 	svcpl	0x00445650
     16c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     170:	6c646e61 	stclvs	14, cr6, [r4], #-388
     174:	10007265 	andne	r7, r0, r5, ror #4
     178:	54000001 	strpl	r0, [r0], #-1
     17c:	45504d41 	ldrbmi	r4, [r0, #-3393]
     180:	52495f52 	subpl	r5, r9, #328	; 0x148
     184:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     188:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     18c:	00012300 	andeq	r2, r1, r0, lsl #6
     190:	43545200 	cmpmi	r4, #0	; 0x0
     194:	5152495f 	cmppl	r2, pc, asr r9
     198:	646e6148 	strbtvs	r6, [lr], #-328
     19c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1a0:	00000136 	andeq	r0, r0, r6, lsr r1
     1a4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     1a8:	52495f48 	subpl	r5, r9, #288	; 0x120
     1ac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     1b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     1b4:	00014900 	andeq	r4, r1, r0, lsl #18
     1b8:	43435200 	movtmi	r5, #12800	; 0x3200
     1bc:	5152495f 	cmppl	r2, pc, asr r9
     1c0:	646e6148 	strbtvs	r6, [lr], #-328
     1c4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1c8:	0000015c 	andeq	r0, r0, ip, asr r1
     1cc:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     1d0:	52495f30 	subpl	r5, r9, #192	; 0xc0
     1d4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     1d8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     1dc:	00016f00 	andeq	r6, r1, r0, lsl #30
     1e0:	54584500 	ldrbpl	r4, [r8], #-1280
     1e4:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     1e8:	61485152 	cmpvs	r8, r2, asr r1
     1ec:	656c646e 	strbvs	r6, [ip, #-1134]!
     1f0:	01820072 	orreq	r0, r2, r2, ror r0
     1f4:	58450000 	stmdapl	r5, {}^
     1f8:	5f324954 	svcpl	0x00324954
     1fc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     200:	6c646e61 	stclvs	14, cr6, [r4], #-388
     204:	95007265 	strls	r7, [r0, #-613]
     208:	45000001 	strmi	r0, [r0, #-1]
     20c:	33495458 	movtcc	r5, #37976	; 0x9458
     210:	5152495f 	cmppl	r2, pc, asr r9
     214:	646e6148 	strbtvs	r6, [lr], #-328
     218:	0072656c 	rsbseq	r6, r2, ip, ror #10
     21c:	000001a8 	andeq	r0, r0, r8, lsr #3
     220:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     224:	52495f34 	subpl	r5, r9, #208	; 0xd0
     228:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     22c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     230:	0001bc00 	andeq	fp, r1, r0, lsl #24
     234:	414d4400 	cmpmi	sp, r0, lsl #8
     238:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     23c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     240:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^
     244:	61485152 	cmpvs	r8, r2, asr r1
     248:	656c646e 	strbvs	r6, [ip, #-1134]!
     24c:	01d00072 	bicseq	r0, r0, r2, ror r0
     250:	4d440000 	stclmi	0, cr0, [r4]
     254:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     258:	6e6e6168 	powvsez	f6, f6, #0.0
     25c:	5f326c65 	svcpl	0x00326c65
     260:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     264:	6c646e61 	stclvs	14, cr6, [r4], #-388
     268:	e4007265 	str	r7, [r0], #-613
     26c:	44000001 	strmi	r0, [r0], #-1
     270:	5f31414d 	svcpl	0x0031414d
     274:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     278:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     27c:	5152495f 	cmppl	r2, pc, asr r9
     280:	646e6148 	strbtvs	r6, [lr], #-328
     284:	0072656c 	rsbseq	r6, r2, ip, ror #10
     288:	000001f8 	strdeq	r0, [r0], -r8
     28c:	31414d44 	cmpcc	r1, r4, asr #26
     290:	6168435f 	cmnvs	r8, pc, asr r3
     294:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     298:	52495f34 	subpl	r5, r9, #208	; 0xd0
     29c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2a0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2a4:	00020c00 	andeq	r0, r2, r0, lsl #24
     2a8:	414d4400 	cmpmi	sp, r0, lsl #8
     2ac:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     2b0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     2b4:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^
     2b8:	61485152 	cmpvs	r8, r2, asr r1
     2bc:	656c646e 	strbvs	r6, [ip, #-1134]!
     2c0:	02200072 	eoreq	r0, r0, #114	; 0x72
     2c4:	4d440000 	stclmi	0, cr0, [r4]
     2c8:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     2cc:	6e6e6168 	powvsez	f6, f6, #0.0
     2d0:	5f366c65 	svcpl	0x00366c65
     2d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2d8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2dc:	34007265 	strcc	r7, [r0], #-613
     2e0:	44000002 	strmi	r0, [r0], #-2
     2e4:	5f31414d 	svcpl	0x0031414d
     2e8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     2ec:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     2f0:	5152495f 	cmppl	r2, pc, asr r9
     2f4:	646e6148 	strbtvs	r6, [lr], #-328
     2f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2fc:	00000248 	andeq	r0, r0, r8, asr #4
     300:	31434441 	cmpcc	r3, r1, asr #8
     304:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     308:	61485152 	cmpvs	r8, r2, asr r1
     30c:	656c646e 	strbvs	r6, [ip, #-1134]!
     310:	025c0072 	subseq	r0, ip, #114	; 0x72
     314:	53550000 	cmppl	r5, #0	; 0x0
     318:	50485f42 	subpl	r5, r8, r2, asr #30
     31c:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     320:	5f58545f 	svcpl	0x0058545f
     324:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     328:	6c646e61 	stclvs	14, cr6, [r4], #-388
     32c:	70007265 	andvc	r7, r0, r5, ror #4
     330:	55000002 	strpl	r0, [r0, #-2]
     334:	4c5f4253 	lfmmi	f4, 2, [pc], {83}
     338:	41435f50 	cmpmi	r3, r0, asr pc
     33c:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     340:	52495f30 	subpl	r5, r9, #192	; 0xc0
     344:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     348:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     34c:	00028400 	andeq	r8, r2, r0, lsl #8
     350:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     354:	3158525f 	cmpcc	r8, pc, asr r2
     358:	5152495f 	cmppl	r2, pc, asr r9
     35c:	646e6148 	strbtvs	r6, [lr], #-328
     360:	0072656c 	rsbseq	r6, r2, ip, ror #10
     364:	00000298 	muleq	r0, r8, r2
     368:	5f4e4143 	svcpl	0x004e4143
     36c:	5f454353 	svcpl	0x00454353
     370:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     374:	6c646e61 	stclvs	14, cr6, [r4], #-388
     378:	ac007265 	sfmge	f7, 4, [r0], {101}
     37c:	45000002 	strmi	r0, [r0, #-2]
     380:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
     384:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^
     388:	61485152 	cmpvs	r8, r2, asr r1
     38c:	656c646e 	strbvs	r6, [ip, #-1134]!
     390:	02c00072 	sbceq	r0, r0, #114	; 0x72
     394:	49540000 	ldmdbmi	r4, {}^
     398:	425f314d 	subsmi	r3, pc, #1073741843	; 0x40000013
     39c:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     3a0:	61485152 	cmpvs	r8, r2, asr r1
     3a4:	656c646e 	strbvs	r6, [ip, #-1134]!
     3a8:	02d40072 	sbcseq	r0, r4, #114	; 0x72
     3ac:	49540000 	ldmdbmi	r4, {}^
     3b0:	555f314d 	ldrbpl	r3, [pc, #-333]	; 26b <_Minimum_Stack_Size+0x16b>
     3b4:	52495f50 	subpl	r5, r9, #320	; 0x140
     3b8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3bc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3c0:	0002e800 	andeq	lr, r2, r0, lsl #16
     3c4:	4d495400 	cfstrdmi	mvd5, [r9]
     3c8:	52545f31 	subspl	r5, r4, #196	; 0xc4
     3cc:	4f435f47 	svcmi	0x00435f47
     3d0:	52495f4d 	subpl	r5, r9, #308	; 0x134
     3d4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3d8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3dc:	0002fc00 	andeq	pc, r2, r0, lsl #24
     3e0:	4d495400 	cfstrdmi	mvd5, [r9]
     3e4:	43435f31 	movtmi	r5, #16177	; 0x3f31
     3e8:	5152495f 	cmppl	r2, pc, asr r9
     3ec:	646e6148 	strbtvs	r6, [lr], #-328
     3f0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3f4:	00000310 	andeq	r0, r0, r0, lsl r3
     3f8:	334d4954 	movtcc	r4, #55636	; 0xd954
     3fc:	5152495f 	cmppl	r2, pc, asr r9
     400:	646e6148 	strbtvs	r6, [lr], #-328
     404:	0072656c 	rsbseq	r6, r2, ip, ror #10
     408:	00000324 	andeq	r0, r0, r4, lsr #6
     40c:	344d4954 	strbcc	r4, [sp], #-2388
     410:	5152495f 	cmppl	r2, pc, asr r9
     414:	646e6148 	strbtvs	r6, [lr], #-328
     418:	0072656c 	rsbseq	r6, r2, ip, ror #10
     41c:	00000338 	andeq	r0, r0, r8, lsr r3
     420:	31433249 	cmpcc	r3, r9, asr #4
     424:	5f56455f 	svcpl	0x0056455f
     428:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     42c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     430:	4c007265 	sfmmi	f7, 4, [r0], {101}
     434:	49000003 	stmdbmi	r0, {r0, r1}
     438:	5f314332 	svcpl	0x00314332
     43c:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     440:	61485152 	cmpvs	r8, r2, asr r1
     444:	656c646e 	strbvs	r6, [ip, #-1134]!
     448:	03600072 	cmneq	r0, #114	; 0x72
     44c:	32490000 	subcc	r0, r9, #0	; 0x0
     450:	455f3243 	ldrbmi	r3, [pc, #-579]	; 215 <_Minimum_Stack_Size+0x115>
     454:	52495f56 	subpl	r5, r9, #344	; 0x158
     458:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     45c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     460:	00037400 	andeq	r7, r3, r0, lsl #8
     464:	43324900 	teqmi	r2, #0	; 0x0
     468:	52455f32 	subpl	r5, r5, #200	; 0xc8
     46c:	5152495f 	cmppl	r2, pc, asr r9
     470:	646e6148 	strbtvs	r6, [lr], #-328
     474:	0072656c 	rsbseq	r6, r2, ip, ror #10
     478:	00000388 	andeq	r0, r0, r8, lsl #7
     47c:	31495053 	qdaddcc	r5, r3, r9
     480:	5152495f 	cmppl	r2, pc, asr r9
     484:	646e6148 	strbtvs	r6, [lr], #-328
     488:	0072656c 	rsbseq	r6, r2, ip, ror #10
     48c:	0000039c 	muleq	r0, ip, r3
     490:	32495053 	subcc	r5, r9, #83	; 0x53
     494:	5152495f 	cmppl	r2, pc, asr r9
     498:	646e6148 	strbtvs	r6, [lr], #-328
     49c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4a0:	000003b0 	strheq	r0, [r0], -r0
     4a4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     4a8:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^
     4ac:	61485152 	cmpvs	r8, r2, asr r1
     4b0:	656c646e 	strbvs	r6, [ip, #-1134]!
     4b4:	03c40072 	biceq	r0, r4, #114	; 0x72
     4b8:	58450000 	stmdapl	r5, {}^
     4bc:	35314954 	ldrcc	r4, [r1, #-2388]!
     4c0:	5f30315f 	svcpl	0x0030315f
     4c4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4c8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4cc:	d8007265 	stmdale	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     4d0:	52000003 	andpl	r0, r0, #3	; 0x3
     4d4:	6c414354 	mcrrvs	3, 5, r4, r1, cr4
     4d8:	5f6d7261 	svcpl	0x006d7261
     4dc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4e0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4e4:	ec007265 	sfm	f7, 4, [r0], {101}
     4e8:	55000003 	strpl	r0, [r0, #-3]
     4ec:	61574253 	cmpvs	r7, r3, asr r2
     4f0:	7055656b 	subsvc	r6, r5, fp, ror #10
     4f4:	5152495f 	cmppl	r2, pc, asr r9
     4f8:	646e6148 	strbtvs	r6, [lr], #-328
     4fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     500:	00000400 	andeq	r0, r0, r0, lsl #8
     504:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     508:	4b52425f 	blmi	1490e8c <__Stack_Size+0x1490a8c>
     50c:	5152495f 	cmppl	r2, pc, asr r9
     510:	646e6148 	strbtvs	r6, [lr], #-328
     514:	0072656c 	rsbseq	r6, r2, ip, ror #10
     518:	00000414 	andeq	r0, r0, r4, lsl r4
     51c:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     520:	5f50555f 	svcpl	0x0050555f
     524:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     528:	6c646e61 	stclvs	14, cr6, [r4], #-388
     52c:	28007265 	stmdacs	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     530:	54000004 	strpl	r0, [r0], #-4
     534:	5f384d49 	svcpl	0x00384d49
     538:	5f475254 	svcpl	0x00475254
     53c:	5f4d4f43 	svcpl	0x004d4f43
     540:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     544:	6c646e61 	stclvs	14, cr6, [r4], #-388
     548:	3c007265 	sfmcc	f7, 4, [r0], {101}
     54c:	54000004 	strpl	r0, [r0], #-4
     550:	5f384d49 	svcpl	0x00384d49
     554:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     558:	61485152 	cmpvs	r8, r2, asr r1
     55c:	656c646e 	strbvs	r6, [ip, #-1134]!
     560:	04500072 	ldrbeq	r0, [r0], #-114
     564:	44410000 	strbmi	r0, [r1]
     568:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^
     56c:	61485152 	cmpvs	r8, r2, asr r1
     570:	656c646e 	strbvs	r6, [ip, #-1134]!
     574:	04640072 	strbteq	r0, [r4], #-114
     578:	53460000 	movtpl	r0, #24576	; 0x6000
     57c:	495f434d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, lr}^
     580:	61485152 	cmpvs	r8, r2, asr r1
     584:	656c646e 	strbvs	r6, [ip, #-1134]!
     588:	04780072 	ldrbteq	r0, [r8], #-114
     58c:	44530000 	ldrbmi	r0, [r3]
     590:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
     594:	61485152 	cmpvs	r8, r2, asr r1
     598:	656c646e 	strbvs	r6, [ip, #-1134]!
     59c:	048c0072 	streq	r0, [ip], #114
     5a0:	49540000 	ldmdbmi	r4, {}^
     5a4:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^
     5a8:	61485152 	cmpvs	r8, r2, asr r1
     5ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     5b0:	04a00072 	strteq	r0, [r0], #114
     5b4:	50530000 	subspl	r0, r3, r0
     5b8:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
     5bc:	61485152 	cmpvs	r8, r2, asr r1
     5c0:	656c646e 	strbvs	r6, [ip, #-1134]!
     5c4:	04b40072 	ldrteq	r0, [r4], #114
     5c8:	41550000 	cmpmi	r5, r0
     5cc:	5f345452 	svcpl	0x00345452
     5d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5d4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5d8:	c8007265 	stmdagt	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     5dc:	55000004 	strpl	r0, [r0, #-4]
     5e0:	35545241 	ldrbcc	r5, [r4, #-577]
     5e4:	5152495f 	cmppl	r2, pc, asr r9
     5e8:	646e6148 	strbtvs	r6, [lr], #-328
     5ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5f0:	000004dc 	ldrdeq	r0, [r0], -ip
     5f4:	364d4954 	undefined
     5f8:	5152495f 	cmppl	r2, pc, asr r9
     5fc:	646e6148 	strbtvs	r6, [lr], #-328
     600:	0072656c 	rsbseq	r6, r2, ip, ror #10
     604:	000004f0 	strdeq	r0, [r0], -r0
     608:	374d4954 	smlsldcc	r4, sp, r4, r9
     60c:	5152495f 	cmppl	r2, pc, asr r9
     610:	646e6148 	strbtvs	r6, [lr], #-328
     614:	0072656c 	rsbseq	r6, r2, ip, ror #10
     618:	00000504 	andeq	r0, r0, r4, lsl #10
     61c:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     620:	6168435f 	cmnvs	r8, pc, asr r3
     624:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     628:	52495f31 	subpl	r5, r9, #196	; 0xc4
     62c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     630:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     634:	00051800 	andeq	r1, r5, r0, lsl #16
     638:	414d4400 	cmpmi	sp, r0, lsl #8
     63c:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     640:	656e6e61 	strbvs	r6, [lr, #-3681]!
     644:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     648:	61485152 	cmpvs	r8, r2, asr r1
     64c:	656c646e 	strbvs	r6, [ip, #-1134]!
     650:	052c0072 	streq	r0, [ip, #-114]!
     654:	4d440000 	stclmi	0, cr0, [r4]
     658:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     65c:	6e6e6168 	powvsez	f6, f6, #0.0
     660:	5f336c65 	svcpl	0x00336c65
     664:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     668:	6c646e61 	stclvs	14, cr6, [r4], #-388
     66c:	40007265 	andmi	r7, r0, r5, ror #4
     670:	44000005 	strmi	r0, [r0], #-5
     674:	5f32414d 	svcpl	0x0032414d
     678:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     67c:	346c656e 	strbtcc	r6, [ip], #-1390
     680:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^
     684:	61485152 	cmpvs	r8, r2, asr r1
     688:	656c646e 	strbvs	r6, [ip, #-1134]!
     68c:	05540072 	ldrbeq	r0, [r4, #-114]
     690:	53550000 	cmppl	r5, #0	; 0x0
     694:	33545241 	cmpcc	r4, #268435460	; 0x10000004
     698:	5152495f 	cmppl	r2, pc, asr r9
     69c:	646e6148 	strbtvs	r6, [lr], #-328
     6a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6a4:	0000056a 	andeq	r0, r0, sl, ror #10
     6a8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     6ac:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^
     6b0:	61485152 	cmpvs	r8, r2, asr r1
     6b4:	656c646e 	strbvs	r6, [ip, #-1134]!
     6b8:	05800072 	streq	r0, [r0, #114]
     6bc:	49540000 	ldmdbmi	r4, {}^
     6c0:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^
     6c4:	61485152 	cmpvs	r8, r2, asr r1
     6c8:	656c646e 	strbvs	r6, [ip, #-1134]!
     6cc:	05960072 	ldreq	r0, [r6, #114]
     6d0:	79530000 	ldmdbvc	r3, {}^
     6d4:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     6d8:	6e61486b 	cdpvs	8, 6, cr4, cr1, cr11, {3}
     6dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6e0:	00000000 	andeq	r0, r0, r0
     6e4:	00007c00 	andeq	r7, r0, r0, lsl #24
     6e8:	7e000200 	cdpvc	2, 0, cr0, cr0, cr0, {0}
     6ec:	2800000a 	stmdacs	r0, {r1, r3}
     6f0:	8f000005 	svchi	0x00000005
     6f4:	49000004 	stmdbmi	r0, {r2}
     6f8:	5f74696e 	svcpl	0x0074696e
     6fc:	656d6954 	strbvs	r6, [sp, #-2388]!
     700:	a1003272 	tstge	r0, r2, ror r2
     704:	53000004 	movwpl	r0, #4	; 0x4
     708:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     70c:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
     710:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     714:	61727567 	cmnvs	r2, r7, ror #10
     718:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     71c:	0004b600 	andeq	fp, r4, r0, lsl #12
     720:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     724:	6f435f4f 	svcvs	0x00435f4f
     728:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     72c:	74617275 	strbtvc	r7, [r1], #-629
     730:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     734:	000004de 	ldrdeq	r0, [r0], -lr
     738:	4349564e 	movtmi	r5, #38478	; 0x964e
     73c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     740:	75676966 	strbvc	r6, [r7, #-2406]!
     744:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     748:	06006e6f 	streq	r6, [r0], -pc, ror #28
     74c:	52000005 	andpl	r0, r0, #5	; 0x5
     750:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     754:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     758:	61727567 	cmnvs	r2, r7, ror #10
     75c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     760:	00000000 	andeq	r0, r0, r0
     764:	0000d300 	andeq	sp, r0, r0, lsl #6
     768:	a6000200 	strge	r0, [r0], -r0, lsl #4
     76c:	ab00000f 	blge	7b0 <__Stack_Size+0x3b0>
     770:	ed000003 	stc	0, cr0, [r0, #-12]
     774:	5f000001 	svcpl	0x00000001
     778:	5f43505f 	svcpl	0x0043505f
     77c:	5f6d6f63 	svcpl	0x006d6f63
     780:	495f5852 	ldmdbmi	pc, {r1, r4, r6, fp, ip, lr}^
     784:	01005253 	tsteq	r0, r3, asr r2
     788:	75000002 	strvc	r0, [r0, #-2]
     78c:	616c6544 	cmnvs	ip, r4, asr #10
     790:	022a0079 	eoreq	r0, sl, #121	; 0x79
     794:	446d0000 	strbtmi	r0, [sp]
     798:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     79c:	00025300 	andeq	r5, r2, r0, lsl #6
     7a0:	44785400 	ldrbtmi	r5, [r8], #-1024
     7a4:	65747942 	ldrbvs	r7, [r4, #-2370]!
     7a8:	0043505f 	subeq	r5, r3, pc, asr r0
     7ac:	0000027c 	andeq	r0, r0, ip, ror r2
     7b0:	72417854 	subvc	r7, r1, #5505024	; 0x540000
     7b4:	00796172 	rsbseq	r6, r9, r2, ror r1
     7b8:	000002cc 	andeq	r0, r0, ip, asr #5
     7bc:	53447854 	movtpl	r7, #18516	; 0x4854
     7c0:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     7c4:	02f50067 	rscseq	r0, r5, #103	; 0x67
     7c8:	53550000 	cmppl	r5, #0	; 0x0
     7cc:	5f545241 	svcpl	0x00545241
     7d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     7d4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     7d8:	6f697461 	svcvs	0x00697461
     7dc:	033b006e 	teqeq	fp, #110	; 0x6e
     7e0:	77670000 	strbvc	r0, [r7, -r0]!
     7e4:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
     7e8:	6544676e 	strbvs	r6, [r4, #-1902]
     7ec:	0079616c 	rsbseq	r6, r9, ip, ror #2
     7f0:	0000034d 	andeq	r0, r0, sp, asr #6
     7f4:	6d317767 	ldcvs	7, cr7, [r1, #-412]!
     7f8:	756f4373 	strbvc	r4, [pc, #-883]!	; 48d <__Stack_Size+0x8d>
     7fc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     800:	00036f00 	andeq	r6, r3, r0, lsl #30
     804:	5f435000 	svcpl	0x00435000
     808:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     80c:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     810:	86006675 	undefined
     814:	50000003 	andpl	r0, r0, r3
     818:	61645f43 	cmnvs	r4, r3, asr #30
     81c:	725f6174 	subsvc	r6, pc, #29	; 0x1d
     820:	98007964 	stmdals	r0, {r2, r5, r6, r8, fp, ip, sp, lr}
     824:	50000003 	andpl	r0, r0, r3
     828:	58525f43 	ldmdapl	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     82c:	6675625f 	undefined
     830:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     834:	00786564 	rsbseq	r6, r8, r4, ror #10
     838:	00000000 	andeq	r0, r0, r0
     83c:	000000c8 	andeq	r0, r0, r8, asr #1
     840:	13510002 	cmpne	r1, #2	; 0x2
     844:	041e0000 	ldreq	r0, [lr]
     848:	025b0000 	subseq	r0, fp, #0	; 0x0
     84c:	53550000 	cmppl	r5, #0	; 0x0
     850:	43545241 	cmpmi	r4, #268435460	; 0x10000004
     854:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     858:	61727567 	cmnvs	r2, r7, ror #10
     85c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     860:	00029200 	andeq	r9, r2, r0, lsl #4
     864:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     868:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     86c:	02bb0074 	adcseq	r0, fp, #116	; 0x74
     870:	58440000 	stmdapl	r4, {}^
     874:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     878:	746e695f 	strbtvc	r6, [lr], #-2399
     87c:	75727265 	ldrbvc	r7, [r2, #-613]!
     880:	d0007470 	andle	r7, r0, r0, ror r4
     884:	44000002 	strmi	r0, [r0], #-2
     888:	545f4c58 	ldrbpl	r4, [pc], #3160	; 890 <__Stack_Size+0x490>
     88c:	02f90058 	rscseq	r0, r9, #88	; 0x58
     890:	58440000 	stmdapl	r4, {}^
     894:	65725f4c 	ldrbvs	r5, [r2, #-3916]!
     898:	625f6461 	subsvs	r6, pc, #1627389952	; 0x61000000
     89c:	00657479 	rsbeq	r7, r5, r9, ror r4
     8a0:	0000034d 	andeq	r0, r0, sp, asr #6
     8a4:	5f4c5844 	svcpl	0x004c5844
     8a8:	646e6573 	strbtvs	r6, [lr], #-1395
     8ac:	726f775f 	rsbvc	r7, pc, #24903680	; 0x17c0000
     8b0:	03c00064 	biceq	r0, r0, #100	; 0x64
     8b4:	58440000 	stmdapl	r4, {}^
     8b8:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     8bc:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     8c0:	6675625f 	undefined
     8c4:	0003e700 	andeq	lr, r3, r0, lsl #14
     8c8:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     8cc:	5f58545f 	svcpl	0x0058545f
     8d0:	5f6d6f63 	svcpl	0x006d6f63
     8d4:	00667562 	rsbeq	r7, r6, r2, ror #10
     8d8:	000003f9 	strdeq	r0, [r0], -r9
     8dc:	5f4c5844 	svcpl	0x004c5844
     8e0:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     8e4:	5f666675 	svcpl	0x00666675
     8e8:	65646e69 	strbvs	r6, [r4, #-3689]!
     8ec:	040b0078 	streq	r0, [fp], #-120
     8f0:	58440000 	stmdapl	r4, {}^
     8f4:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     8f8:	6675625f 	undefined
     8fc:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     900:	00786564 	rsbseq	r6, r8, r4, ror #10
     904:	00000000 	andeq	r0, r0, r0
     908:	0000006c 	andeq	r0, r0, ip, rrx
     90c:	176f0002 	strbne	r0, [pc, -r2]!
     910:	01400000 	cmpeq	r0, r0
     914:	005d0000 	subseq	r0, sp, r0
     918:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
     91c:	6d5f7469 	cfldrdvs	mvd7, [pc, #-420]
     920:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     924:	006f0073 	rsbeq	r0, pc, r3, ror r0
     928:	6f6d0000 	svcvs	0x006d0000
     92c:	725f6576 	subsvc	r6, pc, #494927872	; 0x1d800000
     930:	74686769 	strbtvc	r6, [r8], #-1897
     934:	00009800 	andeq	r9, r0, r0, lsl #16
     938:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     93c:	656c5f65 	strbvs	r5, [ip, #-3941]!
     940:	c1007466 	tstgt	r0, r6, ror #8
     944:	6d000000 	stcvs	0, cr0, [r0]
     948:	5f65766f 	svcpl	0x0065766f
     94c:	6b636162 	blvs	18d8edc <__Stack_Size+0x18d8adc>
     950:	64726177 	ldrbtvs	r6, [r2], #-375
     954:	0000f500 	andeq	pc, r0, r0, lsl #10
     958:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     95c:	6f665f65 	svcvs	0x00665f65
     960:	72617772 	rsbvc	r7, r1, #29884416	; 0x1c80000
     964:	012d0064 	teqeq	sp, r4, rrx
     968:	6c6f0000 	stclvs	0, cr0, [pc]
     96c:	70735f64 	rsbsvc	r5, r3, r4, ror #30
     970:	00646565 	rsbeq	r6, r4, r5, ror #10
     974:	00000000 	andeq	r0, r0, r0
     978:	0000026a 	andeq	r0, r0, sl, ror #4
     97c:	18af0002 	stmiane	pc!, {r1}
     980:	073a0000 	ldreq	r0, [sl, -r0]!
     984:	02370000 	eorseq	r0, r7, #0	; 0x0
     988:	4c460000 	marmi	acc0, r0, r6
     98c:	5f485341 	svcpl	0x00485341
     990:	4c746553 	cfldr64mi	mvdx6, [r4], #-332
     994:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
     998:	5e007963 	cdppl	9, 0, cr7, cr0, cr3, {3}
     99c:	46000002 	strmi	r0, [r0], -r2
     9a0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     9a4:	6c61485f 	stclvs	8, cr4, [r1], #-380
     9a8:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
     9ac:	6341656c 	movtvs	r6, #5484	; 0x156c
     9b0:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     9b4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     9b8:	00000285 	andeq	r0, r0, r5, lsl #5
     9bc:	53414c46 	movtpl	r4, #7238	; 0x1c46
     9c0:	72505f48 	subsvc	r5, r0, #288	; 0x120
     9c4:	74656665 	strbtvc	r6, [r5], #-1637
     9c8:	75426863 	strbvc	r6, [r2, #-2147]
     9cc:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     9d0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     9d4:	000002ac 	andeq	r0, r0, ip, lsr #5
     9d8:	53414c46 	movtpl	r4, #7238	; 0x1c46
     9dc:	6e555f48 	cdpvs	15, 5, cr5, cr5, cr8, {2}
     9e0:	6b636f6c 	blvs	18dc798 <__Stack_Size+0x18dc398>
     9e4:	0002bf00 	andeq	fp, r2, r0, lsl #30
     9e8:	414c4600 	cmpmi	ip, r0, lsl #12
     9ec:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3
     9f0:	006b636f 	rsbeq	r6, fp, pc, ror #6
     9f4:	000002d2 	ldrdeq	r0, [r0], -r2
     9f8:	53414c46 	movtpl	r4, #7238	; 0x1c46
     9fc:	65475f48 	strbvs	r5, [r7, #-3912]
     a00:	65735574 	ldrbvs	r5, [r3, #-1396]!
     a04:	74704f72 	ldrbtvc	r4, [r0], #-3954
     a08:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     a0c:	00657479 	rsbeq	r7, r5, r9, ror r4
     a10:	000002ea 	andeq	r0, r0, sl, ror #5
     a14:	53414c46 	movtpl	r4, #7238	; 0x1c46
     a18:	65475f48 	strbvs	r5, [r7, #-3912]
     a1c:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     a20:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
     a24:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     a28:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a2c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     a30:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     a34:	02006574 	andeq	r6, r0, #486539264	; 0x1d000000
     a38:	46000003 	strmi	r0, [r0], -r3
     a3c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     a40:	7465475f 	strbtvc	r4, [r5], #-1887
     a44:	64616552 	strbtvs	r6, [r1], #-1362
     a48:	5074754f 	rsbspl	r7, r4, pc, asr #10
     a4c:	65746f72 	ldrbvs	r6, [r4, #-3954]!
     a50:	6f697463 	svcvs	0x00697463
     a54:	6174536e 	cmnvs	r4, lr, ror #6
     a58:	00737574 	rsbseq	r7, r3, r4, ror r5
     a5c:	0000032b 	andeq	r0, r0, fp, lsr #6
     a60:	53414c46 	movtpl	r4, #7238	; 0x1c46
     a64:	65475f48 	strbvs	r5, [r7, #-3912]
     a68:	65725074 	ldrbvs	r5, [r2, #-116]!
     a6c:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     a70:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     a74:	53726566 	cmnpl	r2, #427819008	; 0x19800000
     a78:	75746174 	ldrbvc	r6, [r4, #-372]!
     a7c:	03540073 	cmpeq	r4, #115	; 0x73
     a80:	4c460000 	marmi	acc0, r0, r6
     a84:	5f485341 	svcpl	0x00485341
     a88:	6f435449 	svcvs	0x00435449
     a8c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     a90:	00038900 	andeq	r8, r3, r0, lsl #18
     a94:	414c4600 	cmpmi	ip, r0, lsl #12
     a98:	475f4853 	undefined
     a9c:	6c467465 	cfstrdvs	mvd7, [r6], {101}
     aa0:	74536761 	ldrbvc	r6, [r3], #-1889
     aa4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     aa8:	0003c600 	andeq	ip, r3, r0, lsl #12
     aac:	414c4600 	cmpmi	ip, r0, lsl #12
     ab0:	435f4853 	cmpmi	pc, #5439488	; 0x530000
     ab4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     ab8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     abc:	0003ed00 	andeq	lr, r3, r0, lsl #26
     ac0:	414c4600 	cmpmi	ip, r0, lsl #12
     ac4:	475f4853 	undefined
     ac8:	74537465 	ldrbvc	r7, [r3], #-1125
     acc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     ad0:	00040a00 	andeq	r0, r4, r0, lsl #20
     ad4:	414c4600 	cmpmi	ip, r0, lsl #12
     ad8:	575f4853 	undefined
     adc:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
     ae0:	614c726f 	cmpvs	ip, pc, ror #4
     ae4:	704f7473 	subvc	r7, pc, r3, ror r4
     ae8:	74617265 	strbtvc	r7, [r1], #-613
     aec:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     af0:	0000049d 	muleq	r0, sp, r4
     af4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     af8:	73555f48 	cmpvc	r5, #288	; 0x120
     afc:	704f7265 	subvc	r7, pc, r5, ror #4
     b00:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     b04:	65747942 	ldrbvs	r7, [r4, #-2370]!
     b08:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     b0c:	fc006769 	stc2	7, cr6, [r0], {105}
     b10:	46000004 	strmi	r0, [r0], -r4
     b14:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     b18:	6165525f 	cmnvs	r5, pc, asr r2
     b1c:	74754f64 	ldrbtvc	r4, [r5], #-3940
     b20:	746f7250 	strbtvc	r7, [pc], #592	; b28 <__Stack_Size+0x728>
     b24:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     b28:	3b006e6f 	blcc	1c4ec <__Stack_Size+0x1c0ec>
     b2c:	46000005 	strmi	r0, [r0], -r5
     b30:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     b34:	616e455f 	cmnvs	lr, pc, asr r5
     b38:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
     b3c:	65746972 	ldrbvs	r6, [r4, #-2418]!
     b40:	746f7250 	strbtvc	r7, [pc], #592	; b48 <__Stack_Size+0x748>
     b44:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     b48:	ba006e6f 	blt	1c50c <__Stack_Size+0x1c10c>
     b4c:	46000005 	strmi	r0, [r0], -r5
     b50:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     b54:	6f72505f 	svcvs	0x0072505f
     b58:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
     b5c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     b60:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     b64:	61446574 	cmpvs	r4, r4, ror r5
     b68:	09006174 	stmdbeq	r0, {r2, r4, r5, r6, r8, sp, lr}
     b6c:	46000006 	strmi	r0, [r0], -r6
     b70:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     b74:	6f72505f 	svcvs	0x0072505f
     b78:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
     b7c:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
     b80:	64726f57 	ldrbtvs	r6, [r2], #-3927
     b84:	00065800 	andeq	r5, r6, r0, lsl #16
     b88:	414c4600 	cmpmi	ip, r0, lsl #12
     b8c:	505f4853 	subspl	r4, pc, r3, asr r8
     b90:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     b94:	6f576d61 	svcvs	0x00576d61
     b98:	a7006472 	smlsdxge	r0, r2, r4, r6
     b9c:	46000006 	strmi	r0, [r0], -r6
     ba0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ba4:	6172455f 	cmnvs	r2, pc, asr r5
     ba8:	704f6573 	subvc	r6, pc, r3, ror r5
     bac:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     bb0:	65747942 	ldrbvs	r7, [r4, #-2370]!
     bb4:	06d40073 	undefined
     bb8:	4c460000 	marmi	acc0, r0, r6
     bbc:	5f485341 	svcpl	0x00485341
     bc0:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     bc4:	6c6c4165 	stfvse	f4, [ip], #-404
     bc8:	65676150 	strbvs	r6, [r7, #-336]!
     bcc:	07010073 	smlsdxeq	r1, r3, r0, r0
     bd0:	4c460000 	marmi	acc0, r0, r6
     bd4:	5f485341 	svcpl	0x00485341
     bd8:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     bdc:	67615065 	strbvs	r5, [r1, -r5, rrx]!
     be0:	00000065 	andeq	r0, r0, r5, rrx
     be4:	01770000 	cmneq	r7, r0
     be8:	00020000 	andeq	r0, r2, r0
     bec:	00001fe9 	andeq	r1, r0, r9, ror #31
     bf0:	00000648 	andeq	r0, r0, r8, asr #12
     bf4:	0000022b 	andeq	r0, r0, fp, lsr #4
     bf8:	4f495047 	svcmi	0x00495047
     bfc:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     c00:	02bb0074 	adcseq	r0, fp, #116	; 0x74
     c04:	50470000 	subpl	r0, r7, r0
     c08:	535f4f49 	cmppl	pc, #292	; 0x124
     c0c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     c10:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
     c14:	02e00074 	rsceq	r0, r0, #116	; 0x74
     c18:	50470000 	subpl	r0, r7, r0
     c1c:	525f4f49 	subspl	r4, pc, #292	; 0x124
     c20:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
     c24:	7475706e 	ldrbtvc	r7, [r5], #-110
     c28:	61746144 	cmnvs	r4, r4, asr #2
     c2c:	00746942 	rsbseq	r6, r4, r2, asr #18
     c30:	00000323 	andeq	r0, r0, r3, lsr #6
     c34:	4f495047 	svcmi	0x00495047
     c38:	6165525f 	cmnvs	r5, pc, asr r2
     c3c:	706e4964 	rsbvc	r4, lr, r4, ror #18
     c40:	61447475 	cmpvs	r4, r5, ror r4
     c44:	50006174 	andpl	r6, r0, r4, ror r1
     c48:	47000003 	strmi	r0, [r0, -r3]
     c4c:	5f4f4950 	svcpl	0x004f4950
     c50:	64616552 	strbtvs	r6, [r1], #-1362
     c54:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     c58:	61447475 	cmpvs	r4, r5, ror r4
     c5c:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
     c60:	03970074 	orrseq	r0, r7, #116	; 0x74
     c64:	50470000 	subpl	r0, r7, r0
     c68:	525f4f49 	subspl	r4, pc, #292	; 0x124
     c6c:	4f646165 	svcmi	0x00646165
     c70:	75707475 	ldrbvc	r7, [r0, #-1141]!
     c74:	74614474 	strbtvc	r4, [r1], #-1140
     c78:	03c40061 	biceq	r0, r4, #97	; 0x61
     c7c:	50470000 	subpl	r0, r7, r0
     c80:	535f4f49 	cmppl	pc, #292	; 0x124
     c84:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     c88:	f9007374 	undefined instruction 0xf9007374
     c8c:	47000003 	strmi	r0, [r0, -r3]
     c90:	5f4f4950 	svcpl	0x004f4950
     c94:	65736552 	ldrbvs	r6, [r3, #-1362]!
     c98:	74694274 	strbtvc	r4, [r9], #-628
     c9c:	042e0073 	strteq	r0, [lr], #-115
     ca0:	50470000 	subpl	r0, r7, r0
     ca4:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
     ca8:	65746972 	ldrbvs	r6, [r4, #-2418]!
     cac:	00746942 	rsbseq	r6, r4, r2, asr #18
     cb0:	00000471 	andeq	r0, r0, r1, ror r4
     cb4:	4f495047 	svcmi	0x00495047
     cb8:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     cbc:	a6006574 	undefined
     cc0:	47000004 	strmi	r0, [r0, -r4]
     cc4:	5f4f4950 	svcpl	0x004f4950
     cc8:	4c6e6950 	stclmi	9, cr6, [lr], #-320
     ccc:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     cd0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     cd4:	04e90067 	strbteq	r0, [r9], #103
     cd8:	50470000 	subpl	r0, r7, r0
     cdc:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; fffffd9b <SCS_BASE+0x1fff1d9b>
     ce0:	746e6576 	strbtvc	r6, [lr], #-1398
     ce4:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     ce8:	6f437475 	svcvs	0x00437475
     cec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     cf0:	00053000 	andeq	r3, r5, r0
     cf4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     cf8:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
     cfc:	4f746e65 	svcmi	0x00746e65
     d00:	75707475 	ldrbvc	r7, [r0, #-1141]!
     d04:	646d4374 	strbtvs	r4, [sp], #-884
     d08:	00055700 	andeq	r5, r5, r0, lsl #14
     d0c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     d10:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     d14:	6d65526e 	sfmvs	f5, 2, [r5, #-440]!
     d18:	6f437061 	svcvs	0x00437061
     d1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     d20:	0005c600 	andeq	ip, r5, r0, lsl #12
     d24:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     d28:	58455f4f 	stmdapl	r5, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     d2c:	694c4954 	stmdbvs	ip, {r2, r4, r6, r8, fp, lr}^
     d30:	6f43656e 	svcvs	0x0043656e
     d34:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     d38:	00060d00 	andeq	r0, r6, r0, lsl #26
     d3c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     d40:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
     d44:	65444f49 	strbvs	r4, [r4, #-3913]
     d48:	74696e49 	strbtvc	r6, [r9], #-3657
     d4c:	00062200 	andeq	r2, r6, r0, lsl #4
     d50:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     d54:	65445f4f 	strbvs	r5, [r4, #-3919]
     d58:	74696e49 	strbtvc	r6, [r9], #-3657
     d5c:	00000000 	andeq	r0, r0, r0
     d60:	00035c00 	andeq	r5, r3, r0, lsl #24
     d64:	31000200 	tstcc	r0, r0, lsl #4
     d68:	e7000026 	str	r0, [r0, -r6, lsr #32]
     d6c:	10000008 	andne	r0, r0, r8
     d70:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
     d74:	5f434956 	svcpl	0x00434956
     d78:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     d7c:	35007469 	strcc	r7, [r0, #-1129]
     d80:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
     d84:	5f434956 	svcpl	0x00434956
     d88:	44424353 	strbmi	r4, [r2], #-851
     d8c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     d90:	03580074 	cmpeq	r8, #116	; 0x74
     d94:	564e0000 	strbpl	r0, [lr], -r0
     d98:	505f4349 	subspl	r4, pc, r9, asr #6
     d9c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     da0:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
     da4:	70756f72 	rsbsvc	r6, r5, r2, ror pc
     da8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     dac:	7f006769 	svcvc	0x00006769
     db0:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
     db4:	5f434956 	svcpl	0x00434956
     db8:	74696e49 	strbtvc	r6, [r9], #-3657
     dbc:	0003f100 	andeq	pc, r3, r0, lsl #2
     dc0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     dc4:	74535f43 	ldrbvc	r5, [r3], #-3907
     dc8:	74637572 	strbtvc	r7, [r3], #-1394
     dcc:	74696e49 	strbtvc	r6, [r9], #-3657
     dd0:	00041600 	andeq	r1, r4, r0, lsl #12
     dd4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     dd8:	65475f43 	strbvs	r5, [r7, #-3907]
     ddc:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
     de0:	746e6572 	strbtvc	r6, [lr], #-1394
     de4:	646e6550 	strbtvs	r6, [lr], #-1360
     de8:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
     dec:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     df0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     df4:	042e006c 	strteq	r0, [lr], #-108
     df8:	564e0000 	strbpl	r0, [lr], -r0
     dfc:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
     e00:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
     e04:	61684351 	cmnvs	r8, r1, asr r3
     e08:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     e0c:	646e6550 	strbtvs	r6, [lr], #-1360
     e10:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     e14:	74537469 	ldrbvc	r7, [r3], #-1129
     e18:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     e1c:	00047500 	andeq	r7, r4, r0, lsl #10
     e20:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     e24:	65535f43 	ldrbvs	r5, [r3, #-3907]
     e28:	51524974 	cmppl	r2, r4, ror r9
     e2c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     e30:	506c656e 	rsbpl	r6, ip, lr, ror #10
     e34:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     e38:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     e3c:	049c0074 	ldreq	r0, [ip], #116
     e40:	564e0000 	strbpl	r0, [lr], -r0
     e44:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     e48:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     e4c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     e50:	6e6e6168 	powvsez	f6, f6, #0.0
     e54:	65506c65 	ldrbvs	r6, [r0, #-3173]
     e58:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     e5c:	74694267 	strbtvc	r4, [r9], #-615
     e60:	0004c500 	andeq	ip, r4, r0, lsl #10
     e64:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     e68:	65475f43 	strbvs	r5, [r7, #-3907]
     e6c:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
     e70:	746e6572 	strbtvc	r6, [lr], #-1394
     e74:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
     e78:	61486576 	cmpvs	r8, r6, ror r5
     e7c:	656c646e 	strbvs	r6, [ip, #-1134]!
     e80:	04dd0072 	ldrbeq	r0, [sp], #114
     e84:	564e0000 	strbpl	r0, [lr], -r0
     e88:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
     e8c:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
     e90:	61684351 	cmnvs	r8, r1, asr r3
     e94:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     e98:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
     e9c:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
     ea0:	61745374 	cmnvs	r4, r4, ror r3
     ea4:	00737574 	rsbseq	r7, r3, r4, ror r5
     ea8:	00000524 	andeq	r0, r0, r4, lsr #10
     eac:	4349564e 	movtmi	r5, #38478	; 0x964e
     eb0:	7465475f 	strbtvc	r4, [r5], #-1887
     eb4:	49555043 	ldmdbmi	r5, {r0, r1, r6, ip, lr}^
     eb8:	053c0044 	ldreq	r0, [ip, #-68]!
     ebc:	564e0000 	strbpl	r0, [lr], -r0
     ec0:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     ec4:	65567465 	ldrbvs	r7, [r6, #-1125]
     ec8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     ecc:	6c626154 	stfvse	f6, [r2], #-336
     ed0:	05730065 	ldrbeq	r0, [r3, #-101]!
     ed4:	564e0000 	strbpl	r0, [lr], -r0
     ed8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
     edc:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
     ee0:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
     ee4:	65747379 	ldrbvs	r7, [r4, #-889]!
     ee8:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
     eec:	87007465 	strhi	r7, [r0, -r5, ror #8]
     ef0:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
     ef4:	5f434956 	svcpl	0x00434956
     ef8:	656e6547 	strbvs	r6, [lr, #-1351]!
     efc:	65746172 	ldrbvs	r6, [r4, #-370]!
     f00:	65726f43 	ldrbvs	r6, [r2, #-3907]!
     f04:	65736552 	ldrbvs	r6, [r3, #-1362]!
     f08:	059b0074 	ldreq	r0, [fp, #116]
     f0c:	564e0000 	strbpl	r0, [lr], -r0
     f10:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     f14:	65747379 	ldrbvs	r7, [r4, #-889]!
     f18:	43504c6d 	cmpmi	r0, #27904	; 0x6d00
     f1c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f20:	05d00067 	ldrbeq	r0, [r0, #103]
     f24:	564e0000 	strbpl	r0, [lr], -r0
     f28:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     f2c:	65747379 	ldrbvs	r7, [r4, #-889]!
     f30:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
     f34:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     f38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f3c:	15006769 	strne	r6, [r0, #-1897]
     f40:	4e000006 	cdpmi	0, 0, cr0, cr0, cr6, {0}
     f44:	5f434956 	svcpl	0x00434956
     f48:	74737953 	ldrbtvc	r7, [r3], #-2387
     f4c:	61486d65 	cmpvs	r8, r5, ror #26
     f50:	656c646e 	strbvs	r6, [ip, #-1134]!
     f54:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
     f58:	7469726f 	strbtvc	r7, [r9], #-623
     f5c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
     f60:	00676966 	rsbeq	r6, r7, r6, ror #18
     f64:	00000698 	muleq	r0, r8, r6
     f68:	4349564e 	movtmi	r5, #38478	; 0x964e
     f6c:	7465475f 	strbtvc	r4, [r5], #-1887
     f70:	74737953 	ldrbtvc	r7, [r3], #-2387
     f74:	61486d65 	cmpvs	r8, r5, ror #26
     f78:	656c646e 	strbvs	r6, [ip, #-1134]!
     f7c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
     f80:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     f84:	53746942 	cmnpl	r4, #1081344	; 0x108000
     f88:	75746174 	ldrbvc	r6, [r4, #-372]!
     f8c:	06ed0073 	uxtabeq	r0, sp, r3
     f90:	564e0000 	strbpl	r0, [lr], -r0
     f94:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     f98:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
     f9c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
     fa0:	646e6148 	strbtvs	r6, [lr], #-328
     fa4:	5072656c 	rsbspl	r6, r2, ip, ror #10
     fa8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     fac:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     fb0:	07220074 	undefined
     fb4:	564e0000 	strbpl	r0, [lr], -r0
     fb8:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     fbc:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     fc0:	74737953 	ldrbtvc	r7, [r3], #-2387
     fc4:	61486d65 	cmpvs	r8, r5, ror #26
     fc8:	656c646e 	strbvs	r6, [ip, #-1134]!
     fcc:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
     fd0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     fd4:	00746942 	rsbseq	r6, r4, r2, asr #18
     fd8:	00000757 	andeq	r0, r0, r7, asr r7
     fdc:	4349564e 	movtmi	r5, #38478	; 0x964e
     fe0:	7465475f 	strbtvc	r4, [r5], #-1887
     fe4:	74737953 	ldrbtvc	r7, [r3], #-2387
     fe8:	61486d65 	cmpvs	r8, r5, ror #26
     fec:	656c646e 	strbvs	r6, [ip, #-1134]!
     ff0:	74634172 	strbtvc	r4, [r3], #-370
     ff4:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
     ff8:	74537469 	ldrbvc	r7, [r3], #-1129
     ffc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1000:	0007aa00 	andeq	sl, r7, r0, lsl #20
    1004:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1008:	65475f43 	strbvs	r5, [r7, #-3907]
    100c:	75614674 	strbvc	r4, [r1, #-1652]!
    1010:	6148746c 	cmpvs	r8, ip, ror #8
    1014:	656c646e 	strbvs	r6, [ip, #-1134]!
    1018:	756f5372 	strbvc	r5, [pc, #-882]!	; cae <__Stack_Size+0x8ae>
    101c:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    1020:	00080700 	andeq	r0, r8, r0, lsl #14
    1024:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1028:	65475f43 	strbvs	r5, [r7, #-3907]
    102c:	75614674 	strbvc	r4, [r1, #-1652]!
    1030:	6441746c 	strbvs	r7, [r1], #-1132
    1034:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    1038:	08500073 	ldmdaeq	r0, {r0, r1, r4, r5, r6}^
    103c:	564e0000 	strbpl	r0, [lr], -r0
    1040:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1044:	41427465 	cmpmi	r2, r5, ror #8
    1048:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    104c:	08690049 	stmdaeq	r9!, {r0, r3, r6}^
    1050:	564e0000 	strbpl	r0, [lr], -r0
    1054:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    1058:	50455341 	subpl	r5, r5, r1, asr #6
    105c:	4f434952 	svcmi	0x00434952
    1060:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    1064:	00089200 	andeq	r9, r8, r0, lsl #4
    1068:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    106c:	45525f43 	ldrbmi	r5, [r2, #-3907]
    1070:	46544553 	undefined
    1074:	544c5541 	strbpl	r5, [ip], #-1345
    1078:	4b53414d 	blmi	14d15b4 <__Stack_Size+0x14d11b4>
    107c:	0008a700 	andeq	sl, r8, r0, lsl #14
    1080:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1084:	45535f43 	ldrbmi	r5, [r3, #-3907]
    1088:	55414654 	strbpl	r4, [r1, #-1620]
    108c:	414d544c 	cmpmi	sp, ip, asr #8
    1090:	bc004b53 	stclt	11, cr4, [r0], {83}
    1094:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    1098:	5f434956 	svcpl	0x00434956
    109c:	45534552 	ldrbmi	r4, [r3, #-1362]
    10a0:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    10a4:	4b53414d 	blmi	14d15e0 <__Stack_Size+0x14d11e0>
    10a8:	0008d100 	andeq	sp, r8, r0, lsl #2
    10ac:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    10b0:	45535f43 	ldrbmi	r5, [r3, #-3907]
    10b4:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    10b8:	4b53414d 	blmi	14d15f4 <__Stack_Size+0x14d11f4>
    10bc:	00000000 	andeq	r0, r0, r0
    10c0:	0000c700 	andeq	ip, r0, r0, lsl #14
    10c4:	18000200 	stmdane	r0, {r9}
    10c8:	4700002f 	strmi	r0, [r0, -pc, lsr #32]
    10cc:	d3000002 	movwle	r0, #2	; 0x2
    10d0:	50000000 	andpl	r0, r0, r0
    10d4:	425f5257 	subsmi	r5, pc, #1879048197	; 0x70000005
    10d8:	756b6361 	strbvc	r6, [fp, #-865]!
    10dc:	63634170 	cmnvs	r3, #28	; 0x1c
    10e0:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
    10e4:	f800646d 	undefined instruction 0xf800646d
    10e8:	50000000 	andpl	r0, r0, r0
    10ec:	505f5257 	subspl	r5, pc, r7, asr r2
    10f0:	6d434456 	cfstrdvs	mvd4, [r3, #-344]
    10f4:	011d0064 	tsteq	sp, r4, rrx
    10f8:	57500000 	ldrbpl	r0, [r0, -r0]
    10fc:	56505f52 	usubaddxpl	r5, r0, r2
    1100:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    1104:	6f436c65 	svcvs	0x00436c65
    1108:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    110c:	00015300 	andeq	r5, r1, r0, lsl #6
    1110:	52575000 	subspl	r5, r7, #0	; 0x0
    1114:	6b61575f 	blvs	1856e98 <__Stack_Size+0x1856a98>
    1118:	50705565 	rsbspl	r5, r0, r5, ror #10
    111c:	6d436e69 	stclvs	14, cr6, [r3, #-420]
    1120:	01780064 	cmneq	r8, r4, rrx
    1124:	57500000 	ldrbpl	r0, [r0, -r0]
    1128:	65475f52 	strbvs	r5, [r7, #-3922]
    112c:	616c4674 	smcvs	50276
    1130:	61745367 	cmnvs	r4, r7, ror #6
    1134:	00737574 	rsbseq	r7, r3, r4, ror r5
    1138:	000001ae 	andeq	r0, r0, lr, lsr #3
    113c:	5f525750 	svcpl	0x00525750
    1140:	61656c43 	cmnvs	r5, r3, asr #24
    1144:	616c4672 	smcvs	50274
    1148:	01d50067 	bicseq	r0, r5, r7, rrx
    114c:	57500000 	ldrbpl	r0, [r0, -r0]
    1150:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
    1154:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    1158:	444e4154 	strbmi	r4, [lr], #-340
    115c:	6f4d5942 	svcvs	0x004d5942
    1160:	ea006564 	b	1a6f8 <__Stack_Size+0x1a2f8>
    1164:	50000001 	andpl	r0, r0, r1
    1168:	455f5257 	ldrbmi	r5, [pc, #-599]	; f19 <__Stack_Size+0xb19>
    116c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1170:	504f5453 	subpl	r5, pc, r3, asr r4
    1174:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1178:	00023100 	andeq	r3, r2, r0, lsl #2
    117c:	52575000 	subspl	r5, r7, #0	; 0x0
    1180:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1184:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1188:	00000000 	andeq	r0, r0, r0
    118c:	000002c0 	andeq	r0, r0, r0, asr #5
    1190:	315f0002 	cmpcc	pc, r2
    1194:	08bd0000 	popeq	{}
    1198:	02140000 	andseq	r0, r4, #0	; 0x0
    119c:	43520000 	cmpmi	r2, #0	; 0x0
    11a0:	65445f43 	strbvs	r5, [r4, #-3907]
    11a4:	74696e49 	strbtvc	r6, [r9], #-3657
    11a8:	00022700 	andeq	r2, r2, r0, lsl #14
    11ac:	43435200 	movtmi	r5, #12800	; 0x3200
    11b0:	4553485f 	ldrbmi	r4, [r3, #-2143]
    11b4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    11b8:	4c006769 	stcmi	7, cr6, [r0], {105}
    11bc:	52000002 	andpl	r0, r0, #2	; 0x2
    11c0:	575f4343 	ldrbpl	r4, [pc, -r3, asr #6]
    11c4:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
    11c8:	5348726f 	movtpl	r7, #33391	; 0x826f
    11cc:	61745345 	cmnvs	r4, r5, asr #6
    11d0:	70557472 	subsvc	r7, r5, r2, ror r4
    11d4:	0002f100 	andeq	pc, r2, r0, lsl #2
    11d8:	43435200 	movtmi	r5, #12800	; 0x3200
    11dc:	6a64415f 	bvs	1911760 <__Stack_Size+0x1911360>
    11e0:	48747375 	ldmdami	r4!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
    11e4:	61434953 	cmpvs	r3, r3, asr r9
    11e8:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    11ec:	6f697461 	svcvs	0x00697461
    11f0:	6c61566e 	stclvs	6, cr5, [r1], #-440
    11f4:	23006575 	movwcs	r6, #1397	; 0x575
    11f8:	52000003 	andpl	r0, r0, #3	; 0x3
    11fc:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1200:	6d434953 	stclvs	9, cr4, [r3, #-332]
    1204:	034a0064 	movteq	r0, #41060	; 0xa064
    1208:	43520000 	cmpmi	r2, #0	; 0x0
    120c:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1210:	6e6f434c 	cdpvs	3, 6, cr4, cr15, cr12, {2}
    1214:	00676966 	rsbeq	r6, r7, r6, ror #18
    1218:	00000391 	muleq	r0, r1, r3
    121c:	5f434352 	svcpl	0x00434352
    1220:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1224:	b800646d 	stmdalt	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    1228:	52000003 	andpl	r0, r0, #3	; 0x3
    122c:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1230:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1234:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1238:	00676966 	rsbeq	r6, r7, r6, ror #18
    123c:	000003f1 	strdeq	r0, [r0], -r1
    1240:	5f434352 	svcpl	0x00434352
    1244:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    1248:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    124c:	756f534b 	strbvc	r5, [pc, #-843]!	; f09 <__Stack_Size+0xb09>
    1250:	00656372 	rsbeq	r6, r5, r2, ror r3
    1254:	00000409 	andeq	r0, r0, r9, lsl #8
    1258:	5f434352 	svcpl	0x00434352
    125c:	4b4c4348 	blmi	1311f84 <__Stack_Size+0x1311b84>
    1260:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1264:	42006769 	andmi	r6, r0, #27525120	; 0x1a40000
    1268:	52000004 	andpl	r0, r0, #4	; 0x4
    126c:	505f4343 	subspl	r4, pc, r3, asr #6
    1270:	314b4c43 	cmpcc	fp, r3, asr #24
    1274:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1278:	7b006769 	blvc	1b024 <__Stack_Size+0x1ac24>
    127c:	52000004 	andpl	r0, r0, #4	; 0x4
    1280:	505f4343 	subspl	r4, pc, r3, asr #6
    1284:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    1288:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    128c:	b0006769 	andlt	r6, r0, r9, ror #14
    1290:	52000004 	andpl	r0, r0, #4	; 0x4
    1294:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
    1298:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    129c:	00676966 	rsbeq	r6, r7, r6, ror #18
    12a0:	000004e5 	andeq	r0, r0, r5, ror #9
    12a4:	5f434352 	svcpl	0x00434352
    12a8:	43425355 	movtmi	r5, #9045	; 0x2355
    12ac:	6f434b4c 	svcvs	0x00434b4c
    12b0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    12b4:	00050c00 	andeq	r0, r5, r0, lsl #24
    12b8:	43435200 	movtmi	r5, #12800	; 0x3200
    12bc:	4344415f 	movtmi	r4, #16735	; 0x415f
    12c0:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    12c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    12c8:	05450067 	strbeq	r0, [r5, #-103]
    12cc:	43520000 	cmpmi	r2, #0	; 0x0
    12d0:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    12d4:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    12d8:	00676966 	rsbeq	r6, r7, r6, ror #18
    12dc:	0000056c 	andeq	r0, r0, ip, ror #10
    12e0:	5f434352 	svcpl	0x00434352
    12e4:	4349534c 	movtmi	r5, #37708	; 0x934c
    12e8:	9300646d 	movwls	r6, #1133	; 0x46d
    12ec:	52000005 	andpl	r0, r0, #5	; 0x5
    12f0:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    12f4:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    12f8:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    12fc:	00676966 	rsbeq	r6, r7, r6, ror #18
    1300:	000005bc 	strheq	r0, [r0], -ip
    1304:	5f434352 	svcpl	0x00434352
    1308:	43435452 	movtmi	r5, #13394	; 0x3452
    130c:	6d434b4c 	vstrvs	d20, [r3, #-304]
    1310:	05e30064 	strbeq	r0, [r3, #100]!
    1314:	43520000 	cmpmi	r2, #0	; 0x0
    1318:	65475f43 	strbvs	r5, [r7, #-3907]
    131c:	6f6c4374 	svcvs	0x006c4374
    1320:	46736b63 	ldrbtmi	r6, [r3], -r3, ror #22
    1324:	00716572 	rsbseq	r6, r1, r2, ror r5
    1328:	0000064a 	andeq	r0, r0, sl, asr #12
    132c:	5f434352 	svcpl	0x00434352
    1330:	50424841 	subpl	r4, r2, r1, asr #16
    1334:	70697265 	rsbvc	r7, r9, r5, ror #4
    1338:	6f6c4368 	svcvs	0x006c4368
    133c:	6d436b63 	vstrvs	d22, [r3, #-396]
    1340:	067f0064 	ldrbteq	r0, [pc], -r4, rrx
    1344:	43520000 	cmpmi	r2, #0	; 0x0
    1348:	50415f43 	subpl	r5, r1, r3, asr #30
    134c:	65503242 	ldrbvs	r3, [r0, #-578]
    1350:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1354:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1358:	646d436b 	strbtvs	r4, [sp], #-875
    135c:	0006b400 	andeq	fp, r6, r0, lsl #8
    1360:	43435200 	movtmi	r5, #12800	; 0x3200
    1364:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1368:	72655031 	rsbvc	r5, r5, #49	; 0x31
    136c:	43687069 	cmnmi	r8, #105	; 0x69
    1370:	6b636f6c 	blvs	18dd128 <__Stack_Size+0x18dcd28>
    1374:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1378:	000006e9 	andeq	r0, r0, r9, ror #13
    137c:	5f434352 	svcpl	0x00434352
    1380:	32425041 	subcc	r5, r2, #65	; 0x41
    1384:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1388:	65526870 	ldrbvs	r6, [r2, #-2160]
    138c:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1390:	1e00646d 	cdpne	4, 0, cr6, cr0, cr13, {3}
    1394:	52000007 	andpl	r0, r0, #7	; 0x7
    1398:	415f4343 	cmpmi	pc, r3, asr #6
    139c:	50314250 	eorspl	r4, r1, r0, asr r2
    13a0:	70697265 	rsbvc	r7, r9, r5, ror #4
    13a4:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    13a8:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    13ac:	07530064 	ldrbeq	r0, [r3, -r4, rrx]
    13b0:	43520000 	cmpmi	r2, #0	; 0x0
    13b4:	61425f43 	cmpvs	r2, r3, asr #30
    13b8:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    13bc:	65736552 	ldrbvs	r6, [r3, #-1362]!
    13c0:	646d4374 	strbtvs	r4, [sp], #-884
    13c4:	00077a00 	andeq	r7, r7, r0, lsl #20
    13c8:	43435200 	movtmi	r5, #12800	; 0x3200
    13cc:	6f6c435f 	svcvs	0x006c435f
    13d0:	65536b63 	ldrbvs	r6, [r3, #-2915]
    13d4:	69727563 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^
    13d8:	79537974 	ldmdbvc	r3, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^
    13dc:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    13e0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    13e4:	000007a1 	andeq	r0, r0, r1, lsr #15
    13e8:	5f434352 	svcpl	0x00434352
    13ec:	434f434d 	movtmi	r4, #62285	; 0xf34d
    13f0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    13f4:	07c80067 	strbeq	r0, [r8, r7, rrx]
    13f8:	43520000 	cmpmi	r2, #0	; 0x0
    13fc:	65475f43 	strbvs	r5, [r7, #-3907]
    1400:	616c4674 	smcvs	50276
    1404:	61745367 	cmnvs	r4, r7, ror #6
    1408:	00737574 	rsbseq	r7, r3, r4, ror r5
    140c:	000007fc 	strdeq	r0, [r0], -ip
    1410:	5f434352 	svcpl	0x00434352
    1414:	61656c43 	cmnvs	r5, r3, asr #24
    1418:	616c4672 	smcvs	50274
    141c:	08100067 	ldmdaeq	r0, {r0, r1, r2, r5, r6}
    1420:	43520000 	cmpmi	r2, #0	; 0x0
    1424:	65475f43 	strbvs	r5, [r7, #-3907]
    1428:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    142c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1430:	08490073 	stmdaeq	r9, {r0, r1, r4, r5, r6}^
    1434:	43520000 	cmpmi	r2, #0	; 0x0
    1438:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    143c:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1440:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    1444:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1448:	00746942 	rsbseq	r6, r4, r2, asr #18
    144c:	00000000 	andeq	r0, r0, r0
    1450:	0000009d 	muleq	r0, sp, r0
    1454:	3a1c0002 	bcc	701464 <__Stack_Size+0x701064>
    1458:	01ef0000 	mvneq	r0, r0
    145c:	00f70000 	rscseq	r0, r7, r0
    1460:	79530000 	ldmdbvc	r3, {}^
    1464:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1468:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    146c:	756f534b 	strbvc	r5, [pc, #-843]!	; 1129 <__Stack_Size+0xd29>
    1470:	43656372 	cmnmi	r5, #-939524095	; 0xc8000001
    1474:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1478:	011c0067 	tsteq	ip, r7, rrx
    147c:	79530000 	ldmdbvc	r3, {}^
    1480:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1484:	65535f6b 	ldrbvs	r5, [r3, #-3947]
    1488:	6c655274 	sfmvs	f5, 2, [r5], #-464
    148c:	0064616f 	rsbeq	r6, r4, pc, ror #2
    1490:	00000141 	andeq	r0, r0, r1, asr #2
    1494:	54737953 	ldrbtpl	r7, [r3], #-2387
    1498:	5f6b6369 	svcpl	0x006b6369
    149c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    14a0:	43726574 	cmnmi	r2, #486539264	; 0x1d000000
    14a4:	6600646d 	strvs	r6, [r0], -sp, ror #8
    14a8:	53000001 	movwpl	r0, #1	; 0x1
    14ac:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    14b0:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    14b4:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    14b8:	00676966 	rsbeq	r6, r7, r6, ror #18
    14bc:	0000018b 	andeq	r0, r0, fp, lsl #3
    14c0:	54737953 	ldrbtpl	r7, [r3], #-2387
    14c4:	5f6b6369 	svcpl	0x006b6369
    14c8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    14cc:	746e756f 	strbtvc	r7, [lr], #-1391
    14d0:	a2007265 	andge	r7, r0, #1342177286	; 0x50000006
    14d4:	53000001 	movwpl	r0, #1	; 0x1
    14d8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    14dc:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    14e0:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    14e4:	74536761 	ldrbvc	r6, [r3], #-1889
    14e8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    14ec:	00000000 	andeq	r0, r0, r0
    14f0:	0007ac00 	andeq	sl, r7, r0, lsl #24
    14f4:	0b000200 	bleq	1cfc <__Stack_Size+0x18fc>
    14f8:	4900003c 	stmdbmi	r0, {r2, r3, r4, r5}
    14fc:	78000021 	stmdavc	r0, {r0, r5}
    1500:	54000007 	strpl	r0, [r0], #-7
    1504:	545f4d49 	ldrbpl	r4, [pc], #3401	; 150c <__Stack_Size+0x110c>
    1508:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    150c:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    1510:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1514:	000007b6 	strheq	r0, [r0], -r6
    1518:	5f4d4954 	svcpl	0x004d4954
    151c:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1520:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1524:	00000821 	andeq	r0, r0, r1, lsr #16
    1528:	5f4d4954 	svcpl	0x004d4954
    152c:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1530:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1534:	0000088c 	andeq	r0, r0, ip, lsl #17
    1538:	5f4d4954 	svcpl	0x004d4954
    153c:	4933434f 	ldmdbmi	r3!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1540:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1544:	000008f7 	strdeq	r0, [r0], -r7
    1548:	5f4d4954 	svcpl	0x004d4954
    154c:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1550:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1554:	00000962 	andeq	r0, r0, r2, ror #18
    1558:	5f4d4954 	svcpl	0x004d4954
    155c:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    1560:	2e007469 	cdpcs	4, 0, cr7, cr0, cr9, {3}
    1564:	5400000b 	strpl	r0, [r0], #-11
    1568:	505f4d49 	subspl	r4, pc, r9, asr #26
    156c:	43494d57 	movtmi	r4, #40279	; 0x9d57
    1570:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1574:	0d170067 	ldceq	0, cr0, [r7, #-412]
    1578:	49540000 	ldmdbmi	r4, {}^
    157c:	44425f4d 	strbmi	r5, [r2], #-3917
    1580:	6f435254 	svcvs	0x00435254
    1584:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1588:	000d5200 	andeq	r5, sp, r0, lsl #4
    158c:	4d495400 	cfstrdmi	mvd5, [r9]
    1590:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    1594:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    1598:	72745365 	rsbsvc	r5, r4, #-1811939327	; 0x94000001
    159c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    15a0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    15a4:	00000d79 	andeq	r0, r0, r9, ror sp
    15a8:	5f4d4954 	svcpl	0x004d4954
    15ac:	7453434f 	ldrbvc	r4, [r3], #-847
    15b0:	74637572 	strbtvc	r7, [r3], #-1394
    15b4:	74696e49 	strbtvc	r6, [r9], #-3657
    15b8:	000da000 	andeq	sl, sp, r0
    15bc:	4d495400 	cfstrdmi	mvd5, [r9]
    15c0:	5343495f 	movtpl	r4, #14687	; 0x395f
    15c4:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    15c8:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    15cc:	0dc70074 	stcleq	0, cr0, [r7, #464]
    15d0:	49540000 	ldmdbmi	r4, {}^
    15d4:	44425f4d 	strbmi	r5, [r2], #-3917
    15d8:	74535254 	ldrbvc	r5, [r3], #-596
    15dc:	74637572 	strbtvc	r7, [r3], #-1394
    15e0:	74696e49 	strbtvc	r6, [r9], #-3657
    15e4:	000dee00 	andeq	lr, sp, r0, lsl #28
    15e8:	4d495400 	cfstrdmi	mvd5, [r9]
    15ec:	646d435f 	strbtvs	r4, [sp], #-863
    15f0:	000e2300 	andeq	r2, lr, r0, lsl #6
    15f4:	4d495400 	cfstrdmi	mvd5, [r9]
    15f8:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    15fc:	4d57506c 	ldclmi	0, cr5, [r7, #-432]
    1600:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1604:	00737475 	rsbseq	r7, r3, r5, ror r4
    1608:	00000e58 	andeq	r0, r0, r8, asr lr
    160c:	5f4d4954 	svcpl	0x004d4954
    1610:	6f435449 	svcvs	0x00435449
    1614:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1618:	000e9b00 	andeq	r9, lr, r0, lsl #22
    161c:	4d495400 	cfstrdmi	mvd5, [r9]
    1620:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    1624:	74617265 	strbtvc	r7, [r1], #-613
    1628:	65764565 	ldrbvs	r4, [r6, #-1381]!
    162c:	d000746e 	andle	r7, r0, lr, ror #8
    1630:	5400000e 	strpl	r0, [r0], #-14
    1634:	445f4d49 	ldrbmi	r4, [pc], #3401	; 163c <__Stack_Size+0x123c>
    1638:	6f43414d 	svcvs	0x0043414d
    163c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1640:	000f1500 	andeq	r1, pc, r0, lsl #10
    1644:	4d495400 	cfstrdmi	mvd5, [r9]
    1648:	414d445f 	cmpmi	sp, pc, asr r4
    164c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1650:	00000f58 	andeq	r0, r0, r8, asr pc
    1654:	5f4d4954 	svcpl	0x004d4954
    1658:	65746e49 	ldrbvs	r6, [r4, #-3657]!
    165c:	6c616e72 	stclvs	14, cr6, [r1], #-456
    1660:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1664:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1668:	00676966 	rsbeq	r6, r7, r6, ror #18
    166c:	00000f7f 	andeq	r0, r0, pc, ror pc
    1670:	5f4d4954 	svcpl	0x004d4954
    1674:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    1678:	65747845 	ldrbvs	r7, [r4, #-2117]!
    167c:	6c616e72 	stclvs	14, cr6, [r1], #-456
    1680:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1684:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1688:	00676966 	rsbeq	r6, r7, r6, ror #18
    168c:	00000fe4 	andeq	r0, r0, r4, ror #31
    1690:	5f4d4954 	svcpl	0x004d4954
    1694:	45784954 	ldrbmi	r4, [r8, #-2388]!
    1698:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    169c:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    16a0:	6b636f6c 	blvs	18dd458 <__Stack_Size+0x18dd058>
    16a4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16a8:	f8006769 	undefined instruction 0xf8006769
    16ac:	54000010 	strpl	r0, [r0], #-16
    16b0:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 96f <__Stack_Size+0x56f>
    16b4:	6c435254 	sfmvs	f5, 2, [r3], {84}
    16b8:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    16bc:	3165646f 	cmncc	r5, pc, ror #8
    16c0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16c4:	93006769 	movwls	r6, #1897	; 0x769
    16c8:	54000011 	strpl	r0, [r0], #-17
    16cc:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 98b <__Stack_Size+0x58b>
    16d0:	6c435254 	sfmvs	f5, 2, [r3], {84}
    16d4:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    16d8:	3265646f 	rsbcc	r6, r5, #1862270976	; 0x6f000000
    16dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16e0:	20006769 	andcs	r6, r0, r9, ror #14
    16e4:	54000012 	strpl	r0, [r0], #-18
    16e8:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 9a7 <__Stack_Size+0x5a7>
    16ec:	6f435254 	svcvs	0x00435254
    16f0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16f4:	00125b00 	andseq	r5, r2, r0, lsl #22
    16f8:	4d495400 	cfstrdmi	mvd5, [r9]
    16fc:	6572505f 	ldrbvs	r5, [r2, #-95]!
    1700:	6c616373 	stclvs	3, cr6, [r1], #-460
    1704:	6f437265 	svcvs	0x00437265
    1708:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    170c:	00129e00 	andseq	r9, r2, r0, lsl #28
    1710:	4d495400 	cfstrdmi	mvd5, [r9]
    1714:	756f435f 	strbvc	r4, [pc, #-863]!	; 13bd <__Stack_Size+0xfbd>
    1718:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    171c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1720:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1724:	e5006769 	str	r6, [r0, #-1897]
    1728:	54000012 	strpl	r0, [r0], #-18
    172c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1730:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1734:	706e4974 	rsbvc	r4, lr, r4, ror r9
    1738:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    173c:	65676769 	strbvs	r6, [r7, #-1897]!
    1740:	13120072 	tstne	r2, #114	; 0x72
    1744:	49540000 	ldmdbmi	r4, {}^
    1748:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    174c:	65646f63 	strbvs	r6, [r4, #-3939]!
    1750:	746e4972 	strbtvc	r4, [lr], #-2418
    1754:	61667265 	cmnvs	r6, r5, ror #4
    1758:	6f436563 	svcvs	0x00436563
    175c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1760:	00139500 	andseq	r9, r3, r0, lsl #10
    1764:	4d495400 	cfstrdmi	mvd5, [r9]
    1768:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    176c:	4f646563 	svcmi	0x00646563
    1770:	6f433143 	svcvs	0x00433143
    1774:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1778:	0013dc00 	andseq	sp, r3, r0, lsl #24
    177c:	4d495400 	cfstrdmi	mvd5, [r9]
    1780:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    1784:	4f646563 	svcmi	0x00646563
    1788:	6f433243 	svcvs	0x00433243
    178c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1790:	00142100 	andseq	r2, r4, r0, lsl #2
    1794:	4d495400 	cfstrdmi	mvd5, [r9]
    1798:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    179c:	4f646563 	svcmi	0x00646563
    17a0:	6f433343 	svcvs	0x00433343
    17a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    17a8:	00146800 	andseq	r6, r4, r0, lsl #16
    17ac:	4d495400 	cfstrdmi	mvd5, [r9]
    17b0:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    17b4:	4f646563 	svcmi	0x00646563
    17b8:	6f433443 	svcvs	0x00433443
    17bc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    17c0:	0014ad00 	andseq	sl, r4, r0, lsl #26
    17c4:	4d495400 	cfstrdmi	mvd5, [r9]
    17c8:	5252415f 	subspl	r4, r2, #-1073741801	; 0xc0000017
    17cc:	6c657250 	sfmvs	f7, 2, [r5], #-320
    17d0:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    17d4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17d8:	14e20067 	strbtne	r0, [r2], #103
    17dc:	49540000 	ldmdbmi	r4, {}^
    17e0:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    17e4:	7463656c 	strbtvc	r6, [r3], #-1388
    17e8:	004d4f43 	subeq	r4, sp, r3, asr #30
    17ec:	00001517 	andeq	r1, r0, r7, lsl r5
    17f0:	5f4d4954 	svcpl	0x004d4954
    17f4:	656c6553 	strbvs	r6, [ip, #-1363]!
    17f8:	43437463 	movtmi	r7, #13411	; 0x3463
    17fc:	00414d44 	subeq	r4, r1, r4, asr #26
    1800:	0000154c 	andeq	r1, r0, ip, asr #10
    1804:	5f4d4954 	svcpl	0x004d4954
    1808:	72504343 	subsvc	r4, r0, #201326593	; 0xc000001
    180c:	616f6c65 	cmnvs	pc, r5, ror #24
    1810:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1814:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
    1818:	00158100 	andseq	r8, r5, r0, lsl #2
    181c:	4d495400 	cfstrdmi	mvd5, [r9]
    1820:	31434f5f 	cmpcc	r3, pc, asr pc
    1824:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1828:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    182c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1830:	15c80067 	strbne	r0, [r8, #103]
    1834:	49540000 	ldmdbmi	r4, {}^
    1838:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    183c:	65725032 	ldrbvs	r5, [r2, #-50]!
    1840:	64616f6c 	strbtvs	r6, [r1], #-3948
    1844:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1848:	0d006769 	stceq	7, cr6, [r0, #-420]
    184c:	54000016 	strpl	r0, [r0], #-22
    1850:	4f5f4d49 	svcmi	0x005f4d49
    1854:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    1858:	616f6c65 	cmnvs	pc, r5, ror #24
    185c:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1860:	00676966 	rsbeq	r6, r7, r6, ror #18
    1864:	00001654 	andeq	r1, r0, r4, asr r6
    1868:	5f4d4954 	svcpl	0x004d4954
    186c:	5034434f 	eorspl	r4, r4, pc, asr #6
    1870:	6f6c6572 	svcvs	0x006c6572
    1874:	6f436461 	svcvs	0x00436461
    1878:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    187c:	00169900 	andseq	r9, r6, r0, lsl #18
    1880:	4d495400 	cfstrdmi	mvd5, [r9]
    1884:	31434f5f 	cmpcc	r3, pc, asr pc
    1888:	74736146 	ldrbtvc	r6, [r3], #-326
    188c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1890:	e0006769 	and	r6, r0, r9, ror #14
    1894:	54000016 	strpl	r0, [r0], #-22
    1898:	4f5f4d49 	svcmi	0x005f4d49
    189c:	61463243 	cmpvs	r6, r3, asr #4
    18a0:	6f437473 	svcvs	0x00437473
    18a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    18a8:	00172500 	andseq	r2, r7, r0, lsl #10
    18ac:	4d495400 	cfstrdmi	mvd5, [r9]
    18b0:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    18b4:	74736146 	ldrbtvc	r6, [r3], #-326
    18b8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    18bc:	6c006769 	stcvs	7, cr6, [r0], {105}
    18c0:	54000017 	strpl	r0, [r0], #-23
    18c4:	4f5f4d49 	svcmi	0x005f4d49
    18c8:	61463443 	cmpvs	r6, r3, asr #8
    18cc:	6f437473 	svcvs	0x00437473
    18d0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    18d4:	0017b100 	andseq	fp, r7, r0, lsl #2
    18d8:	4d495400 	cfstrdmi	mvd5, [r9]
    18dc:	656c435f 	strbvs	r4, [ip, #-863]!
    18e0:	434f7261 	movtmi	r7, #62049	; 0xf261
    18e4:	66655231 	undefined
    18e8:	0017f800 	andseq	pc, r7, r0, lsl #16
    18ec:	4d495400 	cfstrdmi	mvd5, [r9]
    18f0:	656c435f 	strbvs	r4, [ip, #-863]!
    18f4:	434f7261 	movtmi	r7, #62049	; 0xf261
    18f8:	66655232 	undefined
    18fc:	00183d00 	andseq	r3, r8, r0, lsl #26
    1900:	4d495400 	cfstrdmi	mvd5, [r9]
    1904:	656c435f 	strbvs	r4, [ip, #-863]!
    1908:	434f7261 	movtmi	r7, #62049	; 0xf261
    190c:	66655233 	undefined
    1910:	00188400 	andseq	r8, r8, r0, lsl #8
    1914:	4d495400 	cfstrdmi	mvd5, [r9]
    1918:	656c435f 	strbvs	r4, [ip, #-863]!
    191c:	434f7261 	movtmi	r7, #62049	; 0xf261
    1920:	66655234 	undefined
    1924:	0018c900 	andseq	ip, r8, r0, lsl #18
    1928:	4d495400 	cfstrdmi	mvd5, [r9]
    192c:	31434f5f 	cmpcc	r3, pc, asr pc
    1930:	616c6f50 	cmnvs	ip, r0, asr pc
    1934:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1938:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    193c:	10006769 	andne	r6, r0, r9, ror #14
    1940:	54000019 	strpl	r0, [r0], #-25
    1944:	4f5f4d49 	svcmi	0x005f4d49
    1948:	504e3143 	subpl	r3, lr, r3, asr #2
    194c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1950:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1954:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1958:	19570067 	ldmdbne	r7, {r0, r1, r2, r5, r6}^
    195c:	49540000 	ldmdbmi	r4, {}^
    1960:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1964:	6c6f5032 	stclvs	0, cr5, [pc], #-200
    1968:	74697261 	strbtvc	r7, [r9], #-609
    196c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1970:	00676966 	rsbeq	r6, r7, r6, ror #18
    1974:	0000199c 	muleq	r0, ip, r9
    1978:	5f4d4954 	svcpl	0x004d4954
    197c:	4e32434f 	cdpmi	3, 3, cr4, cr2, cr15, {2}
    1980:	616c6f50 	cmnvs	ip, r0, asr pc
    1984:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1988:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    198c:	e1006769 	tst	r0, r9, ror #14
    1990:	54000019 	strpl	r0, [r0], #-25
    1994:	4f5f4d49 	svcmi	0x005f4d49
    1998:	6f503343 	svcvs	0x00503343
    199c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    19a0:	6f437974 	svcvs	0x00437974
    19a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19a8:	001a2600 	andseq	r2, sl, r0, lsl #12
    19ac:	4d495400 	cfstrdmi	mvd5, [r9]
    19b0:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    19b4:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    19b8:	74697261 	strbtvc	r7, [r9], #-609
    19bc:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    19c0:	00676966 	rsbeq	r6, r7, r6, ror #18
    19c4:	00001a6b 	andeq	r1, r0, fp, ror #20
    19c8:	5f4d4954 	svcpl	0x004d4954
    19cc:	5034434f 	eorspl	r4, r4, pc, asr #6
    19d0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    19d4:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    19d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    19dc:	1ab00067 	bne	fec01b80 <SCS_BASE+0x1ebf3b80>
    19e0:	49540000 	ldmdbmi	r4, {}^
    19e4:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    19e8:	646d4378 	strbtvs	r4, [sp], #-888
    19ec:	001af500 	andseq	pc, sl, r0, lsl #10
    19f0:	4d495400 	cfstrdmi	mvd5, [r9]
    19f4:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    19f8:	646d434e 	strbtvs	r4, [sp], #-846
    19fc:	001b3a00 	andseq	r3, fp, r0, lsl #20
    1a00:	4d495400 	cfstrdmi	mvd5, [r9]
    1a04:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1a08:	4f746365 	svcmi	0x00746365
    1a0c:	004d7843 	subeq	r7, sp, r3, asr #16
    1a10:	00001b85 	andeq	r1, r0, r5, lsl #23
    1a14:	5f4d4954 	svcpl	0x004d4954
    1a18:	61647055 	qdsubvs	r7, r5, r4
    1a1c:	69446574 	stmdbvs	r4, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1a20:	6c626173 	stfvse	f6, [r2], #-460
    1a24:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1a28:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a2c:	00001bba 	strheq	r1, [r0], -sl
    1a30:	5f4d4954 	svcpl	0x004d4954
    1a34:	61647055 	qdsubvs	r7, r5, r4
    1a38:	65526574 	ldrbvs	r6, [r2, #-1396]
    1a3c:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    1a40:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1a44:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a48:	00001bef 	andeq	r1, r0, pc, ror #23
    1a4c:	5f4d4954 	svcpl	0x004d4954
    1a50:	656c6553 	strbvs	r6, [ip, #-1363]!
    1a54:	61487463 	cmpvs	r8, r3, ror #8
    1a58:	65536c6c 	ldrbvs	r6, [r3, #-3180]
    1a5c:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    1a60:	001c2400 	andseq	r2, ip, r0, lsl #8
    1a64:	4d495400 	cfstrdmi	mvd5, [r9]
    1a68:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1a6c:	4f746365 	svcmi	0x00746365
    1a70:	7550656e 	ldrbvc	r6, [r0, #-1390]
    1a74:	4d65736c 	stclmi	3, cr7, [r5, #-432]!
    1a78:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1a7c:	00001c5b 	andeq	r1, r0, fp, asr ip
    1a80:	5f4d4954 	svcpl	0x004d4954
    1a84:	656c6553 	strbvs	r6, [ip, #-1363]!
    1a88:	754f7463 	strbvc	r7, [pc, #-1123]	; 162d <__Stack_Size+0x122d>
    1a8c:	74757074 	ldrbtvc	r7, [r5], #-116
    1a90:	67697254 	undefined
    1a94:	00726567 	rsbseq	r6, r2, r7, ror #10
    1a98:	00001c92 	muleq	r0, r2, ip
    1a9c:	5f4d4954 	svcpl	0x004d4954
    1aa0:	656c6553 	strbvs	r6, [ip, #-1363]!
    1aa4:	6c537463 	cfldrdvs	mvd7, [r3], {99}
    1aa8:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    1aac:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1ab0:	00001cc9 	andeq	r1, r0, r9, asr #25
    1ab4:	5f4d4954 	svcpl	0x004d4954
    1ab8:	656c6553 	strbvs	r6, [ip, #-1363]!
    1abc:	614d7463 	cmpvs	sp, r3, ror #8
    1ac0:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    1ac4:	76616c53 	undefined
    1ac8:	646f4d65 	strbtvs	r4, [pc], #3429	; 1ad0 <__Stack_Size+0x16d0>
    1acc:	1d000065 	stcne	0, cr0, [r0, #-404]
    1ad0:	49540000 	ldmdbmi	r4, {}^
    1ad4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1ad8:	756f4374 	strbvc	r4, [pc, #-884]!	; 176c <__Stack_Size+0x136c>
    1adc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1ae0:	001d3500 	andseq	r3, sp, r0, lsl #10
    1ae4:	4d495400 	cfstrdmi	mvd5, [r9]
    1ae8:	7465535f 	strbtvc	r5, [r5], #-863
    1aec:	6f747541 	svcvs	0x00747541
    1af0:	6f6c6572 	svcvs	0x006c6572
    1af4:	6a006461 	bvs	1ac80 <__Stack_Size+0x1a880>
    1af8:	5400001d 	strpl	r0, [r0], #-29
    1afc:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b00:	6f437465 	svcvs	0x00437465
    1b04:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1b08:	9f003165 	svcls	0x00003165
    1b0c:	5400001d 	strpl	r0, [r0], #-29
    1b10:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b14:	6f437465 	svcvs	0x00437465
    1b18:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1b1c:	d4003265 	strle	r3, [r0], #-613
    1b20:	5400001d 	strpl	r0, [r0], #-29
    1b24:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b28:	6f437465 	svcvs	0x00437465
    1b2c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1b30:	09003365 	stmdbeq	r0, {r0, r2, r5, r6, r8, r9, ip, sp}
    1b34:	5400001e 	strpl	r0, [r0], #-30
    1b38:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b3c:	6f437465 	svcvs	0x00437465
    1b40:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1b44:	3e003465 	cdpcc	4, 0, cr3, cr0, cr5, {3}
    1b48:	5400001e 	strpl	r0, [r0], #-30
    1b4c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b50:	43497465 	movtmi	r7, #37989	; 0x9465
    1b54:	65725031 	ldrbvs	r5, [r2, #-49]!
    1b58:	6c616373 	stclvs	3, cr6, [r1], #-460
    1b5c:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
    1b60:	5400001e 	strpl	r0, [r0], #-30
    1b64:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b68:	43497465 	movtmi	r7, #37989	; 0x9465
    1b6c:	65725032 	ldrbvs	r5, [r2, #-50]!
    1b70:	6c616373 	stclvs	3, cr6, [r1], #-460
    1b74:	84007265 	strhi	r7, [r0], #-613
    1b78:	5400001e 	strpl	r0, [r0], #-30
    1b7c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b80:	43497465 	movtmi	r7, #37989	; 0x9465
    1b84:	65725033 	ldrbvs	r5, [r2, #-51]!
    1b88:	6c616373 	stclvs	3, cr6, [r1], #-460
    1b8c:	a8007265 	stmdage	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1b90:	5400001e 	strpl	r0, [r0], #-30
    1b94:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b98:	43497465 	movtmi	r7, #37989	; 0x9465
    1b9c:	65725034 	ldrbvs	r5, [r2, #-52]!
    1ba0:	6c616373 	stclvs	3, cr6, [r1], #-460
    1ba4:	ca007265 	bgt	1e540 <__Stack_Size+0x1e140>
    1ba8:	5400001e 	strpl	r0, [r0], #-30
    1bac:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1bb0:	6c437465 	cfstrdvs	mvd7, [r3], {101}
    1bb4:	446b636f 	strbtmi	r6, [fp], #-879
    1bb8:	73697669 	cmnvc	r9, #110100480	; 0x6900000
    1bbc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1bc0:	00001f01 	andeq	r1, r0, r1, lsl #30
    1bc4:	5f4d4954 	svcpl	0x004d4954
    1bc8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1bcc:	75747061 	ldrbvc	r7, [r4, #-97]!
    1bd0:	00316572 	eorseq	r6, r1, r2, ror r5
    1bd4:	00001f2e 	andeq	r1, r0, lr, lsr #30
    1bd8:	5f4d4954 	svcpl	0x004d4954
    1bdc:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1be0:	75747061 	ldrbvc	r7, [r4, #-97]!
    1be4:	00326572 	eorseq	r6, r2, r2, ror r5
    1be8:	00001f5b 	andeq	r1, r0, fp, asr pc
    1bec:	5f4d4954 	svcpl	0x004d4954
    1bf0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1bf4:	75747061 	ldrbvc	r7, [r4, #-97]!
    1bf8:	00336572 	eorseq	r6, r3, r2, ror r5
    1bfc:	00001f88 	andeq	r1, r0, r8, lsl #31
    1c00:	5f4d4954 	svcpl	0x004d4954
    1c04:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1c08:	75747061 	ldrbvc	r7, [r4, #-97]!
    1c0c:	00346572 	eorseq	r6, r4, r2, ror r5
    1c10:	00001fb5 	strheq	r1, [r0], -r5
    1c14:	5f4d4954 	svcpl	0x004d4954
    1c18:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1c1c:	746e756f 	strbtvc	r7, [lr], #-1391
    1c20:	e2007265 	and	r7, r0, #1342177286	; 0x50000006
    1c24:	5400001f 	strpl	r0, [r0], #-31
    1c28:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    1c2c:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    1c30:	61637365 	cmnvs	r3, r5, ror #6
    1c34:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1c38:	0000200f 	andeq	r2, r0, pc
    1c3c:	5f4d4954 	svcpl	0x004d4954
    1c40:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1c44:	5367616c 	cmnpl	r7, #27	; 0x1b
    1c48:	75746174 	ldrbvc	r6, [r4, #-372]!
    1c4c:	20560073 	subscs	r0, r6, r3, ror r0
    1c50:	49540000 	ldmdbmi	r4, {}^
    1c54:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    1c58:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1c5c:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1c60:	0000208d 	andeq	r2, r0, sp, lsl #1
    1c64:	5f4d4954 	svcpl	0x004d4954
    1c68:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1c6c:	61745354 	cmnvs	r4, r4, asr r3
    1c70:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c74:	000020ec 	andeq	r2, r0, ip, ror #1
    1c78:	5f4d4954 	svcpl	0x004d4954
    1c7c:	61656c43 	cmnvs	r5, r3, asr #24
    1c80:	50544972 	subspl	r4, r4, r2, ror r9
    1c84:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1c88:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1c8c:	21230074 	teqcs	r3, r4, ror r0
    1c90:	49540000 	ldmdbmi	r4, {}^
    1c94:	65445f4d 	strbvs	r5, [r4, #-3917]
    1c98:	74696e49 	strbtvc	r6, [r9], #-3657
    1c9c:	00000000 	andeq	r0, r0, r0
    1ca0:	00025b00 	andeq	r5, r2, r0, lsl #22
    1ca4:	54000200 	strpl	r0, [r0], #-512
    1ca8:	5000005d 	andpl	r0, r0, sp, asr r0
    1cac:	b6000009 	strlt	r0, [r0], -r9
    1cb0:	55000002 	strpl	r0, [r0, #-2]
    1cb4:	54524153 	ldrbpl	r4, [r2], #-339
    1cb8:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1cbc:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1cc0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1cc4:	000002e1 	andeq	r0, r0, r1, ror #5
    1cc8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1ccc:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    1cd0:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    1cd4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1cd8:	00000330 	andeq	r0, r0, r0, lsr r3
    1cdc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1ce0:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    1ce4:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    1ce8:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1cec:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1cf0:	03570074 	cmpeq	r7, #116	; 0x74
    1cf4:	53550000 	cmppl	r5, #0	; 0x0
    1cf8:	5f545241 	svcpl	0x00545241
    1cfc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1d00:	0000038c 	andeq	r0, r0, ip, lsl #7
    1d04:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1d08:	54495f54 	strbpl	r5, [r9], #-3924
    1d0c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d10:	0d006769 	stceq	7, cr6, [r0, #-420]
    1d14:	55000004 	strpl	r0, [r0, #-4]
    1d18:	54524153 	ldrbpl	r4, [r2], #-339
    1d1c:	414d445f 	cmpmi	sp, pc, asr r4
    1d20:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1d24:	00000450 	andeq	r0, r0, r0, asr r4
    1d28:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1d2c:	65535f54 	ldrbvs	r5, [r3, #-3924]
    1d30:	64644174 	strbtvs	r4, [r4], #-372
    1d34:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1d38:	00048500 	andeq	r8, r4, r0, lsl #10
    1d3c:	41535500 	cmpmi	r3, r0, lsl #10
    1d40:	575f5452 	undefined
    1d44:	55656b61 	strbpl	r6, [r5, #-2913]!
    1d48:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1d4c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d50:	000004bc 	strheq	r0, [r0], -ip
    1d54:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1d58:	65525f54 	ldrbvs	r5, [r2, #-3924]
    1d5c:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    1d60:	61577265 	cmpvs	r7, r5, ror #4
    1d64:	7055656b 	subsvc	r6, r5, fp, ror #10
    1d68:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1d6c:	000004f1 	strdeq	r0, [r0], -r1
    1d70:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1d74:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    1d78:	6572424e 	ldrbvs	r4, [r2, #-590]!
    1d7c:	65446b61 	strbvs	r6, [r4, #-2913]
    1d80:	74636574 	strbtvc	r6, [r3], #-1396
    1d84:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1d88:	6f436874 	svcvs	0x00436874
    1d8c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d90:	00052800 	andeq	r2, r5, r0, lsl #16
    1d94:	41535500 	cmpmi	r3, r0, lsl #10
    1d98:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    1d9c:	6d434e49 	stclvs	14, cr4, [r3, #-292]
    1da0:	055d0064 	ldrbeq	r0, [sp, #-100]
    1da4:	53550000 	cmppl	r5, #0	; 0x0
    1da8:	5f545241 	svcpl	0x00545241
    1dac:	646e6553 	strbtvs	r6, [lr], #-1363
    1db0:	61746144 	cmnvs	r4, r4, asr #2
    1db4:	00059400 	andeq	r9, r5, r0, lsl #8
    1db8:	41535500 	cmpmi	r3, r0, lsl #10
    1dbc:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    1dc0:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1dc4:	61446576 	cmpvs	r4, r6, ror r5
    1dc8:	c1006174 	tstgt	r0, r4, ror r1
    1dcc:	55000005 	strpl	r0, [r0, #-5]
    1dd0:	54524153 	ldrbpl	r4, [r2], #-339
    1dd4:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    1dd8:	65724264 	ldrbvs	r4, [r2, #-612]!
    1ddc:	e8006b61 	stmda	r0, {r0, r5, r6, r8, r9, fp, sp, lr}
    1de0:	55000005 	strpl	r0, [r0, #-5]
    1de4:	54524153 	ldrbpl	r4, [r2], #-339
    1de8:	7465535f 	strbtvc	r5, [r5], #-863
    1dec:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    1df0:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    1df4:	061d0065 	ldreq	r0, [sp], -r5, rrx
    1df8:	53550000 	cmppl	r5, #0	; 0x0
    1dfc:	5f545241 	svcpl	0x00545241
    1e00:	50746553 	rsbspl	r6, r4, r3, asr r5
    1e04:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1e08:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1e0c:	00065200 	andeq	r5, r6, r0, lsl #4
    1e10:	41535500 	cmpmi	r3, r0, lsl #10
    1e14:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    1e18:	7472616d 	ldrbtvc	r6, [r2], #-365
    1e1c:	64726143 	ldrbtvs	r6, [r2], #-323
    1e20:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1e24:	00000687 	andeq	r0, r0, r7, lsl #13
    1e28:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1e2c:	6d535f54 	ldclvs	15, cr5, [r3, #-336]
    1e30:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    1e34:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    1e38:	434b4341 	movtmi	r4, #45889	; 0xb341
    1e3c:	bc00646d 	cfstrslt	mvf6, [r0], {109}
    1e40:	55000006 	strpl	r0, [r0, #-6]
    1e44:	54524153 	ldrbpl	r4, [r2], #-339
    1e48:	6c61485f 	stclvs	8, cr4, [r1], #-380
    1e4c:	70754466 	rsbsvc	r4, r5, r6, ror #8
    1e50:	4378656c 	cmnmi	r8, #452984832	; 0x1b000000
    1e54:	f100646d 	undefined instruction 0xf100646d
    1e58:	55000006 	strpl	r0, [r0, #-6]
    1e5c:	54524153 	ldrbpl	r4, [r2], #-339
    1e60:	4472495f 	ldrbtmi	r4, [r2], #-2399
    1e64:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    1e68:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e6c:	00000728 	andeq	r0, r0, r8, lsr #14
    1e70:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1e74:	72495f54 	subvc	r5, r9, #336	; 0x150
    1e78:	6d434144 	stfvse	f4, [r3, #-272]
    1e7c:	075d0064 	ldrbeq	r0, [sp, -r4, rrx]
    1e80:	53550000 	cmppl	r5, #0	; 0x0
    1e84:	5f545241 	svcpl	0x00545241
    1e88:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1e8c:	5367616c 	cmnpl	r7, #27	; 0x1b
    1e90:	75746174 	ldrbvc	r6, [r4, #-372]!
    1e94:	07a40073 	undefined
    1e98:	53550000 	cmppl	r5, #0	; 0x0
    1e9c:	5f545241 	svcpl	0x00545241
    1ea0:	61656c43 	cmnvs	r5, r3, asr #24
    1ea4:	616c4672 	smcvs	50274
    1ea8:	07db0067 	ldrbeq	r0, [fp, r7, rrx]
    1eac:	53550000 	cmppl	r5, #0	; 0x0
    1eb0:	5f545241 	svcpl	0x00545241
    1eb4:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1eb8:	61745354 	cmnvs	r4, r4, asr r3
    1ebc:	00737574 	rsbseq	r7, r3, r4, ror r5
    1ec0:	00000852 	andeq	r0, r0, r2, asr r8
    1ec4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1ec8:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    1ecc:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1ed0:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    1ed4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1ed8:	00746942 	rsbseq	r6, r4, r2, asr #18
    1edc:	000008a1 	andeq	r0, r0, r1, lsr #17
    1ee0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1ee4:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    1ee8:	2a007469 	bcs	1f094 <__Stack_Size+0x1ec94>
    1eec:	55000009 	strpl	r0, [r0, #-9]
    1ef0:	54524153 	ldrbpl	r4, [r2], #-339
    1ef4:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1ef8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1efc:	00000000 	andeq	r0, r0, r0
    1f00:	00000031 	andeq	r0, r0, r1, lsr r0
    1f04:	67350002 	ldrvs	r0, [r5, -r2]!
    1f08:	01060000 	tsteq	r6, r0
    1f0c:	00520000 	subseq	r0, r2, r0
    1f10:	65520000 	ldrbvs	r0, [r2]
    1f14:	5f746573 	svcpl	0x00746573
    1f18:	646e6148 	strbtvs	r6, [lr], #-328
    1f1c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1f20:	000000ee 	andeq	r0, r0, lr, ror #1
    1f24:	66705f67 	ldrbtvs	r5, [r0], -r7, ror #30
    1f28:	6365566e 	cmnvs	r5, #115343360	; 0x6e00000
    1f2c:	73726f74 	cmnvc	r2, #464	; 0x1d0
    1f30:	00000000 	andeq	r0, r0, r0
    1f34:	00001900 	andeq	r1, r0, r0, lsl #18
    1f38:	3b000200 	blcc	2740 <__Stack_Size+0x2340>
    1f3c:	c5000068 	strgt	r0, [r0, #-104]
    1f40:	9c000000 	stcls	0, cr0, [r0], {0}
    1f44:	61000000 	tstvs	r0, r0
    1f48:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1f4c:	00000074 	andeq	r0, r0, r4, ror r0
    1f50:	00170000 	andseq	r0, r7, r0
    1f54:	00020000 	andeq	r0, r2, r0
    1f58:	00006900 	andeq	r6, r0, r0, lsl #18
    1f5c:	0000093a 	andeq	r0, r0, sl, lsr r9
    1f60:	000008ff 	strdeq	r0, [r0], -pc
    1f64:	74697865 	strbtvc	r7, [r9], #-2149
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	00003500 	andeq	r3, r0, r0, lsl #10
    1f70:	3a000200 	bcc	2778 <__Stack_Size+0x2378>
    1f74:	3a000072 	bcc	2144 <__Stack_Size+0x1d44>
    1f78:	10000009 	andne	r0, r0, r9
    1f7c:	5f000009 	svcpl	0x00000009
    1f80:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    1f84:	705f6572 	subsvc	r6, pc, r2, ror r5
    1f88:	22007274 	andcs	r7, r0, #1073741831	; 0x40000007
    1f8c:	5f000009 	svcpl	0x00000009
    1f90:	626f6c67 	rsbvs	r6, pc, #26368	; 0x6700
    1f94:	695f6c61 	ldmdbvs	pc, {r0, r5, r6, sl, fp, sp, lr}^
    1f98:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    1f9c:	74705f65 	ldrbtvc	r5, [r0], #-3941
    1fa0:	00000072 	andeq	r0, r0, r2, ror r0
    1fa4:	003a0000 	eorseq	r0, sl, r0
    1fa8:	00020000 	andeq	r0, r2, r0
    1fac:	00007b74 	andeq	r7, r0, r4, ror fp
    1fb0:	00000146 	andeq	r0, r0, r6, asr #2
    1fb4:	00000080 	andeq	r0, r0, r0, lsl #1
    1fb8:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    1fbc:	665f6362 	ldrbvs	r6, [pc], -r2, ror #6
    1fc0:	5f696e69 	svcpl	0x00696e69
    1fc4:	61727261 	cmnvs	r2, r1, ror #4
    1fc8:	00b20079 	adcseq	r0, r2, r9, ror r0
    1fcc:	5f5f0000 	svcpl	0x005f0000
    1fd0:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1fd4:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    1fd8:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    1fdc:	00796172 	rsbseq	r6, r9, r2, ror r1
    1fe0:	00000000 	andeq	r0, r0, r0
    1fe4:	00000019 	andeq	r0, r0, r9, lsl r0
    1fe8:	7cba0002 	ldcvc	0, cr0, [sl], #8
    1fec:	01130000 	tsteq	r3, r0
    1ff0:	00880000 	addeq	r0, r8, r0
    1ff4:	656d0000 	strbvs	r0, [sp]!
    1ff8:	7465736d 	strbtvc	r7, [r5], #-877
    1ffc:	00000000 	andeq	r0, r0, r0
    2000:	00002600 	andeq	r2, r0, r0, lsl #12
    2004:	cd000200 	sfmgt	f0, 4, [r0]
    2008:	a500007d 	strge	r0, [r0, #-125]
    200c:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    2010:	5f000009 	svcpl	0x00000009
    2014:	6765725f 	undefined
    2018:	65747369 	ldrbvs	r7, [r4, #-873]!
    201c:	78655f72 	stmdavc	r5!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2020:	72707469 	rsbsvc	r7, r0, #1761607680	; 0x69000000
    2024:	0000636f 	andeq	r6, r0, pc, ror #6
    2028:	23000000 	movwcs	r0, #0	; 0x0
    202c:	02000000 	andeq	r0, r0, #0	; 0x0
    2030:	00877200 	addeq	r7, r7, r0, lsl #4
    2034:	0009b200 	andeq	fp, r9, r0, lsl #4
    2038:	0008ff00 	andeq	pc, r8, r0, lsl #30
    203c:	635f5f00 	cmpvs	pc, #0	; 0x0
    2040:	5f6c6c61 	svcpl	0x006c6c61
    2044:	74697865 	strbtvc	r7, [r9], #-2149
    2048:	636f7270 	cmnvs	pc, #7	; 0x7
    204c:	00000073 	andeq	r0, r0, r3, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	0003fd80 	andeq	pc, r3, r0, lsl #27
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00000001 	andeq	r0, r0, r1
      e0:	02350100 	eorseq	r0, r5, #0	; 0x0
      e4:	003f0000 	eorseq	r0, pc, r0
      e8:	31340000 	teqcc	r4, r0
      ec:	32140800 	andscc	r0, r4, #0	; 0x0
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	002a6c05 	eoreq	r6, sl, r5, lsl #24
      fc:	05020200 	streq	r0, [r2, #-512]
     100:	00000035 	andeq	r0, r0, r5, lsr r0
     104:	fd060102 	stc2	1, cr0, [r6, #-8]
     108:	03000000 	movweq	r0, #0	; 0x0
     10c:	00323375 	eorseq	r3, r2, r5, ror r3
     110:	00452702 	subeq	r2, r5, r2, lsl #14
     114:	04020000 	streq	r0, [r2]
     118:	002ae607 	eoreq	lr, sl, r7, lsl #12
     11c:	31750300 	cmncc	r5, r0, lsl #6
     120:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
     124:	00000057 	andeq	r0, r0, r7, asr r0
     128:	88070202 	stmdahi	r7, {r1, r9}
     12c:	03000001 	movweq	r0, #1	; 0x1
     130:	02003875 	andeq	r3, r0, #7667712	; 0x750000
     134:	00006829 	andeq	r6, r0, r9, lsr #16
     138:	08010200 	stmdaeq	r1, {r9}
     13c:	000000fb 	strdeq	r0, [r0], -fp
     140:	00004504 	andeq	r4, r0, r4, lsl #10
     144:	00570400 	subseq	r0, r7, r0, lsl #8
     148:	68040000 	stmdavs	r4, {}
     14c:	05000000 	streq	r0, [r0]
     150:	93390201 	teqls	r9, #268435456	; 0x10000000
     154:	06000000 	streq	r0, [r0], -r0
     158:	00000ff7 	strdeq	r0, [r0], -r7
     15c:	45530700 	ldrbmi	r0, [r3, #-1792]
     160:	00010054 	andeq	r0, r1, r4, asr r0
     164:	09070408 	stmdbeq	r7, {r3, sl}
     168:	020c0350 	andeq	r0, ip, #1073741825	; 0x40000001
     16c:	000002f7 	strdeq	r0, [r0], -r7
     170:	3152430a 	cmpcc	r2, sl, lsl #6
     174:	020d0300 	andeq	r0, sp, #0	; 0x0
     178:	00000074 	andeq	r0, r0, r4, ror r0
     17c:	0b002302 	bleq	8d8c <__Stack_Size+0x898c>
     180:	000001b5 	strheq	r0, [r0], -r5
     184:	4c020e03 	stcmi	14, cr0, [r2], {3}
     188:	02000000 	andeq	r0, r0, #0	; 0x0
     18c:	430a0223 	movwmi	r0, #41507	; 0xa223
     190:	03003252 	movweq	r3, #594	; 0x252
     194:	0074020f 	rsbseq	r0, r4, pc, lsl #4
     198:	23020000 	movwcs	r0, #8192	; 0x2000
     19c:	01bf0b04 	undefined instruction 0x01bf0b04
     1a0:	10030000 	andne	r0, r3, r0
     1a4:	00004c02 	andeq	r4, r0, r2, lsl #24
     1a8:	06230200 	strteq	r0, [r3], -r0, lsl #4
     1ac:	0000f60b 	andeq	pc, r0, fp, lsl #12
     1b0:	02110300 	andseq	r0, r1, #0	; 0x0
     1b4:	00000074 	andeq	r0, r0, r4, ror r0
     1b8:	0b082302 	bleq	208dc8 <__Stack_Size+0x2089c8>
     1bc:	00000084 	andeq	r0, r0, r4, lsl #1
     1c0:	4c021203 	sfmmi	f1, 4, [r2], {3}
     1c4:	02000000 	andeq	r0, r0, #0	; 0x0
     1c8:	830b0a23 	movwhi	r0, #47651	; 0xba23
     1cc:	03000001 	movweq	r0, #1	; 0x1
     1d0:	00740213 	rsbseq	r0, r4, r3, lsl r2
     1d4:	23020000 	movwcs	r0, #8192	; 0x2000
     1d8:	008e0b0c 	addeq	r0, lr, ip, lsl #22
     1dc:	14030000 	strne	r0, [r3]
     1e0:	00004c02 	andeq	r4, r0, r2, lsl #24
     1e4:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
     1e8:	0052530a 	subseq	r5, r2, sl, lsl #6
     1ec:	74021503 	strvc	r1, [r2], #-1283
     1f0:	02000000 	andeq	r0, r0, #0	; 0x0
     1f4:	980b1023 	stmdals	fp, {r0, r1, r5, ip}
     1f8:	03000000 	movweq	r0, #0	; 0x0
     1fc:	004c0216 	subeq	r0, ip, r6, lsl r2
     200:	23020000 	movwcs	r0, #8192	; 0x2000
     204:	47450a12 	smlaldmi	r0, r5, r2, sl
     208:	17030052 	smlsdne	r3, r2, r0, r0
     20c:	00007402 	andeq	r7, r0, r2, lsl #8
     210:	14230200 	strtne	r0, [r3], #-512
     214:	0001ed0b 	andeq	lr, r1, fp, lsl #26
     218:	02180300 	andseq	r0, r8, #0	; 0x0
     21c:	0000004c 	andeq	r0, r0, ip, asr #32
     220:	0b162302 	bleq	588e30 <__Stack_Size+0x588a30>
     224:	00000016 	andeq	r0, r0, r6, lsl r0
     228:	74021903 	strvc	r1, [r2], #-2307
     22c:	02000000 	andeq	r0, r0, #0	; 0x0
     230:	f70b1823 	undefined instruction 0xf70b1823
     234:	03000001 	movweq	r0, #1	; 0x1
     238:	004c021a 	subeq	r0, ip, sl, lsl r2
     23c:	23020000 	movwcs	r0, #8192	; 0x2000
     240:	001c0b1a 	andseq	r0, ip, sl, lsl fp
     244:	1b030000 	blne	c024c <__Stack_Size+0xbfe4c>
     248:	00007402 	andeq	r7, r0, r2, lsl #8
     24c:	1c230200 	sfmne	f0, 4, [r3]
     250:	0002010b 	andeq	r0, r2, fp, lsl #2
     254:	021c0300 	andseq	r0, ip, #0	; 0x0
     258:	0000004c 	andeq	r0, r0, ip, asr #32
     25c:	0b1e2302 	bleq	788e6c <__Stack_Size+0x788a6c>
     260:	0000000c 	andeq	r0, r0, ip
     264:	74021d03 	strvc	r1, [r2], #-3331
     268:	02000000 	andeq	r0, r0, #0	; 0x0
     26c:	0b0b2023 	bleq	2c8300 <__Stack_Size+0x2c7f00>
     270:	03000002 	movweq	r0, #2	; 0x2
     274:	004c021e 	subeq	r0, ip, lr, lsl r2
     278:	23020000 	movwcs	r0, #8192	; 0x2000
     27c:	4e430a22 	fmacsmi	s1, s6, s5
     280:	1f030054 	svcne	0x00030054
     284:	00007402 	andeq	r7, r0, r2, lsl #8
     288:	24230200 	strtcs	r0, [r3], #-512
     28c:	0002150b 	andeq	r1, r2, fp, lsl #10
     290:	02200300 	eoreq	r0, r0, #0	; 0x0
     294:	0000004c 	andeq	r0, r0, ip, asr #32
     298:	0a262302 	beq	988ea8 <__Stack_Size+0x988aa8>
     29c:	00435350 	subeq	r5, r3, r0, asr r3
     2a0:	74022103 	strvc	r2, [r2], #-259
     2a4:	02000000 	andeq	r0, r0, #0	; 0x0
     2a8:	090b2823 	stmdbeq	fp, {r0, r1, r5, fp, sp}
     2ac:	03000001 	movweq	r0, #1	; 0x1
     2b0:	004c0222 	subeq	r0, ip, r2, lsr #4
     2b4:	23020000 	movwcs	r0, #8192	; 0x2000
     2b8:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
     2bc:	23030052 	movwcs	r0, #12370	; 0x3052
     2c0:	00007402 	andeq	r7, r0, r2, lsl #8
     2c4:	2c230200 	sfmcs	f0, 4, [r3]
     2c8:	0001140b 	andeq	r1, r1, fp, lsl #8
     2cc:	02240300 	eoreq	r0, r4, #0	; 0x0
     2d0:	0000004c 	andeq	r0, r0, ip, asr #32
     2d4:	0a2e2302 	beq	b88ee4 <__Stack_Size+0xb88ae4>
     2d8:	00524352 	subseq	r4, r2, r2, asr r3
     2dc:	74022503 	strvc	r2, [r2], #-1283
     2e0:	02000000 	andeq	r0, r0, #0	; 0x0
     2e4:	1f0b3023 	svcne	0x000b3023
     2e8:	03000001 	movweq	r0, #1	; 0x1
     2ec:	004c0226 	subeq	r0, ip, r6, lsr #4
     2f0:	23020000 	movwcs	r0, #8192	; 0x2000
     2f4:	00ba0b32 	adcseq	r0, sl, r2, lsr fp
     2f8:	27030000 	strcs	r0, [r3, -r0]
     2fc:	00007402 	andeq	r7, r0, r2, lsl #8
     300:	34230200 	strtcc	r0, [r3], #-512
     304:	00012a0b 	andeq	r2, r1, fp, lsl #20
     308:	02280300 	eoreq	r0, r8, #0	; 0x0
     30c:	0000004c 	andeq	r0, r0, ip, asr #32
     310:	0b362302 	bleq	d88f20 <__Stack_Size+0xd88b20>
     314:	000000bf 	strheq	r0, [r0], -pc
     318:	74022903 	strvc	r2, [r2], #-2307
     31c:	02000000 	andeq	r0, r0, #0	; 0x0
     320:	350b3823 	strcc	r3, [fp, #-2083]
     324:	03000001 	movweq	r0, #1	; 0x1
     328:	004c022a 	subeq	r0, ip, sl, lsr #4
     32c:	23020000 	movwcs	r0, #8192	; 0x2000
     330:	00c40b3a 	sbceq	r0, r4, sl, lsr fp
     334:	2b030000 	blcs	c033c <__Stack_Size+0xbff3c>
     338:	00007402 	andeq	r7, r0, r2, lsl #8
     33c:	3c230200 	sfmcc	f0, 4, [r3]
     340:	0001400b 	andeq	r4, r1, fp
     344:	022c0300 	eoreq	r0, ip, #0	; 0x0
     348:	0000004c 	andeq	r0, r0, ip, asr #32
     34c:	0b3e2302 	bleq	f88f5c <__Stack_Size+0xf88b5c>
     350:	000000c9 	andeq	r0, r0, r9, asr #1
     354:	74022d03 	strvc	r2, [r2], #-3331
     358:	02000000 	andeq	r0, r0, #0	; 0x0
     35c:	4b0b4023 	blmi	2d03f0 <__Stack_Size+0x2cfff0>
     360:	03000001 	movweq	r0, #1	; 0x1
     364:	004c022e 	subeq	r0, ip, lr, lsr #4
     368:	23020000 	movwcs	r0, #8192	; 0x2000
     36c:	019b0b42 	orrseq	r0, fp, r2, asr #22
     370:	2f030000 	svccs	0x00030000
     374:	00007402 	andeq	r7, r0, r2, lsl #8
     378:	44230200 	strtmi	r0, [r3], #-512
     37c:	0001560b 	andeq	r5, r1, fp, lsl #12
     380:	02300300 	eorseq	r0, r0, #0	; 0x0
     384:	0000004c 	andeq	r0, r0, ip, asr #32
     388:	0a462302 	beq	1188f98 <__Stack_Size+0x1188b98>
     38c:	00524344 	subseq	r4, r2, r4, asr #6
     390:	74023103 	strvc	r3, [r2], #-259
     394:	02000000 	andeq	r0, r0, #0	; 0x0
     398:	610b4823 	tstvs	fp, r3, lsr #16
     39c:	03000001 	movweq	r0, #1	; 0x1
     3a0:	004c0232 	subeq	r0, ip, r2, lsr r2
     3a4:	23020000 	movwcs	r0, #8192	; 0x2000
     3a8:	00110b4a 	andseq	r0, r1, sl, asr #22
     3ac:	33030000 	movwcc	r0, #12288	; 0x3000
     3b0:	00007402 	andeq	r7, r0, r2, lsl #8
     3b4:	4c230200 	sfmmi	f0, 4, [r3]
     3b8:	00016c0b 	andeq	r6, r1, fp, lsl #24
     3bc:	02340300 	eorseq	r0, r4, #0	; 0x0
     3c0:	0000004c 	andeq	r0, r0, ip, asr #32
     3c4:	004e2302 	subeq	r2, lr, r2, lsl #6
     3c8:	00a2010c 	adceq	r0, r2, ip, lsl #2
     3cc:	84010000 	strhi	r0, [r1]
     3d0:	00313401 	eorseq	r3, r1, r1, lsl #8
     3d4:	00314808 	eorseq	r4, r1, r8, lsl #16
     3d8:	0d5d0108 	ldfeqe	f0, [sp, #-32]
     3dc:	0000ce01 	andeq	ip, r0, r1, lsl #28
     3e0:	487a0100 	ldmdami	sl!, {r8}^
     3e4:	70080031 	andvc	r0, r8, r1, lsr r0
     3e8:	00080031 	andeq	r0, r8, r1, lsr r0
     3ec:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     3f0:	00003001 	andeq	r3, r0, r1
     3f4:	01280100 	teqeq	r8, r0, lsl #2
     3f8:	00000337 	andeq	r0, r0, r7, lsr r3
     3fc:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
     400:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
     404:	0000001f 	andeq	r0, r0, pc, lsl r0
     408:	6905040f 	stmdbvs	r5, {r0, r1, r2, r3, sl}
     40c:	1000746e 	andne	r7, r0, lr, ror #8
     410:	00000022 	andeq	r0, r0, r2, lsr #32
     414:	006f1904 	rsbeq	r1, pc, r4, lsl #18
     418:	01010000 	tsteq	r1, r0
     41c:	00006811 	andeq	r6, r0, r1, lsl r8
     420:	00035b00 	andeq	r5, r3, r0, lsl #22
     424:	00931200 	addseq	r1, r3, r0, lsl #4
     428:	000e0000 	andeq	r0, lr, r0
     42c:	0000e810 	andeq	lr, r0, r0, lsl r8
     430:	681a0400 	ldmdavs	sl, {sl}
     434:	01000003 	tsteq	r0, r3
     438:	034b0401 	movteq	r0, #46081	; 0xb401
     43c:	77100000 	ldrvc	r0, [r0, -r0]
     440:	04000001 	streq	r0, [r0], #-1
     444:	0000791b 	andeq	r7, r0, fp, lsl r9
     448:	10010100 	andne	r0, r1, r0, lsl #2
     44c:	000000d9 	ldrdeq	r0, [r0], -r9
     450:	03871405 	orreq	r1, r7, #83886080	; 0x5000000
     454:	01010000 	tsteq	r1, r0
     458:	00034b04 	andeq	r4, r3, r4, lsl #22
     45c:	005e1100 	subseq	r1, lr, r0, lsl #2
     460:	039c0000 	orrseq	r0, ip, #0	; 0x0
     464:	93120000 	tstls	r2, #0	; 0x0
     468:	ff000000 	undefined instruction 0xff000000
     46c:	01a01300 	lsleq	r1, r0, #6
     470:	18010000 	stmdane	r1, {}
     474:	000003ae 	andeq	r0, r0, lr, lsr #7
     478:	00030501 	andeq	r0, r3, r1, lsl #10
     47c:	04000000 	streq	r0, [r0]
     480:	0000038c 	andeq	r0, r0, ip, lsl #7
     484:	0001c913 	andeq	ip, r1, r3, lsl r9
     488:	c5190100 	ldrgt	r0, [r9, #-256]
     48c:	01000003 	tsteq	r0, r3
     490:	00000305 	andeq	r0, r0, r5, lsl #6
     494:	5e040000 	cdppl	0, 0, cr0, cr4, cr0, {0}
     498:	13000000 	movwne	r0, #0	; 0x0
     49c:	0000021f 	andeq	r0, r0, pc, lsl r2
     4a0:	03c51901 	biceq	r1, r5, #16384	; 0x4000
     4a4:	05010000 	streq	r0, [r1]
     4a8:	00000003 	andeq	r0, r0, r3
     4ac:	01e01300 	mvneq	r1, r0, lsl #6
     4b0:	1b010000 	blne	404b8 <__Stack_Size+0x400b8>
     4b4:	0000003a 	andeq	r0, r0, sl, lsr r0
     4b8:	00030501 	andeq	r0, r3, r1, lsl #10
     4bc:	13200000 	teqne	r0, #0	; 0x0
     4c0:	000000ae 	andeq	r0, r0, lr, lsr #1
     4c4:	003a1c01 	eorseq	r1, sl, r1, lsl #24
     4c8:	05010000 	streq	r0, [r1]
     4cc:	00000403 	andeq	r0, r0, r3, lsl #8
     4d0:	05a80020 	streq	r0, [r8, #32]!
     4d4:	00020000 	andeq	r0, r2, r0
     4d8:	0000012a 	andeq	r0, r0, sl, lsr #2
     4dc:	00000104 	andeq	r0, r0, r4, lsl #2
     4e0:	57010000 	strpl	r0, [r1, -r0]
     4e4:	3f000002 	svccc	0x00000002
     4e8:	14000000 	strne	r0, [r0]
     4ec:	48080032 	stmdami	r8, {r1, r4, r5}
     4f0:	a1080033 	tstge	r8, r3, lsr r0
     4f4:	02000001 	andeq	r0, r0, #1	; 0x1
     4f8:	2a6c0504 	bcs	1b01910 <__Stack_Size+0x1b01510>
     4fc:	02020000 	andeq	r0, r2, #0	; 0x0
     500:	00003505 	andeq	r3, r0, r5, lsl #10
     504:	06010200 	streq	r0, [r1], -r0, lsl #4
     508:	000000fd 	strdeq	r0, [r0], -sp
     50c:	e6070402 	str	r0, [r7], -r2, lsl #8
     510:	0200002a 	andeq	r0, r0, #42	; 0x2a
     514:	01880702 	orreq	r0, r8, r2, lsl #14
     518:	01020000 	tsteq	r2, r0
     51c:	0000fb08 	andeq	pc, r0, r8, lsl #22
     520:	07040300 	streq	r0, [r4, -r0, lsl #6]
     524:	067d0104 	ldrbteq	r0, [sp], -r4, lsl #2
     528:	25010000 	strcs	r0, [r1]
     52c:	00321401 	eorseq	r1, r2, r1, lsl #8
     530:	00321608 	eorseq	r1, r2, r8, lsl #12
     534:	045d0108 	ldrbeq	r0, [sp], #-264
     538:	00053c01 	andeq	r3, r5, r1, lsl #24
     53c:	01300100 	teqeq	r0, r0, lsl #2
     540:	08003218 	stmdaeq	r0, {r3, r4, r9, ip, sp}
     544:	0800321a 	stmdaeq	r0, {r1, r3, r4, r9, ip, sp}
     548:	01045d01 	tsteq	r4, r1, lsl #26
     54c:	0000075e 	andeq	r0, r0, lr, asr r7
     550:	1c013f01 	stcne	15, cr3, [r1], {1}
     554:	1e080032 	mcrne	0, 0, r0, cr8, cr2, {1}
     558:	01080032 	tsteq	r8, r2, lsr r0
     55c:	5a01045d 	bpl	416d8 <__Stack_Size+0x412d8>
     560:	01000003 	tsteq	r0, r3
     564:	3220014e 	eorcc	r0, r0, #-2147483629	; 0x80000013
     568:	32220800 	eorcc	r0, r2, #0	; 0x0
     56c:	5d010800 	stcpl	8, cr0, [r1]
     570:	029a0104 	addseq	r0, sl, #1	; 0x1
     574:	5d010000 	stcpl	0, cr0, [r1]
     578:	00322401 	eorseq	r2, r2, r1, lsl #8
     57c:	00322608 	eorseq	r2, r2, r8, lsl #12
     580:	045d0108 	ldrbeq	r0, [sp], #-264
     584:	00063b01 	andeq	r3, r6, r1, lsl #22
     588:	016c0100 	cmneq	ip, r0, lsl #2
     58c:	08003228 	stmdaeq	r0, {r3, r5, r9, ip, sp}
     590:	0800322a 	stmdaeq	r0, {r1, r3, r5, r9, ip, sp}
     594:	01045d01 	tsteq	r4, r1, lsl #26
     598:	000004be 	strheq	r0, [r0], -lr
     59c:	2c017701 	stccs	7, cr7, [r1], {1}
     5a0:	2e080032 	mcrcs	0, 0, r0, cr8, cr2, {1}
     5a4:	01080032 	tsteq	r8, r2, lsr r0
     5a8:	7501045d 	strvc	r0, [r1, #-1117]
     5ac:	01000006 	tsteq	r0, r6
     5b0:	32300182 	eorscc	r0, r0, #-2147483616	; 0x80000020
     5b4:	32320800 	eorscc	r0, r2, #0	; 0x0
     5b8:	5d010800 	stcpl	8, cr0, [r1]
     5bc:	058a0104 	streq	r0, [sl, #260]
     5c0:	99010000 	stmdbls	r1, {}
     5c4:	00323401 	eorseq	r3, r2, r1, lsl #8
     5c8:	00323608 	eorseq	r3, r2, r8, lsl #12
     5cc:	045d0108 	ldrbeq	r0, [sp], #-264
     5d0:	0003a501 	andeq	sl, r3, r1, lsl #10
     5d4:	01a40100 	undefined instruction 0x01a40100
     5d8:	08003238 	stmdaeq	r0, {r3, r4, r5, r9, ip, sp}
     5dc:	0800323a 	stmdaeq	r0, {r1, r3, r4, r5, r9, ip, sp}
     5e0:	01045d01 	tsteq	r4, r1, lsl #26
     5e4:	0000059a 	muleq	r0, sl, r5
     5e8:	3c01af01 	stccc	15, cr10, [r1], {1}
     5ec:	3e080032 	mcrcc	0, 0, r0, cr8, cr2, {1}
     5f0:	01080032 	tsteq	r8, r2, lsr r0
     5f4:	d701045d 	smlsdle	r1, sp, r4, r0
     5f8:	01000002 	tsteq	r0, r2
     5fc:	324001ba 	subcc	r0, r0, #-2147483602	; 0x8000002e
     600:	32420800 	subcc	r0, r2, #0	; 0x0
     604:	5d010800 	stcpl	8, cr0, [r1]
     608:	05d30104 	ldrbeq	r0, [r3, #260]
     60c:	c5010000 	strgt	r0, [r1]
     610:	00324401 	eorseq	r4, r2, r1, lsl #8
     614:	00324608 	eorseq	r4, r2, r8, lsl #12
     618:	045d0108 	ldrbeq	r0, [sp], #-264
     61c:	00054f01 	andeq	r4, r5, r1, lsl #30
     620:	01d00100 	bicseq	r0, r0, r0, lsl #2
     624:	08003248 	stmdaeq	r0, {r3, r6, r9, ip, sp}
     628:	0800324a 	stmdaeq	r0, {r1, r3, r6, r9, ip, sp}
     62c:	01045d01 	tsteq	r4, r1, lsl #26
     630:	000006da 	ldrdeq	r0, [r0], -sl
     634:	4c01db01 	stcmi	11, cr13, [r1], {1}
     638:	4e080032 	mcrmi	0, 0, r0, cr8, cr2, {1}
     63c:	01080032 	tsteq	r8, r2, lsr r0
     640:	4001045d 	andmi	r0, r1, sp, asr r4
     644:	01000004 	tsteq	r0, r4
     648:	325001e6 	subscc	r0, r0, #-2147483591	; 0x80000039
     64c:	32520800 	subscc	r0, r2, #0	; 0x0
     650:	5d010800 	stcpl	8, cr0, [r1]
     654:	046a0104 	strbteq	r0, [sl], #-260
     658:	f1010000 	setend	le
     65c:	00325401 	eorseq	r5, r2, r1, lsl #8
     660:	00325608 	eorseq	r5, r2, r8, lsl #12
     664:	045d0108 	ldrbeq	r0, [sp], #-264
     668:	0004c901 	andeq	ip, r4, r1, lsl #18
     66c:	01fc0100 	mvnseq	r0, r0, lsl #2
     670:	08003258 	stmdaeq	r0, {r3, r4, r6, r9, ip, sp}
     674:	0800325a 	stmdaeq	r0, {r1, r3, r4, r6, r9, ip, sp}
     678:	01055d01 	tsteq	r5, r1, lsl #26
     67c:	00000518 	andeq	r0, r0, r8, lsl r5
     680:	01010701 	tsteq	r1, r1, lsl #14
     684:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
     688:	0800325e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, ip, sp}
     68c:	01055d01 	tsteq	r5, r1, lsl #26
     690:	00000700 	andeq	r0, r0, r0, lsl #14
     694:	01011201 	tsteq	r1, r1, lsl #4
     698:	08003260 	stmdaeq	r0, {r5, r6, r9, ip, sp}
     69c:	08003262 	stmdaeq	r0, {r1, r5, r6, r9, ip, sp}
     6a0:	01055d01 	tsteq	r5, r1, lsl #26
     6a4:	00000719 	andeq	r0, r0, r9, lsl r7
     6a8:	01011d01 	tsteq	r1, r1, lsl #26
     6ac:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
     6b0:	08003266 	stmdaeq	r0, {r1, r2, r5, r6, r9, ip, sp}
     6b4:	01055d01 	tsteq	r5, r1, lsl #26
     6b8:	00000745 	andeq	r0, r0, r5, asr #14
     6bc:	01012801 	tsteq	r1, r1, lsl #16
     6c0:	08003268 	stmdaeq	r0, {r3, r5, r6, r9, ip, sp}
     6c4:	0800326a 	stmdaeq	r0, {r1, r3, r5, r6, r9, ip, sp}
     6c8:	01055d01 	tsteq	r5, r1, lsl #26
     6cc:	000006af 	andeq	r0, r0, pc, lsr #13
     6d0:	01013301 	tsteq	r1, r1, lsl #6
     6d4:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
     6d8:	0800326e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, ip, sp}
     6dc:	01055d01 	tsteq	r5, r1, lsl #26
     6e0:	000002ae 	andeq	r0, r0, lr, lsr #5
     6e4:	01013e01 	tsteq	r1, r1, lsl #28
     6e8:	08003270 	stmdaeq	r0, {r4, r5, r6, r9, ip, sp}
     6ec:	08003272 	stmdaeq	r0, {r1, r4, r5, r6, r9, ip, sp}
     6f0:	01055d01 	tsteq	r5, r1, lsl #26
     6f4:	0000055e 	andeq	r0, r0, lr, asr r5
     6f8:	01014901 	tsteq	r1, r1, lsl #18
     6fc:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
     700:	08003276 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, ip, sp}
     704:	01055d01 	tsteq	r5, r1, lsl #26
     708:	0000047b 	andeq	r0, r0, fp, ror r4
     70c:	01015401 	tsteq	r1, r1, lsl #8
     710:	08003278 	stmdaeq	r0, {r3, r4, r5, r6, r9, ip, sp}
     714:	0800327a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, ip, sp}
     718:	01055d01 	tsteq	r5, r1, lsl #26
     71c:	000003d8 	ldrdeq	r0, [r0], -r8
     720:	01016001 	tsteq	r1, r1
     724:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
     728:	0800327e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, ip, sp}
     72c:	01055d01 	tsteq	r5, r1, lsl #26
     730:	0000037c 	andeq	r0, r0, ip, ror r3
     734:	01016c01 	tsteq	r1, r1, lsl #24
     738:	08003280 	stmdaeq	r0, {r7, r9, ip, sp}
     73c:	08003282 	stmdaeq	r0, {r1, r7, r9, ip, sp}
     740:	01055d01 	tsteq	r5, r1, lsl #26
     744:	000004a4 	andeq	r0, r0, r4, lsr #9
     748:	01017801 	tsteq	r1, r1, lsl #16
     74c:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
     750:	08003286 	stmdaeq	r0, {r1, r2, r7, r9, ip, sp}
     754:	01055d01 	tsteq	r5, r1, lsl #26
     758:	00000505 	andeq	r0, r0, r5, lsl #10
     75c:	01018301 	tsteq	r1, r1, lsl #6
     760:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
     764:	0800328a 	stmdaeq	r0, {r1, r3, r7, r9, ip, sp}
     768:	01055d01 	tsteq	r5, r1, lsl #26
     76c:	00000732 	andeq	r0, r0, r2, lsr r7
     770:	01018e01 	tsteq	r1, r1, lsl #28
     774:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
     778:	0800328e 	stmdaeq	r0, {r1, r2, r3, r7, r9, ip, sp}
     77c:	01055d01 	tsteq	r5, r1, lsl #26
     780:	000004da 	ldrdeq	r0, [r0], -sl
     784:	01019901 	tsteq	r1, r1, lsl #18
     788:	08003290 	stmdaeq	r0, {r4, r7, r9, ip, sp}
     78c:	08003292 	stmdaeq	r0, {r1, r4, r7, r9, ip, sp}
     790:	01055d01 	tsteq	r5, r1, lsl #26
     794:	0000026e 	andeq	r0, r0, lr, ror #4
     798:	0101a401 	tsteq	r1, r1, lsl #8
     79c:	08003294 	stmdaeq	r0, {r2, r4, r7, r9, ip, sp}
     7a0:	08003296 	stmdaeq	r0, {r1, r2, r4, r7, r9, ip, sp}
     7a4:	01055d01 	tsteq	r5, r1, lsl #26
     7a8:	00000529 	andeq	r0, r0, r9, lsr #10
     7ac:	0101b001 	tsteq	r1, r1
     7b0:	08003298 	stmdaeq	r0, {r3, r4, r7, r9, ip, sp}
     7b4:	0800329a 	stmdaeq	r0, {r1, r3, r4, r7, r9, ip, sp}
     7b8:	01055d01 	tsteq	r5, r1, lsl #26
     7bc:	00000282 	andeq	r0, r0, r2, lsl #5
     7c0:	0101bc01 	tsteq	r1, r1, lsl #24
     7c4:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
     7c8:	0800329e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, ip, sp}
     7cc:	01055d01 	tsteq	r5, r1, lsl #26
     7d0:	000003b4 	strheq	r0, [r0], -r4
     7d4:	0101c701 	tsteq	r1, r1, lsl #14
     7d8:	080032a0 	stmdaeq	r0, {r5, r7, r9, ip, sp}
     7dc:	080032a2 	stmdaeq	r0, {r1, r5, r7, r9, ip, sp}
     7e0:	01055d01 	tsteq	r5, r1, lsl #26
     7e4:	000002e6 	andeq	r0, r0, r6, ror #5
     7e8:	0101de01 	tsteq	r1, r1, lsl #28
     7ec:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
     7f0:	080032a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, ip, sp}
     7f4:	01055d01 	tsteq	r5, r1, lsl #26
     7f8:	00000315 	andeq	r0, r0, r5, lsl r3
     7fc:	0101e901 	tsteq	r1, r1, lsl #18
     800:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     804:	080032aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, ip, sp}
     808:	01055d01 	tsteq	r5, r1, lsl #26
     80c:	000005ac 	andeq	r0, r0, ip, lsr #11
     810:	0101f401 	tstpeq	r1, r1, lsl #8
     814:	080032ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, sp}
     818:	080032ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, ip, sp}
     81c:	01055d01 	tsteq	r5, r1, lsl #26
     820:	00000244 	andeq	r0, r0, r4, asr #4
     824:	0101ff01 	tstpeq	r1, r1, lsl #30
     828:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
     82c:	080032b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, ip, sp}
     830:	01055d01 	tsteq	r5, r1, lsl #26
     834:	00000414 	andeq	r0, r0, r4, lsl r4
     838:	01020a01 	tsteq	r2, r1, lsl #20
     83c:	080032b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, ip, sp}
     840:	080032b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, ip, sp}
     844:	01055d01 	tsteq	r5, r1, lsl #26
     848:	00000618 	andeq	r0, r0, r8, lsl r6
     84c:	01021501 	tsteq	r2, r1, lsl #10
     850:	080032b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip, sp}
     854:	080032ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, ip, sp}
     858:	01055d01 	tsteq	r5, r1, lsl #26
     85c:	0000034a 	andeq	r0, r0, sl, asr #6
     860:	01022001 	tsteq	r2, r1
     864:	080032bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip, sp}
     868:	080032be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, ip, sp}
     86c:	01055d01 	tsteq	r5, r1, lsl #26
     870:	0000036c 	andeq	r0, r0, ip, ror #6
     874:	01022b01 	tsteq	r2, r1, lsl #22
     878:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
     87c:	080032c2 	stmdaeq	r0, {r1, r6, r7, r9, ip, sp}
     880:	01055d01 	tsteq	r5, r1, lsl #26
     884:	0000069d 	muleq	r0, sp, r6
     888:	01024301 	tsteq	r2, r1, lsl #6
     88c:	080032c4 	stmdaeq	r0, {r2, r6, r7, r9, ip, sp}
     890:	080032c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, ip, sp}
     894:	01055d01 	tsteq	r5, r1, lsl #26
     898:	000006eb 	andeq	r0, r0, fp, ror #13
     89c:	01025a01 	tsteq	r2, r1, lsl #20
     8a0:	080032c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, sp}
     8a4:	080032ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, ip, sp}
     8a8:	01055d01 	tsteq	r5, r1, lsl #26
     8ac:	000005f4 	strdeq	r0, [r0], -r4
     8b0:	01026501 	tsteq	r2, r1, lsl #10
     8b4:	080032cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, ip, sp}
     8b8:	080032ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, ip, sp}
     8bc:	01055d01 	tsteq	r5, r1, lsl #26
     8c0:	00000325 	andeq	r0, r0, r5, lsr #6
     8c4:	01027001 	tsteq	r2, r1
     8c8:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     8cc:	080032d2 	stmdaeq	r0, {r1, r4, r6, r7, r9, ip, sp}
     8d0:	01055d01 	tsteq	r5, r1, lsl #26
     8d4:	000005bf 	strheq	r0, [r0], -pc
     8d8:	01027b01 	tsteq	r2, r1, lsl #22
     8dc:	080032d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, ip, sp}
     8e0:	080032d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, ip, sp}
     8e4:	01055d01 	tsteq	r5, r1, lsl #26
     8e8:	0000068a 	andeq	r0, r0, sl, lsl #13
     8ec:	01028701 	tsteq	r2, r1, lsl #14
     8f0:	080032d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp}
     8f4:	080032da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, ip, sp}
     8f8:	01055d01 	tsteq	r5, r1, lsl #26
     8fc:	000004ed 	andeq	r0, r0, sp, ror #9
     900:	01029301 	tsteq	r2, r1, lsl #6
     904:	080032dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, sp}
     908:	080032de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, ip, sp}
     90c:	01055d01 	tsteq	r5, r1, lsl #26
     910:	00000577 	andeq	r0, r0, r7, ror r5
     914:	01029e01 	tsteq	r2, r1, lsl #28
     918:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
     91c:	080032e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, ip, sp}
     920:	01055d01 	tsteq	r5, r1, lsl #26
     924:	0000062b 	andeq	r0, r0, fp, lsr #12
     928:	0102a901 	tsteq	r2, r1, lsl #18
     92c:	080032e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip, sp}
     930:	080032e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip, sp}
     934:	01055d01 	tsteq	r5, r1, lsl #26
     938:	000002f6 	strdeq	r0, [r0], -r6
     93c:	0102b401 	tsteq	r2, r1, lsl #8
     940:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
     944:	080032ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, ip, sp}
     948:	01055d01 	tsteq	r5, r1, lsl #26
     94c:	00000494 	muleq	r0, r4, r4
     950:	0102bf01 	tsteq	r2, r1, lsl #30
     954:	080032ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, sp}
     958:	080032ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, ip, sp}
     95c:	01055d01 	tsteq	r5, r1, lsl #26
     960:	0000033a 	andeq	r0, r0, sl, lsr r3
     964:	0102ca01 	tsteq	r2, r1, lsl #20
     968:	080032f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip, sp}
     96c:	080032f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, ip, sp}
     970:	01055d01 	tsteq	r5, r1, lsl #26
     974:	00000395 	muleq	r0, r5, r3
     978:	0102d501 	tsteq	r2, r1, lsl #10
     97c:	080032f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, ip, sp}
     980:	080032f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, ip, sp}
     984:	01055d01 	tsteq	r5, r1, lsl #26
     988:	000003c7 	andeq	r0, r0, r7, asr #7
     98c:	0102e001 	tsteq	r2, r1
     990:	080032f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, ip, sp}
     994:	080032fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, ip, sp}
     998:	01055d01 	tsteq	r5, r1, lsl #26
     99c:	000003ea 	andeq	r0, r0, sl, ror #7
     9a0:	0102eb01 	tsteq	r2, r1, lsl #22
     9a4:	080032fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, ip, sp}
     9a8:	080032fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
     9ac:	01055d01 	tsteq	r5, r1, lsl #26
     9b0:	000005e4 	andeq	r0, r0, r4, ror #11
     9b4:	0102f601 	tstpeq	r2, r1, lsl #12
     9b8:	08003300 	stmdaeq	r0, {r8, r9, ip, sp}
     9bc:	08003302 	stmdaeq	r0, {r1, r8, r9, ip, sp}
     9c0:	01055d01 	tsteq	r5, r1, lsl #26
     9c4:	00000608 	andeq	r0, r0, r8, lsl #12
     9c8:	01030101 	tsteq	r3, r1, lsl #2
     9cc:	08003304 	stmdaeq	r0, {r2, r8, r9, ip, sp}
     9d0:	08003306 	stmdaeq	r0, {r1, r2, r8, r9, ip, sp}
     9d4:	01055d01 	tsteq	r5, r1, lsl #26
     9d8:	000003fb 	strdeq	r0, [r0], -fp
     9dc:	01030c01 	tsteq	r3, r1, lsl #24
     9e0:	08003308 	stmdaeq	r0, {r3, r8, r9, ip, sp}
     9e4:	0800330a 	stmdaeq	r0, {r1, r3, r8, r9, ip, sp}
     9e8:	01055d01 	tsteq	r5, r1, lsl #26
     9ec:	00000427 	andeq	r0, r0, r7, lsr #8
     9f0:	01031701 	tsteq	r3, r1, lsl #14
     9f4:	0800330c 	stmdaeq	r0, {r2, r3, r8, r9, ip, sp}
     9f8:	0800330e 	stmdaeq	r0, {r1, r2, r3, r8, r9, ip, sp}
     9fc:	01055d01 	tsteq	r5, r1, lsl #26
     a00:	00000451 	andeq	r0, r0, r1, asr r4
     a04:	01032201 	tsteq	r3, r1, lsl #4
     a08:	08003310 	stmdaeq	r0, {r4, r8, r9, ip, sp}
     a0c:	08003312 	stmdaeq	r0, {r1, r4, r8, r9, ip, sp}
     a10:	01055d01 	tsteq	r5, r1, lsl #26
     a14:	0000065a 	andeq	r0, r0, sl, asr r6
     a18:	01032e01 	tsteq	r3, r1, lsl #28
     a1c:	08003314 	stmdaeq	r0, {r2, r4, r8, r9, ip, sp}
     a20:	08003316 	stmdaeq	r0, {r1, r2, r4, r8, r9, ip, sp}
     a24:	01065d01 	tsteq	r6, r1, lsl #26
     a28:	000006c8 	andeq	r0, r0, r8, asr #13
     a2c:	01024e01 	tsteq	r2, r1, lsl #28
     a30:	08003318 	stmdaeq	r0, {r3, r4, r8, r9, ip, sp}
     a34:	08003324 	stmdaeq	r0, {r2, r5, r8, r9, ip, sp}
     a38:	0000003e 	andeq	r0, r0, lr, lsr r0
     a3c:	06480106 	strbeq	r0, [r8], -r6, lsl #2
     a40:	36010000 	strcc	r0, [r1], -r0
     a44:	33240102 	teqcc	r4, #-2147483648	; 0x80000000
     a48:	33300800 	teqcc	r0, #0	; 0x0
     a4c:	00690800 	rsbeq	r0, r9, r0, lsl #16
     a50:	01060000 	tsteq	r6, r0
     a54:	000002c7 	andeq	r0, r0, r7, asr #5
     a58:	0101d201 	tsteq	r1, r1, lsl #4
     a5c:	08003330 	stmdaeq	r0, {r4, r5, r8, r9, ip, sp}
     a60:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     a64:	00000094 	muleq	r0, r4, r0
     a68:	03060107 	movweq	r0, #24839	; 0x6107
     a6c:	8d010000 	stchi	0, cr0, [r1]
     a70:	00333c01 	eorseq	r3, r3, r1, lsl #24
     a74:	00334808 	eorseq	r4, r3, r8, lsl #16
     a78:	0000bf08 	andeq	fp, r0, r8, lsl #30
     a7c:	05240000 	streq	r0, [r4]!
     a80:	00020000 	andeq	r0, r2, r0
     a84:	000001a6 	andeq	r0, r0, r6, lsr #3
     a88:	00000104 	andeq	r0, r0, r4, lsl #2
     a8c:	8d010000 	stchi	0, cr0, [r1]
     a90:	3f000007 	svccc	0x00000007
     a94:	48000000 	stmdami	r0, {}
     a98:	ec080033 	stc	0, cr0, [r8], {51}
     a9c:	fb080034 	blx	200b76 <__Stack_Size+0x200776>
     aa0:	02000002 	andeq	r0, r0, #2	; 0x2
     aa4:	2a6c0504 	bcs	1b01ebc <__Stack_Size+0x1b01abc>
     aa8:	02020000 	andeq	r0, r2, #0	; 0x0
     aac:	00003505 	andeq	r3, r0, r5, lsl #10
     ab0:	06010200 	streq	r0, [r1], -r0, lsl #4
     ab4:	000000fd 	strdeq	r0, [r0], -sp
     ab8:	e6070402 	str	r0, [r7], -r2, lsl #8
     abc:	0300002a 	movweq	r0, #42	; 0x2a
     ac0:	00363175 	eorseq	r3, r6, r5, ror r1
     ac4:	004c2802 	subeq	r2, ip, r2, lsl #16
     ac8:	02020000 	andeq	r0, r2, #0	; 0x0
     acc:	00018807 	andeq	r8, r1, r7, lsl #16
     ad0:	38750300 	ldmdacc	r5!, {r8, r9}^
     ad4:	5d290200 	sfmpl	f0, 4, [r9]
     ad8:	02000000 	andeq	r0, r0, #0	; 0x0
     adc:	00fb0801 	rscseq	r0, fp, r1, lsl #16
     ae0:	3a040000 	bcc	100ae8 <__Stack_Size+0x1006e8>
     ae4:	04000000 	streq	r0, [r0]
     ae8:	0000004c 	andeq	r0, r0, ip, asr #32
     aec:	39020105 	stmdbcc	r2, {r0, r2, r8}
     af0:	00000083 	andeq	r0, r0, r3, lsl #1
     af4:	000ff706 	andeq	pc, pc, r6, lsl #14
     af8:	53070000 	movwpl	r0, #28672	; 0x7000
     afc:	01005445 	tsteq	r0, r5, asr #8
     b00:	02010500 	andeq	r0, r1, #0	; 0x0
     b04:	0000983b 	andeq	r9, r0, fp, lsr r8
     b08:	07a00600 	streq	r0, [r0, r0, lsl #12]!
     b0c:	06000000 	streq	r0, [r0], -r0
     b10:	000007c0 	andeq	r0, r0, r0, asr #15
     b14:	27080001 	strcs	r0, [r8, -r1]
     b18:	02000009 	andeq	r0, r0, #9	; 0x9
     b1c:	0000833b 	andeq	r8, r0, fp, lsr r3
     b20:	02010500 	andeq	r0, r1, #0	; 0x0
     b24:	0000b83e 	andeq	fp, r0, lr, lsr r8
     b28:	080e0600 	stmdaeq	lr, {r9, sl}
     b2c:	06000000 	streq	r0, [r0], -r0
     b30:	000007b8 	strheq	r0, [r0], -r8
     b34:	d8080001 	stmdale	r8, {r0}
     b38:	02000007 	andeq	r0, r0, #7	; 0x7
     b3c:	0000a33e 	andeq	sl, r0, lr, lsr r3
     b40:	07040900 	streq	r0, [r4, -r0, lsl #18]
     b44:	4f031c0a 	svcmi	0x00031c0a
     b48:	00013901 	andeq	r3, r1, r1, lsl #18
     b4c:	52430b00 	subpl	r0, r3, #0	; 0x0
     b50:	5003004c 	andpl	r0, r3, ip, asr #32
     b54:	00006401 	andeq	r6, r0, r1, lsl #8
     b58:	00230200 	eoreq	r0, r3, r0, lsl #4
     b5c:	4852430b 	ldmdami	r2, {r0, r1, r3, r8, r9, lr}^
     b60:	01510300 	cmpeq	r1, r0, lsl #6
     b64:	00000064 	andeq	r0, r0, r4, rrx
     b68:	0b042302 	bleq	109778 <__Stack_Size+0x109378>
     b6c:	00524449 	subseq	r4, r2, r9, asr #8
     b70:	64015203 	strvs	r5, [r1], #-515
     b74:	02000000 	andeq	r0, r0, #0	; 0x0
     b78:	4f0b0823 	svcmi	0x000b0823
     b7c:	03005244 	movweq	r5, #580	; 0x244
     b80:	00640153 	rsbeq	r0, r4, r3, asr r1
     b84:	23020000 	movwcs	r0, #8192	; 0x2000
     b88:	07f70c0c 	ldrbeq	r0, [r7, ip, lsl #24]!
     b8c:	54030000 	strpl	r0, [r3]
     b90:	00006401 	andeq	r6, r0, r1, lsl #8
     b94:	10230200 	eorne	r0, r3, r0, lsl #4
     b98:	5252420b 	subspl	r4, r2, #-1342177280	; 0xb0000000
     b9c:	01550300 	cmpeq	r5, r0, lsl #6
     ba0:	00000064 	andeq	r0, r0, r4, rrx
     ba4:	0c142302 	ldceq	3, cr2, [r4], {2}
     ba8:	000009ba 	strheq	r0, [r0], -sl
     bac:	64015603 	strvs	r5, [r1], #-1539
     bb0:	02000000 	andeq	r0, r0, #0	; 0x0
     bb4:	0a001823 	beq	6c48 <__Stack_Size+0x6848>
     bb8:	020c0350 	andeq	r0, ip, #1073741825	; 0x40000001
     bbc:	0000039a 	muleq	r0, sl, r3
     bc0:	3152430b 	cmpcc	r2, fp, lsl #6
     bc4:	020d0300 	andeq	r0, sp, #0	; 0x0
     bc8:	00000069 	andeq	r0, r0, r9, rrx
     bcc:	0c002302 	stceq	3, cr2, [r0], {2}
     bd0:	000001b5 	strheq	r0, [r0], -r5
     bd4:	41020e03 	tstmi	r2, r3, lsl #28
     bd8:	02000000 	andeq	r0, r0, #0	; 0x0
     bdc:	430b0223 	movwmi	r0, #45603	; 0xb223
     be0:	03003252 	movweq	r3, #594	; 0x252
     be4:	0069020f 	rsbeq	r0, r9, pc, lsl #4
     be8:	23020000 	movwcs	r0, #8192	; 0x2000
     bec:	01bf0c04 	undefined instruction 0x01bf0c04
     bf0:	10030000 	andne	r0, r3, r0
     bf4:	00004102 	andeq	r4, r0, r2, lsl #2
     bf8:	06230200 	strteq	r0, [r3], -r0, lsl #4
     bfc:	0000f60c 	andeq	pc, r0, ip, lsl #12
     c00:	02110300 	andseq	r0, r1, #0	; 0x0
     c04:	00000069 	andeq	r0, r0, r9, rrx
     c08:	0c082302 	stceq	3, cr2, [r8], {2}
     c0c:	00000084 	andeq	r0, r0, r4, lsl #1
     c10:	41021203 	tstmi	r2, r3, lsl #4
     c14:	02000000 	andeq	r0, r0, #0	; 0x0
     c18:	830c0a23 	movwhi	r0, #51747	; 0xca23
     c1c:	03000001 	movweq	r0, #1	; 0x1
     c20:	00690213 	rsbeq	r0, r9, r3, lsl r2
     c24:	23020000 	movwcs	r0, #8192	; 0x2000
     c28:	008e0c0c 	addeq	r0, lr, ip, lsl #24
     c2c:	14030000 	strne	r0, [r3]
     c30:	00004102 	andeq	r4, r0, r2, lsl #2
     c34:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
     c38:	0052530b 	subseq	r5, r2, fp, lsl #6
     c3c:	69021503 	stmdbvs	r2, {r0, r1, r8, sl, ip}
     c40:	02000000 	andeq	r0, r0, #0	; 0x0
     c44:	980c1023 	stmdals	ip, {r0, r1, r5, ip}
     c48:	03000000 	movweq	r0, #0	; 0x0
     c4c:	00410216 	subeq	r0, r1, r6, lsl r2
     c50:	23020000 	movwcs	r0, #8192	; 0x2000
     c54:	47450b12 	smlaldmi	r0, r5, r2, fp
     c58:	17030052 	smlsdne	r3, r2, r0, r0
     c5c:	00006902 	andeq	r6, r0, r2, lsl #18
     c60:	14230200 	strtne	r0, [r3], #-512
     c64:	0001ed0c 	andeq	lr, r1, ip, lsl #26
     c68:	02180300 	andseq	r0, r8, #0	; 0x0
     c6c:	00000041 	andeq	r0, r0, r1, asr #32
     c70:	0c162302 	ldceq	3, cr2, [r6], {2}
     c74:	00000016 	andeq	r0, r0, r6, lsl r0
     c78:	69021903 	stmdbvs	r2, {r0, r1, r8, fp, ip}
     c7c:	02000000 	andeq	r0, r0, #0	; 0x0
     c80:	f70c1823 	undefined instruction 0xf70c1823
     c84:	03000001 	movweq	r0, #1	; 0x1
     c88:	0041021a 	subeq	r0, r1, sl, lsl r2
     c8c:	23020000 	movwcs	r0, #8192	; 0x2000
     c90:	001c0c1a 	andseq	r0, ip, sl, lsl ip
     c94:	1b030000 	blne	c0c9c <__Stack_Size+0xc089c>
     c98:	00006902 	andeq	r6, r0, r2, lsl #18
     c9c:	1c230200 	sfmne	f0, 4, [r3]
     ca0:	0002010c 	andeq	r0, r2, ip, lsl #2
     ca4:	021c0300 	andseq	r0, ip, #0	; 0x0
     ca8:	00000041 	andeq	r0, r0, r1, asr #32
     cac:	0c1e2302 	ldceq	3, cr2, [lr], {2}
     cb0:	0000000c 	andeq	r0, r0, ip
     cb4:	69021d03 	stmdbvs	r2, {r0, r1, r8, sl, fp, ip}
     cb8:	02000000 	andeq	r0, r0, #0	; 0x0
     cbc:	0b0c2023 	bleq	308d50 <__Stack_Size+0x308950>
     cc0:	03000002 	movweq	r0, #2	; 0x2
     cc4:	0041021e 	subeq	r0, r1, lr, lsl r2
     cc8:	23020000 	movwcs	r0, #8192	; 0x2000
     ccc:	4e430b22 	fmacdmi	d16, d3, d18
     cd0:	1f030054 	svcne	0x00030054
     cd4:	00006902 	andeq	r6, r0, r2, lsl #18
     cd8:	24230200 	strtcs	r0, [r3], #-512
     cdc:	0002150c 	andeq	r1, r2, ip, lsl #10
     ce0:	02200300 	eoreq	r0, r0, #0	; 0x0
     ce4:	00000041 	andeq	r0, r0, r1, asr #32
     ce8:	0b262302 	bleq	9898f8 <__Stack_Size+0x9894f8>
     cec:	00435350 	subeq	r5, r3, r0, asr r3
     cf0:	69022103 	stmdbvs	r2, {r0, r1, r8, sp}
     cf4:	02000000 	andeq	r0, r0, #0	; 0x0
     cf8:	090c2823 	stmdbeq	ip, {r0, r1, r5, fp, sp}
     cfc:	03000001 	movweq	r0, #1	; 0x1
     d00:	00410222 	subeq	r0, r1, r2, lsr #4
     d04:	23020000 	movwcs	r0, #8192	; 0x2000
     d08:	52410b2a 	subpl	r0, r1, #43008	; 0xa800
     d0c:	23030052 	movwcs	r0, #12370	; 0x3052
     d10:	00006902 	andeq	r6, r0, r2, lsl #18
     d14:	2c230200 	sfmcs	f0, 4, [r3]
     d18:	0001140c 	andeq	r1, r1, ip, lsl #8
     d1c:	02240300 	eoreq	r0, r4, #0	; 0x0
     d20:	00000041 	andeq	r0, r0, r1, asr #32
     d24:	0b2e2302 	bleq	b89934 <__Stack_Size+0xb89534>
     d28:	00524352 	subseq	r4, r2, r2, asr r3
     d2c:	69022503 	stmdbvs	r2, {r0, r1, r8, sl, sp}
     d30:	02000000 	andeq	r0, r0, #0	; 0x0
     d34:	1f0c3023 	svcne	0x000c3023
     d38:	03000001 	movweq	r0, #1	; 0x1
     d3c:	00410226 	subeq	r0, r1, r6, lsr #4
     d40:	23020000 	movwcs	r0, #8192	; 0x2000
     d44:	00ba0c32 	adcseq	r0, sl, r2, lsr ip
     d48:	27030000 	strcs	r0, [r3, -r0]
     d4c:	00006902 	andeq	r6, r0, r2, lsl #18
     d50:	34230200 	strtcc	r0, [r3], #-512
     d54:	00012a0c 	andeq	r2, r1, ip, lsl #20
     d58:	02280300 	eoreq	r0, r8, #0	; 0x0
     d5c:	00000041 	andeq	r0, r0, r1, asr #32
     d60:	0c362302 	ldceq	3, cr2, [r6], #-8
     d64:	000000bf 	strheq	r0, [r0], -pc
     d68:	69022903 	stmdbvs	r2, {r0, r1, r8, fp, sp}
     d6c:	02000000 	andeq	r0, r0, #0	; 0x0
     d70:	350c3823 	strcc	r3, [ip, #-2083]
     d74:	03000001 	movweq	r0, #1	; 0x1
     d78:	0041022a 	subeq	r0, r1, sl, lsr #4
     d7c:	23020000 	movwcs	r0, #8192	; 0x2000
     d80:	00c40c3a 	sbceq	r0, r4, sl, lsr ip
     d84:	2b030000 	blcs	c0d8c <__Stack_Size+0xc098c>
     d88:	00006902 	andeq	r6, r0, r2, lsl #18
     d8c:	3c230200 	sfmcc	f0, 4, [r3]
     d90:	0001400c 	andeq	r4, r1, ip
     d94:	022c0300 	eoreq	r0, ip, #0	; 0x0
     d98:	00000041 	andeq	r0, r0, r1, asr #32
     d9c:	0c3e2302 	ldceq	3, cr2, [lr], #-8
     da0:	000000c9 	andeq	r0, r0, r9, asr #1
     da4:	69022d03 	stmdbvs	r2, {r0, r1, r8, sl, fp, sp}
     da8:	02000000 	andeq	r0, r0, #0	; 0x0
     dac:	4b0c4023 	blmi	310e40 <__Stack_Size+0x310a40>
     db0:	03000001 	movweq	r0, #1	; 0x1
     db4:	0041022e 	subeq	r0, r1, lr, lsr #4
     db8:	23020000 	movwcs	r0, #8192	; 0x2000
     dbc:	019b0c42 	orrseq	r0, fp, r2, asr #24
     dc0:	2f030000 	svccs	0x00030000
     dc4:	00006902 	andeq	r6, r0, r2, lsl #18
     dc8:	44230200 	strtmi	r0, [r3], #-512
     dcc:	0001560c 	andeq	r5, r1, ip, lsl #12
     dd0:	02300300 	eorseq	r0, r0, #0	; 0x0
     dd4:	00000041 	andeq	r0, r0, r1, asr #32
     dd8:	0b462302 	bleq	11899e8 <__Stack_Size+0x11895e8>
     ddc:	00524344 	subseq	r4, r2, r4, asr #6
     de0:	69023103 	stmdbvs	r2, {r0, r1, r8, ip, sp}
     de4:	02000000 	andeq	r0, r0, #0	; 0x0
     de8:	610c4823 	tstvs	ip, r3, lsr #16
     dec:	03000001 	movweq	r0, #1	; 0x1
     df0:	00410232 	subeq	r0, r1, r2, lsr r2
     df4:	23020000 	movwcs	r0, #8192	; 0x2000
     df8:	00110c4a 	andseq	r0, r1, sl, asr #24
     dfc:	33030000 	movwcc	r0, #12288	; 0x3000
     e00:	00006902 	andeq	r6, r0, r2, lsl #18
     e04:	4c230200 	sfmmi	f0, 4, [r3]
     e08:	00016c0c 	andeq	r6, r1, ip, lsl #24
     e0c:	02340300 	eorseq	r0, r4, #0	; 0x0
     e10:	00000041 	andeq	r0, r0, r1, asr #32
     e14:	004e2302 	subeq	r2, lr, r2, lsl #6
     e18:	23040105 	movwcs	r0, #16645	; 0x4105
     e1c:	000003b5 	strheq	r0, [r0], -r5
     e20:	00081406 	andeq	r1, r8, r6, lsl #8
     e24:	36060100 	strcc	r0, [r6], -r0, lsl #2
     e28:	02000008 	andeq	r0, r0, #8	; 0x8
     e2c:	00096c06 	andeq	r6, r9, r6, lsl #24
     e30:	08000300 	stmdaeq	r0, {r8, r9}
     e34:	00000915 	andeq	r0, r0, r5, lsl r9
     e38:	039a2704 	orrseq	r2, sl, #1048576	; 0x100000
     e3c:	01050000 	tsteq	r5, r0
     e40:	03fa2e04 	mvnseq	r2, #64	; 0x40
     e44:	ef060000 	svc	0x00060000
     e48:	00000008 	andeq	r0, r0, r8
     e4c:	0009a406 	andeq	sl, r9, r6, lsl #8
     e50:	fd060400 	stc2	4, cr0, [r6]
     e54:	28000008 	stmdacs	r0, {r3}
     e58:	0008e106 	andeq	lr, r8, r6, lsl #2
     e5c:	0600c800 	streq	ip, [r0], -r0, lsl #16
     e60:	00000825 	andeq	r0, r0, r5, lsr #16
     e64:	09480614 	stmdbeq	r8, {r2, r4, r9, sl}^
     e68:	06100000 	ldreq	r0, [r0], -r0
     e6c:	000009bf 	strheq	r0, [r0], -pc
     e70:	07a8061c 	undefined
     e74:	00180000 	andseq	r0, r8, r0
     e78:	00099308 	andeq	r9, r9, r8, lsl #6
     e7c:	c0360400 	eorsgt	r0, r6, r0, lsl #8
     e80:	0d000003 	stceq	0, cr0, [r0, #-12]
     e84:	383f0404 	ldmdacc	pc!, {r2, sl}
     e88:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
     e8c:	00000771 	andeq	r0, r0, r1, ror r7
     e90:	00414004 	subeq	r4, r1, r4
     e94:	23020000 	movwcs	r0, #8192	; 0x2000
     e98:	088c0e00 	stmeq	ip, {r9, sl, fp}
     e9c:	41040000 	tstmi	r4, r0
     ea0:	000003b5 	strheq	r0, [r0], -r5
     ea4:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
     ea8:	0000090b 	andeq	r0, r0, fp, lsl #18
     eac:	03fa4204 	mvnseq	r4, #1073741824	; 0x40000000
     eb0:	23020000 	movwcs	r0, #8192	; 0x2000
     eb4:	59080003 	stmdbpl	r8, {r0, r1}
     eb8:	04000008 	streq	r0, [r0], #-8
     ebc:	00040543 	andeq	r0, r4, r3, asr #10
     ec0:	05040d00 	streq	r0, [r4, #-3328]
     ec4:	0004841b 	andeq	r8, r4, fp, lsl r4
     ec8:	08b60e00 	ldmeq	r6!, {r9, sl, fp}
     ecc:	1c050000 	stcne	0, cr0, [r5], {0}
     ed0:	00000053 	andeq	r0, r0, r3, asr r0
     ed4:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
     ed8:	0000086a 	andeq	r0, r0, sl, ror #16
     edc:	00531d05 	subseq	r1, r3, r5, lsl #26
     ee0:	23020000 	movwcs	r0, #8192	; 0x2000
     ee4:	08c60e01 	stmiaeq	r6, {r0, r9, sl, fp}^
     ee8:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
     eec:	00000053 	andeq	r0, r0, r3, asr r0
     ef0:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
     ef4:	0000077a 	andeq	r0, r0, sl, ror r7
     ef8:	00981f05 	addseq	r1, r8, r5, lsl #30
     efc:	23020000 	movwcs	r0, #8192	; 0x2000
     f00:	37080003 	strcc	r0, [r8, -r3]
     f04:	05000009 	streq	r0, [r0, #-9]
     f08:	00044320 	andeq	r4, r4, r0, lsr #6
     f0c:	97010f00 	strls	r0, [r1, -r0, lsl #30]
     f10:	01000008 	tsteq	r0, r8
     f14:	003348aa 	eorseq	r4, r3, sl, lsr #17
     f18:	00337808 	eorseq	r7, r3, r8, lsl #16
     f1c:	105d0108 	subsne	r0, sp, r8, lsl #2
     f20:	00097d01 	andeq	r7, r9, r1, lsl #26
     f24:	01a10100 	undefined instruction 0x01a10100
     f28:	08003378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, ip, sp}
     f2c:	0800338c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip, sp}
     f30:	000000ea 	andeq	r0, r0, sl, ror #1
     f34:	08460111 	stmdaeq	r6, {r0, r4, r8}^
     f38:	85010000 	strhi	r0, [r1]
     f3c:	00338c01 	eorseq	r8, r3, r1, lsl #24
     f40:	00341408 	eorseq	r1, r4, r8, lsl #8
     f44:	00011508 	andeq	r1, r1, r8, lsl #10
     f48:	0004de00 	andeq	sp, r4, r0, lsl #28
     f4c:	09591200 	ldmdbeq	r9, {r9, ip}^
     f50:	86010000 	strhi	r0, [r1], -r0
     f54:	00000438 	andeq	r0, r0, r8, lsr r4
     f58:	006c9102 	rsbeq	r9, ip, r2, lsl #2
     f5c:	07e40111 	undefined
     f60:	60010000 	andvs	r0, r1, r0
     f64:	00341401 	eorseq	r1, r4, r1, lsl #8
     f68:	00346608 	eorseq	r6, r4, r8, lsl #12
     f6c:	00014008 	andeq	r4, r1, r8
     f70:	00050600 	andeq	r0, r5, r0, lsl #12
     f74:	08a31200 	stmiaeq	r3!, {r9, ip}
     f78:	61010000 	tstvs	r1, r0
     f7c:	00000484 	andeq	r0, r0, r4, lsl #9
     f80:	006c9102 	rsbeq	r9, ip, r2, lsl #2
     f84:	07fc0113 	undefined
     f88:	1d010000 	stcne	0, cr0, [r1]
     f8c:	00346801 	eorseq	r6, r4, r1, lsl #16
     f90:	0034ec08 	eorseq	lr, r4, r8, lsl #24
     f94:	00016b08 	andeq	r6, r1, r8, lsl #22
     f98:	07c71400 	strbeq	r1, [r7, r0, lsl #8]
     f9c:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     fa0:	000000b8 	strheq	r0, [r0], -r8
     fa4:	03a70000 	undefined instruction 0x03a70000
     fa8:	00020000 	andeq	r0, r2, r0
     fac:	000002c5 	andeq	r0, r0, r5, asr #5
     fb0:	00000104 	andeq	r0, r0, r4, lsl #2
     fb4:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
     fb8:	3f00000a 	svccc	0x0000000a
     fbc:	ec000000 	stc	0, cr0, [r0], {0}
     fc0:	48080034 	stmdami	r8, {r2, r4, r5}
     fc4:	05080036 	streq	r0, [r8, #-54]
     fc8:	02000004 	andeq	r0, r0, #4	; 0x4
     fcc:	2a6c0504 	bcs	1b023e4 <__Stack_Size+0x1b01fe4>
     fd0:	02020000 	andeq	r0, r2, #0	; 0x0
     fd4:	00003505 	andeq	r3, r0, r5, lsl #10
     fd8:	06010200 	streq	r0, [r1], -r0, lsl #4
     fdc:	000000fd 	strdeq	r0, [r0], -sp
     fe0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
     fe4:	45270200 	strmi	r0, [r7, #-512]!
     fe8:	02000000 	andeq	r0, r0, #0	; 0x0
     fec:	2ae60704 	bcs	ff982c04 <SCS_BASE+0x1f974c04>
     ff0:	75030000 	strvc	r0, [r3]
     ff4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
     ff8:	00005728 	andeq	r5, r0, r8, lsr #14
     ffc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1000:	00000188 	andeq	r0, r0, r8, lsl #3
    1004:	00387503 	eorseq	r7, r8, r3, lsl #10
    1008:	00682902 	rsbeq	r2, r8, r2, lsl #18
    100c:	01020000 	tsteq	r2, r0
    1010:	0000fb08 	andeq	pc, r0, r8, lsl #22
    1014:	00450400 	subeq	r0, r5, r0, lsl #8
    1018:	57040000 	strpl	r0, [r4, -r0]
    101c:	04000000 	streq	r0, [r0]
    1020:	00000068 	andeq	r0, r0, r8, rrx
    1024:	39020105 	stmdbcc	r2, {r0, r2, r8}
    1028:	00000093 	muleq	r0, r3, r0
    102c:	000ff706 	andeq	pc, pc, r6, lsl #14
    1030:	53070000 	movwpl	r0, #28672	; 0x7000
    1034:	01005445 	tsteq	r0, r5, asr #8
    1038:	02010500 	andeq	r0, r1, #0	; 0x0
    103c:	0000a83b 	andeq	sl, r0, fp, lsr r8
    1040:	07a00600 	streq	r0, [r0, r0, lsl #12]!
    1044:	06000000 	streq	r0, [r0], -r0
    1048:	000007c0 	andeq	r0, r0, r0, asr #15
    104c:	04080001 	streq	r0, [r8], #-1
    1050:	031c0907 	tsteq	ip, #114688	; 0x1c000
    1054:	01850239 	orreq	r0, r5, r9, lsr r2
    1058:	530a0000 	movwpl	r0, #40960	; 0xa000
    105c:	3a030052 	bcc	c11ac <__Stack_Size+0xc0dac>
    1060:	00007402 	andeq	r7, r0, r2, lsl #8
    1064:	00230200 	eoreq	r0, r3, r0, lsl #4
    1068:	0001b50b 	andeq	fp, r1, fp, lsl #10
    106c:	023b0300 	eorseq	r0, fp, #0	; 0x0
    1070:	0000004c 	andeq	r0, r0, ip, asr #32
    1074:	0a022302 	beq	89c84 <__Stack_Size+0x89884>
    1078:	03005244 	movweq	r5, #580	; 0x244
    107c:	0074023c 	rsbseq	r0, r4, ip, lsr r2
    1080:	23020000 	movwcs	r0, #8192	; 0x2000
    1084:	01bf0b04 	undefined instruction 0x01bf0b04
    1088:	3d030000 	stccc	0, cr0, [r3]
    108c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1090:	06230200 	strteq	r0, [r3], -r0, lsl #4
    1094:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    1098:	023e0300 	eorseq	r0, lr, #0	; 0x0
    109c:	00000074 	andeq	r0, r0, r4, ror r0
    10a0:	0b082302 	bleq	209cb0 <__Stack_Size+0x2098b0>
    10a4:	00000084 	andeq	r0, r0, r4, lsl #1
    10a8:	4c023f03 	stcmi	15, cr3, [r2], {3}
    10ac:	02000000 	andeq	r0, r0, #0	; 0x0
    10b0:	430a0a23 	movwmi	r0, #43555	; 0xaa23
    10b4:	03003152 	movweq	r3, #338	; 0x152
    10b8:	00740240 	rsbseq	r0, r4, r0, asr #4
    10bc:	23020000 	movwcs	r0, #8192	; 0x2000
    10c0:	008e0b0c 	addeq	r0, lr, ip, lsl #22
    10c4:	41030000 	tstmi	r3, r0
    10c8:	00004c02 	andeq	r4, r0, r2, lsl #24
    10cc:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    10d0:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    10d4:	02420300 	subeq	r0, r2, #0	; 0x0
    10d8:	00000074 	andeq	r0, r0, r4, ror r0
    10dc:	0b102302 	bleq	409cec <__Stack_Size+0x4098ec>
    10e0:	00000098 	muleq	r0, r8, r0
    10e4:	4c024303 	stcmi	3, cr4, [r2], {3}
    10e8:	02000000 	andeq	r0, r0, #0	; 0x0
    10ec:	430a1223 	movwmi	r1, #41507	; 0xa223
    10f0:	03003352 	movweq	r3, #850	; 0x352
    10f4:	00740244 	rsbseq	r0, r4, r4, asr #4
    10f8:	23020000 	movwcs	r0, #8192	; 0x2000
    10fc:	01ed0b14 	mvneq	r0, r4, lsl fp
    1100:	45030000 	strmi	r0, [r3]
    1104:	00004c02 	andeq	r4, r0, r2, lsl #24
    1108:	16230200 	strtne	r0, [r3], -r0, lsl #4
    110c:	000a280b 	andeq	r2, sl, fp, lsl #16
    1110:	02460300 	subeq	r0, r6, #0	; 0x0
    1114:	00000074 	andeq	r0, r0, r4, ror r0
    1118:	0b182302 	bleq	609d28 <__Stack_Size+0x609928>
    111c:	000001f7 	strdeq	r0, [r0], -r7
    1120:	4c024703 	stcmi	7, cr4, [r2], {3}
    1124:	02000000 	andeq	r0, r0, #0	; 0x0
    1128:	0c001a23 	stceq	10, cr1, [r0], {35}
    112c:	e21b0410 	ands	r0, fp, #268435456	; 0x10000000
    1130:	0d000001 	stceq	0, cr0, [r0, #-4]
    1134:	00000aa0 	andeq	r0, r0, r0, lsr #21
    1138:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    113c:	23020000 	movwcs	r0, #8192	; 0x2000
    1140:	0a470d00 	beq	11c4548 <__Stack_Size+0x11c4148>
    1144:	1d040000 	stcne	0, cr0, [r4]
    1148:	0000004c 	andeq	r0, r0, ip, asr #32
    114c:	0d042302 	stceq	3, cr2, [r4, #-8]
    1150:	00000aaf 	andeq	r0, r0, pc, lsr #21
    1154:	004c1e04 	subeq	r1, ip, r4, lsl #28
    1158:	23020000 	movwcs	r0, #8192	; 0x2000
    115c:	09eb0d06 	stmibeq	fp!, {r1, r2, r8, sl, fp}^
    1160:	1f040000 	svcne	0x00040000
    1164:	0000004c 	andeq	r0, r0, ip, asr #32
    1168:	0d082302 	stceq	3, cr2, [r8, #-8]
    116c:	00000ada 	ldrdeq	r0, [r0], -sl
    1170:	004c2004 	subeq	r2, ip, r4
    1174:	23020000 	movwcs	r0, #8192	; 0x2000
    1178:	0a2d0d0a 	beq	b445a8 <__Stack_Size+0xb441a8>
    117c:	21040000 	tstcs	r4, r0
    1180:	0000004c 	andeq	r0, r0, ip, asr #32
    1184:	000c2302 	andeq	r2, ip, r2, lsl #6
    1188:	0009f80e 	andeq	pc, r9, lr, lsl #16
    118c:	85220400 	strhi	r0, [r2, #-1024]!
    1190:	0f000001 	svceq	0x00000001
    1194:	000a8101 	andeq	r8, sl, r1, lsl #2
    1198:	ec720100 	ldfe	f0, [r2]
    119c:	24080034 	strcs	r0, [r8], #-52
    11a0:	96080035 	undefined
    11a4:	10000001 	andne	r0, r0, r1
    11a8:	000a5801 	andeq	r5, sl, r1, lsl #16
    11ac:	01630100 	cmneq	r3, r0, lsl #2
    11b0:	08003524 	stmdaeq	r0, {r2, r5, r8, sl, ip, sp}
    11b4:	08003550 	stmdaeq	r0, {r4, r6, r8, sl, ip, sp}
    11b8:	000001b5 	strheq	r0, [r0], -r5
    11bc:	0000022a 	andeq	r0, r0, sl, lsr #4
    11c0:	000af611 	andeq	pc, sl, r1, lsl r6
    11c4:	3a620100 	bcc	18815cc <__Stack_Size+0x18811cc>
    11c8:	d4000000 	strle	r0, [r0]
    11cc:	00000001 	andeq	r0, r0, r1
    11d0:	09e40110 	stmibeq	r4!, {r4, r8}^
    11d4:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    11d8:	00355001 	eorseq	r5, r5, r1
    11dc:	00356608 	eorseq	r6, r5, r8, lsl #12
    11e0:	0001f208 	andeq	pc, r1, r8, lsl #4
    11e4:	00025300 	andeq	r5, r2, r0, lsl #6
    11e8:	0af61100 	beq	ffd855f0 <SCS_BASE+0x1fd775f0>
    11ec:	5d010000 	stcpl	0, cr0, [r1]
    11f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    11f4:	0000021d 	andeq	r0, r0, sp, lsl r2
    11f8:	cf011000 	svcgt	0x00011000
    11fc:	0100000a 	tsteq	r0, sl
    1200:	35680158 	strbcc	r0, [r8, #-344]!
    1204:	35880800 	strcc	r0, [r8, #2048]
    1208:	02300800 	eorseq	r0, r0, #0	; 0x0
    120c:	027c0000 	rsbseq	r0, ip, #0	; 0x0
    1210:	91110000 	tstls	r1, r0
    1214:	0100000a 	tsteq	r0, sl
    1218:	00005e57 	andeq	r5, r0, r7, asr lr
    121c:	00025b00 	andeq	r5, r2, r0, lsl #22
    1220:	01100000 	tsteq	r0, r0
    1224:	000009cf 	andeq	r0, r0, pc, asr #19
    1228:	88014f01 	stmdahi	r1, {r0, r8, r9, sl, fp, lr}
    122c:	a0080035 	andge	r0, r8, r5, lsr r0
    1230:	79080035 	stmdbvc	r8, {r0, r2, r4, r5}
    1234:	bf000002 	svclt	0x00000002
    1238:	11000002 	tstne	r0, r2
    123c:	00000a9a 	muleq	r0, sl, sl
    1240:	02bf4e01 	adcseq	r4, pc, #16	; 0x10
    1244:	02980000 	addseq	r0, r8, #0	; 0x0
    1248:	6c120000 	ldcvs	0, cr0, [r2], {0}
    124c:	01006e65 	tsteq	r0, r5, ror #28
    1250:	00005e4e 	andeq	r5, r0, lr, asr #28
    1254:	0002b600 	andeq	fp, r2, r0, lsl #12
    1258:	00691300 	rsbeq	r1, r9, r0, lsl #6
    125c:	02c55001 	sbceq	r5, r5, #1	; 0x1
    1260:	54010000 	strpl	r0, [r1]
    1264:	5e041400 	cfcpyspl	mvf1, mvf4
    1268:	15000000 	strne	r0, [r0]
    126c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1270:	01100074 	tsteq	r0, r4, ror r0
    1274:	00000a0a 	andeq	r0, r0, sl, lsl #20
    1278:	a0014a01 	andge	r4, r1, r1, lsl #20
    127c:	ba080035 	blt	201358 <__Stack_Size+0x200f58>
    1280:	d4080035 	strle	r0, [r8], #-53
    1284:	f5000002 	undefined instruction 0xf5000002
    1288:	11000002 	tstne	r0, r2
    128c:	00000a9a 	muleq	r0, sl, sl
    1290:	02bf4901 	adcseq	r4, pc, #16384	; 0x4000
    1294:	02ff0000 	rscseq	r0, pc, #0	; 0x0
    1298:	10000000 	andne	r0, r0, r0
    129c:	000a5f01 	andeq	r5, sl, r1, lsl #30
    12a0:	011a0100 	tsteq	sl, r0, lsl #2
    12a4:	080035bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip, sp}
    12a8:	08003648 	stmdaeq	r0, {r3, r6, r9, sl, ip, sp}
    12ac:	0000031d 	andeq	r0, r0, sp, lsl r3
    12b0:	0000033b 	andeq	r0, r0, fp, lsr r3
    12b4:	000a7c11 	andeq	r7, sl, r1, lsl ip
    12b8:	5e190100 	mufple	f0, f1, f0
    12bc:	48000000 	stmdami	r0, {}
    12c0:	11000003 	tstne	r0, r3
    12c4:	00000a73 	andeq	r0, r0, r3, ror sl
    12c8:	003a1901 	eorseq	r1, sl, r1, lsl #18
    12cc:	03660000 	cmneq	r6, #0	; 0x0
    12d0:	14160000 	ldrne	r0, [r6]
    12d4:	0100000a 	tsteq	r0, sl
    12d8:	0001e21c 	andeq	lr, r1, ip, lsl r2
    12dc:	60910200 	addsvs	r0, r1, r0, lsl #4
    12e0:	00221700 	eoreq	r1, r2, r0, lsl #14
    12e4:	0c010000 	stceq	0, cr0, [r1], {0}
    12e8:	0000006f 	andeq	r0, r0, pc, rrx
    12ec:	10030501 	andne	r0, r3, r1, lsl #10
    12f0:	17200000 	strne	r0, [r0, -r0]!
    12f4:	000009d7 	ldrdeq	r0, [r0], -r7
    12f8:	006f0c01 	rsbeq	r0, pc, r1, lsl #24
    12fc:	05010000 	streq	r0, [r1]
    1300:	00001403 	andeq	r1, r0, r3, lsl #8
    1304:	00681820 	rsbeq	r1, r8, r0, lsr #16
    1308:	036f0000 	cmneq	pc, #0	; 0x0
    130c:	a8190000 	ldmdage	r9, {}
    1310:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1314:	00e81700 	rsceq	r1, r8, r0, lsl #14
    1318:	0f010000 	svceq	0x00010000
    131c:	00000381 	andeq	r0, r0, r1, lsl #7
    1320:	18030501 	stmdane	r3, {r0, r8, sl}
    1324:	04200000 	strteq	r0, [r0]
    1328:	0000035f 	andeq	r0, r0, pc, asr r3
    132c:	00017717 	andeq	r7, r1, r7, lsl r7
    1330:	79130100 	ldmdbvc	r3, {r8}
    1334:	01000000 	tsteq	r0, r0
    1338:	000c0305 	andeq	r0, ip, r5, lsl #6
    133c:	e5172000 	ldr	r2, [r7]
    1340:	0100000a 	tsteq	r0, sl
    1344:	00006f12 	andeq	r6, r0, r2, lsl pc
    1348:	03050100 	movweq	r0, #20736	; 0x5100
    134c:	20000008 	andcs	r0, r0, r8
    1350:	00041a00 	andeq	r1, r4, r0, lsl #20
    1354:	11000200 	tstne	r0, r0, lsl #4
    1358:	04000004 	streq	r0, [r0], #-4
    135c:	00000001 	andeq	r0, r0, r1
    1360:	0b930100 	bleq	fe4c1768 <SCS_BASE+0x1e4b3768>
    1364:	003f0000 	eorseq	r0, pc, r0
    1368:	36480000 	strbcc	r0, [r8], -r0
    136c:	38300800 	ldmdacc	r0!, {fp}
    1370:	04dd0800 	ldrbeq	r0, [sp], #2048
    1374:	04020000 	streq	r0, [r2]
    1378:	002a6c05 	eoreq	r6, sl, r5, lsl #24
    137c:	05020200 	streq	r0, [r2, #-512]
    1380:	00000035 	andeq	r0, r0, r5, lsr r0
    1384:	fd060102 	stc2	1, cr0, [r6, #-8]
    1388:	03000000 	movweq	r0, #0	; 0x0
    138c:	00323375 	eorseq	r3, r2, r5, ror r3
    1390:	00452702 	subeq	r2, r5, r2, lsl #14
    1394:	04020000 	streq	r0, [r2]
    1398:	002ae607 	eoreq	lr, sl, r7, lsl #12
    139c:	31750300 	cmncc	r5, r0, lsl #6
    13a0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    13a4:	00000057 	andeq	r0, r0, r7, asr r0
    13a8:	88070202 	stmdahi	r7, {r1, r9}
    13ac:	03000001 	movweq	r0, #1	; 0x1
    13b0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    13b4:	00006829 	andeq	r6, r0, r9, lsr #16
    13b8:	08010200 	stmdaeq	r1, {r9}
    13bc:	000000fb 	strdeq	r0, [r0], -fp
    13c0:	00004504 	andeq	r4, r0, r4, lsl #10
    13c4:	00570400 	subseq	r0, r7, r0, lsl #8
    13c8:	01050000 	tsteq	r5, r0
    13cc:	008e3902 	addeq	r3, lr, r2, lsl #18
    13d0:	f7060000 	undefined instruction 0xf7060000
    13d4:	0000000f 	andeq	r0, r0, pc
    13d8:	54455307 	strbpl	r5, [r5], #-775
    13dc:	05000100 	streq	r0, [r0, #-256]
    13e0:	a33b0201 	teqge	fp, #268435456	; 0x10000000
    13e4:	06000000 	streq	r0, [r0], -r0
    13e8:	000007a0 	andeq	r0, r0, r0, lsr #15
    13ec:	07c00600 	strbeq	r0, [r0, r0, lsl #12]
    13f0:	00010000 	andeq	r0, r1, r0
    13f4:	09070408 	stmdbeq	r7, {r3, sl}
    13f8:	014f031c 	cmpeq	pc, ip, lsl r3
    13fc:	00000119 	andeq	r0, r0, r9, lsl r1
    1400:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    1404:	01500300 	cmpeq	r0, r0, lsl #6
    1408:	0000006f 	andeq	r0, r0, pc, rrx
    140c:	0a002302 	beq	a01c <__Stack_Size+0x9c1c>
    1410:	00485243 	subeq	r5, r8, r3, asr #4
    1414:	6f015103 	svcvs	0x00015103
    1418:	02000000 	andeq	r0, r0, #0	; 0x0
    141c:	490a0423 	stmdbmi	sl, {r0, r1, r5, sl}
    1420:	03005244 	movweq	r5, #580	; 0x244
    1424:	006f0152 	rsbeq	r0, pc, r2, asr r1
    1428:	23020000 	movwcs	r0, #8192	; 0x2000
    142c:	444f0a08 	strbmi	r0, [pc], #2568	; 1434 <__Stack_Size+0x1034>
    1430:	53030052 	movwpl	r0, #12370	; 0x3052
    1434:	00006f01 	andeq	r6, r0, r1, lsl #30
    1438:	0c230200 	sfmeq	f0, 4, [r3]
    143c:	0007f70b 	andeq	pc, r7, fp, lsl #14
    1440:	01540300 	cmpeq	r4, r0, lsl #6
    1444:	0000006f 	andeq	r0, r0, pc, rrx
    1448:	0a102302 	beq	40a058 <__Stack_Size+0x409c58>
    144c:	00525242 	subseq	r5, r2, r2, asr #4
    1450:	6f015503 	svcvs	0x00015503
    1454:	02000000 	andeq	r0, r0, #0	; 0x0
    1458:	ba0b1423 	blt	2c64ec <__Stack_Size+0x2c60ec>
    145c:	03000009 	movweq	r0, #9	; 0x9
    1460:	006f0156 	rsbeq	r0, pc, r6, asr r1
    1464:	23020000 	movwcs	r0, #8192	; 0x2000
    1468:	1c090018 	stcne	0, cr0, [r9], {24}
    146c:	f3023903 	vmls.i8	d3, d2, d3
    1470:	0a000001 	beq	147c <__Stack_Size+0x107c>
    1474:	03005253 	movweq	r5, #595	; 0x253
    1478:	0074023a 	rsbseq	r0, r4, sl, lsr r2
    147c:	23020000 	movwcs	r0, #8192	; 0x2000
    1480:	01b50b00 	undefined instruction 0x01b50b00
    1484:	3b030000 	blcc	c148c <__Stack_Size+0xc108c>
    1488:	00004c02 	andeq	r4, r0, r2, lsl #24
    148c:	02230200 	eoreq	r0, r3, #0	; 0x0
    1490:	0052440a 	subseq	r4, r2, sl, lsl #8
    1494:	74023c03 	strvc	r3, [r2], #-3075
    1498:	02000000 	andeq	r0, r0, #0	; 0x0
    149c:	bf0b0423 	svclt	0x000b0423
    14a0:	03000001 	movweq	r0, #1	; 0x1
    14a4:	004c023d 	subeq	r0, ip, sp, lsr r2
    14a8:	23020000 	movwcs	r0, #8192	; 0x2000
    14ac:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    14b0:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    14b4:	00007402 	andeq	r7, r0, r2, lsl #8
    14b8:	08230200 	stmdaeq	r3!, {r9}
    14bc:	0000840b 	andeq	r8, r0, fp, lsl #8
    14c0:	023f0300 	eorseq	r0, pc, #0	; 0x0
    14c4:	0000004c 	andeq	r0, r0, ip, asr #32
    14c8:	0a0a2302 	beq	28a0d8 <__Stack_Size+0x289cd8>
    14cc:	00315243 	eorseq	r5, r1, r3, asr #4
    14d0:	74024003 	strvc	r4, [r2], #-3
    14d4:	02000000 	andeq	r0, r0, #0	; 0x0
    14d8:	8e0b0c23 	cdphi	12, 0, cr0, cr11, cr3, {1}
    14dc:	03000000 	movweq	r0, #0	; 0x0
    14e0:	004c0241 	subeq	r0, ip, r1, asr #4
    14e4:	23020000 	movwcs	r0, #8192	; 0x2000
    14e8:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    14ec:	42030032 	andmi	r0, r3, #50	; 0x32
    14f0:	00007402 	andeq	r7, r0, r2, lsl #8
    14f4:	10230200 	eorne	r0, r3, r0, lsl #4
    14f8:	0000980b 	andeq	r9, r0, fp, lsl #16
    14fc:	02430300 	subeq	r0, r3, #0	; 0x0
    1500:	0000004c 	andeq	r0, r0, ip, asr #32
    1504:	0a122302 	beq	48a114 <__Stack_Size+0x489d14>
    1508:	00335243 	eorseq	r5, r3, r3, asr #4
    150c:	74024403 	strvc	r4, [r2], #-1027
    1510:	02000000 	andeq	r0, r0, #0	; 0x0
    1514:	ed0b1423 	cfstrs	mvf1, [fp, #-140]
    1518:	03000001 	movweq	r0, #1	; 0x1
    151c:	004c0245 	subeq	r0, ip, r5, asr #4
    1520:	23020000 	movwcs	r0, #8192	; 0x2000
    1524:	0a280b16 	beq	a04184 <__Stack_Size+0xa03d84>
    1528:	46030000 	strmi	r0, [r3], -r0
    152c:	00007402 	andeq	r7, r0, r2, lsl #8
    1530:	18230200 	stmdane	r3!, {r9}
    1534:	0001f70b 	andeq	pc, r1, fp, lsl #14
    1538:	02470300 	subeq	r0, r7, #0	; 0x0
    153c:	0000004c 	andeq	r0, r0, ip, asr #32
    1540:	001a2302 	andseq	r2, sl, r2, lsl #6
    1544:	1b04100c 	blne	10557c <__Stack_Size+0x10517c>
    1548:	00000250 	andeq	r0, r0, r0, asr r2
    154c:	000aa00d 	andeq	sl, sl, sp
    1550:	3a1c0400 	bcc	702558 <__Stack_Size+0x702158>
    1554:	02000000 	andeq	r0, r0, #0	; 0x0
    1558:	470d0023 	strmi	r0, [sp, -r3, lsr #32]
    155c:	0400000a 	streq	r0, [r0], #-10
    1560:	00004c1d 	andeq	r4, r0, sp, lsl ip
    1564:	04230200 	strteq	r0, [r3], #-512
    1568:	000aaf0d 	andeq	sl, sl, sp, lsl #30
    156c:	4c1e0400 	cfldrsmi	mvf0, [lr], {0}
    1570:	02000000 	andeq	r0, r0, #0	; 0x0
    1574:	eb0d0623 	bl	342e08 <__Stack_Size+0x342a08>
    1578:	04000009 	streq	r0, [r0], #-9
    157c:	00004c1f 	andeq	r4, r0, pc, lsl ip
    1580:	08230200 	stmdaeq	r3!, {r9}
    1584:	000ada0d 	andeq	sp, sl, sp, lsl #20
    1588:	4c200400 	cfstrsmi	mvf0, [r0]
    158c:	02000000 	andeq	r0, r0, #0	; 0x0
    1590:	2d0d0a23 	fstscs	s0, [sp, #-140]
    1594:	0400000a 	streq	r0, [r0], #-10
    1598:	00004c21 	andeq	r4, r0, r1, lsr #24
    159c:	0c230200 	sfmeq	f0, 4, [r3]
    15a0:	09f80e00 	ldmibeq	r8!, {r9, sl, fp}^
    15a4:	22040000 	andcs	r0, r4, #0	; 0x0
    15a8:	000001f3 	strdeq	r0, [r0], -r3
    15ac:	0b6b010f 	bleq	1ac19f0 <__Stack_Size+0x1ac15f0>
    15b0:	b8010000 	stmdalt	r1, {}
    15b4:	00364801 	eorseq	r4, r6, r1, lsl #16
    15b8:	0036a808 	eorseq	sl, r6, r8, lsl #16
    15bc:	00038408 	andeq	r8, r3, r8, lsl #8
    15c0:	00029200 	andeq	r9, r2, r0, lsl #4
    15c4:	0a731000 	beq	1cc55cc <__Stack_Size+0x1cc51cc>
    15c8:	b7010000 	strlt	r0, [r1, -r0]
    15cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    15d0:	000003af 	andeq	r0, r0, pc, lsr #7
    15d4:	000a1411 	andeq	r1, sl, r1, lsl r4
    15d8:	50ba0100 	adcspl	r0, sl, r0, lsl #2
    15dc:	02000002 	andeq	r0, r0, #2	; 0x2
    15e0:	0f006091 	svceq	0x00006091
    15e4:	000b3d01 	andeq	r3, fp, r1, lsl #26
    15e8:	01280100 	teqeq	r8, r0, lsl #2
    15ec:	080036a8 	stmdaeq	r0, {r3, r5, r7, r9, sl, ip, sp}
    15f0:	080036b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip, sp}
    15f4:	000003cd 	andeq	r0, r0, sp, asr #7
    15f8:	000002bb 	strheq	r0, [r0], -fp
    15fc:	000b4610 	andeq	r4, fp, r0, lsl r6
    1600:	3a270100 	bcc	9c1a08 <__Stack_Size+0x9c1608>
    1604:	f8000000 	undefined instruction 0xf8000000
    1608:	00000003 	andeq	r0, r0, r3
    160c:	0afc0112 	beq	fff01a5c <SCS_BASE+0x1fef3a5c>
    1610:	ac010000 	stcge	0, cr0, [r1], {0}
    1614:	0036b401 	eorseq	fp, r6, r1, lsl #8
    1618:	0036ec08 	eorseq	lr, r6, r8, lsl #24
    161c:	00040b08 	andeq	r0, r4, r8, lsl #22
    1620:	2d010f00 	stccs	15, cr0, [r1]
    1624:	0100000b 	tsteq	r0, fp
    1628:	36ec0164 	strbtcc	r0, [ip], r4, ror #2
    162c:	37300800 	ldrcc	r0, [r0, -r0, lsl #16]!
    1630:	04360800 	ldrteq	r0, [r6], #-2048
    1634:	02f90000 	rscseq	r0, r9, #0	; 0x0
    1638:	fb100000 	blx	401642 <__Stack_Size+0x401242>
    163c:	0100002e 	tsteq	r0, lr, lsr #32
    1640:	00005e63 	andeq	r5, r0, r3, ror #28
    1644:	00045500 	andeq	r5, r4, r0, lsl #10
    1648:	010f0000 	mrseq	r0, CPSR
    164c:	00000b0d 	andeq	r0, r0, sp, lsl #22
    1650:	30017a01 	andcc	r7, r1, r1, lsl #20
    1654:	a4080037 	strge	r0, [r8], #-55
    1658:	73080037 	movwvc	r0, #32823	; 0x8037
    165c:	4d000004 	stcmi	0, cr0, [r0, #-16]
    1660:	10000003 	andne	r0, r0, r3
    1664:	00000b8d 	andeq	r0, r0, sp, lsl #23
    1668:	005e7901 	subseq	r7, lr, r1, lsl #18
    166c:	049e0000 	ldreq	r0, [lr]
    1670:	61130000 	tstvs	r3, r0
    1674:	01006464 	tsteq	r0, r4, ror #8
    1678:	00005e79 	andeq	r5, r0, r9, ror lr
    167c:	0004b100 	andeq	fp, r4, r0, lsl #2
    1680:	00691400 	rsbeq	r1, r9, r0, lsl #8
    1684:	005e7c01 	subseq	r7, lr, r1, lsl #24
    1688:	04c40000 	strbeq	r0, [r4]
    168c:	34150000 	ldrcc	r0, [r5]
    1690:	0100000b 	tsteq	r0, fp
    1694:	00005e7c 	andeq	r5, r0, ip, ror lr
    1698:	0004d700 	andeq	sp, r4, r0, lsl #14
    169c:	010f0000 	mrseq	r0, CPSR
    16a0:	00000b5d 	andeq	r0, r0, sp, asr fp
    16a4:	a4013001 	strge	r3, [r1], #-1
    16a8:	30080037 	andcc	r0, r8, r7, lsr r0
    16ac:	ea080038 	b	201794 <__Stack_Size+0x201394>
    16b0:	b0000004 	andlt	r0, r0, r4
    16b4:	10000003 	andne	r0, r0, r3
    16b8:	00000b8d 	andeq	r0, r0, sp, lsl #23
    16bc:	005e2f01 	subseq	r2, lr, r1, lsl #30
    16c0:	05150000 	ldreq	r0, [r5]
    16c4:	61130000 	tstvs	r3, r0
    16c8:	01006464 	tsteq	r0, r4, ror #8
    16cc:	00005e2f 	andeq	r5, r0, pc, lsr #28
    16d0:	00053300 	andeq	r3, r5, r0, lsl #6
    16d4:	2efb1000 	cdpcs	0, 15, cr1, cr11, cr0, {0}
    16d8:	2f010000 	svccs	0x00010000
    16dc:	0000004c 	andeq	r0, r0, ip, asr #32
    16e0:	00000546 	andeq	r0, r0, r6, asr #10
    16e4:	01006914 	tsteq	r0, r4, lsl r9
    16e8:	00004c31 	andeq	r4, r0, r1, lsr ip
    16ec:	00055900 	andeq	r5, r5, r0, lsl #18
    16f0:	0b341500 	bleq	d06af8 <__Stack_Size+0xd066f8>
    16f4:	31010000 	tstcc	r1, r0
    16f8:	0000004c 	andeq	r0, r0, ip, asr #32
    16fc:	00000582 	andeq	r0, r0, r2, lsl #11
    1700:	00681600 	rsbeq	r1, r8, r0, lsl #12
    1704:	03c00000 	biceq	r0, r0, #0	; 0x0
    1708:	a3170000 	tstge	r7, #0	; 0x0
    170c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1710:	00d91800 	sbcseq	r1, r9, r0, lsl #16
    1714:	1b010000 	blne	4171c <__Stack_Size+0x4131c>
    1718:	000003d2 	ldrdeq	r0, [r0], -r2
    171c:	30030501 	andcc	r0, r3, r1, lsl #10
    1720:	04200000 	strteq	r0, [r0]
    1724:	000003b0 	strheq	r0, [r0], -r0
    1728:	00005e16 	andeq	r5, r0, r6, lsl lr
    172c:	0003e700 	andeq	lr, r3, r0, lsl #14
    1730:	00a31700 	adceq	r1, r3, r0, lsl #14
    1734:	000e0000 	andeq	r0, lr, r0
    1738:	000b7e18 	andeq	r7, fp, r8, lsl lr
    173c:	d71c0100 	ldrle	r0, [ip, -r0, lsl #2]
    1740:	01000003 	tsteq	r0, r3
    1744:	003f0305 	eorseq	r0, pc, r5, lsl #6
    1748:	4b182000 	blmi	609750 <__Stack_Size+0x609350>
    174c:	0100000b 	tsteq	r0, fp
    1750:	00006f1f 	andeq	r6, r0, pc, lsl pc
    1754:	03050100 	movweq	r0, #20736	; 0x5100
    1758:	20000028 	andcs	r0, r0, r8, lsr #32
    175c:	000b1b18 	andeq	r1, fp, r8, lsl fp
    1760:	3a200100 	bcc	801b68 <__Stack_Size+0x801768>
    1764:	01000000 	tsteq	r0, r0
    1768:	002c0305 	eoreq	r0, ip, r5, lsl #6
    176c:	3c002000 	stccc	0, cr2, [r0], {0}
    1770:	02000001 	andeq	r0, r0, #1	; 0x1
    1774:	00055a00 	andeq	r5, r5, r0, lsl #20
    1778:	00010400 	andeq	r0, r1, r0, lsl #8
    177c:	01000000 	tsteq	r0, r0
    1780:	00000bec 	andeq	r0, r0, ip, ror #23
    1784:	0000003f 	andeq	r0, r0, pc, lsr r0
    1788:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
    178c:	08003900 	stmdaeq	r0, {r8, fp, ip, sp}
    1790:	000005dc 	ldrdeq	r0, [r0], -ip
    1794:	6c050402 	cfstrsvs	mvf0, [r5], {2}
    1798:	0200002a 	andeq	r0, r0, #42	; 0x2a
    179c:	00350502 	eorseq	r0, r5, r2, lsl #10
    17a0:	01020000 	tsteq	r2, r0
    17a4:	0000fd06 	andeq	pc, r0, r6, lsl #26
    17a8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    17ac:	00002ae6 	andeq	r2, r0, r6, ror #21
    17b0:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    17b4:	4c280200 	sfmmi	f0, 4, [r8]
    17b8:	02000000 	andeq	r0, r0, #0	; 0x0
    17bc:	01880702 	orreq	r0, r8, r2, lsl #14
    17c0:	01020000 	tsteq	r2, r0
    17c4:	0000fb08 	andeq	pc, r0, r8, lsl #22
    17c8:	07040400 	streq	r0, [r4, -r0, lsl #8]
    17cc:	0ba10105 	bleq	fe841be8 <SCS_BASE+0x1e833be8>
    17d0:	4f010000 	svcmi	0x00010000
    17d4:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
    17d8:	08003832 	stmdaeq	r0, {r1, r4, r5, fp, ip, sp}
    17dc:	01065d01 	tsteq	r6, r1, lsl #26
    17e0:	00000bca 	andeq	r0, r0, sl, asr #23
    17e4:	34014101 	strcc	r4, [r1], #-257
    17e8:	64080038 	strvs	r0, [r8], #-56
    17ec:	95080038 	strls	r0, [r8, #-56]
    17f0:	98000005 	stmdals	r0, {r0, r2}
    17f4:	07000000 	streq	r0, [r0, -r0]
    17f8:	00000be6 	andeq	r0, r0, r6, ror #23
    17fc:	00414001 	subeq	r4, r1, r1
    1800:	05b40000 	ldreq	r0, [r4]!
    1804:	06000000 	streq	r0, [r0], -r0
    1808:	000bc001 	andeq	ip, fp, r1
    180c:	01330100 	teqeq	r3, r0, lsl #2
    1810:	08003864 	stmdaeq	r0, {r2, r5, r6, fp, ip, sp}
    1814:	0800389c 	stmdaeq	r0, {r2, r3, r4, r7, fp, ip, sp}
    1818:	000005c7 	andeq	r0, r0, r7, asr #11
    181c:	000000c1 	andeq	r0, r0, r1, asr #1
    1820:	000be607 	andeq	lr, fp, r7, lsl #12
    1824:	41320100 	teqmi	r2, r0, lsl #2
    1828:	f2000000 	vhadd.s8	d0, d0, d0
    182c:	00000005 	andeq	r0, r0, r5
    1830:	0bb20106 	bleq	fec81c50 <SCS_BASE+0x1ec73c50>
    1834:	24010000 	strcs	r0, [r1]
    1838:	00389c01 	eorseq	r9, r8, r1, lsl #24
    183c:	0038d008 	eorseq	sp, r8, r8
    1840:	00061008 	andeq	r1, r6, r8
    1844:	0000f500 	andeq	pc, r0, r0, lsl #10
    1848:	0be60700 	bleq	ff983450 <SCS_BASE+0x1f975450>
    184c:	23010000 	movwcs	r0, #4096	; 0x1000
    1850:	00000041 	andeq	r0, r0, r1, asr #32
    1854:	0000062f 	andeq	r0, r0, pc, lsr #12
    1858:	000bad08 	andeq	sl, fp, r8, lsl #26
    185c:	41250100 	teqmi	r5, r0, lsl #2
    1860:	00000000 	andeq	r0, r0, r0
    1864:	0bd50106 	bleq	ff541c84 <SCS_BASE+0x1f533c84>
    1868:	15010000 	strne	r0, [r1]
    186c:	0038d001 	eorseq	sp, r8, r1
    1870:	00390008 	eorseq	r0, r9, r8
    1874:	00065808 	andeq	r5, r6, r8, lsl #16
    1878:	00012d00 	andeq	r2, r1, r0, lsl #26
    187c:	0be60700 	bleq	ff983484 <SCS_BASE+0x1f975484>
    1880:	14010000 	strne	r0, [r1]
    1884:	00000041 	andeq	r0, r0, r1, asr #32
    1888:	00000677 	andeq	r0, r0, r7, ror r6
    188c:	000bad09 	andeq	sl, fp, r9, lsl #26
    1890:	41160100 	tstmi	r6, r0, lsl #2
    1894:	95000000 	strls	r0, [r0]
    1898:	00000006 	andeq	r0, r0, r6
    189c:	000be20a 	andeq	lr, fp, sl, lsl #4
    18a0:	41110100 	tstmi	r1, r0, lsl #2
    18a4:	01000000 	tsteq	r0, r0
    18a8:	00500305 	subseq	r0, r0, r5, lsl #6
    18ac:	36002000 	strcc	r2, [r0], -r0
    18b0:	02000007 	andeq	r0, r0, #7	; 0x7
    18b4:	0005f500 	andeq	pc, r5, r0, lsl #10
    18b8:	00010400 	andeq	r0, r1, r0, lsl #8
    18bc:	01000000 	tsteq	r0, r0
    18c0:	00000d93 	muleq	r0, r3, sp
    18c4:	0000003f 	andeq	r0, r0, pc, lsr r0
    18c8:	08003900 	stmdaeq	r0, {r8, fp, ip, sp}
    18cc:	08003e28 	stmdaeq	r0, {r3, r5, r9, sl, fp, ip, sp}
    18d0:	00000681 	andeq	r0, r0, r1, lsl #13
    18d4:	6c050402 	cfstrsvs	mvf0, [r5], {2}
    18d8:	0200002a 	andeq	r0, r0, #42	; 0x2a
    18dc:	00350502 	eorseq	r0, r5, r2, lsl #10
    18e0:	01020000 	tsteq	r2, r0
    18e4:	0000fd06 	andeq	pc, r0, r6, lsl #26
    18e8:	33750300 	cmncc	r5, #0	; 0x0
    18ec:	27020032 	smladxcs	r2, r2, r0, r0
    18f0:	00000045 	andeq	r0, r0, r5, asr #32
    18f4:	e6070402 	str	r0, [r7], -r2, lsl #8
    18f8:	0300002a 	movweq	r0, #42	; 0x2a
    18fc:	00363175 	eorseq	r3, r6, r5, ror r1
    1900:	00572802 	subseq	r2, r7, r2, lsl #16
    1904:	02020000 	andeq	r0, r2, #0	; 0x0
    1908:	00018807 	andeq	r8, r1, r7, lsl #16
    190c:	38750300 	ldmdacc	r5!, {r8, r9}^
    1910:	68290200 	stmdavs	r9!, {r9}
    1914:	02000000 	andeq	r0, r0, #0	; 0x0
    1918:	00fb0801 	rscseq	r0, fp, r1, lsl #16
    191c:	45040000 	strmi	r0, [r4]
    1920:	04000000 	streq	r0, [r0]
    1924:	00000057 	andeq	r0, r0, r7, asr r0
    1928:	39020105 	stmdbcc	r2, {r0, r2, r8}
    192c:	0000008e 	andeq	r0, r0, lr, lsl #1
    1930:	000ff706 	andeq	pc, pc, r6, lsl #14
    1934:	53070000 	movwpl	r0, #28672	; 0x7000
    1938:	01005445 	tsteq	r0, r5, asr #8
    193c:	194a0800 	stmdbne	sl, {fp}^
    1940:	39020000 	stmdbcc	r2, {}
    1944:	00000079 	andeq	r0, r0, r9, ror r0
    1948:	3b020105 	blcc	81d64 <__Stack_Size+0x81964>
    194c:	000000ae 	andeq	r0, r0, lr, lsr #1
    1950:	0007a006 	andeq	sl, r7, r6
    1954:	c0060000 	andgt	r0, r6, r0
    1958:	01000007 	tsteq	r0, r7
    195c:	09270800 	stmdbeq	r7!, {fp}
    1960:	3b020000 	blcc	81968 <__Stack_Size+0x81568>
    1964:	00000099 	muleq	r0, r9, r0
    1968:	0a070409 	beq	1c2994 <__Stack_Size+0x1c2594>
    196c:	010d0324 	tsteq	sp, r4, lsr #6
    1970:	0000014a 	andeq	r0, r0, sl, asr #2
    1974:	5243410b 	subpl	r4, r3, #-1073741822	; 0xc0000002
    1978:	010e0300 	tsteq	lr, r0, lsl #6
    197c:	0000006f 	andeq	r0, r0, pc, rrx
    1980:	0c002302 	stceq	3, cr2, [r0], {2}
    1984:	00000d14 	andeq	r0, r0, r4, lsl sp
    1988:	6f010f03 	svcvs	0x00010f03
    198c:	02000000 	andeq	r0, r0, #0	; 0x0
    1990:	110c0423 	tstne	ip, r3, lsr #8
    1994:	0300000d 	movweq	r0, #13	; 0xd
    1998:	006f0110 	rsbeq	r0, pc, r0, lsl r1
    199c:	23020000 	movwcs	r0, #8192	; 0x2000
    19a0:	52530b08 	subspl	r0, r3, #8192	; 0x2000
    19a4:	01110300 	tsteq	r1, r0, lsl #6
    19a8:	0000006f 	andeq	r0, r0, pc, rrx
    19ac:	0b0c2302 	bleq	30a5bc <__Stack_Size+0x30a1bc>
    19b0:	03005243 	movweq	r5, #579	; 0x243
    19b4:	006f0112 	rsbeq	r0, pc, r2, lsl r1
    19b8:	23020000 	movwcs	r0, #8192	; 0x2000
    19bc:	52410b10 	subpl	r0, r1, #16384	; 0x4000
    19c0:	01130300 	tsteq	r3, r0, lsl #6
    19c4:	0000006f 	andeq	r0, r0, pc, rrx
    19c8:	0c142302 	ldceq	3, cr2, [r4], {2}
    19cc:	00000f5a 	andeq	r0, r0, sl, asr pc
    19d0:	6f011403 	svcvs	0x00011403
    19d4:	02000000 	andeq	r0, r0, #0	; 0x0
    19d8:	4f0b1823 	svcmi	0x000b1823
    19dc:	03005242 	movweq	r5, #578	; 0x242
    19e0:	006f0115 	rsbeq	r0, pc, r5, lsl r1
    19e4:	23020000 	movwcs	r0, #8192	; 0x2000
    19e8:	0f930c1c 	svceq	0x00930c1c
    19ec:	16030000 	strne	r0, [r3], -r0
    19f0:	00006f01 	andeq	r6, r0, r1, lsl #30
    19f4:	20230200 	eorcs	r0, r3, r0, lsl #4
    19f8:	03100a00 	tsteq	r0, #0	; 0x0
    19fc:	01cc011a 	biceq	r0, ip, sl, lsl r1
    1a00:	520b0000 	andpl	r0, fp, #0	; 0x0
    1a04:	03005044 	movweq	r5, #68	; 0x44
    1a08:	0074011b 	rsbseq	r0, r4, fp, lsl r1
    1a0c:	23020000 	movwcs	r0, #8192	; 0x2000
    1a10:	0f220c00 	svceq	0x00220c00
    1a14:	1c030000 	stcne	0, cr0, [r3], {0}
    1a18:	00007401 	andeq	r7, r0, r1, lsl #8
    1a1c:	02230200 	eoreq	r0, r3, #0	; 0x0
    1a20:	000f270c 	andeq	r2, pc, ip, lsl #14
    1a24:	011d0300 	tsteq	sp, r0, lsl #6
    1a28:	00000074 	andeq	r0, r0, r4, ror r0
    1a2c:	0c042302 	stceq	3, cr2, [r4], {2}
    1a30:	00000f2d 	andeq	r0, r0, sp, lsr #30
    1a34:	74011e03 	strvc	r1, [r1], #-3587
    1a38:	02000000 	andeq	r0, r0, #0	; 0x0
    1a3c:	da0c0623 	ble	3032d0 <__Stack_Size+0x302ed0>
    1a40:	0300000c 	movweq	r0, #12	; 0xc
    1a44:	0074011f 	rsbseq	r0, r4, pc, lsl r1
    1a48:	23020000 	movwcs	r0, #8192	; 0x2000
    1a4c:	0cdf0c08 	ldcleq	12, cr0, [pc], {8}
    1a50:	20030000 	andcs	r0, r3, r0
    1a54:	00007401 	andeq	r7, r0, r1, lsl #8
    1a58:	0a230200 	beq	8c2260 <__Stack_Size+0x8c1e60>
    1a5c:	000ce40c 	andeq	lr, ip, ip, lsl #8
    1a60:	01210300 	teqeq	r1, r0, lsl #6
    1a64:	00000074 	andeq	r0, r0, r4, ror r0
    1a68:	0c0c2302 	stceq	3, cr2, [ip], {2}
    1a6c:	00000ce9 	andeq	r0, r0, r9, ror #25
    1a70:	74012203 	strvc	r2, [r1], #-515
    1a74:	02000000 	andeq	r0, r0, #0	; 0x0
    1a78:	05000e23 	streq	r0, [r0, #-3619]
    1a7c:	f31d0401 	vshl.u16	d0, d1, d13
    1a80:	06000001 	streq	r0, [r0], -r1
    1a84:	00000e02 	andeq	r0, r0, r2, lsl #28
    1a88:	0d6f0601 	stcleq	6, cr0, [pc, #-4]!
    1a8c:	06020000 	streq	r0, [r2], -r0
    1a90:	00000c51 	andeq	r0, r0, r1, asr ip
    1a94:	0df30603 	ldcleq	6, cr0, [r3, #12]!
    1a98:	06040000 	streq	r0, [r4], -r0
    1a9c:	00000e17 	andeq	r0, r0, r7, lsl lr
    1aa0:	c4080005 	strgt	r0, [r8], #-5
    1aa4:	0400000c 	streq	r0, [r0], #-12
    1aa8:	0001cc23 	andeq	ip, r1, r3, lsr #24
    1aac:	77010d00 	strvc	r0, [r1, -r0, lsl #26]
    1ab0:	0100000e 	tsteq	r0, lr
    1ab4:	f3010340 	vcgt.u8	q0, <illegal reg q0.5>, q0
    1ab8:	01000001 	tsteq	r0, r1
    1abc:	0000021e 	andeq	r0, r0, lr, lsl r2
    1ac0:	000d4c0e 	andeq	r4, sp, lr, lsl #24
    1ac4:	03410100 	movteq	r0, #4352	; 0x1100
    1ac8:	000001f3 	strdeq	r0, [r0], -r3
    1acc:	0c9d0f00 	ldceq	15, cr0, [sp], {0}
    1ad0:	86010000 	strhi	r0, [r1], -r0
    1ad4:	37010103 	strcc	r0, [r1, -r3, lsl #2]
    1ad8:	10000002 	andne	r0, r0, r2
    1adc:	87010069 	strhi	r0, [r1, -r9, rrx]
    1ae0:	00006f03 	andeq	r6, r0, r3, lsl #30
    1ae4:	01110000 	tsteq	r1, r0
    1ae8:	00000ea3 	andeq	r0, r0, r3, lsr #29
    1aec:	00015701 	andeq	r5, r1, r1, lsl #14
    1af0:	18080039 	stmdane	r8, {r0, r3, r4, r5}
    1af4:	01080039 	tsteq	r8, r9, lsr r0
    1af8:	00025e5d 	andeq	r5, r2, sp, asr lr
    1afc:	0c711200 	lfmeq	f1, 2, [r1]
    1b00:	56010000 	strpl	r0, [r1], -r0
    1b04:	0000003a 	andeq	r0, r0, sl, lsr r0
    1b08:	000006a8 	andeq	r0, r0, r8, lsr #13
    1b0c:	b4011100 	strlt	r1, [r1], #-256
    1b10:	0100000e 	tsteq	r0, lr
    1b14:	3918016b 	ldmdbcc	r8, {r0, r1, r3, r5, r6, r8}
    1b18:	39300800 	ldmdbcc	r0!, {fp}
    1b1c:	5d010800 	stcpl	8, cr0, [r1]
    1b20:	00000285 	andeq	r0, r0, r5, lsl #5
    1b24:	000e6112 	andeq	r6, lr, r2, lsl r1
    1b28:	3a6a0100 	bcc	1a81f30 <__Stack_Size+0x1a81b30>
    1b2c:	bb000000 	bllt	1b34 <__Stack_Size+0x1734>
    1b30:	00000006 	andeq	r0, r0, r6
    1b34:	0db70111 	ldfeqs	f0, [r7, #68]!
    1b38:	7f010000 	svcvc	0x00010000
    1b3c:	00393001 	eorseq	r3, r9, r1
    1b40:	00394808 	eorseq	r4, r9, r8, lsl #16
    1b44:	ac5d0108 	ldfgee	f0, [sp], {8}
    1b48:	12000002 	andne	r0, r0, #2	; 0x2
    1b4c:	00000f7e 	andeq	r0, r0, lr, ror pc
    1b50:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    1b54:	06ce0000 	strbeq	r0, [lr], r0
    1b58:	13000000 	movwne	r0, #0	; 0x0
    1b5c:	000ca301 	andeq	sl, ip, r1, lsl #6
    1b60:	01910100 	orrseq	r0, r1, r0, lsl #2
    1b64:	08003948 	stmdaeq	r0, {r3, r6, r8, fp, ip, sp}
    1b68:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
    1b6c:	01135d01 	tsteq	r3, r1, lsl #26
    1b70:	00000d7e 	andeq	r0, r0, lr, ror sp
    1b74:	60019f01 	andvs	r9, r1, r1, lsl #30
    1b78:	70080039 	andvc	r0, r8, r9, lsr r0
    1b7c:	01080039 	tsteq	r8, r9, lsr r0
    1b80:	e901145d 	stmdb	r1, {r0, r2, r3, r4, r6, sl, ip}
    1b84:	0100000e 	tsteq	r0, lr
    1b88:	3a010297 	bcc	425ec <__Stack_Size+0x421ec>
    1b8c:	70000000 	andvc	r0, r0, r0
    1b90:	7c080039 	stcvc	0, cr0, [r8], {57}
    1b94:	01080039 	tsteq	r8, r9, lsr r0
    1b98:	ee01145d 	cfmvsr	mvf1, r1
    1b9c:	0100000c 	tsteq	r0, ip
    1ba0:	3a0102a4 	bcc	42638 <__Stack_Size+0x42238>
    1ba4:	7c000000 	stcvc	0, cr0, [r0], {0}
    1ba8:	88080039 	stmdahi	r8, {r0, r3, r4, r5}
    1bac:	01080039 	tsteq	r8, r9, lsr r0
    1bb0:	2d01155d 	cfstr32cs	mvfx1, [r1, #-372]
    1bb4:	0100000e 	tsteq	r0, lr
    1bb8:	8e0102b2 	mcrhi	2, 0, r0, cr1, cr2, {5}
    1bbc:	88000000 	stmdahi	r0, {}
    1bc0:	98080039 	stmdals	r8, {r0, r3, r4, r5}
    1bc4:	01080039 	tsteq	r8, r9, lsr r0
    1bc8:	00032b5d 	andeq	r2, r3, sp, asr fp
    1bcc:	0c430e00 	mcrreq	14, 0, r0, r3, cr0
    1bd0:	b3010000 	movwlt	r0, #4096	; 0x1000
    1bd4:	00008e02 	andeq	r8, r0, r2, lsl #28
    1bd8:	01150000 	tsteq	r5, r0
    1bdc:	00000c7f 	andeq	r0, r0, pc, ror ip
    1be0:	0102c801 	tsteq	r2, r1, lsl #16
    1be4:	0000008e 	andeq	r0, r0, lr, lsl #1
    1be8:	08003998 	stmdaeq	r0, {r3, r4, r7, r8, fp, ip, sp}
    1bec:	080039a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip, sp}
    1bf0:	03545d01 	cmpeq	r4, #64	; 0x40
    1bf4:	580e0000 	stmdapl	lr, {}
    1bf8:	0100000d 	tsteq	r0, sp
    1bfc:	008e02c9 	addeq	r0, lr, r9, asr #5
    1c00:	16000000 	strne	r0, [r0], -r0
    1c04:	000c0301 	andeq	r0, ip, r1, lsl #6
    1c08:	02e30100 	rsceq	r0, r3, #0	; 0x0
    1c0c:	0039a801 	eorseq	sl, r9, r1, lsl #16
    1c10:	0039c408 	eorseq	ip, r9, r8, lsl #8
    1c14:	895d0108 	ldmdbhi	sp, {r3, r8}^
    1c18:	17000003 	strne	r0, [r0, -r3]
    1c1c:	00000f3f 	andeq	r0, r0, pc, lsr pc
    1c20:	4c02e201 	sfmmi	f6, 1, [r2], {1}
    1c24:	01000000 	tsteq	r0, r0
    1c28:	0cd11750 	ldcleq	7, cr1, [r1], {80}
    1c2c:	e2010000 	and	r0, r1, #0	; 0x0
    1c30:	0000ae02 	andeq	sl, r0, r2, lsl #28
    1c34:	00510100 	subseq	r0, r1, r0, lsl #2
    1c38:	0dcf0115 	stfeqe	f0, [pc, #84]
    1c3c:	02010000 	andeq	r0, r1, #0	; 0x0
    1c40:	008e0103 	addeq	r0, lr, r3, lsl #2
    1c44:	39c40000 	stmibcc	r4, {}^
    1c48:	39e40800 	stmibcc	r4!, {fp}^
    1c4c:	5d010800 	stcpl	8, cr0, [r1]
    1c50:	000003c6 	andeq	r0, r0, r6, asr #7
    1c54:	000f1718 	andeq	r1, pc, r8, lsl r7
    1c58:	03010100 	movweq	r0, #4352	; 0x1100
    1c5c:	0000004c 	andeq	r0, r0, ip, asr #32
    1c60:	000006e1 	andeq	r0, r0, r1, ror #13
    1c64:	000d5819 	andeq	r5, sp, r9, lsl r8
    1c68:	03030100 	movweq	r0, #12544	; 0x3100
    1c6c:	0000008e 	andeq	r0, r0, lr, lsl #1
    1c70:	000006ff 	strdeq	r0, [r0], -pc
    1c74:	e3011600 	movw	r1, #5632	; 0x1600
    1c78:	0100000d 	tsteq	r0, sp
    1c7c:	e401032f 	str	r0, [r1], #-815
    1c80:	f0080039 	undefined instruction 0xf0080039
    1c84:	01080039 	tsteq	r8, r9, lsr r0
    1c88:	0003ed5d 	andeq	lr, r3, sp, asr sp
    1c8c:	0f171700 	svceq	0x00171700
    1c90:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1c94:	00004c03 	andeq	r4, r0, r3, lsl #24
    1c98:	00500100 	subseq	r0, r0, r0, lsl #2
    1c9c:	0001fe1a 	andeq	pc, r1, sl, lsl lr
    1ca0:	0039f000 	eorseq	pc, r9, r0
    1ca4:	003a1c08 	eorseq	r1, sl, r8, lsl #24
    1ca8:	0a5d0108 	beq	17420d0 <__Stack_Size+0x1741cd0>
    1cac:	1b000004 	blne	1cc4 <__Stack_Size+0x18c4>
    1cb0:	00000211 	andeq	r0, r0, r1, lsl r2
    1cb4:	0000071d 	andeq	r0, r0, sp, lsl r7
    1cb8:	63011c00 	movwvs	r1, #7168	; 0x1c00
    1cbc:	0100000f 	tsteq	r0, pc
    1cc0:	f3010367 	vcgt.u8	q0, <illegal reg q0.5>, <illegal reg q11.5>
    1cc4:	1c000001 	stcne	0, cr0, [r0], {1}
    1cc8:	b008003a 	andlt	r0, r8, sl, lsr r0
    1ccc:	4608003a 	undefined
    1cd0:	9d000007 	stcls	0, cr0, [r0, #-28]
    1cd4:	18000004 	stmdane	r0, {r2}
    1cd8:	00000e25 	andeq	r0, r0, r5, lsr #28
    1cdc:	3a036601 	bcc	db4e8 <__Stack_Size+0xdb0e8>
    1ce0:	71000000 	tstvc	r0, r0
    1ce4:	19000007 	stmdbne	r0, {r0, r1, r2}
    1ce8:	00000d51 	andeq	r0, r0, r1, asr sp
    1cec:	f3036801 	vsub.i8	d6, d3, d1
    1cf0:	8f000001 	svchi	0x00000001
    1cf4:	1d000007 	stcne	0, cr0, [r0, #-28]
    1cf8:	000001fe 	strdeq	r0, [r0], -lr
    1cfc:	00000020 	andeq	r0, r0, r0, lsr #32
    1d00:	64036b01 	strvs	r6, [r3], #-2817
    1d04:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    1d08:	00000040 	andeq	r0, r0, r0, asr #32
    1d0c:	0002111f 	andeq	r1, r2, pc, lsl r1
    1d10:	1d000000 	stcne	0, cr0, [r0]
    1d14:	0000021e 	andeq	r0, r0, lr, lsl r2
    1d18:	00000060 	andeq	r0, r0, r0, rrx
    1d1c:	84037001 	strhi	r7, [r3], #-1
    1d20:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    1d24:	00000078 	andeq	r0, r0, r8, ror r0
    1d28:	00022c1b 	andeq	r2, r2, fp, lsl ip
    1d2c:	0007b800 	andeq	fp, r7, r0, lsl #16
    1d30:	20000000 	andcs	r0, r0, r0
    1d34:	000001fe 	strdeq	r0, [r0], -lr
    1d38:	00000090 	muleq	r0, r0, r0
    1d3c:	1e037101 	adfnes	f7, f3, f1
    1d40:	000000a8 	andeq	r0, r0, r8, lsr #1
    1d44:	0002111f 	andeq	r1, r2, pc, lsl r1
    1d48:	00000000 	andeq	r0, r0, r0
    1d4c:	0d19011c 	ldfeqs	f0, [r9, #-112]
    1d50:	6b010000 	blvs	41d58 <__Stack_Size+0x41958>
    1d54:	01f30102 	mvnseq	r0, r2, lsl #2
    1d58:	3ab00000 	bcc	fec01d60 <SCS_BASE+0x1ebf3d60>
    1d5c:	3b0c0800 	blcc	303d64 <__Stack_Size+0x303964>
    1d60:	08080800 	stmdaeq	r8, {fp}
    1d64:	04fc0000 	ldrbteq	r0, [ip]
    1d68:	12180000 	andsne	r0, r8, #0	; 0x0
    1d6c:	0100000c 	tsteq	r0, ip
    1d70:	004c026a 	subeq	r0, ip, sl, ror #4
    1d74:	08330000 	ldmdaeq	r3!, {}
    1d78:	24180000 	ldrcs	r0, [r8]
    1d7c:	0100000c 	tsteq	r0, ip
    1d80:	004c026a 	subeq	r0, ip, sl, ror #4
    1d84:	08510000 	ldmdaeq	r1, {}^
    1d88:	4e180000 	wxormi	wr0, wr8, wr0
    1d8c:	0100000e 	tsteq	r0, lr
    1d90:	004c026a 	subeq	r0, ip, sl, ror #4
    1d94:	086f0000 	stmdaeq	pc!, {}^
    1d98:	51190000 	tstpl	r9, r0
    1d9c:	0100000d 	tsteq	r0, sp
    1da0:	01f3026c 	mvnseq	r0, ip, ror #4
    1da4:	088d0000 	stmeq	sp, {}
    1da8:	1c000000 	stcne	0, cr0, [r0], {0}
    1dac:	000d3401 	andeq	r3, sp, r1, lsl #8
    1db0:	021a0100 	andseq	r0, sl, #0	; 0x0
    1db4:	0001f301 	andeq	pc, r1, r1, lsl #6
    1db8:	003b0c00 	eorseq	r0, fp, r0, lsl #24
    1dbc:	003ba808 	eorseq	sl, fp, r8, lsl #16
    1dc0:	0008ab08 	andeq	sl, r8, r8, lsl #22
    1dc4:	00053b00 	andeq	r3, r5, r0, lsl #22
    1dc8:	0cd11800 	ldcleq	8, cr1, [r1], {0}
    1dcc:	19010000 	stmdbne	r1, {}
    1dd0:	0000ae02 	andeq	sl, r0, r2, lsl #28
    1dd4:	0008d600 	andeq	sp, r8, r0, lsl #12
    1dd8:	0d511900 	ldcleq	9, cr1, [r1]
    1ddc:	1b010000 	blne	41de4 <__Stack_Size+0x419e4>
    1de0:	0001f302 	andeq	pc, r1, r2, lsl #6
    1de4:	0008f400 	andeq	pc, r8, r0, lsl #8
    1de8:	011c0000 	tsteq	ip, r0
    1dec:	00000e87 	andeq	r0, r0, r7, lsl #29
    1df0:	0101cb01 	tsteq	r1, r1, lsl #22
    1df4:	000001f3 	strdeq	r0, [r0], -r3
    1df8:	08003ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, ip, sp}
    1dfc:	08003c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, ip, sp}
    1e00:	0000091d 	andeq	r0, r0, sp, lsl r9
    1e04:	000005ba 	strheq	r0, [r0], -sl
    1e08:	000f3318 	andeq	r3, pc, r8, lsl r3
    1e0c:	01ca0100 	biceq	r0, sl, r0, lsl #2
    1e10:	0000003a 	andeq	r0, r0, sl, lsr r0
    1e14:	0000093c 	andeq	r0, r0, ip, lsr r9
    1e18:	000e5719 	andeq	r5, lr, r9, lsl r7
    1e1c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    1e20:	0000004c 	andeq	r0, r0, ip, asr #32
    1e24:	0000095a 	andeq	r0, r0, sl, asr r9
    1e28:	000e0d19 	andeq	r0, lr, r9, lsl sp
    1e2c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    1e30:	0000004c 	andeq	r0, r0, ip, asr #32
    1e34:	00000999 	muleq	r0, r9, r9
    1e38:	000c1a19 	andeq	r1, ip, r9, lsl sl
    1e3c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    1e40:	0000004c 	andeq	r0, r0, ip, asr #32
    1e44:	000009b7 	strheq	r0, [r0], -r7
    1e48:	000d8919 	andeq	r8, sp, r9, lsl r9
    1e4c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    1e50:	0000004c 	andeq	r0, r0, ip, asr #32
    1e54:	000009d5 	ldrdeq	r0, [r0], -r5
    1e58:	000d5119 	andeq	r5, sp, r9, lsl r1
    1e5c:	01ce0100 	biceq	r0, lr, r0, lsl #2
    1e60:	000001f3 	strdeq	r0, [r0], -r3
    1e64:	000009f3 	strdeq	r0, [r0], -r3
    1e68:	cd011c00 	stcgt	12, cr1, [r1]
    1e6c:	0100000e 	tsteq	r0, lr
    1e70:	f301019a 	veor	d0, d17, d10
    1e74:	68000001 	stmdavs	r0, {r0}
    1e78:	ac08003c 	stcge	0, cr0, [r8], {60}
    1e7c:	3208003c 	andcc	r0, r8, #60	; 0x3c
    1e80:	0900000a 	stmdbeq	r0, {r1, r3}
    1e84:	18000006 	stmdane	r0, {r1, r2}
    1e88:	00002892 	muleq	r0, r2, r8
    1e8c:	3a019901 	bcc	68298 <__Stack_Size+0x67e98>
    1e90:	51000000 	tstpl	r0, r0
    1e94:	1800000a 	stmdane	r0, {r1, r3}
    1e98:	00000e5c 	andeq	r0, r0, ip, asr lr
    1e9c:	5e019901 	cdppl	9, 0, cr9, cr1, cr1, {0}
    1ea0:	6f000000 	svcvs	0x00000000
    1ea4:	1900000a 	stmdbne	r0, {r1, r3}
    1ea8:	00000d51 	andeq	r0, r0, r1, asr sp
    1eac:	f3019b01 	vqrdmulh.s<illegal width 8>	d9, d1, d1
    1eb0:	8d000001 	stchi	0, cr0, [r0, #-4]
    1eb4:	0000000a 	andeq	r0, r0, sl
    1eb8:	0f01011c 	svceq	0x0001011c
    1ebc:	72010000 	andvc	r0, r1, #0	; 0x0
    1ec0:	01f30101 	mvnseq	r0, r1, lsl #2
    1ec4:	3cac0000 	stccc	0, cr0, [ip]
    1ec8:	3ce40800 	stclcc	8, cr0, [r4]
    1ecc:	0aab0800 	beq	feac3ed4 <SCS_BASE+0x1eab5ed4>
    1ed0:	06580000 	ldrbeq	r0, [r8], -r0
    1ed4:	92180000 	andsls	r0, r8, #0	; 0x0
    1ed8:	01000028 	tsteq	r0, r8, lsr #32
    1edc:	003a0171 	eorseq	r0, sl, r1, ror r1
    1ee0:	0aca0000 	beq	ff281ee8 <SCS_BASE+0x1f273ee8>
    1ee4:	5c180000 	ldcpl	0, cr0, [r8], {0}
    1ee8:	0100000e 	tsteq	r0, lr
    1eec:	004c0171 	subeq	r0, ip, r1, ror r1
    1ef0:	0ae80000 	beq	ffa01ef8 <SCS_BASE+0x1f9f3ef8>
    1ef4:	51190000 	tstpl	r9, r0
    1ef8:	0100000d 	tsteq	r0, sp
    1efc:	01f30173 	mvnseq	r0, r3, ror r1
    1f00:	0b060000 	bleq	181f08 <__Stack_Size+0x181b08>
    1f04:	1c000000 	stcne	0, cr0, [r0], {0}
    1f08:	000f4801 	andeq	r4, pc, r1, lsl #16
    1f0c:	01370100 	teqeq	r7, r0, lsl #2
    1f10:	0001f301 	andeq	pc, r1, r1, lsl #6
    1f14:	003ce400 	eorseq	lr, ip, r0, lsl #8
    1f18:	003d2c08 	eorseq	r2, sp, r8, lsl #24
    1f1c:	000b2408 	andeq	r2, fp, r8, lsl #8
    1f20:	0006a700 	andeq	sl, r6, r0, lsl #14
    1f24:	28921800 	ldmcs	r2, {fp, ip}
    1f28:	36010000 	strcc	r0, [r1], -r0
    1f2c:	00003a01 	andeq	r3, r0, r1, lsl #20
    1f30:	000b4300 	andeq	r4, fp, r0, lsl #6
    1f34:	0e5c1800 	cdpeq	8, 5, cr1, cr12, cr0, {0}
    1f38:	36010000 	strcc	r0, [r1], -r0
    1f3c:	00003a01 	andeq	r3, r0, r1, lsl #20
    1f40:	000b6100 	andeq	r6, fp, r0, lsl #2
    1f44:	0d511900 	ldcleq	9, cr1, [r1]
    1f48:	38010000 	stmdacc	r1, {}
    1f4c:	0001f301 	andeq	pc, r1, r1, lsl #6
    1f50:	000b7f00 	andeq	r7, fp, r0, lsl #30
    1f54:	01210000 	teqeq	r1, r0
    1f58:	00000c2c 	andeq	r0, r0, ip, lsr #24
    1f5c:	f301f801 	vsub.i8	d15, d1, d1
    1f60:	2c000001 	stccs	0, cr0, [r0], {1}
    1f64:	a408003d 	strge	r0, [r8], #-61
    1f68:	a808003d 	stmdage	r8, {r0, r2, r3, r4, r5}
    1f6c:	d400000b 	strle	r0, [r0], #-11
    1f70:	22000006 	andcs	r0, r0, #6	; 0x6
    1f74:	00000d51 	andeq	r0, r0, r1, asr sp
    1f78:	01f3f901 	mvnseq	pc, r1, lsl #18
    1f7c:	0bc70000 	bleq	ff1c1f84 <SCS_BASE+0x1f1b3f84>
    1f80:	21000000 	tstcs	r0, r0
    1f84:	000cb001 	andeq	fp, ip, r1
    1f88:	01d50100 	bicseq	r0, r5, r0, lsl #2
    1f8c:	000001f3 	strdeq	r0, [r0], -r3
    1f90:	08003da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip, sp}
    1f94:	08003de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp, ip, sp}
    1f98:	00000bf0 	strdeq	r0, [r0], -r0
    1f9c:	00000701 	andeq	r0, r0, r1, lsl #14
    1fa0:	000d5122 	andeq	r5, sp, r2, lsr #2
    1fa4:	f3d60100 	vaddw.u16	q8, q3, d0
    1fa8:	0f000001 	svceq	0x00000001
    1fac:	0000000c 	andeq	r0, r0, ip
    1fb0:	0c610123 	stfeqe	f0, [r1], #-140
    1fb4:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    1fb8:	0001f301 	andeq	pc, r1, r1, lsl #6
    1fbc:	003de000 	eorseq	lr, sp, r0
    1fc0:	003e2808 	eorseq	r2, lr, r8, lsl #16
    1fc4:	000c2d08 	andeq	r2, ip, r8, lsl #26
    1fc8:	0d621200 	sfmeq	f1, 2, [r2]
    1fcc:	ad010000 	stcge	0, cr0, [r1]
    1fd0:	0000003a 	andeq	r0, r0, sl, lsr r0
    1fd4:	00000c58 	andeq	r0, r0, r8, asr ip
    1fd8:	000d5122 	andeq	r5, sp, r2, lsr #2
    1fdc:	f3af0100 	vaddw.u32	q0, <illegal reg q7.5>, d0
    1fe0:	76000001 	strvc	r0, [r0], -r1
    1fe4:	0000000c 	andeq	r0, r0, ip
    1fe8:	00064400 	andeq	r4, r6, r0, lsl #8
    1fec:	11000200 	tstne	r0, r0, lsl #4
    1ff0:	04000008 	streq	r0, [r0], #-8
    1ff4:	00000001 	andeq	r0, r0, r1
    1ff8:	10290100 	eorne	r0, r9, r0, lsl #2
    1ffc:	003f0000 	eorseq	r0, pc, r0
    2000:	3e280000 	cdpcc	0, 2, cr0, cr8, cr0, {0}
    2004:	40b00800 	adcsmi	r0, r0, r0, lsl #16
    2008:	08a40800 	stmiaeq	r4!, {fp}
    200c:	04020000 	streq	r0, [r2]
    2010:	002a6c05 	eoreq	r6, sl, r5, lsl #24
    2014:	05020200 	streq	r0, [r2, #-512]
    2018:	00000035 	andeq	r0, r0, r5, lsr r0
    201c:	fd060102 	stc2	1, cr0, [r6, #-8]
    2020:	03000000 	movweq	r0, #0	; 0x0
    2024:	00323375 	eorseq	r3, r2, r5, ror r3
    2028:	00452702 	subeq	r2, r5, r2, lsl #14
    202c:	04020000 	streq	r0, [r2]
    2030:	002ae607 	eoreq	lr, sl, r7, lsl #12
    2034:	31750300 	cmncc	r5, r0, lsl #6
    2038:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    203c:	00000057 	andeq	r0, r0, r7, asr r0
    2040:	88070202 	stmdahi	r7, {r1, r9}
    2044:	03000001 	movweq	r0, #1	; 0x1
    2048:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    204c:	00006829 	andeq	r6, r0, r9, lsr #16
    2050:	08010200 	stmdaeq	r1, {r9}
    2054:	000000fb 	strdeq	r0, [r0], -fp
    2058:	00004504 	andeq	r4, r0, r4, lsl #10
    205c:	02010500 	andeq	r0, r1, #0	; 0x0
    2060:	0000893b 	andeq	r8, r0, fp, lsr r9
    2064:	07a00600 	streq	r0, [r0, r0, lsl #12]!
    2068:	06000000 	streq	r0, [r0], -r0
    206c:	000007c0 	andeq	r0, r0, r0, asr #15
    2070:	27070001 	strcs	r0, [r7, -r1]
    2074:	02000009 	andeq	r0, r0, #9	; 0x9
    2078:	0000743b 	andeq	r7, r0, fp, lsr r4
    207c:	07040800 	streq	r0, [r4, -r0, lsl #16]
    2080:	4f031c09 	svcmi	0x00031c09
    2084:	00010a01 	andeq	r0, r1, r1, lsl #20
    2088:	52430a00 	subpl	r0, r3, #0	; 0x0
    208c:	5003004c 	andpl	r0, r3, ip, asr #32
    2090:	00006f01 	andeq	r6, r0, r1, lsl #30
    2094:	00230200 	eoreq	r0, r3, r0, lsl #4
    2098:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    209c:	01510300 	cmpeq	r1, r0, lsl #6
    20a0:	0000006f 	andeq	r0, r0, pc, rrx
    20a4:	0a042302 	beq	10acb4 <__Stack_Size+0x10a8b4>
    20a8:	00524449 	subseq	r4, r2, r9, asr #8
    20ac:	6f015203 	svcvs	0x00015203
    20b0:	02000000 	andeq	r0, r0, #0	; 0x0
    20b4:	4f0a0823 	svcmi	0x000a0823
    20b8:	03005244 	movweq	r5, #580	; 0x244
    20bc:	006f0153 	rsbeq	r0, pc, r3, asr r1
    20c0:	23020000 	movwcs	r0, #8192	; 0x2000
    20c4:	07f70b0c 	ldrbeq	r0, [r7, ip, lsl #22]!
    20c8:	54030000 	strpl	r0, [r3]
    20cc:	00006f01 	andeq	r6, r0, r1, lsl #30
    20d0:	10230200 	eorne	r0, r3, r0, lsl #4
    20d4:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    20d8:	01550300 	cmpeq	r5, r0, lsl #6
    20dc:	0000006f 	andeq	r0, r0, pc, rrx
    20e0:	0b142302 	bleq	50acf0 <__Stack_Size+0x50a8f0>
    20e4:	000009ba 	strheq	r0, [r0], -sl
    20e8:	6f015603 	svcvs	0x00015603
    20ec:	02000000 	andeq	r0, r0, #0	; 0x0
    20f0:	0c001823 	stceq	8, cr1, [r0], {35}
    20f4:	00000f98 	muleq	r0, r8, pc
    20f8:	97015703 	strls	r5, [r1, -r3, lsl #14]
    20fc:	09000000 	stmdbeq	r0, {}
    2100:	015a0318 	cmpeq	sl, r8, lsl r3
    2104:	0000014d 	andeq	r0, r0, sp, asr #2
    2108:	0011770b 	andseq	r7, r1, fp, lsl #14
    210c:	015b0300 	cmpeq	fp, r0, lsl #6
    2110:	0000006f 	andeq	r0, r0, pc, rrx
    2114:	0b002302 	bleq	ad24 <__Stack_Size+0xa924>
    2118:	0000115c 	andeq	r1, r0, ip, asr r1
    211c:	6f015c03 	svcvs	0x00015c03
    2120:	02000000 	andeq	r0, r0, #0	; 0x0
    2124:	220b0423 	andcs	r0, fp, #587202560	; 0x23000000
    2128:	03000010 	movweq	r0, #16	; 0x10
    212c:	015d015d 	cmpeq	sp, sp, asr r1
    2130:	23020000 	movwcs	r0, #8192	; 0x2000
    2134:	450d0008 	strmi	r0, [sp, #-8]
    2138:	5d000000 	stcpl	0, cr0, [r0]
    213c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2140:	00000094 	muleq	r0, r4, r0
    2144:	4d040003 	stcmi	0, cr0, [r4, #-12]
    2148:	05000001 	streq	r0, [r0, #-1]
    214c:	7d230401 	cfstrsvc	mvf0, [r3, #-4]!
    2150:	06000001 	streq	r0, [r0], -r1
    2154:	00000814 	andeq	r0, r0, r4, lsl r8
    2158:	08360601 	ldmdaeq	r6!, {r0, r9, sl}
    215c:	06020000 	streq	r0, [r2], -r0
    2160:	0000096c 	andeq	r0, r0, ip, ror #18
    2164:	15070003 	strne	r0, [r7, #-3]
    2168:	04000009 	streq	r0, [r0], #-9
    216c:	00016227 	andeq	r6, r1, r7, lsr #4
    2170:	04010500 	streq	r0, [r1], #-1280
    2174:	0001c22e 	andeq	ip, r1, lr, lsr #4
    2178:	08ef0600 	stmiaeq	pc!, {r9, sl}^
    217c:	06000000 	streq	r0, [r0], -r0
    2180:	000009a4 	andeq	r0, r0, r4, lsr #19
    2184:	08fd0604 	ldmeq	sp!, {r2, r9, sl}^
    2188:	06280000 	strteq	r0, [r8], -r0
    218c:	000008e1 	andeq	r0, r0, r1, ror #17
    2190:	250600c8 	strcs	r0, [r6, #-200]
    2194:	14000008 	strne	r0, [r0], #-8
    2198:	00094806 	andeq	r4, r9, r6, lsl #16
    219c:	bf061000 	svclt	0x00061000
    21a0:	1c000009 	stcne	0, cr0, [r0], {9}
    21a4:	0007a806 	andeq	sl, r7, r6, lsl #16
    21a8:	07001800 	streq	r1, [r0, -r0, lsl #16]
    21ac:	00000993 	muleq	r0, r3, r9
    21b0:	01883604 	orreq	r3, r8, r4, lsl #12
    21b4:	040f0000 	streq	r0, [pc], #0	; 21bc <__Stack_Size+0x1dbc>
    21b8:	02003f04 	andeq	r3, r0, #16	; 0x10
    21bc:	71100000 	tstvc	r0, r0
    21c0:	04000007 	streq	r0, [r0], #-7
    21c4:	00004c40 	andeq	r4, r0, r0, asr #24
    21c8:	00230200 	eoreq	r0, r3, r0, lsl #4
    21cc:	00088c10 	andeq	r8, r8, r0, lsl ip
    21d0:	7d410400 	cfstrdvc	mvd0, [r1]
    21d4:	02000001 	andeq	r0, r0, #1	; 0x1
    21d8:	0b100223 	bleq	402a6c <__Stack_Size+0x40266c>
    21dc:	04000009 	streq	r0, [r0], #-9
    21e0:	0001c242 	andeq	ip, r1, r2, asr #4
    21e4:	03230200 	teqeq	r3, #0	; 0x0
    21e8:	08590700 	ldmdaeq	r9, {r8, r9, sl}^
    21ec:	43040000 	movwmi	r0, #16384	; 0x4000
    21f0:	000001cd 	andeq	r0, r0, sp, asr #3
    21f4:	47040105 	strmi	r0, [r4, -r5, lsl #2]
    21f8:	00000220 	andeq	r0, r0, r0, lsr #4
    21fc:	000ff306 	andeq	pc, pc, r6, lsl #6
    2200:	ac060000 	stcge	0, cr0, [r6], {0}
    2204:	0100000f 	tsteq	r0, pc
    2208:	11520700 	cmpne	r2, r0, lsl #14
    220c:	49040000 	stmdbmi	r4, {}
    2210:	0000020b 	andeq	r0, r0, fp, lsl #4
    2214:	10180111 	andsne	r0, r8, r1, lsl r1
    2218:	7d010000 	stcvc	0, cr0, [r1]
    221c:	003e2801 	eorseq	r2, lr, r1, lsl #16
    2220:	003ece08 	eorseq	ip, lr, r8, lsl #28
    2224:	000c9408 	andeq	r9, ip, r8, lsl #8
    2228:	0002af00 	andeq	sl, r2, r0, lsl #30
    222c:	11611200 	cmnne	r1, r0, lsl #4
    2230:	7c010000 	stcvc	0, cr0, [r1], {0}
    2234:	000002af 	andeq	r0, r0, pc, lsr #5
    2238:	67135001 	ldrvs	r5, [r3, -r1]
    223c:	01000011 	tsteq	r0, r1, lsl r0
    2240:	0002b57c 	andeq	fp, r2, ip, ror r5
    2244:	000cbf00 	andeq	fp, ip, r0, lsl #30
    2248:	10c61400 	sbcne	r1, r6, r0, lsl #8
    224c:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    2250:	0000003a 	andeq	r0, r0, sl, lsr r0
    2254:	23145701 	tstcs	r4, #262144	; 0x40000
    2258:	01000011 	tsteq	r0, r1, lsl r0
    225c:	00003a7e 	andeq	r3, r0, lr, ror sl
    2260:	145c0100 	ldrbne	r0, [ip], #-256
    2264:	00000fa5 	andeq	r0, r0, r5, lsr #31
    2268:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    226c:	51010000 	tstpl	r1, r0
    2270:	736f7015 	cmnvc	pc, #21	; 0x15
    2274:	3a7e0100 	bcc	1f8267c <__Stack_Size+0x1f8227c>
    2278:	e8000000 	stmda	r0, {}
    227c:	1400000c 	strne	r0, [r0], #-12
    2280:	000010a8 	andeq	r1, r0, r8, lsr #1
    2284:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    2288:	54010000 	strpl	r0, [r1]
    228c:	00104c16 	andseq	r4, r0, r6, lsl ip
    2290:	3a7f0100 	bcc	1fc2698 <__Stack_Size+0x1fc2298>
    2294:	00000000 	andeq	r0, r0, r0
    2298:	010a0417 	tsteq	sl, r7, lsl r4
    229c:	04170000 	ldreq	r0, [r7]
    22a0:	00000200 	andeq	r0, r0, r0, lsl #4
    22a4:	0fdc0118 	svceq	0x00dc0118
    22a8:	e6010000 	str	r0, [r1], -r0
    22ac:	003ed001 	eorseq	sp, lr, r1
    22b0:	003ee008 	eorseq	lr, lr, r8
    22b4:	e05d0108 	subs	r0, sp, r8, lsl #2
    22b8:	12000002 	andne	r0, r0, #2	; 0x2
    22bc:	00001167 	andeq	r1, r0, r7, ror #2
    22c0:	02b5e501 	adcseq	lr, r5, #4194304	; 0x400000
    22c4:	50010000 	andpl	r0, r1, r0
    22c8:	92011900 	andls	r1, r1, #0	; 0x0
    22cc:	01000010 	tsteq	r0, r0, lsl r0
    22d0:	005e01f7 	ldrsheq	r0, [lr], #-23
    22d4:	3ee00000 	cdpcc	0, 14, cr0, cr0, cr0, {0}
    22d8:	3eec0800 	cdpcc	8, 14, cr0, cr12, cr0, {0}
    22dc:	5d010800 	stcpl	8, cr0, [r1]
    22e0:	00000323 	andeq	r0, r0, r3, lsr #6
    22e4:	00116113 	andseq	r6, r1, r3, lsl r1
    22e8:	aff60100 	svcge	0x00f60100
    22ec:	1c000002 	stcne	0, cr0, [r0], {2}
    22f0:	1200000d 	andne	r0, r0, #13	; 0xd
    22f4:	00000771 	andeq	r0, r0, r1, ror r7
    22f8:	004cf601 	subeq	pc, ip, r1, lsl #12
    22fc:	51010000 	tstpl	r1, r0
    2300:	000d5816 	andeq	r5, sp, r6, lsl r8
    2304:	5ef80100 	cdppl	1, 15, cr0, cr8, cr0, {0}
    2308:	00000000 	andeq	r0, r0, r0
    230c:	10f5011a 	rscsne	r0, r5, sl, lsl r1
    2310:	11010000 	tstne	r1, r0
    2314:	004c0101 	subeq	r0, ip, r1, lsl #2
    2318:	3eec0000 	cdpcc	0, 14, cr0, cr12, cr0, {0}
    231c:	3ef20800 	cdpcc	8, 15, cr0, cr2, cr0, {0}
    2320:	5d010800 	stcpl	8, cr0, [r1]
    2324:	00000350 	andeq	r0, r0, r0, asr r3
    2328:	0011611b 	andseq	r6, r1, fp, lsl r1
    232c:	01100100 	tsteq	r0, r0, lsl #2
    2330:	000002af 	andeq	r0, r0, pc, lsr #5
    2334:	00000d2f 	andeq	r0, r0, pc, lsr #26
    2338:	7c011a00 	stcvc	10, cr1, [r1], {0}
    233c:	01000011 	tsteq	r0, r1, lsl r0
    2340:	5e010122 	adfplsp	f0, f1, f2
    2344:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    2348:	0008003e 	andeq	r0, r8, lr, lsr r0
    234c:	0108003f 	tsteq	r8, pc, lsr r0
    2350:	0003975d 	andeq	r9, r3, sp, asr r7
    2354:	11611b00 	cmnne	r1, r0, lsl #22
    2358:	21010000 	tstcs	r1, r0
    235c:	0002af01 	andeq	sl, r2, r1, lsl #30
    2360:	000d4200 	andeq	r4, sp, r0, lsl #4
    2364:	07711c00 	ldrbeq	r1, [r1, -r0, lsl #24]!
    2368:	21010000 	tstcs	r1, r0
    236c:	00004c01 	andeq	r4, r0, r1, lsl #24
    2370:	1d510100 	ldfnee	f0, [r1]
    2374:	00000d58 	andeq	r0, r0, r8, asr sp
    2378:	5e012301 	cdppl	3, 0, cr2, cr1, cr1, {0}
    237c:	00000000 	andeq	r0, r0, r0
    2380:	0fb4011a 	svceq	0x00b4011a
    2384:	3c010000 	stccc	0, cr0, [r1], {0}
    2388:	004c0101 	subeq	r0, ip, r1, lsl #2
    238c:	3f000000 	svccc	0x00000000
    2390:	3f060800 	svccc	0x00060800
    2394:	5d010800 	stcpl	8, cr0, [r1]
    2398:	000003c4 	andeq	r0, r0, r4, asr #7
    239c:	0011611b 	andseq	r6, r1, fp, lsl r1
    23a0:	013b0100 	teqeq	fp, r0, lsl #2
    23a4:	000002af 	andeq	r0, r0, pc, lsr #5
    23a8:	00000d55 	andeq	r0, r0, r5, asr sp
    23ac:	0b011e00 	bleq	49bb4 <__Stack_Size+0x497b4>
    23b0:	01000010 	tsteq	r0, r0, lsl r0
    23b4:	0801014e 	stmdaeq	r1, {r1, r2, r3, r6, r8}
    23b8:	0c08003f 	stceq	0, cr0, [r8], {63}
    23bc:	0108003f 	tsteq	r8, pc, lsr r0
    23c0:	0003f95d 	andeq	pc, r3, sp, asr r9
    23c4:	11611c00 	cmnne	r1, r0, lsl #24
    23c8:	4d010000 	stcmi	0, cr0, [r1]
    23cc:	0002af01 	andeq	sl, r2, r1, lsl #30
    23d0:	1c500100 	ldfnee	f0, [r0], {0}
    23d4:	00000771 	andeq	r0, r0, r1, ror r7
    23d8:	4c014d01 	stcmi	13, cr4, [r1], {1}
    23dc:	01000000 	tsteq	r0, r0
    23e0:	011e0051 	tsteq	lr, r1, asr r0
    23e4:	000010af 	andeq	r1, r0, pc, lsr #1
    23e8:	01016101 	tsteq	r1, r1, lsl #2
    23ec:	08003f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp, ip, sp}
    23f0:	08003f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, ip, sp}
    23f4:	042e5d01 	strteq	r5, [lr], #-3329
    23f8:	611c0000 	tstvs	ip, r0
    23fc:	01000011 	tsteq	r0, r1, lsl r0
    2400:	02af0160 	adceq	r0, pc, #24	; 0x18
    2404:	50010000 	andpl	r0, r1, r0
    2408:	0007711c 	andeq	r7, r7, ip, lsl r1
    240c:	01600100 	cmneq	r0, r0, lsl #2
    2410:	0000004c 	andeq	r0, r0, ip, asr #32
    2414:	1e005101 	adfnes	f5, f0, f1
    2418:	000ffd01 	andeq	pc, pc, r1, lsl #26
    241c:	01770100 	cmneq	r7, r0, lsl #2
    2420:	003f1001 	eorseq	r1, pc, r1
    2424:	003f1a08 	eorseq	r1, pc, r8, lsl #20
    2428:	715d0108 	cmpvc	sp, r8, lsl #2
    242c:	1c000004 	stcne	0, cr0, [r0], {4}
    2430:	00001161 	andeq	r1, r0, r1, ror #2
    2434:	af017601 	svcge	0x00017601
    2438:	01000002 	tsteq	r0, r2
    243c:	07711c50 	undefined
    2440:	76010000 	strvc	r0, [r1], -r0
    2444:	00004c01 	andeq	r4, r0, r1, lsl #24
    2448:	1c510100 	ldfnee	f0, [r1], {0}
    244c:	00000fec 	andeq	r0, r0, ip, ror #31
    2450:	20017601 	andcs	r7, r1, r1, lsl #12
    2454:	01000002 	tsteq	r0, r2
    2458:	011e0052 	tsteq	lr, r2, asr r0
    245c:	0000112e 	andeq	r1, r0, lr, lsr #2
    2460:	01019101 	tsteq	r1, r1, lsl #2
    2464:	08003f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp, ip, sp}
    2468:	08003f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, sp}
    246c:	04a65d01 	strteq	r5, [r6], #3329
    2470:	611c0000 	tstvs	ip, r0
    2474:	01000011 	tsteq	r0, r1, lsl r0
    2478:	02af0190 	adceq	r0, pc, #36	; 0x24
    247c:	50010000 	andpl	r0, r1, r0
    2480:	0010be1c 	andseq	fp, r0, ip, lsl lr
    2484:	01900100 	orrseq	r0, r0, r0, lsl #2
    2488:	0000004c 	andeq	r0, r0, ip, asr #32
    248c:	1e005101 	adfnes	f5, f0, f1
    2490:	00111001 	andseq	r1, r1, r1
    2494:	01a30100 	undefined instruction 0x01a30100
    2498:	003f2001 	eorseq	r2, pc, r1
    249c:	003f3008 	eorseq	r3, pc, r8
    24a0:	e95d0108 	ldmdb	sp, {r3, r8}^
    24a4:	1c000004 	stcne	0, cr0, [r0], {4}
    24a8:	00001161 	andeq	r1, r0, r1, ror #2
    24ac:	af01a201 	svcge	0x0001a201
    24b0:	01000002 	tsteq	r0, r2
    24b4:	07711c50 	undefined
    24b8:	a2010000 	andge	r0, r1, #0	; 0x0
    24bc:	00004c01 	andeq	r4, r0, r1, lsl #24
    24c0:	1f510100 	svcne	0x00510100
    24c4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    24c8:	3a01a401 	bcc	6b4d4 <__Stack_Size+0x6b0d4>
    24cc:	01000000 	tsteq	r0, r0
    24d0:	011e0053 	tsteq	lr, r3, asr r0
    24d4:	00001070 	andeq	r1, r0, r0, ror r0
    24d8:	0101c401 	tsteq	r1, r1, lsl #8
    24dc:	08003f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp, ip, sp}
    24e0:	08003f50 	stmdaeq	r0, {r4, r6, r8, r9, sl, fp, ip, sp}
    24e4:	05305d01 	ldreq	r5, [r0, #-3329]!
    24e8:	541c0000 	ldrpl	r0, [ip]
    24ec:	01000010 	tsteq	r0, r0, lsl r0
    24f0:	005e01c3 	subseq	r0, lr, r3, asr #3
    24f4:	50010000 	andpl	r0, r1, r0
    24f8:	0010e61b 	andseq	lr, r0, fp, lsl r6
    24fc:	01c30100 	biceq	r0, r3, r0, lsl #2
    2500:	0000005e 	andeq	r0, r0, lr, asr r0
    2504:	00000d68 	andeq	r0, r0, r8, ror #26
    2508:	0010a820 	andseq	sl, r0, r0, lsr #16
    250c:	01c50100 	biceq	r0, r5, r0, lsl #2
    2510:	0000003a 	andeq	r0, r0, sl, lsr r0
    2514:	00000d7b 	andeq	r0, r0, fp, ror sp
    2518:	c8011e00 	stmdagt	r1, {r9, sl, fp, ip}
    251c:	0100000f 	tsteq	r0, pc
    2520:	500101dd 	ldrdpl	r0, [r1], -sp
    2524:	5c08003f 	stcpl	0, cr0, [r8], {63}
    2528:	0108003f 	tsteq	r8, pc, lsr r0
    252c:	0005575d 	andeq	r5, r5, sp, asr r7
    2530:	0cd11c00 	ldcleq	12, cr1, [r1], {0}
    2534:	dc010000 	stcle	0, cr0, [r1], {0}
    2538:	00008901 	andeq	r8, r0, r1, lsl #18
    253c:	00500100 	subseq	r0, r0, r0, lsl #2
    2540:	10d20121 	sbcsne	r0, r2, r1, lsr #2
    2544:	08010000 	stmdaeq	r1, {}
    2548:	3f5c0102 	svccc	0x005c0102
    254c:	3fbc0800 	svccc	0x00bc0800
    2550:	0dba0800 	ldceq	8, cr0, [sl]
    2554:	05c60000 	strbeq	r0, [r6]
    2558:	871c0000 	ldrhi	r0, [ip, -r0]
    255c:	01000010 	tsteq	r0, r0, lsl r0
    2560:	003a0207 	eorseq	r0, sl, r7, lsl #4
    2564:	50010000 	andpl	r0, r1, r0
    2568:	000cd11b 	andeq	sp, ip, fp, lsl r1
    256c:	02070100 	andeq	r0, r7, #0	; 0x0
    2570:	00000089 	andeq	r0, r0, r9, lsl #1
    2574:	00000dd9 	ldrdeq	r0, [r0], -r9
    2578:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    257c:	02090100 	andeq	r0, r9, #0	; 0x0
    2580:	0000003a 	andeq	r0, r0, sl, lsr r0
    2584:	391d5401 	ldmdbcc	sp, {r0, sl, ip, lr}
    2588:	01000011 	tsteq	r0, r1, lsl r0
    258c:	003a0209 	eorseq	r0, sl, r9, lsl #4
    2590:	a8200000 	stmdage	r0!, {}
    2594:	01000010 	tsteq	r0, r0, lsl r0
    2598:	003a0209 	eorseq	r0, sl, r9, lsl #4
    259c:	0df70000 	ldcleq	0, cr0, [r7]
    25a0:	081d0000 	ldmdaeq	sp, {}
    25a4:	01000011 	tsteq	r0, r1, lsl r0
    25a8:	003a0209 	eorseq	r0, sl, r9, lsl #4
    25ac:	21000000 	tstcs	r0, r0
    25b0:	00113e01 	andseq	r3, r1, r1, lsl #28
    25b4:	023a0100 	eorseq	r0, sl, #0	; 0x0
    25b8:	003fbc01 	eorseq	fp, pc, r1, lsl #24
    25bc:	003ff008 	eorseq	pc, pc, r8
    25c0:	000e3608 	andeq	r3, lr, r8, lsl #12
    25c4:	00060d00 	andeq	r0, r6, r0, lsl #26
    25c8:	10541b00 	subsne	r1, r4, r0, lsl #22
    25cc:	39010000 	stmdbcc	r1, {}
    25d0:	00005e02 	andeq	r5, r0, r2, lsl #28
    25d4:	000e5500 	andeq	r5, lr, r0, lsl #10
    25d8:	10e61b00 	rscne	r1, r6, r0, lsl #22
    25dc:	39010000 	stmdbcc	r1, {}
    25e0:	00005e02 	andeq	r5, r0, r2, lsl #28
    25e4:	000e6800 	andeq	r6, lr, r0, lsl #16
    25e8:	6d742200 	lfmvs	f2, 2, [r4]
    25ec:	3b010070 	blcc	427b4 <__Stack_Size+0x423b4>
    25f0:	00003a02 	andeq	r3, r0, r2, lsl #20
    25f4:	01230000 	teqeq	r3, r0
    25f8:	00001193 	muleq	r0, r3, r1
    25fc:	f0016c01 	undefined instruction 0xf0016c01
    2600:	0808003f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5}
    2604:	7b080040 	blvc	20270c <__Stack_Size+0x20230c>
    2608:	2400000e 	strcs	r0, [r0], #-14
    260c:	00106401 	andseq	r6, r0, r1, lsl #8
    2610:	01340100 	teqeq	r4, r0, lsl #2
    2614:	08004008 	stmdaeq	r0, {r3, lr}
    2618:	080040b0 	stmdaeq	r0, {r4, r5, r7, lr}
    261c:	00000ea6 	andeq	r0, r0, r6, lsr #29
    2620:	00116113 	andseq	r6, r1, r3, lsl r1
    2624:	af330100 	svcge	0x00330100
    2628:	d1000002 	tstle	r0, r2
    262c:	0000000e 	andeq	r0, r0, lr
    2630:	0008e300 	andeq	lr, r8, r0, lsl #6
    2634:	36000200 	strcc	r0, [r0], -r0, lsl #4
    2638:	0400000a 	streq	r0, [r0], #-10
    263c:	00000001 	andeq	r0, r0, r1
    2640:	12960100 	addsne	r0, r6, #0	; 0x0
    2644:	003f0000 	eorseq	r0, pc, r0
    2648:	40b00000 	adcsmi	r0, r0, r0
    264c:	44340800 	ldrtmi	r0, [r4], #-2048
    2650:	0a1c0800 	beq	704658 <__Stack_Size+0x704258>
    2654:	04020000 	streq	r0, [r2]
    2658:	002a6c05 	eoreq	r6, sl, r5, lsl #24
    265c:	05020200 	streq	r0, [r2, #-512]
    2660:	00000035 	andeq	r0, r0, r5, lsr r0
    2664:	fd060102 	stc2	1, cr0, [r6, #-8]
    2668:	03000000 	movweq	r0, #0	; 0x0
    266c:	00323375 	eorseq	r3, r2, r5, ror r3
    2670:	00452702 	subeq	r2, r5, r2, lsl #14
    2674:	04020000 	streq	r0, [r2]
    2678:	002ae607 	eoreq	lr, sl, r7, lsl #12
    267c:	31750300 	cmncc	r5, r0, lsl #6
    2680:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2684:	00000057 	andeq	r0, r0, r7, asr r0
    2688:	88070202 	stmdahi	r7, {r1, r9}
    268c:	03000001 	movweq	r0, #1	; 0x1
    2690:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2694:	00006829 	andeq	r6, r0, r9, lsr #16
    2698:	08010200 	stmdaeq	r1, {r9}
    269c:	000000fb 	strdeq	r0, [r0], -fp
    26a0:	00004504 	andeq	r4, r0, r4, lsl #10
    26a4:	006f0500 	rsbeq	r0, pc, r0, lsl #10
    26a8:	01060000 	tsteq	r6, r0
    26ac:	008e3902 	addeq	r3, lr, r2, lsl #18
    26b0:	f7070000 	undefined instruction 0xf7070000
    26b4:	0000000f 	andeq	r0, r0, pc
    26b8:	54455308 	strbpl	r5, [r5], #-776
    26bc:	09000100 	stmdbeq	r0, {r8}
    26c0:	00001744 	andeq	r1, r0, r4, asr #14
    26c4:	00793902 	rsbseq	r3, r9, r2, lsl #18
    26c8:	01060000 	tsteq	r6, r0
    26cc:	00ae3b02 	adceq	r3, lr, r2, lsl #22
    26d0:	a0070000 	andge	r0, r7, r0
    26d4:	00000007 	andeq	r0, r0, r7
    26d8:	0007c007 	andeq	ip, r7, r7
    26dc:	09000100 	stmdbeq	r0, {r8}
    26e0:	00000927 	andeq	r0, r0, r7, lsr #18
    26e4:	00993b02 	addseq	r3, r9, r2, lsl #22
    26e8:	040a0000 	streq	r0, [sl]
    26ec:	033c0b07 	teqeq	ip, #7168	; 0x1c00
    26f0:	75018203 	strvc	r8, [r1, #-515]
    26f4:	0c000001 	stceq	0, cr0, [r0], {1}
    26f8:	00001495 	muleq	r0, r5, r4
    26fc:	85018303 	strhi	r8, [r1, #-771]
    2700:	02000001 	andeq	r0, r0, #1	; 0x1
    2704:	b50c0023 	strlt	r0, [ip, #-35]
    2708:	03000001 	movweq	r0, #1	; 0x1
    270c:	018a0184 	orreq	r0, sl, r4, lsl #3
    2710:	23020000 	movwcs	r0, #8192	; 0x2000
    2714:	14590c08 	ldrbne	r0, [r9], #-3080
    2718:	85030000 	strhi	r0, [r3]
    271c:	00019a01 	andeq	r9, r1, r1, lsl #20
    2720:	80230300 	eorhi	r0, r3, r0, lsl #6
    2724:	131e0c01 	tstne	lr, #256	; 0x100
    2728:	86030000 	strhi	r0, [r3], -r0
    272c:	00018a01 	andeq	r8, r1, r1, lsl #20
    2730:	88230300 	stmdahi	r3!, {r8, r9}
    2734:	146f0c01 	strbtne	r0, [pc], #3073	; 273c <__Stack_Size+0x233c>
    2738:	87030000 	strhi	r0, [r3, -r0]
    273c:	00019f01 	andeq	r9, r1, r1, lsl #30
    2740:	80230300 	eorhi	r0, r3, r0, lsl #6
    2744:	00840c02 	addeq	r0, r4, r2, lsl #24
    2748:	88030000 	stmdahi	r3, {}
    274c:	00018a01 	andeq	r8, r1, r1, lsl #20
    2750:	88230300 	stmdahi	r3!, {r8, r9}
    2754:	13de0c02 	bicsne	r0, lr, #512	; 0x200
    2758:	89030000 	stmdbhi	r3, {}
    275c:	0001a401 	andeq	sl, r1, r1, lsl #8
    2760:	80230300 	eorhi	r0, r3, r0, lsl #6
    2764:	008e0c03 	addeq	r0, lr, r3, lsl #24
    2768:	8a030000 	bhi	c2770 <__Stack_Size+0xc2370>
    276c:	00018a01 	andeq	r8, r1, r1, lsl #20
    2770:	88230300 	stmdahi	r3!, {r8, r9}
    2774:	11a30c03 	undefined instruction 0x11a30c03
    2778:	8b030000 	blhi	c2780 <__Stack_Size+0xc2380>
    277c:	0001a901 	andeq	sl, r1, r1, lsl #18
    2780:	80230300 	eorhi	r0, r3, r0, lsl #6
    2784:	00980c04 	addseq	r0, r8, r4, lsl #24
    2788:	8c030000 	stchi	0, cr0, [r3], {0}
    278c:	0001ae01 	andeq	sl, r1, r1, lsl #28
    2790:	88230300 	stmdahi	r3!, {r8, r9}
    2794:	50490d04 	subpl	r0, r9, r4, lsl #26
    2798:	8d030052 	stchi	0, cr0, [r3, #-328]
    279c:	0001ce01 	andeq	ip, r1, r1, lsl #28
    27a0:	80230300 	eorhi	r0, r3, r0, lsl #6
    27a4:	450e0006 	strmi	r0, [lr, #-6]
    27a8:	85000000 	strhi	r0, [r0]
    27ac:	0f000001 	svceq	0x00000001
    27b0:	000000b9 	strheq	r0, [r0], -r9
    27b4:	75040001 	strvc	r0, [r4, #-1]
    27b8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    27bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    27c0:	0000019a 	muleq	r0, sl, r1
    27c4:	0000b90f 	andeq	fp, r0, pc, lsl #18
    27c8:	04001d00 	streq	r1, [r0], #-3328
    27cc:	00000175 	andeq	r0, r0, r5, ror r1
    27d0:	00017504 	andeq	r7, r1, r4, lsl #10
    27d4:	01750400 	cmneq	r5, r0, lsl #8
    27d8:	75040000 	strvc	r0, [r4]
    27dc:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    27e0:	0000003a 	andeq	r0, r0, sl, lsr r0
    27e4:	000001be 	strheq	r0, [r0], -lr
    27e8:	0000b90f 	andeq	fp, r0, pc, lsl #18
    27ec:	0e003d00 	cdpeq	13, 0, cr3, cr0, cr0, {0}
    27f0:	00000045 	andeq	r0, r0, r5, asr #32
    27f4:	000001ce 	andeq	r0, r0, lr, asr #3
    27f8:	0000b90f 	andeq	fp, r0, pc, lsl #18
    27fc:	04000e00 	streq	r0, [r0], #-3584
    2800:	000001be 	strheq	r0, [r0], -lr
    2804:	91034010 	tstls	r3, r0, lsl r0
    2808:	0002af01 	andeq	sl, r2, r1, lsl #30
    280c:	12c10c00 	sbcne	r0, r1, #0	; 0x0
    2810:	92030000 	andls	r0, r3, #0	; 0x0
    2814:	00007401 	andeq	r7, r0, r1, lsl #8
    2818:	00230200 	eoreq	r0, r3, r0, lsl #4
    281c:	0013190c 	andseq	r1, r3, ip, lsl #18
    2820:	01930300 	orrseq	r0, r3, r0, lsl #6
    2824:	0000006f 	andeq	r0, r0, pc, rrx
    2828:	0c042302 	stceq	3, cr2, [r4], {2}
    282c:	0000146a 	andeq	r1, r0, sl, ror #8
    2830:	6f019403 	svcvs	0x00019403
    2834:	02000000 	andeq	r0, r0, #0	; 0x0
    2838:	c40c0823 	strgt	r0, [ip], #-2083
    283c:	03000013 	movweq	r0, #19	; 0x13
    2840:	006f0195 	mlseq	pc, r5, r1, r0
    2844:	23020000 	movwcs	r0, #8192	; 0x2000
    2848:	43530d0c 	cmpmi	r3, #768	; 0x300
    284c:	96030052 	undefined
    2850:	00006f01 	andeq	r6, r0, r1, lsl #30
    2854:	10230200 	eorne	r0, r3, r0, lsl #4
    2858:	5243430d 	subpl	r4, r3, #872415232	; 0x34000000
    285c:	01970300 	orrseq	r0, r7, r0, lsl #6
    2860:	0000006f 	andeq	r0, r0, pc, rrx
    2864:	0c142302 	ldceq	3, cr2, [r4], {2}
    2868:	000013ed 	andeq	r1, r0, sp, ror #7
    286c:	bf019803 	svclt	0x00019803
    2870:	02000002 	andeq	r0, r0, #2	; 0x2
    2874:	f20c1823 	vadd.i8	d1, d12, d19
    2878:	03000013 	movweq	r0, #19	; 0x13
    287c:	006f0199 	mlseq	pc, r9, r1, r0
    2880:	23020000 	movwcs	r0, #8192	; 0x2000
    2884:	139f0c24 	orrsne	r0, pc, #9216	; 0x2400
    2888:	9a030000 	bls	c2890 <__Stack_Size+0xc2490>
    288c:	00006f01 	andeq	r6, r0, r1, lsl #30
    2890:	28230200 	stmdacs	r3!, {r9}
    2894:	0014790c 	andseq	r7, r4, ip, lsl #18
    2898:	019b0300 	orrseq	r0, fp, r0, lsl #6
    289c:	0000006f 	andeq	r0, r0, pc, rrx
    28a0:	0c2c2302 	stceq	3, cr2, [ip], #-8
    28a4:	00001474 	andeq	r1, r0, r4, ror r4
    28a8:	6f019c03 	svcvs	0x00019c03
    28ac:	02000000 	andeq	r0, r0, #0	; 0x0
    28b0:	080c3023 	stmdaeq	ip, {r0, r1, r5, ip, sp}
    28b4:	03000014 	movweq	r0, #20	; 0x14
    28b8:	006f019d 	mlseq	pc, sp, r1, r0
    28bc:	23020000 	movwcs	r0, #8192	; 0x2000
    28c0:	13760c34 	cmnne	r6, #13312	; 0x3400
    28c4:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    28c8:	00006f01 	andeq	r6, r0, r1, lsl #30
    28cc:	38230200 	stmdacc	r3!, {r9}
    28d0:	0014900c 	andseq	r9, r4, ip
    28d4:	019f0300 	orrseq	r0, pc, r0, lsl #6
    28d8:	0000006f 	andeq	r0, r0, pc, rrx
    28dc:	003c2302 	eorseq	r2, ip, r2, lsl #6
    28e0:	0000450e 	andeq	r4, r0, lr, lsl #10
    28e4:	0002bf00 	andeq	fp, r2, r0, lsl #30
    28e8:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    28ec:	00020000 	andeq	r0, r2, r0
    28f0:	0002af04 	andeq	sl, r2, r4, lsl #30
    28f4:	04041100 	streq	r1, [r4], #-256
    28f8:	0003051b 	andeq	r0, r3, fp, lsl r5
    28fc:	08b61200 	ldmeq	r6!, {r9, ip}
    2900:	1c040000 	stcne	0, cr0, [r4], {0}
    2904:	0000005e 	andeq	r0, r0, lr, asr r0
    2908:	12002302 	andne	r2, r0, #134217728	; 0x8000000
    290c:	0000086a 	andeq	r0, r0, sl, ror #16
    2910:	005e1d04 	subseq	r1, lr, r4, lsl #26
    2914:	23020000 	movwcs	r0, #8192	; 0x2000
    2918:	08c61201 	stmiaeq	r6, {r0, r9, ip}^
    291c:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    2920:	0000005e 	andeq	r0, r0, lr, asr r0
    2924:	12022302 	andne	r2, r2, #134217728	; 0x8000000
    2928:	0000077a 	andeq	r0, r0, sl, ror r7
    292c:	00ae1f04 	adceq	r1, lr, r4, lsl #30
    2930:	23020000 	movwcs	r0, #8192	; 0x2000
    2934:	37090003 	strcc	r0, [r9, -r3]
    2938:	04000009 	streq	r0, [r0], #-9
    293c:	0002c420 	andeq	ip, r2, r0, lsr #8
    2940:	c6011300 	strgt	r1, [r1], -r0, lsl #6
    2944:	01000015 	tsteq	r0, r5, lsl r0
    2948:	40b00125 	adcsmi	r0, r0, r5, lsr #2
    294c:	40e40800 	rscmi	r0, r4, r0, lsl #16
    2950:	5d010800 	stcpl	8, cr0, [r1]
    2954:	00000335 	andeq	r0, r0, r5, lsr r3
    2958:	000af014 	andeq	pc, sl, r4, lsl r0
    295c:	3a260100 	bcc	982d64 <__Stack_Size+0x982964>
    2960:	01000000 	tsteq	r0, r0
    2964:	01130052 	tsteq	r3, r2, asr r0
    2968:	00001553 	andeq	r1, r0, r3, asr r5
    296c:	e4013c01 	str	r3, [r1], #-3073
    2970:	14080040 	strne	r0, [r8], #-64
    2974:	01080041 	tsteq	r8, r1, asr #32
    2978:	0003585d 	andeq	r5, r3, sp, asr r8
    297c:	0af01500 	beq	ffc07d84 <SCS_BASE+0x1fbf9d84>
    2980:	3d010000 	stccc	0, cr0, [r1]
    2984:	0000003a 	andeq	r0, r0, sl, lsr r0
    2988:	d2011300 	andle	r1, r1, #0	; 0x0
    298c:	01000015 	tsteq	r0, r5, lsl r0
    2990:	41140162 	tstmi	r4, r2, ror #2
    2994:	41280800 	teqmi	r8, r0, lsl #16
    2998:	5d010800 	stcpl	8, cr0, [r1]
    299c:	0000037f 	andeq	r0, r0, pc, ror r3
    29a0:	0012c716 	andseq	ip, r2, r6, lsl r7
    29a4:	3a610100 	bcc	1842dac <__Stack_Size+0x18429ac>
    29a8:	f0000000 	undefined instruction 0xf0000000
    29ac:	0000000e 	andeq	r0, r0, lr
    29b0:	13e30117 	mvnne	r0, #-1073741819	; 0xc0000005
    29b4:	75010000 	strvc	r0, [r1]
    29b8:	00412801 	subeq	r2, r1, r1, lsl #16
    29bc:	0041a408 	subeq	sl, r1, r8, lsl #8
    29c0:	000f0308 	andeq	r0, pc, r8, lsl #6
    29c4:	0003eb00 	andeq	lr, r3, r0, lsl #22
    29c8:	11c71600 	bicne	r1, r7, r0, lsl #12
    29cc:	74010000 	strvc	r0, [r1]
    29d0:	000003eb 	andeq	r0, r0, fp, ror #7
    29d4:	00000f22 	andeq	r0, r0, r2, lsr #30
    29d8:	00145e18 	andseq	r5, r4, r8, lsl lr
    29dc:	3a760100 	bcc	1d82de4 <__Stack_Size+0x1d829e4>
    29e0:	40000000 	andmi	r0, r0, r0
    29e4:	1800000f 	stmdane	r0, {r0, r1, r2, r3}
    29e8:	000010a8 	andeq	r1, r0, r8, lsr #1
    29ec:	003a7601 	eorseq	r7, sl, r1, lsl #12
    29f0:	0f690000 	svceq	0x00690000
    29f4:	08180000 	ldmdaeq	r8, {}
    29f8:	01000011 	tsteq	r0, r1, lsl r0
    29fc:	00003a76 	andeq	r3, r0, r6, ror sl
    2a00:	000f8700 	andeq	r8, pc, r0, lsl #14
    2a04:	124f1500 	subne	r1, pc, #0	; 0x0
    2a08:	77010000 	strvc	r0, [r1, -r0]
    2a0c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2a10:	00140e15 	andseq	r0, r4, r5, lsl lr
    2a14:	3a770100 	bcc	1dc2e1c <__Stack_Size+0x1dc2a1c>
    2a18:	00000000 	andeq	r0, r0, r0
    2a1c:	03050419 	movweq	r0, #21529	; 0x5419
    2a20:	01130000 	tsteq	r3, r0
    2a24:	00001449 	andeq	r1, r0, r9, asr #8
    2a28:	a401a901 	strge	sl, [r1], #-2305
    2a2c:	b0080041 	andlt	r0, r8, r1, asr #32
    2a30:	01080041 	tsteq	r8, r1, asr #32
    2a34:	0004165d 	andeq	r1, r4, sp, asr r6
    2a38:	11c71a00 	bicne	r1, r7, r0, lsl #20
    2a3c:	a8010000 	stmdage	r1, {}
    2a40:	000003eb 	andeq	r0, r0, fp, ror #7
    2a44:	1b005001 	blne	16a50 <__Stack_Size+0x16650>
    2a48:	0011d701 	andseq	sp, r1, r1, lsl #14
    2a4c:	01060100 	tsteq	r6, r0, lsl #2
    2a50:	00004c01 	andeq	r4, r0, r1, lsl #24
    2a54:	0041b000 	subeq	fp, r1, r0
    2a58:	0041c808 	subeq	ip, r1, r8, lsl #16
    2a5c:	1c5d0108 	ldfnee	f0, [sp], {8}
    2a60:	00153001 	andseq	r3, r5, r1
    2a64:	01130100 	tsteq	r3, r0, lsl #2
    2a68:	00008e01 	andeq	r8, r0, r1, lsl #28
    2a6c:	0041c800 	subeq	ip, r1, r0, lsl #16
    2a70:	0041ec08 	subeq	lr, r1, r8, lsl #24
    2a74:	755d0108 	ldrbvc	r0, [sp, #-264]
    2a78:	1d000004 	stcne	0, cr0, [r0, #-16]
    2a7c:	000008b6 	strheq	r0, [r0], -r6
    2a80:	5e011201 	cdppl	2, 0, cr1, cr1, cr1, {0}
    2a84:	9a000000 	bls	2a8c <__Stack_Size+0x268c>
    2a88:	1e00000f 	cdpne	0, 0, cr0, cr0, cr15, {0}
    2a8c:	000015eb 	andeq	r1, r0, fp, ror #11
    2a90:	8e011401 	cdphi	4, 0, cr1, cr1, cr1, {0}
    2a94:	1f000000 	svcne	0x00000000
    2a98:	00706d74 	rsbseq	r6, r0, r4, ror sp
    2a9c:	3a011501 	bcc	47ea8 <__Stack_Size+0x47aa8>
    2aa0:	01000000 	tsteq	r0, r0
    2aa4:	01200052 	qsubeq	r0, r2, r0
    2aa8:	0000137b 	andeq	r1, r0, fp, ror r3
    2aac:	01012f01 	tsteq	r1, r1, lsl #30
    2ab0:	080041ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, lr}
    2ab4:	080041f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, lr}
    2ab8:	049c5d01 	ldreq	r5, [ip], #3329
    2abc:	b6210000 	strtlt	r0, [r1], -r0
    2ac0:	01000008 	tsteq	r0, r8
    2ac4:	005e012e 	subseq	r0, lr, lr, lsr #2
    2ac8:	50010000 	andpl	r0, r1, r0
    2acc:	a8012000 	stmdage	r1, {sp}
    2ad0:	01000011 	tsteq	r0, r1, lsl r0
    2ad4:	f801013e 	undefined instruction 0xf801013e
    2ad8:	10080041 	andne	r0, r8, r1, asr #32
    2adc:	01080042 	tsteq	r8, r2, asr #32
    2ae0:	0004c55d 	andeq	ip, r4, sp, asr r5
    2ae4:	08b61d00 	ldmeq	r6!, {r8, sl, fp, ip}
    2ae8:	3d010000 	stccc	0, cr0, [r1]
    2aec:	00005e01 	andeq	r5, r0, r1, lsl #28
    2af0:	000fad00 	andeq	sl, pc, r0, lsl #26
    2af4:	011b0000 	tsteq	fp, r0
    2af8:	000012ee 	andeq	r1, r0, lr, ror #5
    2afc:	01014e01 	tsteq	r1, r1, lsl #28
    2b00:	0000004c 	andeq	r0, r0, ip, asr #32
    2b04:	08004210 	stmdaeq	r0, {r4, r9, lr}
    2b08:	08004220 	stmdaeq	r0, {r5, r9, lr}
    2b0c:	011c5d01 	tsteq	ip, r1, lsl #26
    2b10:	000015a4 	andeq	r1, r0, r4, lsr #11
    2b14:	01015b01 	tsteq	r1, r1, lsl #22
    2b18:	0000008e 	andeq	r0, r0, lr, lsl #1
    2b1c:	08004220 	stmdaeq	r0, {r5, r9, lr}
    2b20:	08004244 	stmdaeq	r0, {r2, r6, r9, lr}
    2b24:	05245d01 	streq	r5, [r4, #-3329]!
    2b28:	b61d0000 	ldrlt	r0, [sp], -r0
    2b2c:	01000008 	tsteq	r0, r8
    2b30:	005e015a 	subseq	r0, lr, sl, asr r1
    2b34:	0fc00000 	svceq	0x00c00000
    2b38:	7b1e0000 	blvc	782b40 <__Stack_Size+0x782740>
    2b3c:	01000015 	tsteq	r0, r5, lsl r0
    2b40:	008e015c 	addeq	r0, lr, ip, asr r1
    2b44:	741f0000 	ldrvc	r0, [pc], #0	; 2b4c <__Stack_Size+0x274c>
    2b48:	0100706d 	tsteq	r0, sp, rrx
    2b4c:	003a015d 	eorseq	r0, sl, sp, asr r1
    2b50:	52010000 	andpl	r0, r1, #0	; 0x0
    2b54:	b9011b00 	stmdblt	r1, {r8, r9, fp, ip}
    2b58:	01000012 	tsteq	r0, r2, lsl r0
    2b5c:	3a010178 	bcc	43144 <__Stack_Size+0x42d44>
    2b60:	44000000 	strmi	r0, [r0]
    2b64:	50080042 	andpl	r0, r8, r2, asr #32
    2b68:	01080042 	tsteq	r8, r2, asr #32
    2b6c:	ca01205d 	bgt	4ace8 <__Stack_Size+0x4a8e8>
    2b70:	01000013 	tsteq	r0, r3, lsl r0
    2b74:	5001018a 	andpl	r0, r1, sl, lsl #3
    2b78:	64080042 	strvs	r0, [r8], #-66
    2b7c:	01080042 	tsteq	r8, r2, asr #32
    2b80:	0005735d 	andeq	r7, r5, sp, asr r3
    2b84:	156e2100 	strbne	r2, [lr, #-256]!
    2b88:	89010000 	stmdbhi	r1, {}
    2b8c:	00003a01 	andeq	r3, r0, r1, lsl #20
    2b90:	1d500100 	ldfnee	f0, [r0]
    2b94:	00001442 	andeq	r1, r0, r2, asr #8
    2b98:	3a018901 	bcc	64fa4 <__Stack_Size+0x64ba4>
    2b9c:	d3000000 	movwle	r0, #0	; 0x0
    2ba0:	0000000f 	andeq	r0, r0, pc
    2ba4:	12360122 	eorsne	r0, r6, #-2147483640	; 0x80000008
    2ba8:	9a010000 	bls	42bb0 <__Stack_Size+0x427b0>
    2bac:	42640101 	rsbmi	r0, r4, #1073741824	; 0x40000000
    2bb0:	42740800 	rsbsmi	r0, r4, #0	; 0x0
    2bb4:	5d010800 	stcpl	8, cr0, [r1]
    2bb8:	13270122 	teqne	r7, #-2147483640	; 0x80000008
    2bbc:	a6010000 	strge	r0, [r1], -r0
    2bc0:	42740101 	rsbsmi	r0, r4, #1073741824	; 0x40000000
    2bc4:	42840800 	addmi	r0, r4, #0	; 0x0
    2bc8:	5d010800 	stcpl	8, cr0, [r1]
    2bcc:	142e0120 	strtne	r0, [lr], #-288
    2bd0:	b9010000 	stmdblt	r1, {}
    2bd4:	42840101 	addmi	r0, r4, #1073741824	; 0x40000000
    2bd8:	42a00800 	adcmi	r0, r0, #0	; 0x0
    2bdc:	5d010800 	stcpl	8, cr0, [r1]
    2be0:	000005d0 	ldrdeq	r0, [r0], -r0
    2be4:	00159721 	andseq	r9, r5, r1, lsr #14
    2be8:	01b80100 	undefined instruction 0x01b80100
    2bec:	0000005e 	andeq	r0, r0, lr, asr r0
    2bf0:	d1215001 	teqle	r1, r1
    2bf4:	0100000c 	tsteq	r0, ip
    2bf8:	00ae01b8 	strheq	r0, [lr], r8
    2bfc:	51010000 	tstpl	r1, r0
    2c00:	15012000 	strne	r2, [r1]
    2c04:	01000014 	tsteq	r0, r4, lsl r0
    2c08:	a00101d7 	ldrdge	r0, [r1], -r7
    2c0c:	c8080042 	stmdagt	r8, {r1, r6}
    2c10:	01080042 	tsteq	r8, r2, asr #32
    2c14:	0006155d 	andeq	r1, r6, sp, asr r5
    2c18:	130b1d00 	movwne	r1, #48384	; 0xbd00
    2c1c:	d6010000 	strle	r0, [r1], -r0
    2c20:	00003a01 	andeq	r3, r0, r1, lsl #20
    2c24:	000fe600 	andeq	lr, pc, r0, lsl #12
    2c28:	0cd12100 	ldfeqe	f2, [r1], {0}
    2c2c:	d6010000 	strle	r0, [r1], -r0
    2c30:	0000ae01 	andeq	sl, r0, r1, lsl #28
    2c34:	23510100 	cmpcs	r1, #0	; 0x0
    2c38:	000010a8 	andeq	r1, r0, r8, lsr #1
    2c3c:	3a01d801 	bcc	78c48 <__Stack_Size+0x78848>
    2c40:	01000000 	tsteq	r0, r0
    2c44:	01240050 	qsubeq	r0, r0, r4
    2c48:	00001275 	andeq	r1, r0, r5, ror r2
    2c4c:	01020001 	tsteq	r2, r1
    2c50:	080042c8 	stmdaeq	r0, {r3, r6, r7, r9, lr}
    2c54:	08004320 	stmdaeq	r0, {r5, r8, r9, lr}
    2c58:	00000ff9 	strdeq	r0, [r0], -r9
    2c5c:	00000698 	muleq	r0, r8, r6
    2c60:	00130b1d 	andseq	r0, r3, sp, lsl fp
    2c64:	01fe0100 	mvnseq	r0, r0, lsl #2
    2c68:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c6c:	00001018 	andeq	r1, r0, r8, lsl r0
    2c70:	0015101d 	andseq	r1, r5, sp, lsl r0
    2c74:	01fe0100 	mvnseq	r0, r0, lsl #2
    2c78:	0000005e 	andeq	r0, r0, lr, asr r0
    2c7c:	0000102b 	andeq	r1, r0, fp, lsr #32
    2c80:	00120d1d 	andseq	r0, r2, sp, lsl sp
    2c84:	01ff0100 	mvnseq	r0, r0, lsl #2
    2c88:	0000005e 	andeq	r0, r0, lr, asr r0
    2c8c:	0000103e 	andeq	r1, r0, lr, lsr r0
    2c90:	00113925 	andseq	r3, r1, r5, lsr #18
    2c94:	02010100 	andeq	r0, r1, #0	; 0x0
    2c98:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c9c:	00001051 	andeq	r1, r0, r1, asr r0
    2ca0:	0014b61e 	andseq	fp, r4, lr, lsl r6
    2ca4:	02010100 	andeq	r0, r1, #0	; 0x0
    2ca8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2cac:	00158b1e 	andseq	r8, r5, lr, lsl fp
    2cb0:	02010100 	andeq	r0, r1, #0	; 0x0
    2cb4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2cb8:	00145e25 	andseq	r5, r4, r5, lsr #28
    2cbc:	02020100 	andeq	r0, r2, #0	; 0x0
    2cc0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2cc4:	00001064 	andeq	r1, r0, r4, rrx
    2cc8:	bb011c00 	bllt	49cd0 <__Stack_Size+0x498d0>
    2ccc:	01000014 	tsteq	r0, r4, lsl r0
    2cd0:	8e010229 	cdphi	2, 0, cr0, cr1, cr9, {1}
    2cd4:	20000000 	andcs	r0, r0, r0
    2cd8:	40080043 	andmi	r0, r8, r3, asr #32
    2cdc:	01080043 	tsteq	r8, r3, asr #32
    2ce0:	0006ed5d 	andeq	lr, r6, sp, asr sp
    2ce4:	130b1d00 	movwne	r1, #48384	; 0xbd00
    2ce8:	28010000 	stmdacs	r1, {}
    2cec:	00003a02 	andeq	r3, r0, r2, lsl #20
    2cf0:	00108d00 	andseq	r8, r0, r0, lsl #26
    2cf4:	0d581e00 	ldcleq	14, cr1, [r8]
    2cf8:	2a010000 	bcs	42d00 <__Stack_Size+0x42900>
    2cfc:	00008e02 	andeq	r8, r0, r2, lsl #28
    2d00:	6d742600 	ldclvs	6, cr2, [r4]
    2d04:	2b010070 	blcs	42ecc <__Stack_Size+0x42acc>
    2d08:	00003a02 	andeq	r3, r0, r2, lsl #20
    2d0c:	13982500 	orrsne	r2, r8, #0	; 0x0
    2d10:	2b010000 	blcs	42d18 <__Stack_Size+0x42918>
    2d14:	00003a02 	andeq	r3, r0, r2, lsl #20
    2d18:	0010a000 	andseq	sl, r0, r0
    2d1c:	01200000 	teqeq	r0, r0
    2d20:	000013a4 	andeq	r1, r0, r4, lsr #7
    2d24:	01024f01 	tsteq	r2, r1, lsl #30
    2d28:	08004340 	stmdaeq	r0, {r6, r8, r9, lr}
    2d2c:	08004358 	stmdaeq	r0, {r3, r4, r6, r8, r9, lr}
    2d30:	07225d01 	streq	r5, [r2, -r1, lsl #26]!
    2d34:	0b1d0000 	bleq	742d3c <__Stack_Size+0x74293c>
    2d38:	01000013 	tsteq	r0, r3, lsl r0
    2d3c:	003a024e 	eorseq	r0, sl, lr, asr #4
    2d40:	10be0000 	adcsne	r0, lr, r0
    2d44:	74260000 	strtvc	r0, [r6]
    2d48:	0100706d 	tsteq	r0, sp, rrx
    2d4c:	003a0250 	eorseq	r0, sl, r0, asr r2
    2d50:	20000000 	andcs	r0, r0, r0
    2d54:	0014e101 	andseq	lr, r4, r1, lsl #2
    2d58:	02670100 	rsbeq	r0, r7, #0	; 0x0
    2d5c:	00435801 	subeq	r5, r3, r1, lsl #16
    2d60:	00437008 	subeq	r7, r3, r8
    2d64:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    2d68:	1d000007 	stcne	0, cr0, [r0, #-28]
    2d6c:	0000130b 	andeq	r1, r0, fp, lsl #6
    2d70:	3a026601 	bcc	9c57c <__Stack_Size+0x9c17c>
    2d74:	d1000000 	tstle	r0, r0
    2d78:	26000010 	undefined
    2d7c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    2d80:	3a026801 	bcc	9cd8c <__Stack_Size+0x9c98c>
    2d84:	00000000 	andeq	r0, r0, r0
    2d88:	133e011c 	teqne	lr, #7	; 0x7
    2d8c:	85010000 	strhi	r0, [r1]
    2d90:	008e0102 	addeq	r0, lr, r2, lsl #2
    2d94:	43700000 	cmnmi	r0, #0	; 0x0
    2d98:	43900800 	orrsmi	r0, r0, #0	; 0x0
    2d9c:	5d010800 	stcpl	8, cr0, [r1]
    2da0:	000007aa 	andeq	r0, r0, sl, lsr #15
    2da4:	00130b1d 	andseq	r0, r3, sp, lsl fp
    2da8:	02840100 	addeq	r0, r4, #0	; 0x0
    2dac:	0000003a 	andeq	r0, r0, sl, lsr r0
    2db0:	000010e4 	andeq	r1, r0, r4, ror #1
    2db4:	000d581e 	andeq	r5, sp, lr, lsl r8
    2db8:	02860100 	addeq	r0, r6, #0	; 0x0
    2dbc:	0000008e 	andeq	r0, r0, lr, lsl #1
    2dc0:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    2dc4:	02880100 	addeq	r0, r8, #0	; 0x0
    2dc8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2dcc:	00139823 	andseq	r9, r3, r3, lsr #16
    2dd0:	02880100 	addeq	r0, r8, #0	; 0x0
    2dd4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2dd8:	1c005301 	stcne	3, cr5, [r0], {1}
    2ddc:	00149a01 	andseq	r9, r4, r1, lsl #20
    2de0:	02ad0100 	adceq	r0, sp, #0	; 0x0
    2de4:	00003a01 	andeq	r3, r0, r1, lsl #20
    2de8:	00439000 	subeq	r9, r3, r0
    2dec:	0043d408 	subeq	sp, r3, r8, lsl #8
    2df0:	075d0108 	ldrbeq	r0, [sp, -r8, lsl #2]
    2df4:	1d000008 	stcne	0, cr0, [r0, #-32]
    2df8:	0000130b 	andeq	r1, r0, fp, lsl #6
    2dfc:	3a02ac01 	bcc	ade08 <__Stack_Size+0xada08>
    2e00:	f7000000 	undefined instruction 0xf7000000
    2e04:	25000010 	strcs	r0, [r0, #-16]
    2e08:	00001503 	andeq	r1, r0, r3, lsl #10
    2e0c:	3a02ae01 	bcc	ae618 <__Stack_Size+0xae218>
    2e10:	20000000 	andcs	r0, r0, r0
    2e14:	25000011 	strcs	r0, [r0, #-17]
    2e18:	000010a8 	andeq	r1, r0, r8, lsr #1
    2e1c:	3a02af01 	bcc	aea28 <__Stack_Size+0xae628>
    2e20:	49000000 	stmdbmi	r0, {}
    2e24:	25000011 	strcs	r0, [r0, #-17]
    2e28:	00001398 	muleq	r0, r8, r3
    2e2c:	3a02af01 	bcc	aea38 <__Stack_Size+0xae638>
    2e30:	72000000 	andvc	r0, r0, #0	; 0x0
    2e34:	00000011 	andeq	r0, r0, r1, lsl r0
    2e38:	11f8011c 	mvnsne	r0, ip, lsl r1
    2e3c:	db010000 	blle	42e44 <__Stack_Size+0x42a44>
    2e40:	003a0102 	eorseq	r0, sl, r2, lsl #2
    2e44:	43d40000 	bicsmi	r0, r4, #0	; 0x0
    2e48:	43e80800 	mvnmi	r0, #0	; 0x0
    2e4c:	5d010800 	stcpl	8, cr0, [r1]
    2e50:	00000850 	andeq	r0, r0, r0, asr r8
    2e54:	00130b1d 	andseq	r0, r3, sp, lsl fp
    2e58:	02da0100 	sbcseq	r0, sl, #0	; 0x0
    2e5c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e60:	00001190 	muleq	r0, r0, r1
    2e64:	00126825 	andseq	r6, r2, r5, lsr #16
    2e68:	02dc0100 	sbcseq	r0, ip, #0	; 0x0
    2e6c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e70:	000011a3 	andeq	r1, r0, r3, lsr #3
    2e74:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    2e78:	02dd0100 	sbcseq	r0, sp, #0	; 0x0
    2e7c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e80:	f8012700 	undefined instruction 0xf8012700
    2e84:	01000013 	tsteq	r0, r3, lsl r0
    2e88:	003a01fa 	ldrshteq	r0, [sl], -sl
    2e8c:	43e80000 	mvnmi	r0, #0	; 0x0
    2e90:	43f40800 	mvnsmi	r0, #0	; 0x0
    2e94:	11b60800 	undefined instruction 0x11b60800
    2e98:	01170000 	tsteq	r7, r0
    2e9c:	00001363 	andeq	r1, r0, r3, ror #6
    2ea0:	f401eb01 	undefined instruction 0xf401eb01
    2ea4:	02080043 	andeq	r0, r8, #67	; 0x43
    2ea8:	e1080044 	tst	r8, r4, asr #32
    2eac:	92000011 	andls	r0, r0, #17	; 0x11
    2eb0:	16000008 	strne	r0, [r0], -r8
    2eb4:	00001562 	andeq	r1, r0, r2, ror #10
    2eb8:	003aea01 	eorseq	lr, sl, r1, lsl #20
    2ebc:	120c0000 	andne	r0, ip, #0	; 0x0
    2ec0:	28000000 	stmdacs	r0, {}
    2ec4:	0012da01 	andseq	sp, r2, r1, lsl #20
    2ec8:	01dd0100 	bicseq	r0, sp, r0, lsl #2
    2ecc:	08004404 	stmdaeq	r0, {r2, sl, lr}
    2ed0:	08004410 	stmdaeq	r0, {r4, sl, lr}
    2ed4:	0000121f 	andeq	r1, r0, pc, lsl r2
    2ed8:	147e0128 	ldrbtne	r0, [lr], #-296
    2edc:	d1010000 	tstle	r1, r0
    2ee0:	00441001 	subeq	r1, r4, r1
    2ee4:	00441c08 	subeq	r1, r4, r8, lsl #24
    2ee8:	00124a08 	andseq	r4, r2, r8, lsl #20
    2eec:	56012800 	strpl	r2, [r1], -r0, lsl #16
    2ef0:	01000012 	tsteq	r0, r2, lsl r0
    2ef4:	441c01c5 	ldrmi	r0, [ip], #-453
    2ef8:	44280800 	strtmi	r0, [r8], #-2048
    2efc:	12750800 	rsbsne	r0, r5, #0	; 0x0
    2f00:	01280000 	teqeq	r8, r0
    2f04:	00001226 	andeq	r1, r0, r6, lsr #4
    2f08:	2801b901 	stmdacs	r1, {r0, r8, fp, ip, sp, pc}
    2f0c:	34080044 	strcc	r0, [r8], #-68
    2f10:	a0080044 	andge	r0, r8, r4, asr #32
    2f14:	00000012 	andeq	r0, r0, r2, lsl r0
    2f18:	00000243 	andeq	r0, r0, r3, asr #4
    2f1c:	0c8f0002 	stceq	0, cr0, [pc], {2}
    2f20:	01040000 	tsteq	r4, r0
    2f24:	00000000 	andeq	r0, r0, r0
    2f28:	00165901 	andseq	r5, r6, r1, lsl #18
    2f2c:	00003f00 	andeq	r3, r0, r0, lsl #30
    2f30:	00443400 	subeq	r3, r4, r0, lsl #8
    2f34:	00451408 	subeq	r1, r5, r8, lsl #8
    2f38:	000bc608 	andeq	ip, fp, r8, lsl #12
    2f3c:	05040200 	streq	r0, [r4, #-512]
    2f40:	00002a6c 	andeq	r2, r0, ip, ror #20
    2f44:	35050202 	strcc	r0, [r5, #-514]
    2f48:	02000000 	andeq	r0, r0, #0	; 0x0
    2f4c:	00fd0601 	rscseq	r0, sp, r1, lsl #12
    2f50:	75030000 	strvc	r0, [r3]
    2f54:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    2f58:	00004527 	andeq	r4, r0, r7, lsr #10
    2f5c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2f60:	00002ae6 	andeq	r2, r0, r6, ror #21
    2f64:	88070202 	stmdahi	r7, {r1, r9}
    2f68:	03000001 	movweq	r0, #1	; 0x1
    2f6c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2f70:	00005d29 	andeq	r5, r0, r9, lsr #26
    2f74:	08010200 	stmdaeq	r1, {r9}
    2f78:	000000fb 	strdeq	r0, [r0], -fp
    2f7c:	00004504 	andeq	r4, r0, r4, lsl #10
    2f80:	02010500 	andeq	r0, r1, #0	; 0x0
    2f84:	00007e39 	andeq	r7, r0, r9, lsr lr
    2f88:	0ff70600 	svceq	0x00f70600
    2f8c:	07000000 	streq	r0, [r0, -r0]
    2f90:	00544553 	subseq	r4, r4, r3, asr r5
    2f94:	4a080001 	bmi	202fa0 <__Stack_Size+0x202ba0>
    2f98:	02000019 	andeq	r0, r0, #25	; 0x19
    2f9c:	00006939 	andeq	r6, r0, r9, lsr r9
    2fa0:	02010500 	andeq	r0, r1, #0	; 0x0
    2fa4:	00009e3b 	andeq	r9, r0, fp, lsr lr
    2fa8:	07a00600 	streq	r0, [r0, r0, lsl #12]!
    2fac:	06000000 	streq	r0, [r0], -r0
    2fb0:	000007c0 	andeq	r0, r0, r0, asr #15
    2fb4:	27080001 	strcs	r0, [r8, -r1]
    2fb8:	02000009 	andeq	r0, r0, #9	; 0x9
    2fbc:	0000893b 	andeq	r8, r0, fp, lsr r9
    2fc0:	07040900 	streq	r0, [r4, -r0, lsl #18]
    2fc4:	a403080a 	strge	r0, [r3], #-2058
    2fc8:	0000d301 	andeq	sp, r0, r1, lsl #6
    2fcc:	52430b00 	subpl	r0, r3, #0	; 0x0
    2fd0:	01a50300 	undefined instruction 0x01a50300
    2fd4:	00000064 	andeq	r0, r0, r4, rrx
    2fd8:	0b002302 	bleq	bbe8 <__Stack_Size+0xb7e8>
    2fdc:	00525343 	subseq	r5, r2, r3, asr #6
    2fe0:	6401a603 	strvs	sl, [r1], #-1539
    2fe4:	02000000 	andeq	r0, r0, #0	; 0x0
    2fe8:	0c000423 	cfstrseq	mvf0, [r0], {35}
    2fec:	0016c001 	andseq	ip, r6, r1
    2ff0:	01520100 	cmpeq	r2, r0, lsl #2
    2ff4:	08004434 	stmdaeq	r0, {r2, r4, r5, sl, lr}
    2ff8:	08004440 	stmdaeq	r0, {r6, sl, lr}
    2ffc:	00f85d01 	rscseq	r5, r8, r1, lsl #26
    3000:	d10d0000 	tstle	sp, r0
    3004:	0100000c 	tsteq	r0, ip
    3008:	00009e51 	andeq	r9, r0, r1, asr lr
    300c:	00500100 	subseq	r0, r0, r0, lsl #2
    3010:	164e010c 	strbne	r0, [lr], -ip, lsl #2
    3014:	62010000 	andvs	r0, r1, #0	; 0x0
    3018:	00444001 	subeq	r4, r4, r1
    301c:	00444c08 	subeq	r4, r4, r8, lsl #24
    3020:	1d5d0108 	ldfnee	f0, [sp, #-32]
    3024:	0d000001 	stceq	0, cr0, [r0, #-4]
    3028:	00000cd1 	ldrdeq	r0, [r0], -r1
    302c:	009e6101 	addseq	r6, lr, r1, lsl #2
    3030:	50010000 	andpl	r0, r1, r0
    3034:	8d010c00 	stchi	12, cr0, [r1]
    3038:	01000016 	tsteq	r0, r6, lsl r0
    303c:	444c017b 	strbmi	r0, [ip], #-379
    3040:	44600800 	strbtmi	r0, [r0], #-2048
    3044:	5d010800 	stcpl	8, cr0, [r1]
    3048:	00000153 	andeq	r0, r0, r3, asr r1
    304c:	0016380e 	andseq	r3, r6, lr, lsl #16
    3050:	3a7a0100 	bcc	1e83458 <__Stack_Size+0x1e83058>
    3054:	cb000000 	blgt	305c <__Stack_Size+0x2c5c>
    3058:	0f000012 	svceq	0x00000012
    305c:	000010a8 	andeq	r1, r0, r8, lsr #1
    3060:	003a7c01 	eorseq	r7, sl, r1, lsl #24
    3064:	12de0000 	sbcsne	r0, lr, #0	; 0x0
    3068:	0c000000 	stceq	0, cr0, [r0], {0}
    306c:	0016d401 	andseq	sp, r6, r1, lsl #8
    3070:	01960100 	orrseq	r0, r6, r0, lsl #2
    3074:	08004460 	stmdaeq	r0, {r5, r6, sl, lr}
    3078:	0800446c 	stmdaeq	r0, {r2, r3, r5, r6, sl, lr}
    307c:	01785d01 	cmneq	r8, r1, lsl #26
    3080:	d10d0000 	tstle	sp, r0
    3084:	0100000c 	tsteq	r0, ip
    3088:	00009e95 	muleq	r0, r5, lr
    308c:	00500100 	subseq	r0, r0, r0, lsl #2
    3090:	16a00110 	ssatne	r0, #1, r0, lsl #2
    3094:	f3010000 	vhadd.u8	d0, d1, d0
    3098:	00007e01 	andeq	r7, r0, r1, lsl #28
    309c:	00446c00 	subeq	r6, r4, r0, lsl #24
    30a0:	00448008 	subeq	r8, r4, r8
    30a4:	ae5d0108 	rdfgee	f0, f5, #0.0
    30a8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    30ac:	00001645 	andeq	r1, r0, r5, asr #12
    30b0:	003af201 	eorseq	pc, sl, r1, lsl #4
    30b4:	12fc0000 	rscsne	r0, ip, #0	; 0x0
    30b8:	58110000 	ldmdapl	r1, {}
    30bc:	0100000d 	tsteq	r0, sp
    30c0:	00007ef4 	strdeq	r7, [r0], -r4
    30c4:	01120000 	tsteq	r2, r0
    30c8:	00001611 	andeq	r1, r0, r1, lsl r6
    30cc:	01011101 	tsteq	r1, r1, lsl #2
    30d0:	08004480 	stmdaeq	r0, {r7, sl, lr}
    30d4:	08004490 	stmdaeq	r0, {r4, r7, sl, lr}
    30d8:	01d55d01 	bicseq	r5, r5, r1, lsl #26
    30dc:	45130000 	ldrmi	r0, [r3]
    30e0:	01000016 	tsteq	r0, r6, lsl r0
    30e4:	003a0110 	eorseq	r0, sl, r0, lsl r1
    30e8:	50010000 	andpl	r0, r1, r0
    30ec:	fc011400 	stc2	4, cr1, [r1], {0}
    30f0:	01000015 	tsteq	r0, r5, lsl r0
    30f4:	449001d9 	ldrmi	r0, [r0], #473
    30f8:	44c40800 	strbmi	r0, [r4], #2048
    30fc:	130f0800 	movwne	r0, #63488	; 0xf800
    3100:	01150000 	tsteq	r5, r0
    3104:	0000167b 	andeq	r1, r0, fp, ror r6
    3108:	c401ae01 	strgt	sl, [r1], #-3585
    310c:	fc080044 	stc2	0, cr0, [r8], {68}
    3110:	3a080044 	bcc	203228 <__Stack_Size+0x202e28>
    3114:	31000013 	tstcc	r0, r3, lsl r0
    3118:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    311c:	0000162a 	andeq	r1, r0, sl, lsr #12
    3120:	003aad01 	eorseq	sl, sl, r1, lsl #26
    3124:	13650000 	cmnne	r5, #0	; 0x0
    3128:	b20e0000 	andlt	r0, lr, #0	; 0x0
    312c:	01000016 	tsteq	r0, r6, lsl r0
    3130:	000053ad 	andeq	r5, r0, sp, lsr #7
    3134:	00137800 	andseq	r7, r3, r0, lsl #16
    3138:	10a80f00 	adcne	r0, r8, r0, lsl #30
    313c:	af010000 	svcge	0x00010000
    3140:	0000003a 	andeq	r0, r0, sl, lsr r0
    3144:	00001396 	muleq	r0, r6, r3
    3148:	1f011400 	svcne	0x00011400
    314c:	01000016 	tsteq	r0, r6, lsl r0
    3150:	44fc0144 	ldrbtmi	r0, [ip], #324
    3154:	45140800 	ldrmi	r0, [r4, #-2048]
    3158:	13bf0800 	undefined instruction 0x13bf0800
    315c:	b9000000 	stmdblt	r0, {}
    3160:	02000008 	andeq	r0, r0, #8	; 0x8
    3164:	000dcf00 	andeq	ip, sp, r0, lsl #30
    3168:	00010400 	andeq	r0, r1, r0, lsl #8
    316c:	01000000 	tsteq	r0, r0
    3170:	00001a52 	andeq	r1, r0, r2, asr sl
    3174:	0000003f 	andeq	r0, r0, pc, lsr r0
    3178:	08004514 	stmdaeq	r0, {r2, r4, r8, sl, lr}
    317c:	080048b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, lr}
    3180:	00000c9c 	muleq	r0, ip, ip
    3184:	6c050402 	cfstrsvs	mvf0, [r5], {2}
    3188:	0200002a 	andeq	r0, r0, #42	; 0x2a
    318c:	00350502 	eorseq	r0, r5, r2, lsl #10
    3190:	01020000 	tsteq	r2, r0
    3194:	0000fd06 	andeq	pc, r0, r6, lsl #26
    3198:	33750300 	cmncc	r5, #0	; 0x0
    319c:	27020032 	smladxcs	r2, r2, r0, r0
    31a0:	00000045 	andeq	r0, r0, r5, asr #32
    31a4:	e6070402 	str	r0, [r7], -r2, lsl #8
    31a8:	0200002a 	andeq	r0, r0, #42	; 0x2a
    31ac:	01880702 	orreq	r0, r8, r2, lsl #14
    31b0:	75030000 	strvc	r0, [r3]
    31b4:	29020038 	stmdbcs	r2, {r3, r4, r5}
    31b8:	0000005d 	andeq	r0, r0, sp, asr r0
    31bc:	fb080102 	blx	2035ce <__Stack_Size+0x2031ce>
    31c0:	04000000 	streq	r0, [r0]
    31c4:	00000045 	andeq	r0, r0, r5, asr #32
    31c8:	39020105 	stmdbcc	r2, {r0, r2, r8}
    31cc:	0000007e 	andeq	r0, r0, lr, ror r0
    31d0:	000ff706 	andeq	pc, pc, r6, lsl #14
    31d4:	53070000 	movwpl	r0, #28672	; 0x7000
    31d8:	01005445 	tsteq	r0, r5, asr #8
    31dc:	194a0800 	stmdbne	sl, {fp}^
    31e0:	39020000 	stmdbcc	r2, {}
    31e4:	00000069 	andeq	r0, r0, r9, rrx
    31e8:	00174408 	andseq	r4, r7, r8, lsl #8
    31ec:	69390200 	ldmdbvs	r9!, {r9}
    31f0:	05000000 	streq	r0, [r0]
    31f4:	a93b0201 	ldmdbge	fp!, {r0, r9}
    31f8:	06000000 	streq	r0, [r0], -r0
    31fc:	000007a0 	andeq	r0, r0, r0, lsr #15
    3200:	07c00600 	strbeq	r0, [r0, r0, lsl #12]
    3204:	00010000 	andeq	r0, r1, r0
    3208:	00092708 	andeq	r2, r9, r8, lsl #14
    320c:	943b0200 	ldrtls	r0, [fp], #-512
    3210:	05000000 	streq	r0, [r0]
    3214:	c93e0201 	ldmdbgt	lr!, {r0, r9}
    3218:	06000000 	streq	r0, [r0], -r0
    321c:	0000080e 	andeq	r0, r0, lr, lsl #16
    3220:	07b80600 	ldreq	r0, [r8, r0, lsl #12]!
    3224:	00010000 	andeq	r0, r1, r0
    3228:	0007d808 	andeq	sp, r7, r8, lsl #16
    322c:	b43e0200 	ldrtlt	r0, [lr], #-512
    3230:	09000000 	stmdbeq	r0, {}
    3234:	280a0704 	stmdacs	sl, {r2, r8, r9, sl}
    3238:	7601ab03 	strvc	sl, [r1], -r3, lsl #22
    323c:	0b000001 	bleq	3248 <__Stack_Size+0x2e48>
    3240:	03005243 	movweq	r5, #579	; 0x243
    3244:	006401ac 	rsbeq	r0, r4, ip, lsr #3
    3248:	23020000 	movwcs	r0, #8192	; 0x2000
    324c:	17a90c00 	strne	r0, [r9, r0, lsl #24]!
    3250:	ad030000 	stcge	0, cr0, [r3]
    3254:	00006401 	andeq	r6, r0, r1, lsl #8
    3258:	04230200 	strteq	r0, [r3], #-512
    325c:	5249430b 	subpl	r4, r9, #738197504	; 0x2c000000
    3260:	01ae0300 	undefined instruction 0x01ae0300
    3264:	00000064 	andeq	r0, r0, r4, rrx
    3268:	0c082302 	stceq	3, cr2, [r8], {2}
    326c:	00001868 	andeq	r1, r0, r8, ror #16
    3270:	6401af03 	strvs	sl, [r1], #-3843
    3274:	02000000 	andeq	r0, r0, #0	; 0x0
    3278:	e50c0c23 	str	r0, [ip, #-3107]
    327c:	03000016 	movweq	r0, #22	; 0x16
    3280:	006401b0 	strhteq	r0, [r4], #-16
    3284:	23020000 	movwcs	r0, #8192	; 0x2000
    3288:	188a0c10 	stmne	sl, {r4, sl, fp}
    328c:	b1030000 	tstlt	r3, r0
    3290:	00006401 	andeq	r6, r0, r1, lsl #8
    3294:	14230200 	strtne	r0, [r3], #-512
    3298:	0018c20c 	andseq	ip, r8, ip, lsl #4
    329c:	01b20300 	undefined instruction 0x01b20300
    32a0:	00000064 	andeq	r0, r0, r4, rrx
    32a4:	0c182302 	ldceq	3, cr2, [r8], {2}
    32a8:	000017bd 	strheq	r1, [r0], -sp
    32ac:	6401b303 	strvs	fp, [r1], #-771
    32b0:	02000000 	andeq	r0, r0, #0	; 0x0
    32b4:	4d0c1c23 	stcmi	12, cr1, [ip, #-140]
    32b8:	03000017 	movweq	r0, #23	; 0x17
    32bc:	006401b4 	strhteq	r0, [r4], #-20
    32c0:	23020000 	movwcs	r0, #8192	; 0x2000
    32c4:	53430b20 	movtpl	r0, #15136	; 0x3b20
    32c8:	b5030052 	strlt	r0, [r3, #-82]
    32cc:	00006401 	andeq	r6, r0, r1, lsl #8
    32d0:	24230200 	strtcs	r0, [r3], #-512
    32d4:	04140d00 	ldreq	r0, [r4], #-3328
    32d8:	0001c51a 	andeq	ip, r1, sl, lsl r5
    32dc:	19a80e00 	stmibne	r8!, {r9, sl, fp}
    32e0:	1b040000 	blne	1032e8 <__Stack_Size+0x102ee8>
    32e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    32e8:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    32ec:	000017ae 	andeq	r1, r0, lr, lsr #15
    32f0:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    32f4:	23020000 	movwcs	r0, #8192	; 0x2000
    32f8:	1a110e04 	bne	446b10 <__Stack_Size+0x446710>
    32fc:	1d040000 	stcne	0, cr0, [r4]
    3300:	0000003a 	andeq	r0, r0, sl, lsr r0
    3304:	0e082302 	cdpeq	3, 0, cr2, cr8, cr2, {0}
    3308:	000019c4 	andeq	r1, r0, r4, asr #19
    330c:	003a1e04 	eorseq	r1, sl, r4, lsl #28
    3310:	23020000 	movwcs	r0, #8192	; 0x2000
    3314:	190a0e0c 	stmdbne	sl, {r2, r3, r9, sl, fp}
    3318:	1f040000 	svcne	0x00040000
    331c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3320:	00102302 	andseq	r2, r0, r2, lsl #6
    3324:	00177608 	andseq	r7, r7, r8, lsl #12
    3328:	76200400 	strtvc	r0, [r0], -r0, lsl #8
    332c:	0f000001 	svceq	0x00000001
    3330:	00194301 	andseq	r4, r9, r1, lsl #6
    3334:	03de0100 	bicseq	r0, lr, #0	; 0x0
    3338:	00007e01 	andeq	r7, r0, r1, lsl #28
    333c:	02140100 	andseq	r0, r4, #0	; 0x0
    3340:	1b100000 	blne	403348 <__Stack_Size+0x402f48>
    3344:	01000019 	tsteq	r0, r9, lsl r0
    3348:	005303dd 	ldrsbeq	r0, [r3], #-61
    334c:	74110000 	ldrvc	r0, [r1]
    3350:	0100706d 	tsteq	r0, sp, rrx
    3354:	003a03df 	ldrsbteq	r0, [sl], -pc
    3358:	a1120000 	tstge	r2, r0
    335c:	01000018 	tsteq	r0, r8, lsl r0
    3360:	003a03e0 	eorseq	r0, sl, r0, ror #7
    3364:	58120000 	ldmdapl	r2, {}
    3368:	0100000d 	tsteq	r0, sp
    336c:	007e03e1 	rsbseq	r0, lr, r1, ror #7
    3370:	13000000 	movwne	r0, #0	; 0x0
    3374:	0017d901 	andseq	sp, r7, r1, lsl #18
    3378:	017d0100 	cmneq	sp, r0, lsl #2
    337c:	08004514 	stmdaeq	r0, {r2, r4, r8, sl, lr}
    3380:	08004554 	stmdaeq	r0, {r2, r4, r6, r8, sl, lr}
    3384:	01145d01 	tsteq	r4, r1, lsl #26
    3388:	0000199a 	muleq	r0, sl, r9
    338c:	5401a001 	strpl	sl, [r1], #-1
    3390:	88080045 	stmdahi	r8, {r0, r2, r6}
    3394:	01080045 	tsteq	r8, r5, asr #32
    3398:	00024c5d 	andeq	r4, r2, sp, asr ip
    339c:	19f81500 	ldmibne	r8!, {r8, sl, ip}^
    33a0:	9f010000 	svcls	0x00010000
    33a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    33a8:	16005001 	strne	r5, [r0], -r1
    33ac:	0017e401 	andseq	lr, r7, r1, lsl #8
    33b0:	01c70100 	biceq	r0, r7, r0, lsl #2
    33b4:	000000c9 	andeq	r0, r0, r9, asr #1
    33b8:	08004588 	stmdaeq	r0, {r3, r7, r8, sl, lr}
    33bc:	080045b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, lr}
    33c0:	000013de 	ldrdeq	r1, [r0], -lr
    33c4:	000002f1 	strdeq	r0, [r0], -r1
    33c8:	0018ca17 	andseq	ip, r8, r7, lsl sl
    33cc:	64c80100 	strbvs	r0, [r8], #256
    33d0:	fd000000 	stc2	0, cr0, [r0]
    33d4:	18000013 	stmdane	r0, {r0, r1, r4}
    33d8:	00000d51 	andeq	r0, r0, r1, asr sp
    33dc:	00c9c901 	sbceq	ip, r9, r1, lsl #18
    33e0:	90180000 	andsls	r0, r8, r0
    33e4:	01000019 	tsteq	r0, r9, lsl r0
    33e8:	00007eca 	andeq	r7, r0, sl, asr #29
    33ec:	01d01900 	bicseq	r1, r0, r0, lsl #18
    33f0:	458c0000 	strmi	r0, [ip]
    33f4:	00c80800 	sbceq	r0, r8, r0, lsl #16
    33f8:	cf010000 	svcgt	0x00010000
    33fc:	000002be 	strheq	r0, [r0], -lr
    3400:	0001e31a 	andeq	lr, r1, sl, lsl r3
    3404:	00e01b00 	rsceq	r1, r0, r0, lsl #22
    3408:	ef1c0000 	svc	0x001c0000
    340c:	1d000001 	stcne	0, cr0, [r0, #-4]
    3410:	000001fb 	strdeq	r0, [r0], -fp
    3414:	071c5201 	ldreq	r5, [ip, -r1, lsl #4]
    3418:	00000002 	andeq	r0, r0, r2
    341c:	01d01e00 	bicseq	r1, r0, r0, lsl #28
    3420:	45a60000 	strmi	r0, [r6]!
    3424:	45b00800 	ldrmi	r0, [r0, #2048]!
    3428:	d4010800 	strle	r0, [r1], #-2048
    342c:	0001e31a 	andeq	lr, r1, sl, lsl r3
    3430:	45a61f00 	strmi	r1, [r6, #3840]!
    3434:	45b00800 	ldrmi	r0, [r0, #2048]!
    3438:	ef1c0800 	svc	0x001c0800
    343c:	20000001 	andcs	r0, r0, r1
    3440:	000001fb 	strdeq	r0, [r0], -fp
    3444:	00001428 	andeq	r1, r0, r8, lsr #8
    3448:	0002071c 	andeq	r0, r2, ip, lsl r7
    344c:	00000000 	andeq	r0, r0, r0
    3450:	18ec0114 	stmiane	ip!, {r2, r4, r8}^
    3454:	ea010000 	b	4345c <__Stack_Size+0x4305c>
    3458:	0045b801 	subeq	fp, r5, r1, lsl #16
    345c:	0045cc08 	subeq	ip, r5, r8, lsl #24
    3460:	235d0108 	cmpcs	sp, #2	; 0x2
    3464:	15000003 	strne	r0, [r0, #-3]
    3468:	000018f6 	strdeq	r1, [r0], -r6
    346c:	0053e901 	subseq	lr, r3, r1, lsl #18
    3470:	50010000 	andpl	r0, r1, r0
    3474:	0010a821 	andseq	sl, r0, r1, lsr #16
    3478:	3aeb0100 	bcc	ffac3880 <SCS_BASE+0x1fab5880>
    347c:	01000000 	tsteq	r0, r0
    3480:	01220053 	qsubeq	r0, r3, r2
    3484:	00001aac 	andeq	r1, r0, ip, lsr #21
    3488:	01010701 	tsteq	r1, r1, lsl #14
    348c:	080045cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, lr}
    3490:	080045d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, lr}
    3494:	034a5d01 	movteq	r5, #44289	; 0xad01
    3498:	d1230000 	teqle	r3, r0
    349c:	0100000c 	tsteq	r0, ip
    34a0:	00a90106 	adceq	r0, r9, r6, lsl #2
    34a4:	50010000 	andpl	r0, r1, r0
    34a8:	22012200 	andcs	r2, r1, #0	; 0x0
    34ac:	01000018 	tsteq	r0, r8, lsl r0
    34b0:	d8010120 	stmdale	r1, {r5, r8}
    34b4:	ec080045 	stc	0, cr0, [r8], {69}
    34b8:	01080045 	tsteq	r8, r5, asr #32
    34bc:	0003915d 	andeq	r9, r3, sp, asr r1
    34c0:	19242400 	stmdbne	r4!, {sl, sp}
    34c4:	1f010000 	svcne	0x00010000
    34c8:	00003a01 	andeq	r3, r0, r1, lsl #20
    34cc:	00143b00 	andseq	r3, r4, r0, lsl #22
    34d0:	17882300 	strne	r2, [r8, r0, lsl #6]
    34d4:	1f010000 	svcne	0x00010000
    34d8:	00003a01 	andeq	r3, r0, r1, lsl #20
    34dc:	25510100 	ldrbcs	r0, [r1, #-256]
    34e0:	000010a8 	andeq	r1, r0, r8, lsr #1
    34e4:	3a012101 	bcc	4b8f0 <__Stack_Size+0x4b4f0>
    34e8:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    34ec:	00000014 	andeq	r0, r0, r4, lsl r0
    34f0:	176b0122 	strbne	r0, [fp, -r2, lsr #2]!
    34f4:	3d010000 	stccc	0, cr0, [r1]
    34f8:	45ec0101 	strbmi	r0, [ip, #257]!
    34fc:	45f80800 	ldrbmi	r0, [r8, #2048]!
    3500:	5d010800 	stcpl	8, cr0, [r1]
    3504:	000003b8 	strheq	r0, [r0], -r8
    3508:	000cd123 	andeq	sp, ip, r3, lsr #2
    350c:	013c0100 	teqeq	ip, r0, lsl #2
    3510:	000000a9 	andeq	r0, r0, r9, lsr #1
    3514:	22005001 	andcs	r5, r0, #1	; 0x1
    3518:	00193201 	andseq	r3, r9, r1, lsl #4
    351c:	01500100 	cmpeq	r0, r0, lsl #2
    3520:	0045f801 	subeq	pc, r5, r1, lsl #16
    3524:	00460c08 	subeq	r0, r6, r8, lsl #24
    3528:	f15d0108 	undefined instruction 0xf15d0108
    352c:	24000003 	strcs	r0, [r0], #-3
    3530:	00001a00 	andeq	r1, r0, r0, lsl #20
    3534:	3a014f01 	bcc	57140 <__Stack_Size+0x56d40>
    3538:	6c000000 	stcvs	0, cr0, [r0], {0}
    353c:	25000014 	strcs	r0, [r0, #-20]
    3540:	000010a8 	andeq	r1, r0, r8, lsr #1
    3544:	3a015101 	bcc	57950 <__Stack_Size+0x57550>
    3548:	7f000000 	svcvc	0x00000000
    354c:	00000014 	andeq	r0, r0, r4, lsl r0
    3550:	18540126 	ldmdane	r4, {r1, r2, r5, r8}^
    3554:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
    3558:	00530101 	subseq	r0, r3, r1, lsl #2
    355c:	460c0000 	strmi	r0, [ip], -r0
    3560:	461c0800 	ldrmi	r0, [ip], -r0, lsl #16
    3564:	5d010800 	stcpl	8, cr0, [r1]
    3568:	1a9d0122 	bne	fe7439f8 <SCS_BASE+0x1e7359f8>
    356c:	85010000 	strhi	r0, [r1]
    3570:	461c0101 	ldrmi	r0, [ip], -r1, lsl #2
    3574:	46300800 	ldrtmi	r0, [r0], -r0, lsl #16
    3578:	5d010800 	stcpl	8, cr0, [r1]
    357c:	00000442 	andeq	r0, r0, r2, asr #8
    3580:	00198524 	andseq	r8, r9, r4, lsr #10
    3584:	01840100 	orreq	r0, r4, r0, lsl #2
    3588:	0000003a 	andeq	r0, r0, sl, lsr r0
    358c:	0000149d 	muleq	r0, sp, r4
    3590:	0010a825 	andseq	sl, r0, r5, lsr #16
    3594:	01860100 	orreq	r0, r6, r0, lsl #2
    3598:	0000003a 	andeq	r0, r0, sl, lsr r0
    359c:	000014b0 	strheq	r1, [r0], -r0
    35a0:	91012200 	tstls	r1, r0, lsl #4
    35a4:	01000018 	tsteq	r0, r8, lsl r0
    35a8:	300101a6 	andcc	r0, r1, r6, lsr #3
    35ac:	44080046 	strmi	r0, [r8], #-70
    35b0:	01080046 	tsteq	r8, r6, asr #32
    35b4:	00047b5d 	andeq	r7, r4, sp, asr fp
    35b8:	16ee2400 	strbtne	r2, [lr], r0, lsl #8
    35bc:	a5010000 	strge	r0, [r1]
    35c0:	00003a01 	andeq	r3, r0, r1, lsl #20
    35c4:	0014ce00 	andseq	ip, r4, r0, lsl #28
    35c8:	10a82500 	adcne	r2, r8, r0, lsl #10
    35cc:	a7010000 	strge	r0, [r1, -r0]
    35d0:	00003a01 	andeq	r3, r0, r1, lsl #20
    35d4:	0014e100 	andseq	lr, r4, r0, lsl #2
    35d8:	01220000 	teqeq	r2, r0
    35dc:	00001ad4 	ldrdeq	r1, [r0], -r4
    35e0:	0101c701 	tsteq	r1, r1, lsl #14
    35e4:	08004644 	stmdaeq	r0, {r2, r6, r9, sl, lr}
    35e8:	08004658 	stmdaeq	r0, {r3, r4, r6, r9, sl, lr}
    35ec:	04b05d01 	ldrteq	r5, [r0], #3329
    35f0:	ee230000 	cdp	0, 2, cr0, cr3, cr0, {0}
    35f4:	01000016 	tsteq	r0, r6, lsl r0
    35f8:	003a01c6 	eorseq	r0, sl, r6, asr #3
    35fc:	50010000 	andpl	r0, r1, r0
    3600:	0010a827 	andseq	sl, r0, r7, lsr #16
    3604:	01c80100 	biceq	r0, r8, r0, lsl #2
    3608:	0000003a 	andeq	r0, r0, sl, lsr r0
    360c:	22005301 	andcs	r5, r0, #67108864	; 0x4000000
    3610:	0019d401 	andseq	sp, r9, r1, lsl #8
    3614:	01ea0100 	mvneq	r0, r0, lsl #2
    3618:	00465801 	subeq	r5, r6, r1, lsl #16
    361c:	00467408 	subeq	r7, r6, r8, lsl #8
    3620:	e55d0108 	ldrb	r0, [sp, #-264]
    3624:	23000004 	movwcs	r0, #4	; 0x4
    3628:	00001abf 	strheq	r1, [r0], -pc
    362c:	5301e901 	movwpl	lr, #6401	; 0x1901
    3630:	01000000 	tsteq	r0, r0
    3634:	0cd12350 	ldcleq	3, cr2, [r1], {80}
    3638:	e9010000 	stmdb	r1, {}
    363c:	0000a901 	andeq	sl, r0, r1, lsl #18
    3640:	00510100 	subseq	r0, r1, r0, lsl #2
    3644:	18380122 	ldmdane	r8!, {r1, r5, r8}
    3648:	09010000 	stmdbeq	r1, {}
    364c:	46740102 	ldrbtmi	r0, [r4], -r2, lsl #2
    3650:	46800800 	strmi	r0, [r0], r0, lsl #16
    3654:	5d010800 	stcpl	8, cr0, [r1]
    3658:	0000050c 	andeq	r0, r0, ip, lsl #10
    365c:	00196623 	andseq	r6, r9, r3, lsr #12
    3660:	02080100 	andeq	r0, r8, #0	; 0x0
    3664:	0000003a 	andeq	r0, r0, sl, lsr r0
    3668:	22005001 	andcs	r5, r0, #1	; 0x1
    366c:	0016f701 	andseq	pc, r6, r1, lsl #14
    3670:	021e0100 	andseq	r0, lr, #0	; 0x0
    3674:	00468001 	subeq	r8, r6, r1
    3678:	00469408 	subeq	r9, r6, r8, lsl #8
    367c:	455d0108 	ldrbmi	r0, [sp, #-264]
    3680:	24000005 	strcs	r0, [r0], #-5
    3684:	00001761 	andeq	r1, r0, r1, ror #14
    3688:	3a021d01 	bcc	8aa94 <__Stack_Size+0x8a694>
    368c:	ff000000 	undefined instruction 0xff000000
    3690:	25000014 	strcs	r0, [r0, #-20]
    3694:	000010a8 	andeq	r1, r0, r8, lsr #1
    3698:	3a021f01 	bcc	8b2a4 <__Stack_Size+0x8aea4>
    369c:	12000000 	andne	r0, r0, #0	; 0x0
    36a0:	00000015 	andeq	r0, r0, r5, lsl r0
    36a4:	1a210122 	bne	843b34 <__Stack_Size+0x843734>
    36a8:	3d010000 	stccc	0, cr0, [r1]
    36ac:	46940102 	ldrmi	r0, [r4], r2, lsl #2
    36b0:	46b40800 	ldrtmi	r0, [r4], r0, lsl #16
    36b4:	5d010800 	stcpl	8, cr0, [r1]
    36b8:	0000056c 	andeq	r0, r0, ip, ror #10
    36bc:	00173523 	andseq	r3, r7, r3, lsr #10
    36c0:	023c0100 	eorseq	r0, ip, #0	; 0x0
    36c4:	00000053 	andeq	r0, r0, r3, asr r0
    36c8:	22005001 	andcs	r5, r0, #1	; 0x1
    36cc:	00184901 	andseq	r4, r8, r1, lsl #18
    36d0:	02640100 	rsbeq	r0, r4, #0	; 0x0
    36d4:	0046b401 	subeq	fp, r6, r1, lsl #8
    36d8:	0046c008 	subeq	ip, r6, r8
    36dc:	935d0108 	cmpls	sp, #2	; 0x2
    36e0:	23000005 	movwcs	r0, #5	; 0x5
    36e4:	00000cd1 	ldrdeq	r0, [r0], -r1
    36e8:	a9026301 	stmdbge	r2, {r0, r8, r9, sp, lr}
    36ec:	01000000 	tsteq	r0, r0
    36f0:	01220050 	qsubeq	r0, r0, r2
    36f4:	00001955 	andeq	r1, r0, r5, asr r9
    36f8:	01027a01 	tsteq	r2, r1, lsl #20
    36fc:	080046c0 	stmdaeq	r0, {r6, r7, r9, sl, lr}
    3700:	080046d0 	stmdaeq	r0, {r4, r6, r7, r9, sl, lr}
    3704:	05bc5d01 	ldreq	r5, [ip, #3329]!
    3708:	fa240000 	blx	903710 <__Stack_Size+0x903310>
    370c:	01000017 	tsteq	r0, r7, lsl r0
    3710:	003a0279 	eorseq	r0, sl, r9, ror r2
    3714:	15300000 	ldrne	r0, [r0]!
    3718:	22000000 	andcs	r0, r0, #0	; 0x0
    371c:	001a7401 	andseq	r7, sl, r1, lsl #8
    3720:	028d0100 	addeq	r0, sp, #0	; 0x0
    3724:	0046d001 	subeq	sp, r6, r1
    3728:	0046dc08 	subeq	sp, r6, r8, lsl #24
    372c:	e35d0108 	cmp	sp, #2	; 0x2
    3730:	23000005 	movwcs	r0, #5	; 0x5
    3734:	00000cd1 	ldrdeq	r0, [r0], -r1
    3738:	a9028c01 	stmdbge	r2, {r0, sl, fp, pc}
    373c:	01000000 	tsteq	r0, r0
    3740:	01220050 	qsubeq	r0, r0, r2
    3744:	00001a40 	andeq	r1, r0, r0, asr #20
    3748:	01029d01 	tsteq	r2, r1, lsl #26
    374c:	080046dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, lr}
    3750:	08004794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, lr}
    3754:	06445d01 	strbeq	r5, [r4], -r1, lsl #26
    3758:	b9240000 	stmdblt	r4!, {}
    375c:	01000019 	tsteq	r0, r9, lsl r0
    3760:	0644029c 	undefined
    3764:	15430000 	strbne	r0, [r3]
    3768:	74280000 	strtvc	r0, [r8]
    376c:	0100706d 	tsteq	r0, sp, rrx
    3770:	003a029e 	mlaseq	sl, lr, r2, r0
    3774:	15610000 	strbne	r0, [r1]!
    3778:	30250000 	eorcc	r0, r5, r0
    377c:	01000018 	tsteq	r0, r8, lsl r0
    3780:	003a029e 	mlaseq	sl, lr, r2, r0
    3784:	15950000 	ldrne	r0, [r5]
    3788:	80120000 	andshi	r0, r2, r0
    378c:	01000018 	tsteq	r0, r8, lsl r0
    3790:	003a029e 	mlaseq	sl, lr, r2, r0
    3794:	c5120000 	ldrgt	r0, [r2]
    3798:	01000017 	tsteq	r0, r7, lsl r0
    379c:	003a029e 	mlaseq	sl, lr, r2, r0
    37a0:	29000000 	stmdbcs	r0, {}
    37a4:	0001c504 	andeq	ip, r1, r4, lsl #10
    37a8:	93012200 	movwls	r2, #4608	; 0x1200
    37ac:	01000017 	tsteq	r0, r7, lsl r0
    37b0:	94010301 	strls	r0, [r1], #-769
    37b4:	b0080047 	andlt	r0, r8, r7, asr #32
    37b8:	01080047 	tsteq	r8, r7, asr #32
    37bc:	00067f5d 	andeq	r7, r6, sp, asr pc
    37c0:	1ac62300 	bne	ff18c3c8 <SCS_BASE+0x1f17e3c8>
    37c4:	00010000 	andeq	r0, r1, r0
    37c8:	00003a03 	andeq	r3, r0, r3, lsl #20
    37cc:	23500100 	cmpcs	r0, #0	; 0x0
    37d0:	00000cd1 	ldrdeq	r0, [r0], -r1
    37d4:	a9030001 	stmdbge	r3, {r0}
    37d8:	01000000 	tsteq	r0, r0
    37dc:	01220051 	qsubeq	r0, r1, r2
    37e0:	000019e1 	andeq	r1, r0, r1, ror #19
    37e4:	01032201 	tsteq	r3, r1, lsl #4
    37e8:	080047b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, lr}
    37ec:	080047cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, lr}
    37f0:	06b45d01 	ldrteq	r5, [r4], r1, lsl #26
    37f4:	52230000 	eorpl	r0, r3, #0	; 0x0
    37f8:	01000017 	tsteq	r0, r7, lsl r0
    37fc:	003a0321 	eorseq	r0, sl, r1, lsr #6
    3800:	50010000 	andpl	r0, r1, r0
    3804:	000cd123 	andeq	sp, ip, r3, lsr #2
    3808:	03210100 	teqeq	r1, #0	; 0x0
    380c:	000000a9 	andeq	r0, r0, r9, lsr #1
    3810:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    3814:	0018ab01 	andseq	sl, r8, r1, lsl #22
    3818:	03440100 	movteq	r0, #16640	; 0x4100
    381c:	0047cc01 	subeq	ip, r7, r1, lsl #24
    3820:	0047e808 	subeq	lr, r7, r8, lsl #16
    3824:	e95d0108 	ldmdb	sp, {r3, r8}^
    3828:	23000006 	movwcs	r0, #6	; 0x6
    382c:	00001871 	andeq	r1, r0, r1, ror r8
    3830:	3a034301 	bcc	d443c <__Stack_Size+0xd403c>
    3834:	01000000 	tsteq	r0, r0
    3838:	0cd12350 	ldcleq	3, cr2, [r1], {80}
    383c:	43010000 	movwmi	r0, #4096	; 0x1000
    3840:	0000a903 	andeq	sl, r0, r3, lsl #18
    3844:	00510100 	subseq	r0, r1, r0, lsl #2
    3848:	171e0122 	ldrne	r0, [lr, -r2, lsr #2]
    384c:	64010000 	strvs	r0, [r1]
    3850:	47e80103 	strbmi	r0, [r8, r3, lsl #2]!
    3854:	48040800 	stmdami	r4, {fp}
    3858:	5d010800 	stcpl	8, cr0, [r1]
    385c:	0000071e 	andeq	r0, r0, lr, lsl r7
    3860:	00175223 	andseq	r5, r7, r3, lsr #4
    3864:	03630100 	cmneq	r3, #0	; 0x0
    3868:	0000003a 	andeq	r0, r0, sl, lsr r0
    386c:	d1235001 	teqle	r3, r1
    3870:	0100000c 	tsteq	r0, ip
    3874:	00a90363 	adceq	r0, r9, r3, ror #6
    3878:	51010000 	tstpl	r1, r0
    387c:	0b012200 	bleq	4c084 <__Stack_Size+0x4bc84>
    3880:	01000018 	tsteq	r0, r8, lsl r0
    3884:	04010385 	streq	r0, [r1], #-901
    3888:	20080048 	andcs	r0, r8, r8, asr #32
    388c:	01080048 	tsteq	r8, r8, asr #32
    3890:	0007535d 	andeq	r5, r7, sp, asr r3
    3894:	18712300 	ldmdane	r1!, {r8, r9, sp}^
    3898:	84010000 	strhi	r0, [r1]
    389c:	00003a03 	andeq	r3, r0, r3, lsl #20
    38a0:	23500100 	cmpcs	r0, #0	; 0x0
    38a4:	00000cd1 	ldrdeq	r0, [r0], -r1
    38a8:	a9038401 	stmdbge	r3, {r0, sl, pc}
    38ac:	01000000 	tsteq	r0, r0
    38b0:	01220051 	qsubeq	r0, r1, r2
    38b4:	000018d9 	ldrdeq	r1, [r0], -r9
    38b8:	01039d01 	tsteq	r3, r1, lsl #26
    38bc:	08004820 	stmdaeq	r0, {r5, fp, lr}
    38c0:	0800482c 	stmdaeq	r0, {r2, r3, r5, fp, lr}
    38c4:	077a5d01 	ldrbeq	r5, [sl, -r1, lsl #26]!
    38c8:	d1230000 	teqle	r3, r0
    38cc:	0100000c 	tsteq	r0, ip
    38d0:	00a9039c 	umlaleq	r0, r9, ip, r3
    38d4:	50010000 	andpl	r0, r1, r0
    38d8:	82012200 	andhi	r2, r1, #0	; 0x0
    38dc:	0100001a 	tsteq	r0, sl, lsl r0
    38e0:	2c0103ad 	stccs	3, cr0, [r1], {173}
    38e4:	38080048 	stmdacc	r8, {r3, r6}
    38e8:	01080048 	tsteq	r8, r8, asr #32
    38ec:	0007a15d 	andeq	sl, r7, sp, asr r1
    38f0:	0cd12300 	ldcleq	3, cr2, [r1], {0}
    38f4:	ac010000 	stcge	0, cr0, [r1], {0}
    38f8:	0000a903 	andeq	sl, r0, r3, lsl #18
    38fc:	00500100 	subseq	r0, r0, r0, lsl #2
    3900:	17cb0122 	strbne	r0, [fp, r2, lsr #2]
    3904:	c2010000 	andgt	r0, r1, #0	; 0x0
    3908:	48380103 	ldmdami	r8!, {r0, r1, r8}
    390c:	48440800 	stmdami	r4, {fp}^
    3910:	5d010800 	stcpl	8, cr0, [r1]
    3914:	000007c8 	andeq	r0, r0, r8, asr #15
    3918:	001ab723 	andseq	fp, sl, r3, lsr #14
    391c:	03c10100 	biceq	r0, r1, #0	; 0x0
    3920:	00000053 	andeq	r0, r0, r3, asr r0
    3924:	2a005001 	bcs	17930 <__Stack_Size+0x17530>
    3928:	000001d0 	ldrdeq	r0, [r0], -r0
    392c:	08004844 	stmdaeq	r0, {r2, r6, fp, lr}
    3930:	08004888 	stmdaeq	r0, {r3, r7, fp, lr}
    3934:	07fc5d01 	ldrbeq	r5, [ip, r1, lsl #26]!
    3938:	e32b0000 	teq	fp, #0	; 0x0
    393c:	b3000001 	movwlt	r0, #1	; 0x1
    3940:	20000015 	andcs	r0, r0, r5, lsl r0
    3944:	000001ef 	andeq	r0, r0, pc, ror #3
    3948:	000015c6 	andeq	r1, r0, r6, asr #11
    394c:	0001fb20 	andeq	pc, r1, r0, lsr #22
    3950:	0015ef00 	andseq	lr, r5, r0, lsl #30
    3954:	02071c00 	andeq	r1, r7, #0	; 0x0
    3958:	2c000000 	stccs	0, cr0, [r0], {0}
    395c:	00197701 	andseq	r7, r9, r1, lsl #14
    3960:	04110100 	ldreq	r0, [r1], #-256
    3964:	00488801 	subeq	r8, r8, r1, lsl #16
    3968:	00489808 	subeq	r9, r8, r8, lsl #16
    396c:	2d5d0108 	ldfcse	f0, [sp, #-32]
    3970:	00173d01 	andseq	r3, r7, r1, lsl #26
    3974:	04250100 	strteq	r0, [r5], #-256
    3978:	00008901 	andeq	r8, r0, r1, lsl #18
    397c:	00489800 	subeq	r9, r8, r0, lsl #16
    3980:	0048ac08 	subeq	sl, r8, r8, lsl #24
    3984:	495d0108 	ldmdbmi	sp, {r3, r8}^
    3988:	24000008 	strcs	r0, [r0], #-8
    398c:	00001abf 	strheq	r1, [r0], -pc
    3990:	53042401 	movwpl	r2, #17409	; 0x4401
    3994:	18000000 	stmdane	r0, {}
    3998:	12000016 	andne	r0, r0, #22	; 0x16
    399c:	00000d58 	andeq	r0, r0, r8, asr sp
    39a0:	89042601 	stmdbhi	r4, {r0, r9, sl, sp}
    39a4:	00000000 	andeq	r0, r0, r0
    39a8:	17080122 	strne	r0, [r8, -r2, lsr #2]
    39ac:	48010000 	stmdami	r1, {}
    39b0:	48ac0104 	stmiami	ip!, {r2, r8}
    39b4:	48b80800 	ldmmi	r8!, {fp}
    39b8:	5d010800 	stcpl	8, cr0, [r1]
    39bc:	00000870 	andeq	r0, r0, r0, ror r8
    39c0:	001abf23 	andseq	fp, sl, r3, lsr #30
    39c4:	04470100 	strbeq	r0, [r7], #-256
    39c8:	00000053 	andeq	r0, r0, r3, asr r0
    39cc:	2e005001 	cdpcs	0, 0, cr5, cr0, cr1, {0}
    39d0:	0000005d 	andeq	r0, r0, sp, asr r0
    39d4:	00000880 	andeq	r0, r0, r0, lsl #17
    39d8:	0000d42f 	andeq	sp, r0, pc, lsr #8
    39dc:	21000f00 	tstcs	r0, r0, lsl #30
    39e0:	00001a2f 	andeq	r1, r0, pc, lsr #20
    39e4:	08916f01 	ldmeq	r1, {r0, r8, r9, sl, fp, sp, lr}
    39e8:	03050000 	movweq	r0, #20480	; 0x5000
    39ec:	08005b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip, lr}
    39f0:	00087030 	andeq	r7, r8, r0, lsr r0
    39f4:	005d2e00 	subseq	r2, sp, r0, lsl #28
    39f8:	08a60000 	stmiaeq	r6!, {}
    39fc:	d42f0000 	strtle	r0, [pc], #0	; 3a04 <__Stack_Size+0x3604>
    3a00:	03000000 	movweq	r0, #0	; 0x0
    3a04:	1ae42100 	bne	ff90be0c <SCS_BASE+0x1f8fde0c>
    3a08:	70010000 	andvc	r0, r1, r0
    3a0c:	000008b7 	strheq	r0, [r0], -r7
    3a10:	5b740305 	blpl	1d0462c <__Stack_Size+0x1d0422c>
    3a14:	96300800 	ldrtls	r0, [r0], -r0, lsl #16
    3a18:	00000008 	andeq	r0, r0, r8
    3a1c:	000001eb 	andeq	r0, r0, fp, ror #3
    3a20:	106a0002 	rsbne	r0, sl, r2
    3a24:	01040000 	tsteq	r4, r0
    3a28:	00000000 	andeq	r0, r0, r0
    3a2c:	001b4001 	andseq	r4, fp, r1
    3a30:	00003f00 	andeq	r3, r0, r0, lsl #30
    3a34:	0048b800 	subeq	fp, r8, r0, lsl #16
    3a38:	00495c08 	subeq	r5, r9, r8, lsl #24
    3a3c:	000e5408 	andeq	r5, lr, r8, lsl #8
    3a40:	05040200 	streq	r0, [r4, #-512]
    3a44:	00002a6c 	andeq	r2, r0, ip, ror #20
    3a48:	35050202 	strcc	r0, [r5, #-514]
    3a4c:	02000000 	andeq	r0, r0, #0	; 0x0
    3a50:	00fd0601 	rscseq	r0, sp, r1, lsl #12
    3a54:	75030000 	strvc	r0, [r3]
    3a58:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3a5c:	00004527 	andeq	r4, r0, r7, lsr #10
    3a60:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3a64:	00002ae6 	andeq	r2, r0, r6, ror #21
    3a68:	88070202 	stmdahi	r7, {r1, r9}
    3a6c:	03000001 	movweq	r0, #1	; 0x1
    3a70:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3a74:	00005d29 	andeq	r5, r0, r9, lsr #26
    3a78:	08010200 	stmdaeq	r1, {r9}
    3a7c:	000000fb 	strdeq	r0, [r0], -fp
    3a80:	00004504 	andeq	r4, r0, r4, lsl #10
    3a84:	00640500 	rsbeq	r0, r4, r0, lsl #10
    3a88:	01060000 	tsteq	r6, r0
    3a8c:	00833902 	addeq	r3, r3, r2, lsl #18
    3a90:	f7070000 	undefined instruction 0xf7070000
    3a94:	0000000f 	andeq	r0, r0, pc
    3a98:	54455308 	strbpl	r5, [r5], #-776
    3a9c:	09000100 	stmdbeq	r0, {r8}
    3aa0:	0000194a 	andeq	r1, r0, sl, asr #18
    3aa4:	006e3902 	rsbeq	r3, lr, r2, lsl #18
    3aa8:	01060000 	tsteq	r6, r0
    3aac:	00a33b02 	adceq	r3, r3, r2, lsl #22
    3ab0:	a0070000 	andge	r0, r7, r0
    3ab4:	00000007 	andeq	r0, r0, r7
    3ab8:	0007c007 	andeq	ip, r7, r7
    3abc:	09000100 	stmdbeq	r0, {r8}
    3ac0:	00000927 	andeq	r0, r0, r7, lsr #18
    3ac4:	008e3b02 	addeq	r3, lr, r2, lsl #22
    3ac8:	040a0000 	streq	r0, [sl]
    3acc:	03100b07 	tsteq	r0, #7168	; 0x1c00
    3ad0:	00f70203 	rscseq	r0, r7, r3, lsl #4
    3ad4:	660c0000 	strvs	r0, [ip], -r0
    3ad8:	0300001b 	movweq	r0, #27	; 0x1b
    3adc:	00640204 	rsbeq	r0, r4, r4, lsl #4
    3ae0:	23020000 	movwcs	r0, #8192	; 0x2000
    3ae4:	1ba60c00 	blne	fe986aec <SCS_BASE+0x1e978aec>
    3ae8:	05030000 	streq	r0, [r3]
    3aec:	00006402 	andeq	r6, r0, r2, lsl #8
    3af0:	04230200 	strteq	r0, [r3], #-512
    3af4:	4c41560d 	mcrrmi	6, 0, r5, r1, cr13
    3af8:	02060300 	andeq	r0, r6, #0	; 0x0
    3afc:	00000064 	andeq	r0, r0, r4, rrx
    3b00:	0c082302 	stceq	3, cr2, [r8], {2}
    3b04:	00001b3a 	andeq	r1, r0, sl, lsr fp
    3b08:	69020703 	stmdbvs	r2, {r0, r1, r8, r9, sl}
    3b0c:	02000000 	andeq	r0, r0, #0	; 0x0
    3b10:	0e000c23 	cdpeq	12, 0, cr0, cr0, cr3, {1}
    3b14:	001b8e01 	andseq	r8, fp, r1, lsl #28
    3b18:	012c0100 	teqeq	ip, r0, lsl #2
    3b1c:	080048b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, lr}
    3b20:	080048d4 	stmdaeq	r0, {r2, r4, r6, r7, fp, lr}
    3b24:	011c5d01 	tsteq	ip, r1, lsl #26
    3b28:	ab0f0000 	blge	3c3b30 <__Stack_Size+0x3c3730>
    3b2c:	0100001b 	tsteq	r0, fp, lsl r0
    3b30:	00003a2b 	andeq	r3, r0, fp, lsr #20
    3b34:	00500100 	subseq	r0, r0, r0, lsl #2
    3b38:	1b05010e 	blne	143f78 <__Stack_Size+0x143b78>
    3b3c:	43010000 	movwmi	r0, #4096	; 0x1000
    3b40:	0048d401 	subeq	sp, r8, r1, lsl #8
    3b44:	0048e008 	subeq	lr, r8, r8
    3b48:	415d0108 	cmpmi	sp, r8, lsl #2
    3b4c:	0f000001 	svceq	0x00000001
    3b50:	00001b10 	andeq	r1, r0, r0, lsl fp
    3b54:	003a4201 	eorseq	r4, sl, r1, lsl #4
    3b58:	50010000 	andpl	r0, r1, r0
    3b5c:	6b010e00 	blvs	47364 <__Stack_Size+0x46f64>
    3b60:	0100001b 	tsteq	r0, fp, lsl r0
    3b64:	48e00156 	stmiami	r0!, {r1, r2, r4, r6, r8}^
    3b68:	490c0800 	stmdbmi	ip, {fp}
    3b6c:	5d010800 	stcpl	8, cr0, [r1]
    3b70:	00000166 	andeq	r0, r0, r6, ror #2
    3b74:	001b7e0f 	andseq	r7, fp, pc, lsl #28
    3b78:	3a550100 	bcc	1543f80 <__Stack_Size+0x1543b80>
    3b7c:	01000000 	tsteq	r0, r0
    3b80:	010e0050 	qaddeq	r0, r0, lr
    3b84:	00001bbd 	strheq	r1, [r0], -sp
    3b88:	0c017101 	stfeqs	f7, [r1], {1}
    3b8c:	28080049 	stmdacs	r8, {r0, r3, r6}
    3b90:	01080049 	tsteq	r8, r9, asr #32
    3b94:	00018b5d 	andeq	r8, r1, sp, asr fp
    3b98:	0cd10f00 	ldcleq	15, cr0, [r1], {0}
    3b9c:	70010000 	andvc	r0, r1, r0
    3ba0:	000000a3 	andeq	r0, r0, r3, lsr #1
    3ba4:	10005001 	andne	r5, r0, r1
    3ba8:	001af201 	andseq	pc, sl, r1, lsl #4
    3bac:	01870100 	orreq	r0, r7, r0, lsl #2
    3bb0:	0000003a 	andeq	r0, r0, sl, lsr r0
    3bb4:	08004928 	stmdaeq	r0, {r3, r5, r8, fp, lr}
    3bb8:	08004934 	stmdaeq	r0, {r2, r4, r5, r8, fp, lr}
    3bbc:	01115d01 	tsteq	r1, r1, lsl #26
    3bc0:	00001b17 	andeq	r1, r0, r7, lsl fp
    3bc4:	83019701 	movwhi	r9, #5889	; 0x1701
    3bc8:	34000000 	strcc	r0, [r0]
    3bcc:	5c080049 	stcpl	0, cr0, [r8], {73}
    3bd0:	01080049 	tsteq	r8, r9, asr #32
    3bd4:	1b2d125d 	blne	b48550 <__Stack_Size+0xb48150>
    3bd8:	96010000 	strls	r0, [r1], -r0
    3bdc:	00000053 	andeq	r0, r0, r3, asr r0
    3be0:	0000162b 	andeq	r1, r0, fp, lsr #12
    3be4:	0018a113 	andseq	sl, r8, r3, lsl r1
    3be8:	3a980100 	bcc	fe603ff0 <SCS_BASE+0x1e5f5ff0>
    3bec:	49000000 	stmdbmi	r0, {}
    3bf0:	14000016 	strne	r0, [r0], #-22
    3bf4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3bf8:	003a9801 	eorseq	r9, sl, r1, lsl #16
    3bfc:	58150000 	ldmdapl	r5, {}
    3c00:	0100000d 	tsteq	r0, sp
    3c04:	00008399 	muleq	r0, r9, r3
    3c08:	45000000 	strmi	r0, [r0]
    3c0c:	02000021 	andeq	r0, r0, #33	; 0x21
    3c10:	00119000 	andseq	r9, r1, r0
    3c14:	00010400 	andeq	r0, r1, r0, lsl #8
    3c18:	01000000 	tsteq	r0, r0
    3c1c:	00001fa0 	andeq	r1, r0, r0, lsr #31
    3c20:	0000003f 	andeq	r0, r0, pc, lsr r0
    3c24:	0800495c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, lr}
    3c28:	080056e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip, lr}
    3c2c:	00000f11 	andeq	r0, r0, r1, lsl pc
    3c30:	6c050402 	cfstrsvs	mvf0, [r5], {2}
    3c34:	0200002a 	andeq	r0, r0, #42	; 0x2a
    3c38:	00350502 	eorseq	r0, r5, r2, lsl #10
    3c3c:	01020000 	tsteq	r2, r0
    3c40:	0000fd06 	andeq	pc, r0, r6, lsl #26
    3c44:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3c48:	00002ae6 	andeq	r2, r0, r6, ror #21
    3c4c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3c50:	4c280200 	sfmmi	f0, 4, [r8]
    3c54:	02000000 	andeq	r0, r0, #0	; 0x0
    3c58:	01880702 	orreq	r0, r8, r2, lsl #14
    3c5c:	75030000 	strvc	r0, [r3]
    3c60:	29020038 	stmdbcs	r2, {r3, r4, r5}
    3c64:	0000005d 	andeq	r0, r0, sp, asr r0
    3c68:	fb080102 	blx	20407a <__Stack_Size+0x203c7a>
    3c6c:	04000000 	streq	r0, [r0]
    3c70:	0000004c 	andeq	r0, r0, ip, asr #32
    3c74:	39020105 	stmdbcc	r2, {r0, r2, r8}
    3c78:	0000007e 	andeq	r0, r0, lr, ror r0
    3c7c:	000ff706 	andeq	pc, pc, r6, lsl #14
    3c80:	53070000 	movwpl	r0, #28672	; 0x7000
    3c84:	01005445 	tsteq	r0, r5, asr #8
    3c88:	194a0800 	stmdbne	sl, {fp}^
    3c8c:	39020000 	stmdbcc	r2, {}
    3c90:	00000069 	andeq	r0, r0, r9, rrx
    3c94:	00174408 	andseq	r4, r7, r8, lsl #8
    3c98:	69390200 	ldmdbvs	r9!, {r9}
    3c9c:	05000000 	streq	r0, [r0]
    3ca0:	a93b0201 	ldmdbge	fp!, {r0, r9}
    3ca4:	06000000 	streq	r0, [r0], -r0
    3ca8:	000007a0 	andeq	r0, r0, r0, lsr #15
    3cac:	07c00600 	strbeq	r0, [r0, r0, lsl #12]
    3cb0:	00010000 	andeq	r0, r1, r0
    3cb4:	00092708 	andeq	r2, r9, r8, lsl #14
    3cb8:	943b0200 	ldrtls	r0, [fp], #-512
    3cbc:	09000000 	stmdbeq	r0, {}
    3cc0:	500a0704 	andpl	r0, sl, r4, lsl #14
    3cc4:	18020c03 	stmdane	r2, {r0, r1, sl, fp}
    3cc8:	0b000003 	bleq	3cdc <__Stack_Size+0x38dc>
    3ccc:	00315243 	eorseq	r5, r1, r3, asr #4
    3cd0:	64020d03 	strvs	r0, [r2], #-3331
    3cd4:	02000000 	andeq	r0, r0, #0	; 0x0
    3cd8:	b50c0023 	strlt	r0, [ip, #-35]
    3cdc:	03000001 	movweq	r0, #1	; 0x1
    3ce0:	0041020e 	subeq	r0, r1, lr, lsl #4
    3ce4:	23020000 	movwcs	r0, #8192	; 0x2000
    3ce8:	52430b02 	subpl	r0, r3, #2048	; 0x800
    3cec:	0f030032 	svceq	0x00030032
    3cf0:	00006402 	andeq	r6, r0, r2, lsl #8
    3cf4:	04230200 	strteq	r0, [r3], #-512
    3cf8:	0001bf0c 	andeq	fp, r1, ip, lsl #30
    3cfc:	02100300 	andseq	r0, r0, #0	; 0x0
    3d00:	00000041 	andeq	r0, r0, r1, asr #32
    3d04:	0c062302 	stceq	3, cr2, [r6], {2}
    3d08:	000000f6 	strdeq	r0, [r0], -r6
    3d0c:	64021103 	strvs	r1, [r2], #-259
    3d10:	02000000 	andeq	r0, r0, #0	; 0x0
    3d14:	840c0823 	strhi	r0, [ip], #-2083
    3d18:	03000000 	movweq	r0, #0	; 0x0
    3d1c:	00410212 	subeq	r0, r1, r2, lsl r2
    3d20:	23020000 	movwcs	r0, #8192	; 0x2000
    3d24:	01830c0a 	orreq	r0, r3, sl, lsl #24
    3d28:	13030000 	movwne	r0, #12288	; 0x3000
    3d2c:	00006402 	andeq	r6, r0, r2, lsl #8
    3d30:	0c230200 	sfmeq	f0, 4, [r3]
    3d34:	00008e0c 	andeq	r8, r0, ip, lsl #28
    3d38:	02140300 	andseq	r0, r4, #0	; 0x0
    3d3c:	00000041 	andeq	r0, r0, r1, asr #32
    3d40:	0b0e2302 	bleq	38c950 <__Stack_Size+0x38c550>
    3d44:	03005253 	movweq	r5, #595	; 0x253
    3d48:	00640215 	rsbeq	r0, r4, r5, lsl r2
    3d4c:	23020000 	movwcs	r0, #8192	; 0x2000
    3d50:	00980c10 	addseq	r0, r8, r0, lsl ip
    3d54:	16030000 	strne	r0, [r3], -r0
    3d58:	00004102 	andeq	r4, r0, r2, lsl #2
    3d5c:	12230200 	eorne	r0, r3, #0	; 0x0
    3d60:	5247450b 	subpl	r4, r7, #46137344	; 0x2c00000
    3d64:	02170300 	andseq	r0, r7, #0	; 0x0
    3d68:	00000064 	andeq	r0, r0, r4, rrx
    3d6c:	0c142302 	ldceq	3, cr2, [r4], {2}
    3d70:	000001ed 	andeq	r0, r0, sp, ror #3
    3d74:	41021803 	tstmi	r2, r3, lsl #16
    3d78:	02000000 	andeq	r0, r0, #0	; 0x0
    3d7c:	160c1623 	strne	r1, [ip], -r3, lsr #12
    3d80:	03000000 	movweq	r0, #0	; 0x0
    3d84:	00640219 	rsbeq	r0, r4, r9, lsl r2
    3d88:	23020000 	movwcs	r0, #8192	; 0x2000
    3d8c:	01f70c18 	mvnseq	r0, r8, lsl ip
    3d90:	1a030000 	bne	c3d98 <__Stack_Size+0xc3998>
    3d94:	00004102 	andeq	r4, r0, r2, lsl #2
    3d98:	1a230200 	bne	8c45a0 <__Stack_Size+0x8c41a0>
    3d9c:	00001c0c 	andeq	r1, r0, ip, lsl #24
    3da0:	021b0300 	andseq	r0, fp, #0	; 0x0
    3da4:	00000064 	andeq	r0, r0, r4, rrx
    3da8:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    3dac:	00000201 	andeq	r0, r0, r1, lsl #4
    3db0:	41021c03 	tstmi	r2, r3, lsl #24
    3db4:	02000000 	andeq	r0, r0, #0	; 0x0
    3db8:	0c0c1e23 	stceq	14, cr1, [ip], {35}
    3dbc:	03000000 	movweq	r0, #0	; 0x0
    3dc0:	0064021d 	rsbeq	r0, r4, sp, lsl r2
    3dc4:	23020000 	movwcs	r0, #8192	; 0x2000
    3dc8:	020b0c20 	andeq	r0, fp, #8192	; 0x2000
    3dcc:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    3dd0:	00004102 	andeq	r4, r0, r2, lsl #2
    3dd4:	22230200 	eorcs	r0, r3, #0	; 0x0
    3dd8:	544e430b 	strbpl	r4, [lr], #-779
    3ddc:	021f0300 	andseq	r0, pc, #0	; 0x0
    3de0:	00000064 	andeq	r0, r0, r4, rrx
    3de4:	0c242302 	stceq	3, cr2, [r4], #-8
    3de8:	00000215 	andeq	r0, r0, r5, lsl r2
    3dec:	41022003 	tstmi	r2, r3
    3df0:	02000000 	andeq	r0, r0, #0	; 0x0
    3df4:	500b2623 	andpl	r2, fp, r3, lsr #12
    3df8:	03004353 	movweq	r4, #851	; 0x353
    3dfc:	00640221 	rsbeq	r0, r4, r1, lsr #4
    3e00:	23020000 	movwcs	r0, #8192	; 0x2000
    3e04:	01090c28 	tsteq	r9, r8, lsr #24
    3e08:	22030000 	andcs	r0, r3, #0	; 0x0
    3e0c:	00004102 	andeq	r4, r0, r2, lsl #2
    3e10:	2a230200 	bcs	8c4618 <__Stack_Size+0x8c4218>
    3e14:	5252410b 	subspl	r4, r2, #-1073741822	; 0xc0000002
    3e18:	02230300 	eoreq	r0, r3, #0	; 0x0
    3e1c:	00000064 	andeq	r0, r0, r4, rrx
    3e20:	0c2c2302 	stceq	3, cr2, [ip], #-8
    3e24:	00000114 	andeq	r0, r0, r4, lsl r1
    3e28:	41022403 	tstmi	r2, r3, lsl #8
    3e2c:	02000000 	andeq	r0, r0, #0	; 0x0
    3e30:	520b2e23 	andpl	r2, fp, #560	; 0x230
    3e34:	03005243 	movweq	r5, #579	; 0x243
    3e38:	00640225 	rsbeq	r0, r4, r5, lsr #4
    3e3c:	23020000 	movwcs	r0, #8192	; 0x2000
    3e40:	011f0c30 	tsteq	pc, r0, lsr ip
    3e44:	26030000 	strcs	r0, [r3], -r0
    3e48:	00004102 	andeq	r4, r0, r2, lsl #2
    3e4c:	32230200 	eorcc	r0, r3, #0	; 0x0
    3e50:	0000ba0c 	andeq	fp, r0, ip, lsl #20
    3e54:	02270300 	eoreq	r0, r7, #0	; 0x0
    3e58:	00000064 	andeq	r0, r0, r4, rrx
    3e5c:	0c342302 	ldceq	3, cr2, [r4], #-8
    3e60:	0000012a 	andeq	r0, r0, sl, lsr #2
    3e64:	41022803 	tstmi	r2, r3, lsl #16
    3e68:	02000000 	andeq	r0, r0, #0	; 0x0
    3e6c:	bf0c3623 	svclt	0x000c3623
    3e70:	03000000 	movweq	r0, #0	; 0x0
    3e74:	00640229 	rsbeq	r0, r4, r9, lsr #4
    3e78:	23020000 	movwcs	r0, #8192	; 0x2000
    3e7c:	01350c38 	teqeq	r5, r8, lsr ip
    3e80:	2a030000 	bcs	c3e88 <__Stack_Size+0xc3a88>
    3e84:	00004102 	andeq	r4, r0, r2, lsl #2
    3e88:	3a230200 	bcc	8c4690 <__Stack_Size+0x8c4290>
    3e8c:	0000c40c 	andeq	ip, r0, ip, lsl #8
    3e90:	022b0300 	eoreq	r0, fp, #0	; 0x0
    3e94:	00000064 	andeq	r0, r0, r4, rrx
    3e98:	0c3c2302 	ldceq	3, cr2, [ip], #-8
    3e9c:	00000140 	andeq	r0, r0, r0, asr #2
    3ea0:	41022c03 	tstmi	r2, r3, lsl #24
    3ea4:	02000000 	andeq	r0, r0, #0	; 0x0
    3ea8:	c90c3e23 	stmdbgt	ip, {r0, r1, r5, r9, sl, fp, ip, sp}
    3eac:	03000000 	movweq	r0, #0	; 0x0
    3eb0:	0064022d 	rsbeq	r0, r4, sp, lsr #4
    3eb4:	23020000 	movwcs	r0, #8192	; 0x2000
    3eb8:	014b0c40 	cmpeq	fp, r0, asr #24
    3ebc:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    3ec0:	00004102 	andeq	r4, r0, r2, lsl #2
    3ec4:	42230200 	eormi	r0, r3, #0	; 0x0
    3ec8:	00019b0c 	andeq	r9, r1, ip, lsl #22
    3ecc:	022f0300 	eoreq	r0, pc, #0	; 0x0
    3ed0:	00000064 	andeq	r0, r0, r4, rrx
    3ed4:	0c442302 	mcrreq	3, 0, r2, r4, cr2
    3ed8:	00000156 	andeq	r0, r0, r6, asr r1
    3edc:	41023003 	tstmi	r2, r3
    3ee0:	02000000 	andeq	r0, r0, #0	; 0x0
    3ee4:	440b4623 	strmi	r4, [fp], #-1571
    3ee8:	03005243 	movweq	r5, #579	; 0x243
    3eec:	00640231 	rsbeq	r0, r4, r1, lsr r2
    3ef0:	23020000 	movwcs	r0, #8192	; 0x2000
    3ef4:	01610c48 	cmneq	r1, r8, asr #24
    3ef8:	32030000 	andcc	r0, r3, #0	; 0x0
    3efc:	00004102 	andeq	r4, r0, r2, lsl #2
    3f00:	4a230200 	bmi	8c4708 <__Stack_Size+0x8c4308>
    3f04:	0000110c 	andeq	r1, r0, ip, lsl #2
    3f08:	02330300 	eorseq	r0, r3, #0	; 0x0
    3f0c:	00000064 	andeq	r0, r0, r4, rrx
    3f10:	0c4c2302 	mcrreq	3, 0, r2, ip, cr2
    3f14:	0000016c 	andeq	r0, r0, ip, ror #2
    3f18:	41023403 	tstmi	r2, r3, lsl #8
    3f1c:	02000000 	andeq	r0, r0, #0	; 0x0
    3f20:	0d004e23 	stceq	14, cr4, [r0, #-140]
    3f24:	00001e83 	andeq	r1, r0, r3, lsl #29
    3f28:	b7023503 	strlt	r3, [r2, -r3, lsl #10]
    3f2c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3f30:	731c040a 	tstvc	ip, #167772160	; 0xa000000
    3f34:	0f000003 	svceq	0x00000003
    3f38:	00001c3c 	andeq	r1, r0, ip, lsr ip
    3f3c:	00411d04 	subeq	r1, r1, r4, lsl #26
    3f40:	23020000 	movwcs	r0, #8192	; 0x2000
    3f44:	21e60f00 	mvncs	r0, r0, lsl #30
    3f48:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    3f4c:	00000041 	andeq	r0, r0, r1, asr #32
    3f50:	0f022302 	svceq	0x00022302
    3f54:	0000236a 	andeq	r2, r0, sl, ror #6
    3f58:	00411f04 	subeq	r1, r1, r4, lsl #30
    3f5c:	23020000 	movwcs	r0, #8192	; 0x2000
    3f60:	1f0b0f04 	svcne	0x000b0f04
    3f64:	20040000 	andcs	r0, r4, r0
    3f68:	00000041 	andeq	r0, r0, r1, asr #32
    3f6c:	0f062302 	svceq	0x00062302
    3f70:	0000213e 	andeq	r2, r0, lr, lsr r1
    3f74:	00532104 	subseq	r2, r3, r4, lsl #2
    3f78:	23020000 	movwcs	r0, #8192	; 0x2000
    3f7c:	be080008 	cdplt	0, 0, cr0, cr8, cr8, {0}
    3f80:	04000025 	streq	r0, [r0], #-37
    3f84:	00032422 	andeq	r2, r3, r2, lsr #8
    3f88:	04100e00 	ldreq	r0, [r0], #-3584
    3f8c:	0003f726 	andeq	pc, r3, r6, lsr #14
    3f90:	23ed0f00 	mvncs	r0, #0	; 0x0
    3f94:	27040000 	strcs	r0, [r4, -r0]
    3f98:	00000041 	andeq	r0, r0, r1, asr #32
    3f9c:	0f002302 	svceq	0x00002302
    3fa0:	00001f1d 	andeq	r1, r0, sp, lsl pc
    3fa4:	00412804 	subeq	r2, r1, r4, lsl #16
    3fa8:	23020000 	movwcs	r0, #8192	; 0x2000
    3fac:	24be0f02 	ldrtcs	r0, [lr], #3842
    3fb0:	29040000 	stmdbcs	r4, {}
    3fb4:	00000041 	andeq	r0, r0, r1, asr #32
    3fb8:	0f042302 	svceq	0x00042302
    3fbc:	00001eee 	andeq	r1, r0, lr, ror #29
    3fc0:	00412a04 	subeq	r2, r1, r4, lsl #20
    3fc4:	23020000 	movwcs	r0, #8192	; 0x2000
    3fc8:	1c910f06 	ldcne	15, cr0, [r1], {6}
    3fcc:	2b040000 	blcs	103fd4 <__Stack_Size+0x103bd4>
    3fd0:	00000041 	andeq	r0, r0, r1, asr #32
    3fd4:	0f082302 	svceq	0x00082302
    3fd8:	00002167 	andeq	r2, r0, r7, ror #2
    3fdc:	00412c04 	subeq	r2, r1, r4, lsl #24
    3fe0:	23020000 	movwcs	r0, #8192	; 0x2000
    3fe4:	1dfc0f0a 	ldclne	15, cr0, [ip, #40]!
    3fe8:	2d040000 	stccs	0, cr0, [r4]
    3fec:	00000041 	andeq	r0, r0, r1, asr #32
    3ff0:	0f0c2302 	svceq	0x000c2302
    3ff4:	000022ad 	andeq	r2, r0, sp, lsr #5
    3ff8:	00412e04 	subeq	r2, r1, r4, lsl #28
    3ffc:	23020000 	movwcs	r0, #8192	; 0x2000
    4000:	7f08000e 	svcvc	0x0008000e
    4004:	0400001c 	streq	r0, [r0], #-28
    4008:	00037e2f 	andeq	r7, r3, pc, lsr #28
    400c:	040a0e00 	streq	r0, [sl], #-3584
    4010:	00045133 	andeq	r5, r4, r3, lsr r1
    4014:	230f0f00 	movwcs	r0, #65280	; 0xff00
    4018:	34040000 	strcc	r0, [r4]
    401c:	00000041 	andeq	r0, r0, r1, asr #32
    4020:	0f002302 	svceq	0x00002302
    4024:	00002415 	andeq	r2, r0, r5, lsl r4
    4028:	00413504 	subeq	r3, r1, r4, lsl #10
    402c:	23020000 	movwcs	r0, #8192	; 0x2000
    4030:	23a50f02 	undefined instruction 0x23a50f02
    4034:	36040000 	strcc	r0, [r4], -r0
    4038:	00000041 	andeq	r0, r0, r1, asr #32
    403c:	0f042302 	svceq	0x00042302
    4040:	00002098 	muleq	r0, r8, r0
    4044:	00413704 	subeq	r3, r1, r4, lsl #14
    4048:	23020000 	movwcs	r0, #8192	; 0x2000
    404c:	261b0f06 	ldrcs	r0, [fp], -r6, lsl #30
    4050:	38040000 	stmdacc	r4, {}
    4054:	00000041 	andeq	r0, r0, r1, asr #32
    4058:	00082302 	andeq	r2, r8, r2, lsl #6
    405c:	001ce508 	andseq	lr, ip, r8, lsl #10
    4060:	02390400 	eorseq	r0, r9, #0	; 0x0
    4064:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    4068:	c73d040e 	ldrgt	r0, [sp, -lr, lsl #8]!
    406c:	0f000004 	svceq	0x00000004
    4070:	00002407 	andeq	r2, r0, r7, lsl #8
    4074:	00413e04 	subeq	r3, r1, r4, lsl #28
    4078:	23020000 	movwcs	r0, #8192	; 0x2000
    407c:	1e6e0f00 	cdpne	15, 6, cr0, cr14, cr0, {0}
    4080:	3f040000 	svccc	0x00040000
    4084:	00000041 	andeq	r0, r0, r1, asr #32
    4088:	0f022302 	svceq	0x00022302
    408c:	0000205d 	andeq	r2, r0, sp, asr r0
    4090:	00414004 	subeq	r4, r1, r4
    4094:	23020000 	movwcs	r0, #8192	; 0x2000
    4098:	251d0f04 	ldrcs	r0, [sp, #-3844]
    409c:	41040000 	tstmi	r4, r0
    40a0:	00000041 	andeq	r0, r0, r1, asr #32
    40a4:	0f062302 	svceq	0x00062302
    40a8:	0000215d 	andeq	r2, r0, sp, asr r1
    40ac:	00414204 	subeq	r4, r1, r4, lsl #4
    40b0:	23020000 	movwcs	r0, #8192	; 0x2000
    40b4:	20040f08 	andcs	r0, r4, r8, lsl #30
    40b8:	43040000 	movwmi	r0, #16384	; 0x4000
    40bc:	00000041 	andeq	r0, r0, r1, asr #32
    40c0:	0f0a2302 	svceq	0x000a2302
    40c4:	00002498 	muleq	r0, r8, r4
    40c8:	00414404 	subeq	r4, r1, r4, lsl #8
    40cc:	23020000 	movwcs	r0, #8192	; 0x2000
    40d0:	ef08000c 	svc	0x0008000c
    40d4:	04000020 	streq	r0, [r0], #-32
    40d8:	00045c45 	andeq	r5, r4, r5, asr #24
    40dc:	be011000 	cdplt	0, 0, cr1, cr1, cr0, {0}
    40e0:	01000022 	tsteq	r0, r2, lsr #32
    40e4:	010104b3 	strheq	r0, [r1, -r3]
    40e8:	0000051e 	andeq	r0, r0, lr, lsl r5
    40ec:	001e2611 	andseq	r2, lr, r1, lsl r6
    40f0:	04b10100 	ldrteq	r0, [r1], #256
    40f4:	0000051e 	andeq	r0, r0, lr, lsl r5
    40f8:	001d1a11 	andseq	r1, sp, r1, lsl sl
    40fc:	04b10100 	ldrteq	r0, [r1], #256
    4100:	00000041 	andeq	r0, r0, r1, asr #32
    4104:	00259c11 	eoreq	r9, r5, r1, lsl ip
    4108:	04b10100 	ldrteq	r0, [r1], #256
    410c:	00000041 	andeq	r0, r0, r1, asr #32
    4110:	0020e211 	eoreq	lr, r0, r1, lsl r2
    4114:	04b20100 	ldrteq	r0, [r2], #256
    4118:	00000041 	andeq	r0, r0, r1, asr #32
    411c:	001e0c12 	andseq	r0, lr, r2, lsl ip
    4120:	04b40100 	ldrteq	r0, [r4], #256
    4124:	00000041 	andeq	r0, r0, r1, asr #32
    4128:	18041300 	stmdane	r4, {r8, r9, ip}
    412c:	10000003 	andne	r0, r0, r3
    4130:	00264201 	eoreq	r4, r6, r1, lsl #4
    4134:	05190100 	ldreq	r0, [r9, #-256]
    4138:	05580101 	ldrbeq	r0, [r8, #-257]
    413c:	26110000 	ldrcs	r0, [r1], -r0
    4140:	0100001e 	tsteq	r0, lr, lsl r0
    4144:	051e0518 	ldreq	r0, [lr, #-1304]
    4148:	f7110000 	undefined instruction 0xf7110000
    414c:	0100001c 	tsteq	r0, ip, lsl r0
    4150:	00410518 	subeq	r0, r1, r8, lsl r5
    4154:	0c120000 	ldceq	0, cr0, [r2], {0}
    4158:	0100001e 	tsteq	r0, lr, lsl r0
    415c:	0041051a 	subeq	r0, r1, sl, lsl r5
    4160:	14000000 	strne	r0, [r0]
    4164:	00001cc7 	andeq	r1, r0, r7, asr #25
    4168:	010c1d01 	tsteq	ip, r1, lsl #26
    416c:	0005bb01 	andeq	fp, r5, r1, lsl #22
    4170:	1e261100 	sufnes	f1, f6, f0
    4174:	1b010000 	blne	4417c <__Stack_Size+0x43d7c>
    4178:	00051e0c 	andeq	r1, r5, ip, lsl #28
    417c:	24151100 	ldrcs	r1, [r5], #-256
    4180:	1b010000 	blne	44188 <__Stack_Size+0x43d88>
    4184:	0000410c 	andeq	r4, r0, ip, lsl #2
    4188:	23a51100 	undefined instruction 0x23a51100
    418c:	1b010000 	blne	44194 <__Stack_Size+0x43d94>
    4190:	0000410c 	andeq	r4, r0, ip, lsl #2
    4194:	261b1100 	ldrcs	r1, [fp], -r0, lsl #2
    4198:	1c010000 	stcne	0, cr0, [r1], {0}
    419c:	0000410c 	andeq	r4, r0, ip, lsl #2
    41a0:	22fd1200 	rscscs	r1, sp, #0	; 0x0
    41a4:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    41a8:	0000410c 	andeq	r4, r0, ip, lsl #2
    41ac:	1fd51200 	svcne	0x00d51200
    41b0:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    41b4:	0000410c 	andeq	r4, r0, ip, lsl #2
    41b8:	6d741500 	cfldr64vs	mvdx1, [r4]
    41bc:	1e010070 	mcrne	0, 0, r0, cr1, cr0, {3}
    41c0:	0000410c 	andeq	r4, r0, ip, lsl #2
    41c4:	b3140000 	tstlt	r4, #0	; 0x0
    41c8:	0100001e 	tsteq	r0, lr, lsl r0
    41cc:	01010bef 	smlatteq	r1, pc, fp, r0
    41d0:	00000612 	andeq	r0, r0, r2, lsl r6
    41d4:	001e2611 	andseq	r2, lr, r1, lsl r6
    41d8:	0bed0100 	bleq	ffb445e0 <SCS_BASE+0x1fb365e0>
    41dc:	0000051e 	andeq	r0, r0, lr, lsl r5
    41e0:	00241511 	eoreq	r1, r4, r1, lsl r5
    41e4:	0bed0100 	bleq	ffb445ec <SCS_BASE+0x1fb365ec>
    41e8:	00000041 	andeq	r0, r0, r1, asr #32
    41ec:	0023a511 	eoreq	sl, r3, r1, lsl r5
    41f0:	0bed0100 	bleq	ffb445f8 <SCS_BASE+0x1fb365f8>
    41f4:	00000041 	andeq	r0, r0, r1, asr #32
    41f8:	00261b11 	eoreq	r1, r6, r1, lsl fp
    41fc:	0bee0100 	bleq	ffb84604 <SCS_BASE+0x1fb76604>
    4200:	00000041 	andeq	r0, r0, r1, asr #32
    4204:	0022fd12 	eoreq	pc, r2, r2, lsl sp
    4208:	0bf00100 	bleq	ffc04610 <SCS_BASE+0x1fbf6610>
    420c:	00000041 	andeq	r0, r0, r1, asr #32
    4210:	001fd512 	andseq	sp, pc, r2, lsl r5
    4214:	0bf00100 	bleq	ffc0461c <SCS_BASE+0x1fbf661c>
    4218:	00000041 	andeq	r0, r0, r1, asr #32
    421c:	75011000 	strvc	r1, [r1]
    4220:	01000023 	tsteq	r0, r3, lsr #32
    4224:	01010a6b 	tsteq	r1, fp, ror #20
    4228:	0000063a 	andeq	r0, r0, sl, lsr r6
    422c:	001e2611 	andseq	r2, lr, r1, lsl r6
    4230:	0a6a0100 	beq	1a84638 <__Stack_Size+0x1a84238>
    4234:	0000051e 	andeq	r0, r0, lr, lsl r5
    4238:	0022e311 	eoreq	lr, r2, r1, lsl r3
    423c:	0a6a0100 	beq	1a84644 <__Stack_Size+0x1a84244>
    4240:	00000041 	andeq	r0, r0, r1, asr #32
    4244:	2a011000 	bcs	4824c <__Stack_Size+0x47e4c>
    4248:	01000021 	tsteq	r0, r1, lsr #32
    424c:	01010a87 	smlabbeq	r1, r7, sl, r0
    4250:	00000662 	andeq	r0, r0, r2, ror #12
    4254:	001e2611 	andseq	r2, lr, r1, lsl r6
    4258:	0a860100 	beq	fe184660 <SCS_BASE+0x1e176660>
    425c:	0000051e 	andeq	r0, r0, lr, lsl r5
    4260:	0022e311 	eoreq	lr, r2, r1, lsl r3
    4264:	0a860100 	beq	fe18466c <SCS_BASE+0x1e17666c>
    4268:	00000041 	andeq	r0, r0, r1, asr #32
    426c:	21db1400 	bicscs	r1, fp, r0, lsl #8
    4270:	4d010000 	stcmi	0, cr0, [r1]
    4274:	c501010c 	strgt	r0, [r1, #-268]
    4278:	11000006 	tstne	r0, r6
    427c:	00001e26 	andeq	r1, r0, r6, lsr #28
    4280:	1e0c4b01 	fmacdne	d4, d12, d1
    4284:	11000005 	tstne	r0, r5
    4288:	00002415 	andeq	r2, r0, r5, lsl r4
    428c:	410c4b01 	tstmi	ip, r1, lsl #22
    4290:	11000000 	tstne	r0, r0
    4294:	000023a5 	andeq	r2, r0, r5, lsr #7
    4298:	410c4b01 	tstmi	ip, r1, lsl #22
    429c:	11000000 	tstne	r0, r0
    42a0:	0000261b 	andeq	r2, r0, fp, lsl r6
    42a4:	410c4c01 	tstmi	ip, r1, lsl #24
    42a8:	12000000 	andne	r0, r0, #0	; 0x0
    42ac:	00002306 	andeq	r2, r0, r6, lsl #6
    42b0:	410c4e01 	tstmi	ip, r1, lsl #28
    42b4:	12000000 	andne	r0, r0, #0	; 0x0
    42b8:	00001fd5 	ldrdeq	r1, [r0], -r5
    42bc:	410c4e01 	tstmi	ip, r1, lsl #28
    42c0:	15000000 	strne	r0, [r0]
    42c4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    42c8:	410c4e01 	tstmi	ip, r1, lsl #28
    42cc:	00000000 	andeq	r0, r0, r0
    42d0:	23910110 	orrscs	r0, r1, #4	; 0x4
    42d4:	a3010000 	movwge	r0, #4096	; 0x1000
    42d8:	ed01010a 	stfs	f0, [r1, #-40]
    42dc:	11000006 	tstne	r0, r6
    42e0:	00001e26 	andeq	r1, r0, r6, lsr #28
    42e4:	1e0aa201 	cdpne	2, 0, cr10, cr10, cr1, {0}
    42e8:	11000005 	tstne	r0, r5
    42ec:	000022e3 	andeq	r2, r0, r3, ror #5
    42f0:	410aa201 	tstmi	sl, r1, lsl #4
    42f4:	00000000 	andeq	r0, r0, r0
    42f8:	00251214 	eoreq	r1, r5, r4, lsl r2
    42fc:	0c7c0100 	ldfeqe	f0, [ip]
    4300:	07500101 	ldrbeq	r0, [r0, -r1, lsl #2]
    4304:	26110000 	ldrcs	r0, [r1], -r0
    4308:	0100001e 	tsteq	r0, lr, lsl r0
    430c:	051e0c7a 	ldreq	r0, [lr, #-3194]
    4310:	15110000 	ldrne	r0, [r1]
    4314:	01000024 	tsteq	r0, r4, lsr #32
    4318:	00410c7a 	subeq	r0, r1, sl, ror ip
    431c:	a5110000 	ldrge	r0, [r1]
    4320:	01000023 	tsteq	r0, r3, lsr #32
    4324:	00410c7a 	subeq	r0, r1, sl, ror ip
    4328:	1b110000 	blne	444330 <__Stack_Size+0x443f30>
    432c:	01000026 	tsteq	r0, r6, lsr #32
    4330:	00410c7b 	subeq	r0, r1, fp, ror ip
    4334:	06120000 	ldreq	r0, [r2], -r0
    4338:	01000023 	tsteq	r0, r3, lsr #32
    433c:	00410c7d 	subeq	r0, r1, sp, ror ip
    4340:	d5120000 	ldrle	r0, [r2]
    4344:	0100001f 	tsteq	r0, pc, lsl r0
    4348:	00410c7d 	subeq	r0, r1, sp, ror ip
    434c:	74150000 	ldrvc	r0, [r5]
    4350:	0100706d 	tsteq	r0, sp, rrx
    4354:	00410c7d 	subeq	r0, r1, sp, ror ip
    4358:	10000000 	andne	r0, r0, r0
    435c:	001e4c01 	andseq	r4, lr, r1, lsl #24
    4360:	0abf0100 	beq	fefc4768 <SCS_BASE+0x1efb6768>
    4364:	07780101 	ldrbeq	r0, [r8, -r1, lsl #2]!
    4368:	26110000 	ldrcs	r0, [r1], -r0
    436c:	0100001e 	tsteq	r0, lr, lsl r0
    4370:	051e0abe 	ldreq	r0, [lr, #-2750]
    4374:	e3110000 	tst	r1, #0	; 0x0
    4378:	01000022 	tsteq	r0, r2, lsr #32
    437c:	00410abe 	strheq	r0, [r1], #-174
    4380:	16000000 	strne	r0, [r0], -r0
    4384:	00219001 	eoreq	r9, r1, r1
    4388:	01c70100 	biceq	r0, r7, r0, lsl #2
    438c:	0800495c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, lr}
    4390:	080049b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, lr}
    4394:	00001667 	andeq	r1, r0, r7, ror #12
    4398:	000007b0 	strheq	r0, [r0], -r0
    439c:	001e2617 	andseq	r2, lr, r7, lsl r6
    43a0:	1ec60100 	polnes	f0, f6, f0
    43a4:	86000005 	strhi	r0, [r0], -r5
    43a8:	17000016 	smladne	r0, r6, r0, r0
    43ac:	0000202e 	andeq	r2, r0, lr, lsr #32
    43b0:	07b0c601 	ldreq	ip, [r0, r1, lsl #12]!
    43b4:	16a50000 	strtne	r0, [r5], r0
    43b8:	13000000 	movwne	r0, #0	; 0x0
    43bc:	00037304 	andeq	r7, r3, r4, lsl #6
    43c0:	bb011600 	bllt	49bc8 <__Stack_Size+0x497c8>
    43c4:	0100001d 	tsteq	r0, sp, lsl r0
    43c8:	49b001ee 	ldmibmi	r0!, {r1, r2, r3, r5, r6, r7, r8}
    43cc:	4a600800 	bmi	18063d4 <__Stack_Size+0x1805fd4>
    43d0:	16c30800 	strbne	r0, [r3], r0, lsl #16
    43d4:	081b0000 	ldmdaeq	fp, {}
    43d8:	26170000 	ldrcs	r0, [r7], -r0
    43dc:	0100001e 	tsteq	r0, lr, lsl r0
    43e0:	00051eed 	andeq	r1, r5, sp, ror #29
    43e4:	0016ee00 	andseq	lr, r6, r0, lsl #28
    43e8:	22761700 	rsbscs	r1, r6, #0	; 0x0
    43ec:	ed010000 	stc	0, cr0, [r1]
    43f0:	0000081b 	andeq	r0, r0, fp, lsl r8
    43f4:	0000170d 	andeq	r1, r0, sp, lsl #14
    43f8:	0023cd18 	eoreq	ip, r3, r8, lsl sp
    43fc:	41ef0100 	mvnmi	r0, r0, lsl #2
    4400:	2b000000 	blcs	4408 <__Stack_Size+0x4008>
    4404:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    4408:	00001fd5 	ldrdeq	r1, [r0], -r5
    440c:	0041ef01 	subeq	lr, r1, r1, lsl #30
    4410:	17490000 	strbne	r0, [r9, -r0]
    4414:	e6180000 	ldr	r0, [r8], -r0
    4418:	01000025 	tsteq	r0, r5, lsr #32
    441c:	000041ef 	andeq	r4, r0, pc, ror #3
    4420:	00179e00 	andseq	r9, r7, r0, lsl #28
    4424:	04130000 	ldreq	r0, [r3]
    4428:	000003f7 	strdeq	r0, [r0], -r7
    442c:	1e8f0119 	mcrne	1, 4, r0, cr15, cr9, {0}
    4430:	49010000 	stmdbmi	r1, {}
    4434:	4a600101 	bmi	1804840 <__Stack_Size+0x1804440>
    4438:	4b180800 	blmi	606440 <__Stack_Size+0x606040>
    443c:	17d20800 	ldrbne	r0, [r2, r0, lsl #16]
    4440:	088c0000 	stmeq	ip, {}
    4444:	261a0000 	ldrcs	r0, [sl], -r0
    4448:	0100001e 	tsteq	r0, lr, lsl r0
    444c:	051e0148 	ldreq	r0, [lr, #-328]
    4450:	17fd0000 	ldrbne	r0, [sp, r0]!
    4454:	761a0000 	ldrvc	r0, [sl], -r0
    4458:	01000022 	tsteq	r0, r2, lsr #32
    445c:	081b0148 	ldmdaeq	fp, {r3, r6, r8}
    4460:	181c0000 	ldmdane	ip, {}
    4464:	cd1b0000 	ldcgt	0, cr0, [fp]
    4468:	01000023 	tsteq	r0, r3, lsr #32
    446c:	0041014a 	subeq	r0, r1, sl, asr #2
    4470:	183a0000 	ldmdane	sl!, {}
    4474:	d51b0000 	ldrle	r0, [fp]
    4478:	0100001f 	tsteq	r0, pc, lsl r0
    447c:	0041014a 	subeq	r0, r1, sl, asr #2
    4480:	18630000 	stmdane	r3!, {}^
    4484:	e61b0000 	ldr	r0, [fp], -r0
    4488:	01000025 	tsteq	r0, r5, lsr #32
    448c:	0041014a 	subeq	r0, r1, sl, asr #2
    4490:	18ad0000 	stmiane	sp!, {}
    4494:	19000000 	stmdbne	r0, {}
    4498:	00252a01 	eoreq	r2, r5, r1, lsl #20
    449c:	01a50100 	undefined instruction 0x01a50100
    44a0:	004b1801 	subeq	r1, fp, r1, lsl #16
    44a4:	004bcc08 	subeq	ip, fp, r8, lsl #24
    44a8:	0018e108 	andseq	lr, r8, r8, lsl #2
    44ac:	0008f700 	andeq	pc, r8, r0, lsl #14
    44b0:	1e261a00 	fmulsne	s2, s12, s0
    44b4:	a4010000 	strge	r0, [r1]
    44b8:	00051e01 	andeq	r1, r5, r1, lsl #28
    44bc:	00190c00 	andseq	r0, r9, r0, lsl #24
    44c0:	22761a00 	rsbscs	r1, r6, #0	; 0x0
    44c4:	a4010000 	strge	r0, [r1]
    44c8:	00081b01 	andeq	r1, r8, r1, lsl #22
    44cc:	00192b00 	andseq	r2, r9, r0, lsl #22
    44d0:	23cd1b00 	biccs	r1, sp, #0	; 0x0
    44d4:	a6010000 	strge	r0, [r1], -r0
    44d8:	00004101 	andeq	r4, r0, r1, lsl #2
    44dc:	00194900 	andseq	r4, r9, r0, lsl #18
    44e0:	1fd51b00 	svcne	0x00d51b00
    44e4:	a6010000 	strge	r0, [r1], -r0
    44e8:	00004101 	andeq	r4, r0, r1, lsl #2
    44ec:	00196700 	andseq	r6, r9, r0, lsl #14
    44f0:	25e61b00 	strbcs	r1, [r6, #2816]!
    44f4:	a6010000 	strge	r0, [r1], -r0
    44f8:	00004101 	andeq	r4, r0, r1, lsl #2
    44fc:	0019b100 	andseq	fp, r9, r0, lsl #2
    4500:	01190000 	tsteq	r9, r0
    4504:	00002247 	andeq	r2, r0, r7, asr #4
    4508:	01020101 	tsteq	r2, r1, lsl #2
    450c:	08004bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, lr}
    4510:	08004c60 	stmdaeq	r0, {r5, r6, sl, fp, lr}
    4514:	000019e5 	andeq	r1, r0, r5, ror #19
    4518:	00000962 	andeq	r0, r0, r2, ror #18
    451c:	001e261a 	andseq	r2, lr, sl, lsl r6
    4520:	02000100 	andeq	r0, r0, #0	; 0x0
    4524:	0000051e 	andeq	r0, r0, lr, lsl r5
    4528:	00001a10 	andeq	r1, r0, r0, lsl sl
    452c:	0022761a 	eoreq	r7, r2, sl, lsl r6
    4530:	02000100 	andeq	r0, r0, #0	; 0x0
    4534:	0000081b 	andeq	r0, r0, fp, lsl r8
    4538:	00001a2f 	andeq	r1, r0, pc, lsr #20
    453c:	0023cd1b 	eoreq	ip, r3, fp, lsl sp
    4540:	02020100 	andeq	r0, r2, #0	; 0x0
    4544:	00000041 	andeq	r0, r0, r1, asr #32
    4548:	00001a4d 	andeq	r1, r0, sp, asr #20
    454c:	001fd51b 	andseq	sp, pc, fp, lsl r5
    4550:	02020100 	andeq	r0, r2, #0	; 0x0
    4554:	00000041 	andeq	r0, r0, r1, asr #32
    4558:	00001a76 	andeq	r1, r0, r6, ror sl
    455c:	0025e61b 	eoreq	lr, r5, fp, lsl r6
    4560:	02020100 	andeq	r0, r2, #0	; 0x0
    4564:	00000041 	andeq	r0, r0, r1, asr #32
    4568:	00001aab 	andeq	r1, r0, fp, lsr #21
    456c:	10011900 	andne	r1, r1, r0, lsl #18
    4570:	01000026 	tsteq	r0, r6, lsr #32
    4574:	6001024a 	andvs	r0, r1, sl, asr #4
    4578:	cc08004c 	stcgt	0, cr0, [r8], {76}
    457c:	d408004d 	strle	r0, [r8], #-77
    4580:	2800001a 	stmdacs	r0, {r1, r3, r4}
    4584:	1a00000b 	bne	45b8 <__Stack_Size+0x41b8>
    4588:	00001e26 	andeq	r1, r0, r6, lsr #28
    458c:	1e024901 	cdpne	9, 0, cr4, cr2, cr1, {0}
    4590:	f3000005 	vhadd.u8	d0, d0, d5
    4594:	1a00001a 	bne	4604 <__Stack_Size+0x4204>
    4598:	000021ca 	andeq	r2, r0, sl, asr #3
    459c:	28024901 	stmdacs	r2, {r0, r8, fp, lr}
    45a0:	1100000b 	tstne	r0, fp
    45a4:	1c00001b 	stcne	0, cr0, [r0], {27}
    45a8:	000005bb 	strheq	r0, [r0], -fp
    45ac:	000000f8 	strdeq	r0, [r0], -r8
    45b0:	d9025601 	stmdble	r2, {r0, r9, sl, ip, lr}
    45b4:	1d000009 	stcne	0, cr0, [r0, #-36]
    45b8:	000005ed 	andeq	r0, r0, sp, ror #11
    45bc:	0005e11d 	andeq	lr, r5, sp, lsl r1
    45c0:	05d51d00 	ldrbeq	r1, [r5, #3328]
    45c4:	c91d0000 	ldmdbgt	sp, {}
    45c8:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    45cc:	00000118 	andeq	r0, r0, r8, lsl r1
    45d0:	0005f91f 	andeq	pc, r5, pc, lsl r9
    45d4:	001b2f00 	andseq	r2, fp, r0, lsl #30
    45d8:	06051f00 	streq	r1, [r5], -r0, lsl #30
    45dc:	1b420000 	blne	10845e4 <__Stack_Size+0x10841e4>
    45e0:	00000000 	andeq	r0, r0, r0
    45e4:	00061220 	andeq	r1, r6, r0, lsr #4
    45e8:	004ca600 	subeq	sl, ip, r0, lsl #12
    45ec:	00013808 	andeq	r3, r1, r8, lsl #16
    45f0:	025b0100 	subseq	r0, fp, #0	; 0x0
    45f4:	000009f8 	strdeq	r0, [r0], -r8
    45f8:	00062d1d 	andeq	r2, r6, sp, lsl sp
    45fc:	06211d00 	strteq	r1, [r1], -r0, lsl #26
    4600:	1c000000 	stcne	0, cr0, [r0], {0}
    4604:	00000558 	andeq	r0, r0, r8, asr r5
    4608:	00000150 	andeq	r0, r0, r0, asr r1
    460c:	3a026001 	bcc	9c618 <__Stack_Size+0x9c218>
    4610:	1d00000a 	stcne	0, cr0, [r0, #-40]
    4614:	0000058a 	andeq	r0, r0, sl, lsl #11
    4618:	00057e1d 	andeq	r7, r5, sp, lsl lr
    461c:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    4620:	661d0000 	ldrvs	r0, [sp], -r0
    4624:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    4628:	00000170 	andeq	r0, r0, r0, ror r1
    462c:	0005961f 	andeq	r9, r5, pc, lsl r6
    4630:	001b5500 	andseq	r5, fp, r0, lsl #10
    4634:	05a21f00 	streq	r1, [r2, #3840]!
    4638:	1b7e0000 	blne	1f84640 <__Stack_Size+0x1f84240>
    463c:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    4640:	00000005 	andeq	r0, r0, r5
    4644:	063a2000 	ldrteq	r2, [sl], -r0
    4648:	4d020000 	stcmi	0, cr0, [r2]
    464c:	01900800 	orrseq	r0, r0, r0, lsl #16
    4650:	65010000 	strvs	r0, [r1]
    4654:	000a5902 	andeq	r5, sl, r2, lsl #18
    4658:	06551d00 	ldrbeq	r1, [r5], -r0, lsl #26
    465c:	491d0000 	ldmdbmi	sp, {}
    4660:	00000006 	andeq	r0, r0, r6
    4664:	00066222 	andeq	r6, r6, r2, lsr #4
    4668:	004d2a00 	subeq	r2, sp, r0, lsl #20
    466c:	004d6008 	subeq	r6, sp, r8
    4670:	026a0108 	rsbeq	r0, sl, #2	; 0x2
    4674:	00000aa3 	andeq	r0, r0, r3, lsr #21
    4678:	0006941d 	andeq	r9, r6, sp, lsl r4
    467c:	06881d00 	streq	r1, [r8], r0, lsl #26
    4680:	7c1d0000 	ldcvc	0, cr0, [sp], {0}
    4684:	1d000006 	stcne	0, cr0, [r0, #-24]
    4688:	00000670 	andeq	r0, r0, r0, ror r6
    468c:	004d2a23 	subeq	r2, sp, r3, lsr #20
    4690:	004d6008 	subeq	r6, sp, r8
    4694:	06a01f08 	strteq	r1, [r0], r8, lsl #30
    4698:	1b910000 	blne	fe4446a0 <SCS_BASE+0x1e4366a0>
    469c:	ac1f0000 	ldcge	0, cr0, [pc], {0}
    46a0:	a4000006 	strge	r0, [r0], #-6
    46a4:	2100001b 	tstcs	r0, fp, lsl r0
    46a8:	000006b8 	strheq	r0, [r0], -r8
    46ac:	c5200000 	strgt	r0, [r0]!
    46b0:	60000006 	andvs	r0, r0, r6
    46b4:	a808004d 	stmdage	r8, {r0, r2, r3, r6}
    46b8:	01000001 	tsteq	r0, r1
    46bc:	0ac2026f 	beq	ff085080 <SCS_BASE+0x1f077080>
    46c0:	e01d0000 	ands	r0, sp, r0
    46c4:	1d000006 	stcne	0, cr0, [r0, #-24]
    46c8:	000006d4 	ldrdeq	r0, [r0], -r4
    46cc:	06ed2200 	strbteq	r2, [sp], r0, lsl #4
    46d0:	4d760000 	ldclmi	0, cr0, [r6]
    46d4:	4db00800 	ldcmi	8, cr0, [r0]
    46d8:	74010800 	strvc	r0, [r1], #-2048
    46dc:	000b0c02 	andeq	r0, fp, r2, lsl #24
    46e0:	071f1d00 	ldreq	r1, [pc, -r0, lsl #26]
    46e4:	131d0000 	tstne	sp, #0	; 0x0
    46e8:	1d000007 	stcne	0, cr0, [r0, #-28]
    46ec:	00000707 	andeq	r0, r0, r7, lsl #14
    46f0:	0006fb1d 	andeq	pc, r6, sp, lsl fp
    46f4:	4d762300 	ldclmi	3, cr2, [r6]
    46f8:	4db00800 	ldcmi	8, cr0, [r0]
    46fc:	2b1f0800 	blcs	7c6704 <__Stack_Size+0x7c6304>
    4700:	b7000007 	strlt	r0, [r0, -r7]
    4704:	1f00001b 	svcne	0x0000001b
    4708:	00000737 	andeq	r0, r0, r7, lsr r7
    470c:	00001bca 	andeq	r1, r0, sl, asr #23
    4710:	00074321 	andeq	r4, r7, r1, lsr #6
    4714:	24000000 	strcs	r0, [r0]
    4718:	00000750 	andeq	r0, r0, r0, asr r7
    471c:	08004db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, lr}
    4720:	000001c0 	andeq	r0, r0, r0, asr #3
    4724:	1d027901 	stcne	9, cr7, [r2, #-4]
    4728:	0000076b 	andeq	r0, r0, fp, ror #14
    472c:	00075f1d 	andeq	r5, r7, sp, lsl pc
    4730:	13000000 	movwne	r0, #0	; 0x0
    4734:	00045104 	andeq	r5, r4, r4, lsl #2
    4738:	af011900 	svcge	0x00011900
    473c:	01000025 	tsteq	r0, r5, lsr #32
    4740:	cc01028b 	sfmgt	f0, 4, [r1], {139}
    4744:	2608004d 	strcs	r0, [r8], -sp, asr #32
    4748:	dd08004f 	stcle	0, cr0, [r8, #-316]
    474c:	1700001b 	smladne	r0, fp, r0, r0
    4750:	2500000d 	strcs	r0, [r0, #-13]
    4754:	00001e26 	andeq	r1, r0, r6, lsr #28
    4758:	1e028a01 	fmacsne	s16, s4, s2
    475c:	01000005 	tsteq	r0, r5
    4760:	21ca1a50 	biccs	r1, sl, r0, asr sl
    4764:	8a010000 	bhi	4476c <__Stack_Size+0x4436c>
    4768:	000b2802 	andeq	r2, fp, r2, lsl #16
    476c:	001bfc00 	andseq	pc, fp, r0, lsl #24
    4770:	24372600 	ldrtcs	r2, [r7], #-1536
    4774:	8c010000 	stchi	0, cr0, [r1], {0}
    4778:	00004102 	andeq	r4, r0, r2, lsl #2
    477c:	26570100 	ldrbcs	r0, [r7], -r0, lsl #2
    4780:	0000233e 	andeq	r2, r0, lr, lsr r3
    4784:	41028d01 	tstmi	r2, r1, lsl #26
    4788:	01000000 	tsteq	r0, r0
    478c:	05bb2256 	ldreq	r2, [fp, #598]!
    4790:	4df00000 	ldclmi	0, cr0, [r0]
    4794:	4e220800 	cdpmi	8, 2, cr0, cr2, cr0, {0}
    4798:	a9010800 	stmdbge	r1, {fp}
    479c:	000bc702 	andeq	ip, fp, r2, lsl #14
    47a0:	05ed1d00 	strbeq	r1, [sp, #3328]!
    47a4:	e11d0000 	tst	sp, r0
    47a8:	1d000005 	stcne	0, cr0, [r0, #-20]
    47ac:	000005d5 	ldrdeq	r0, [r0], -r5
    47b0:	0005c91d 	andeq	ip, r5, sp, lsl r9
    47b4:	4df02300 	ldclmi	3, cr2, [r0]
    47b8:	4e220800 	cdpmi	8, 2, cr0, cr2, cr0, {0}
    47bc:	f91f0800 	undefined instruction 0xf91f0800
    47c0:	1a000005 	bne	47dc <__Stack_Size+0x43dc>
    47c4:	1f00001c 	svcne	0x0000001c
    47c8:	00000605 	andeq	r0, r0, r5, lsl #12
    47cc:	00001c2d 	andeq	r1, r0, sp, lsr #24
    47d0:	12200000 	eorne	r0, r0, #0	; 0x0
    47d4:	22000006 	andcs	r0, r0, #6	; 0x6
    47d8:	d808004e 	stmdale	r8, {r1, r2, r3, r6}
    47dc:	01000001 	tsteq	r0, r1
    47e0:	0be602ad 	bleq	ff98529c <SCS_BASE+0x1f97729c>
    47e4:	2d1d0000 	ldccs	0, cr0, [sp]
    47e8:	1d000006 	stcne	0, cr0, [r0, #-24]
    47ec:	00000621 	andeq	r0, r0, r1, lsr #12
    47f0:	05582200 	ldrbeq	r2, [r8, #-512]
    47f4:	4e3a0000 	cdpmi	0, 3, cr0, cr10, cr0, {0}
    47f8:	4e700800 	cdpmi	8, 7, cr0, cr0, cr0, {0}
    47fc:	b0010800 	andlt	r0, r1, r0, lsl #16
    4800:	000c3002 	andeq	r3, ip, r2
    4804:	058a1d00 	streq	r1, [sl, #3328]
    4808:	7e1d0000 	wxorvc	wr0, wr13, wr0
    480c:	1d000005 	stcne	0, cr0, [r0, #-20]
    4810:	00000572 	andeq	r0, r0, r2, ror r5
    4814:	0005661d 	andeq	r6, r5, sp, lsl r6
    4818:	4e3a2300 	cdpmi	3, 3, cr2, cr10, cr0, {0}
    481c:	4e700800 	cdpmi	8, 7, cr0, cr0, cr0, {0}
    4820:	961f0800 	ldrls	r0, [pc], -r0, lsl #16
    4824:	40000005 	andmi	r0, r0, r5
    4828:	1f00001c 	svcne	0x0000001c
    482c:	000005a2 	andeq	r0, r0, r2, lsr #11
    4830:	00001c5e 	andeq	r1, r0, lr, asr ip
    4834:	0005ae21 	andeq	sl, r5, r1, lsr #28
    4838:	22000000 	andcs	r0, r0, #0	; 0x0
    483c:	0000063a 	andeq	r0, r0, sl, lsr r6
    4840:	08004e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, lr}
    4844:	08004e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, lr}
    4848:	4f02b301 	svcmi	0x0002b301
    484c:	1d00000c 	stcne	0, cr0, [r0, #-48]
    4850:	00000655 	andeq	r0, r0, r5, asr r6
    4854:	0006491d 	andeq	r4, r6, sp, lsl r9
    4858:	58220000 	stmdapl	r2!, {}
    485c:	88000005 	stmdahi	r0, {r0, r2}
    4860:	c208004e 	andgt	r0, r8, #78	; 0x4e
    4864:	0108004e 	tsteq	r8, lr, asr #32
    4868:	0c9902b8 	lfmeq	f0, 4, [r9], {184}
    486c:	8a1d0000 	bhi	744874 <__Stack_Size+0x744474>
    4870:	1d000005 	stcne	0, cr0, [r0, #-20]
    4874:	0000057e 	andeq	r0, r0, lr, ror r5
    4878:	0005721d 	andeq	r7, r5, sp, lsl r2
    487c:	05661d00 	strbeq	r1, [r6, #-3328]!
    4880:	88230000 	stmdahi	r3!, {}
    4884:	c208004e 	andgt	r0, r8, #78	; 0x4e
    4888:	1f08004e 	svcne	0x0008004e
    488c:	00000596 	muleq	r0, r6, r5
    4890:	00001c7c 	andeq	r1, r0, ip, ror ip
    4894:	0005a21f 	andeq	sl, r5, pc, lsl r2
    4898:	001ca500 	andseq	sl, ip, r0, lsl #10
    489c:	05ae2100 	streq	r2, [lr, #256]!
    48a0:	00000000 	andeq	r0, r0, r0
    48a4:	00063a20 	andeq	r3, r6, r0, lsr #20
    48a8:	004ec200 	subeq	ip, lr, r0, lsl #4
    48ac:	0001f008 	andeq	pc, r1, r8
    48b0:	02bc0100 	adcseq	r0, ip, #0	; 0x0
    48b4:	00000cb8 	strheq	r0, [r0], -r8
    48b8:	0006551d 	andeq	r5, r6, sp, lsl r5
    48bc:	06491d00 	strbeq	r1, [r9], -r0, lsl #26
    48c0:	22000000 	andcs	r0, r0, #0	; 0x0
    48c4:	000005bb 	strheq	r0, [r0], -fp
    48c8:	08004ede 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, lr}
    48cc:	08004f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, lr}
    48d0:	fb02bf01 	blx	b44de <__Stack_Size+0xb40de>
    48d4:	1d00000c 	stcne	0, cr0, [r0, #-48]
    48d8:	000005ed 	andeq	r0, r0, sp, ror #11
    48dc:	0005e11d 	andeq	lr, r5, sp, lsl r1
    48e0:	05d51d00 	ldrbeq	r1, [r5, #3328]
    48e4:	c91d0000 	ldmdbgt	sp, {}
    48e8:	23000005 	movwcs	r0, #5	; 0x5
    48ec:	08004ede 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, lr}
    48f0:	08004f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, lr}
    48f4:	0005f91f 	andeq	pc, r5, pc, lsl r9
    48f8:	001cb800 	andseq	fp, ip, r0, lsl #16
    48fc:	06052700 	streq	r2, [r5], -r0, lsl #14
    4900:	52010000 	andpl	r0, r1, #0	; 0x0
    4904:	12280000 	eorne	r0, r8, #0	; 0x0
    4908:	10000006 	andne	r0, r0, r6
    490c:	2408004f 	strcs	r0, [r8], #-79
    4910:	0108004f 	tsteq	r8, pc, asr #32
    4914:	2d1d02c2 	lfmcs	f0, 4, [sp, #-776]
    4918:	1d000006 	stcne	0, cr0, [r0, #-24]
    491c:	00000621 	andeq	r0, r0, r1, lsr #12
    4920:	01290000 	teqeq	r9, r0
    4924:	0000244a 	andeq	r2, r0, sl, asr #8
    4928:	0102d201 	tsteq	r2, r1, lsl #4
    492c:	08004f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp, lr}
    4930:	08004f4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, fp, lr}
    4934:	0d4c5d01 	stcleq	13, cr5, [ip, #-4]
    4938:	26250000 	strtcs	r0, [r5], -r0
    493c:	0100001e 	tsteq	r0, lr, lsl r0
    4940:	051e02d1 	ldreq	r0, [lr, #-721]
    4944:	50010000 	andpl	r0, r1, r0
    4948:	001fc225 	andseq	ip, pc, r5, lsr #4
    494c:	02d10100 	sbcseq	r0, r1, #0	; 0x0
    4950:	00000d4c 	andeq	r0, r0, ip, asr #26
    4954:	13005101 	movwne	r5, #257	; 0x101
    4958:	0004c704 	andeq	ip, r4, r4, lsl #14
    495c:	da012900 	ble	4ed64 <__Stack_Size+0x4e964>
    4960:	01000024 	tsteq	r0, r4, lsr #32
    4964:	4c0102ef 	sfmmi	f0, 4, [r1], {239}
    4968:	6208004f 	andvs	r0, r8, #79	; 0x4f
    496c:	0108004f 	tsteq	r8, pc, asr #32
    4970:	000d795d 	andeq	r7, sp, sp, asr r9
    4974:	202e2500 	eorcs	r2, lr, r0, lsl #10
    4978:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    497c:	0007b002 	andeq	fp, r7, r2
    4980:	00500100 	subseq	r0, r0, r0, lsl #2
    4984:	1d6c0129 	stfnee	f0, [ip, #-164]!
    4988:	01010000 	tsteq	r1, r0
    498c:	4f640103 	svcmi	0x00640103
    4990:	4f7a0800 	svcmi	0x007a0800
    4994:	5d010800 	stcpl	8, cr0, [r1]
    4998:	00000da0 	andeq	r0, r0, r0, lsr #27
    499c:	00227625 	eoreq	r7, r2, r5, lsr #12
    49a0:	03000100 	movweq	r0, #256	; 0x100
    49a4:	0000081b 	andeq	r0, r0, fp, lsl r8
    49a8:	29005001 	stmdbcs	r0, {r0, ip, lr}
    49ac:	001bf601 	andseq	pc, fp, r1, lsl #12
    49b0:	03160100 	tsteq	r6, #0	; 0x0
    49b4:	004f7c01 	subeq	r7, pc, r1, lsl #24
    49b8:	004f9408 	subeq	r9, pc, r8, lsl #8
    49bc:	c75d0108 	ldrbgt	r0, [sp, -r8, lsl #2]
    49c0:	2500000d 	strcs	r0, [r0, #-13]
    49c4:	000021ca 	andeq	r2, r0, sl, asr #3
    49c8:	28031501 	stmdacs	r3, {r0, r8, sl, ip}
    49cc:	0100000b 	tsteq	r0, fp
    49d0:	01290050 	qsubeq	r0, r0, r9
    49d4:	00002563 	andeq	r2, r0, r3, ror #10
    49d8:	01032801 	tsteq	r3, r1, lsl #16
    49dc:	08004f94 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, fp, lr}
    49e0:	08004fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp, lr}
    49e4:	0dee5d01 	stcleq	13, cr5, [lr, #4]!
    49e8:	c2250000 	eorgt	r0, r5, #0	; 0x0
    49ec:	0100001f 	tsteq	r0, pc, lsl r0
    49f0:	0d4c0327 	stcleq	3, cr0, [ip, #-156]
    49f4:	50010000 	andpl	r0, r1, r0
    49f8:	08012900 	stmdaeq	r1, {r8, fp, sp}
    49fc:	01000026 	tsteq	r0, r6, lsr #32
    4a00:	a801033d 	stmdage	r1, {r0, r2, r3, r4, r5, r8, r9}
    4a04:	c208004f 	andgt	r0, r8, #79	; 0x4f
    4a08:	0108004f 	tsteq	r8, pc, asr #32
    4a0c:	000e235d 	andeq	r2, lr, sp, asr r3
    4a10:	1e262500 	cfsh64ne	mvdx2, mvdx6, #0
    4a14:	3c010000 	stccc	0, cr0, [r1], {0}
    4a18:	00051e03 	andeq	r1, r5, r3, lsl #28
    4a1c:	25500100 	ldrbcs	r0, [r0, #-256]
    4a20:	00000cd1 	ldrdeq	r0, [r0], -r1
    4a24:	a9033c01 	stmdbge	r3, {r0, sl, fp, ip, sp}
    4a28:	01000000 	tsteq	r0, r0
    4a2c:	01290051 	qsubeq	r0, r1, r9
    4a30:	00002424 	andeq	r2, r0, r4, lsr #8
    4a34:	01035801 	tsteq	r3, r1, lsl #16
    4a38:	08004fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp, lr}
    4a3c:	08004fe0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, fp, lr}
    4a40:	0e585d01 	cdpeq	13, 5, cr5, cr8, cr1, {0}
    4a44:	26250000 	strtcs	r0, [r5], -r0
    4a48:	0100001e 	tsteq	r0, lr, lsl r0
    4a4c:	051e0357 	ldreq	r0, [lr, #-855]
    4a50:	50010000 	andpl	r0, r1, r0
    4a54:	000cd125 	andeq	sp, ip, r5, lsr #2
    4a58:	03570100 	cmpeq	r7, #0	; 0x0
    4a5c:	000000a9 	andeq	r0, r0, r9, lsr #1
    4a60:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    4a64:	0024f101 	eoreq	pc, r4, r1, lsl #2
    4a68:	037e0100 	cmneq	lr, #0	; 0x0
    4a6c:	004fe001 	subeq	lr, pc, r1
    4a70:	004ff808 	subeq	pc, pc, r8, lsl #16
    4a74:	9b5d0108 	blls	1744e9c <__Stack_Size+0x1744a9c>
    4a78:	2500000e 	strcs	r0, [r0, #-14]
    4a7c:	00001e26 	andeq	r1, r0, r6, lsr #28
    4a80:	1e037d01 	cdpne	13, 0, cr7, cr3, cr1, {0}
    4a84:	01000005 	tsteq	r0, r5
    4a88:	25ed2550 	strbcs	r2, [sp, #1360]!
    4a8c:	7d010000 	stcvc	0, cr0, [r1]
    4a90:	00004103 	andeq	r4, r0, r3, lsl #2
    4a94:	25510100 	ldrbcs	r0, [r1, #-256]
    4a98:	00000cd1 	ldrdeq	r0, [r0], -r1
    4a9c:	a9037d01 	stmdbge	r3, {r0, r8, sl, fp, ip, sp, lr}
    4aa0:	01000000 	tsteq	r0, r0
    4aa4:	01290052 	qsubeq	r0, r2, r9
    4aa8:	00002118 	andeq	r2, r0, r8, lsl r1
    4aac:	0103a101 	tsteq	r3, r1, lsl #2
    4ab0:	08004ff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4ab4:	08004ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4ab8:	0ed05d01 	cdpeq	13, 13, cr5, cr0, cr1, {0}
    4abc:	26250000 	strtcs	r0, [r5], -r0
    4ac0:	0100001e 	tsteq	r0, lr, lsl r0
    4ac4:	051e03a0 	ldreq	r0, [lr, #-928]
    4ac8:	50010000 	andpl	r0, r1, r0
    4acc:	0022ed25 	eoreq	lr, r2, r5, lsr #26
    4ad0:	03a00100 	moveq	r0, #0	; 0x0
    4ad4:	00000041 	andeq	r0, r0, r1, asr #32
    4ad8:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    4adc:	001f7d01 	andseq	r7, pc, r1, lsl #26
    4ae0:	03c00100 	biceq	r0, r0, #0	; 0x0
    4ae4:	004ffc01 	subeq	pc, pc, r1, lsl #24
    4ae8:	00500408 	subseq	r0, r0, r8, lsl #8
    4aec:	155d0108 	ldrbne	r0, [sp, #-264]
    4af0:	2500000f 	strcs	r0, [r0, #-15]
    4af4:	00001e26 	andeq	r1, r0, r6, lsr #28
    4af8:	1e03bf01 	cdpne	15, 0, cr11, cr3, cr1, {0}
    4afc:	01000005 	tsteq	r0, r5
    4b00:	1d0e2550 	cfstr32ne	mvfx2, [lr, #-320]
    4b04:	bf010000 	svclt	0x00010000
    4b08:	00004103 	andeq	r4, r0, r3, lsl #2
    4b0c:	1a510100 	bne	1444f14 <__Stack_Size+0x1444b14>
    4b10:	00001ef8 	strdeq	r1, [r0], -r8
    4b14:	4103bf01 	tstmi	r3, r1, lsl #30
    4b18:	cb000000 	blgt	4b20 <__Stack_Size+0x4720>
    4b1c:	0000001c 	andeq	r0, r0, ip, lsl r0
    4b20:	24cf0129 	strbcs	r0, [pc], #297	; 4b28 <__Stack_Size+0x4728>
    4b24:	dd010000 	stcle	0, cr0, [r1]
    4b28:	50040103 	andpl	r0, r4, r3, lsl #2
    4b2c:	501c0800 	andspl	r0, ip, r0, lsl #16
    4b30:	5d010800 	stcpl	8, cr0, [r1]
    4b34:	00000f58 	andeq	r0, r0, r8, asr pc
    4b38:	001e2625 	andseq	r2, lr, r5, lsr #12
    4b3c:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    4b40:	0000051e 	andeq	r0, r0, lr, lsl r5
    4b44:	7a255001 	bvc	958b50 <__Stack_Size+0x958750>
    4b48:	01000020 	tsteq	r0, r0, lsr #32
    4b4c:	004103dc 	ldrdeq	r0, [r1], #-60
    4b50:	51010000 	tstpl	r1, r0
    4b54:	000cd125 	andeq	sp, ip, r5, lsr #2
    4b58:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    4b5c:	000000a9 	andeq	r0, r0, r9, lsr #1
    4b60:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    4b64:	00235201 	eoreq	r5, r3, r1, lsl #4
    4b68:	03f90100 	mvnseq	r0, #0	; 0x0
    4b6c:	00501c01 	subseq	r1, r0, r1, lsl #24
    4b70:	00502a08 	subseq	r2, r0, r8, lsl #20
    4b74:	7f5d0108 	svcvc	0x005d0108
    4b78:	2500000f 	strcs	r0, [r0, #-15]
    4b7c:	00001e26 	andeq	r1, r0, r6, lsr #28
    4b80:	1e03f801 	cdpne	8, 0, cr15, cr3, cr1, {0}
    4b84:	01000005 	tsteq	r0, r5
    4b88:	01290050 	qsubeq	r0, r0, r9
    4b8c:	00001f4b 	andeq	r1, r0, fp, asr #30
    4b90:	01040f01 	tsteq	r4, r1, lsl #30
    4b94:	0800502c 	stmdaeq	r0, {r2, r3, r5, ip, lr}
    4b98:	08005046 	stmdaeq	r0, {r1, r2, r6, ip, lr}
    4b9c:	0fe45d01 	svceq	0x00e45d01
    4ba0:	26250000 	strtcs	r0, [r5], -r0
    4ba4:	0100001e 	tsteq	r0, lr, lsl r0
    4ba8:	051e040e 	ldreq	r0, [lr, #-1038]
    4bac:	50010000 	andpl	r0, r1, r0
    4bb0:	001cf71a 	andseq	pc, ip, sl, lsl r7
    4bb4:	040e0100 	streq	r0, [lr], #-256
    4bb8:	00000041 	andeq	r0, r0, r1, asr #32
    4bbc:	00001cde 	ldrdeq	r1, [r0], -lr
    4bc0:	00052428 	andeq	r2, r5, r8, lsr #8
    4bc4:	00502c00 	subseq	r2, r0, r0, lsl #24
    4bc8:	00503a08 	subseq	r3, r0, r8, lsl #20
    4bcc:	04150108 	ldreq	r0, [r5], #-264
    4bd0:	00053f1d 	andeq	r3, r5, sp, lsl pc
    4bd4:	05331d00 	ldreq	r1, [r3, #-3328]!
    4bd8:	2c230000 	stccs	0, cr0, [r3]
    4bdc:	3a080050 	bcc	204d24 <__Stack_Size+0x204924>
    4be0:	1f080050 	svcne	0x00080050
    4be4:	0000054b 	andeq	r0, r0, fp, asr #10
    4be8:	00001cf1 	strdeq	r1, [r0], -r1
    4bec:	19000000 	stmdbne	r0, {}
    4bf0:	00246901 	eoreq	r6, r4, r1, lsl #18
    4bf4:	042f0100 	strteq	r0, [pc], #256	; 4bfc <__Stack_Size+0x47fc>
    4bf8:	00504801 	subseq	r4, r0, r1, lsl #16
    4bfc:	0050da08 	subseq	sp, r0, r8, lsl #20
    4c00:	001d0f08 	andseq	r0, sp, r8, lsl #30
    4c04:	0010f800 	andseq	pc, r0, r0, lsl #16
    4c08:	1e262500 	cfsh64ne	mvdx2, mvdx6, #0
    4c0c:	2d010000 	stccs	0, cr0, [r1]
    4c10:	00051e04 	andeq	r1, r5, r4, lsl #28
    4c14:	1a500100 	bne	140501c <__Stack_Size+0x1404c1c>
    4c18:	00002177 	andeq	r2, r0, r7, ror r1
    4c1c:	41042d01 	tstmi	r4, r1, lsl #26
    4c20:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    4c24:	1a00001d 	bne	4ca0 <__Stack_Size+0x48a0>
    4c28:	00002415 	andeq	r2, r0, r5, lsl r4
    4c2c:	41042e01 	tstmi	r4, r1, lsl #28
    4c30:	4c000000 	stcmi	0, cr0, [r0], {0}
    4c34:	1a00001d 	bne	4cb0 <__Stack_Size+0x48b0>
    4c38:	0000261f 	andeq	r2, r0, pc, lsl r6
    4c3c:	41042e01 	tstmi	r4, r1, lsl #28
    4c40:	6a000000 	bvs	4c48 <__Stack_Size+0x4848>
    4c44:	2200001d 	andcs	r0, r0, #29	; 0x1d
    4c48:	00000558 	andeq	r0, r0, r8, asr r5
    4c4c:	08005054 	stmdaeq	r0, {r2, r4, r6, ip, lr}
    4c50:	0800508a 	stmdaeq	r0, {r1, r3, r7, ip, lr}
    4c54:	86043901 	strhi	r3, [r4], -r1, lsl #18
    4c58:	1d000010 	stcne	0, cr0, [r0, #-64]
    4c5c:	0000058a 	andeq	r0, r0, sl, lsl #11
    4c60:	00057e1d 	andeq	r7, r5, sp, lsl lr
    4c64:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    4c68:	661d0000 	ldrvs	r0, [sp], -r0
    4c6c:	23000005 	movwcs	r0, #5	; 0x5
    4c70:	08005054 	stmdaeq	r0, {r2, r4, r6, ip, lr}
    4c74:	0800508a 	stmdaeq	r0, {r1, r3, r7, ip, lr}
    4c78:	0005961f 	andeq	r9, r5, pc, lsl r6
    4c7c:	001d8800 	andseq	r8, sp, r0, lsl #16
    4c80:	05a21f00 	streq	r1, [r2, #3840]!
    4c84:	1db10000 	ldcne	0, cr0, [r1]
    4c88:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    4c8c:	00000005 	andeq	r0, r0, r5
    4c90:	05bb2200 	ldreq	r2, [fp, #512]!
    4c94:	508a0000 	addpl	r0, sl, r0
    4c98:	50be0800 	adcspl	r0, lr, r0, lsl #16
    4c9c:	3d010800 	stccc	8, cr0, [r1]
    4ca0:	0010c904 	andseq	ip, r0, r4, lsl #18
    4ca4:	05ed1d00 	strbeq	r1, [sp, #3328]!
    4ca8:	e11d0000 	tst	sp, r0
    4cac:	1d000005 	stcne	0, cr0, [r0, #-20]
    4cb0:	000005d5 	ldrdeq	r0, [r0], -r5
    4cb4:	0005c91d 	andeq	ip, r5, sp, lsl r9
    4cb8:	508a2300 	addpl	r2, sl, r0, lsl #6
    4cbc:	50be0800 	adcspl	r0, lr, r0, lsl #16
    4cc0:	f91f0800 	undefined instruction 0xf91f0800
    4cc4:	cf000005 	svcgt	0x00000005
    4cc8:	2700001d 	smladcs	r0, sp, r0, r0
    4ccc:	00000605 	andeq	r0, r0, r5, lsl #12
    4cd0:	00005201 	andeq	r5, r0, r1, lsl #4
    4cd4:	00052428 	andeq	r2, r5, r8, lsr #8
    4cd8:	0050be00 	subseq	fp, r0, r0, lsl #28
    4cdc:	0050ce08 	subseq	ip, r0, r8, lsl #28
    4ce0:	04410108 	strbeq	r0, [r1], #-264
    4ce4:	00053f1d 	andeq	r3, r5, sp, lsl pc
    4ce8:	05331d00 	ldreq	r1, [r3, #-3328]!
    4cec:	be230000 	cdplt	0, 2, cr0, cr3, cr0, {0}
    4cf0:	ce080050 	mcrgt	0, 0, r0, cr8, cr0, {2}
    4cf4:	1f080050 	svcne	0x00080050
    4cf8:	0000054b 	andeq	r0, r0, fp, asr #10
    4cfc:	00001de2 	andeq	r1, r0, r2, ror #27
    4d00:	29000000 	stmdbcs	r0, {}
    4d04:	0023b501 	eoreq	fp, r3, r1, lsl #10
    4d08:	045d0100 	ldrbeq	r0, [sp], #-256
    4d0c:	0050dc01 	subseq	sp, r0, r1, lsl #24
    4d10:	00510408 	subseq	r0, r1, r8, lsl #8
    4d14:	935d0108 	cmpls	sp, #2	; 0x2
    4d18:	25000011 	strcs	r0, [r0, #-17]
    4d1c:	00001e26 	andeq	r1, r0, r6, lsr #28
    4d20:	1e045b01 	fmacdne	d5, d4, d1
    4d24:	01000005 	tsteq	r0, r5
    4d28:	1d1a1a50 	fldsne	s2, [sl, #-320]
    4d2c:	5b010000 	blpl	44d34 <__Stack_Size+0x44934>
    4d30:	00004104 	andeq	r4, r0, r4, lsl #2
    4d34:	001df500 	andseq	pc, sp, r0, lsl #10
    4d38:	259c1a00 	ldrcs	r1, [ip, #2560]
    4d3c:	5b010000 	blpl	44d44 <__Stack_Size+0x44944>
    4d40:	00004104 	andeq	r4, r0, r4, lsl #2
    4d44:	001e0800 	andseq	r0, lr, r0, lsl #16
    4d48:	20e21a00 	rsccs	r1, r2, r0, lsl #20
    4d4c:	5c010000 	stcpl	0, cr0, [r1], {0}
    4d50:	00004104 	andeq	r4, r0, r4, lsl #2
    4d54:	001e1b00 	andseq	r1, lr, r0, lsl #22
    4d58:	1e0c2600 	cfmadd32ne	mvax0, mvfx2, mvfx12, mvfx0
    4d5c:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    4d60:	00004104 	andeq	r4, r0, r4, lsl #2
    4d64:	28530100 	ldmdacs	r3, {r8}^
    4d68:	000004d2 	ldrdeq	r0, [r0], -r2
    4d6c:	080050dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, ip, lr}
    4d70:	080050f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, ip, lr}
    4d74:	1d046701 	stcne	7, cr6, [r4, #-4]
    4d78:	00000505 	andeq	r0, r0, r5, lsl #10
    4d7c:	0004f91d 	andeq	pc, r4, sp, lsl r9
    4d80:	04ed1d00 	strbteq	r1, [sp], #3328
    4d84:	e11d0000 	tst	sp, r0
    4d88:	23000004 	movwcs	r0, #4	; 0x4
    4d8c:	080050dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, ip, lr}
    4d90:	080050f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, ip, lr}
    4d94:	00051127 	andeq	r1, r5, r7, lsr #2
    4d98:	00520100 	subseq	r0, r2, r0, lsl #2
    4d9c:	01290000 	teqeq	r9, r0
    4da0:	00001e9b 	muleq	r0, fp, lr
    4da4:	01048f01 	tsteq	r4, r1, lsl #30
    4da8:	08005104 	stmdaeq	r0, {r2, r8, ip, lr}
    4dac:	08005126 	stmdaeq	r0, {r1, r2, r5, r8, ip, lr}
    4db0:	12205d01 	eorne	r5, r0, #64	; 0x40
    4db4:	26250000 	strtcs	r0, [r5], -r0
    4db8:	0100001e 	tsteq	r0, lr, lsl r0
    4dbc:	051e048d 	ldreq	r0, [lr, #-1165]
    4dc0:	50010000 	andpl	r0, r1, r0
    4dc4:	001d1a1a 	andseq	r1, sp, sl, lsl sl
    4dc8:	048d0100 	streq	r0, [sp], #256
    4dcc:	00000041 	andeq	r0, r0, r1, asr #32
    4dd0:	00001e2e 	andeq	r1, r0, lr, lsr #28
    4dd4:	00259c1a 	eoreq	r9, r5, sl, lsl ip
    4dd8:	048e0100 	streq	r0, [lr], #256
    4ddc:	00000041 	andeq	r0, r0, r1, asr #32
    4de0:	00001e41 	andeq	r1, r0, r1, asr #28
    4de4:	0020e21a 	eoreq	lr, r0, sl, lsl r2
    4de8:	048e0100 	streq	r0, [lr], #256
    4dec:	00000041 	andeq	r0, r0, r1, asr #32
    4df0:	00001e54 	andeq	r1, r0, r4, asr lr
    4df4:	0004d228 	andeq	sp, r4, r8, lsr #4
    4df8:	00510400 	subseq	r0, r1, r0, lsl #8
    4dfc:	00511a08 	subseq	r1, r1, r8, lsl #20
    4e00:	04970108 	ldreq	r0, [r7], #264
    4e04:	0005051d 	andeq	r0, r5, sp, lsl r5
    4e08:	04f91d00 	ldrbteq	r1, [r9], #3328
    4e0c:	ed1d0000 	ldc	0, cr0, [sp]
    4e10:	1d000004 	stcne	0, cr0, [r0, #-16]
    4e14:	000004e1 	andeq	r0, r0, r1, ror #9
    4e18:	00510423 	subseq	r0, r1, r3, lsr #8
    4e1c:	00511a08 	subseq	r1, r1, r8, lsl #20
    4e20:	05112708 	ldreq	r2, [r1, #-1800]
    4e24:	52010000 	andpl	r0, r1, #0	; 0x0
    4e28:	2a000000 	bcs	4e30 <__Stack_Size+0x4a30>
    4e2c:	000004d2 	ldrdeq	r0, [r0], -r2
    4e30:	08005128 	stmdaeq	r0, {r3, r5, r8, ip, lr}
    4e34:	08005140 	stmdaeq	r0, {r6, r8, ip, lr}
    4e38:	125b5d01 	subsne	r5, fp, #64	; 0x40
    4e3c:	e12b0000 	teq	fp, r0
    4e40:	01000004 	tsteq	r0, r4
    4e44:	04ed2c50 	strbteq	r2, [sp], #3152
    4e48:	1e670000 	cdpne	0, 6, cr0, cr7, cr0, {0}
    4e4c:	f92c0000 	undefined instruction 0xf92c0000
    4e50:	7a000004 	bvc	4e68 <__Stack_Size+0x4a68>
    4e54:	2b00001e 	blcs	4ed4 <__Stack_Size+0x4ad4>
    4e58:	00000505 	andeq	r0, r0, r5, lsl #10
    4e5c:	11275301 	teqne	r7, r1, lsl #6
    4e60:	01000005 	tsteq	r0, r5
    4e64:	01290052 	qsubeq	r0, r2, r9
    4e68:	00002659 	andeq	r2, r0, r9, asr r6
    4e6c:	0104d701 	tsteq	r4, r1, lsl #14
    4e70:	08005140 	stmdaeq	r0, {r6, r8, ip, lr}
    4e74:	08005146 	stmdaeq	r0, {r1, r2, r6, r8, ip, lr}
    4e78:	129e5d01 	addsne	r5, lr, #64	; 0x40
    4e7c:	26250000 	strtcs	r0, [r5], -r0
    4e80:	0100001e 	tsteq	r0, lr, lsl r0
    4e84:	051e04d6 	ldreq	r0, [lr, #-1238]
    4e88:	50010000 	andpl	r0, r1, r0
    4e8c:	00237f25 	eoreq	r7, r3, r5, lsr #30
    4e90:	04d60100 	ldrbeq	r0, [r6], #256
    4e94:	00000041 	andeq	r0, r0, r1, asr #32
    4e98:	b4255101 	strtlt	r5, [r5], #-257
    4e9c:	01000020 	tsteq	r0, r0, lsr #32
    4ea0:	004104d6 	ldrdeq	r0, [r1], #-70
    4ea4:	52010000 	andpl	r0, r1, #0	; 0x0
    4ea8:	11012900 	tstne	r1, r0, lsl #18
    4eac:	01000022 	tsteq	r0, r2, lsr #32
    4eb0:	480104f3 	stmdami	r1, {r0, r1, r4, r5, r6, r7, sl}
    4eb4:	58080051 	stmdapl	r8, {r0, r4, r6}
    4eb8:	01080051 	qaddeq	r0, r1, r8
    4ebc:	0012e55d 	andseq	lr, r2, sp, asr r5
    4ec0:	1e262500 	cfsh64ne	mvdx2, mvdx6, #0
    4ec4:	f2010000 	vhadd.s8	d0, d1, d0
    4ec8:	00051e04 	andeq	r1, r5, r4, lsl #28
    4ecc:	1a500100 	bne	14052d4 <__Stack_Size+0x1404ed4>
    4ed0:	000021e6 	andeq	r2, r0, r6, ror #3
    4ed4:	4104f201 	tstpmi	r4, r1, lsl #4
    4ed8:	8d000000 	stchi	0, cr0, [r0]
    4edc:	1b00001e 	blne	4f5c <__Stack_Size+0x4b5c>
    4ee0:	00001e7c 	andeq	r1, r0, ip, ror lr
    4ee4:	4104f401 	tstpmi	r4, r1, lsl #8
    4ee8:	a0000000 	andge	r0, r0, r0
    4eec:	0000001e 	andeq	r0, r0, lr, lsl r0
    4ef0:	0005242a 	andeq	r2, r5, sl, lsr #8
    4ef4:	00515800 	subseq	r5, r1, r0, lsl #16
    4ef8:	00516808 	subseq	r6, r1, r8, lsl #16
    4efc:	125d0108 	subsne	r0, sp, #2	; 0x2
    4f00:	2b000013 	blcs	4f54 <__Stack_Size+0x4b54>
    4f04:	00000533 	andeq	r0, r0, r3, lsr r5
    4f08:	3f2c5001 	svccc	0x002c5001
    4f0c:	be000005 	cdplt	0, 0, cr0, cr0, cr5, {0}
    4f10:	1f00001e 	svcne	0x0000001e
    4f14:	0000054b 	andeq	r0, r0, fp, asr #10
    4f18:	00001ed1 	ldrdeq	r1, [r0], -r1
    4f1c:	f6011900 	undefined instruction 0xf6011900
    4f20:	01000021 	tsteq	r0, r1, lsr #32
    4f24:	68010547 	stmdavs	r1, {r0, r1, r2, r6, r8, sl}
    4f28:	ae080051 	mcrge	0, 0, r0, cr8, cr1, {2}
    4f2c:	ef080051 	svc	0x00080051
    4f30:	9500001e 	strls	r0, [r0, #-30]
    4f34:	25000013 	strcs	r0, [r0, #-19]
    4f38:	00001e26 	andeq	r1, r0, r6, lsr #28
    4f3c:	1e054501 	cfsh32ne	mvfx4, mvfx5, #1
    4f40:	01000005 	tsteq	r0, r5
    4f44:	20881a50 	addcs	r1, r8, r0, asr sl
    4f48:	45010000 	strmi	r0, [r1]
    4f4c:	00004105 	andeq	r4, r0, r5, lsl #2
    4f50:	001f0e00 	andseq	r0, pc, r0, lsl #28
    4f54:	1ddc1a00 	fldsne	s3, [ip]
    4f58:	46010000 	strmi	r0, [r1], -r0
    4f5c:	00004105 	andeq	r4, r0, r5, lsl #2
    4f60:	001f2100 	andseq	r2, pc, r0, lsl #2
    4f64:	1e3c2500 	cfabs32ne	mvfx2, mvfx12
    4f68:	46010000 	strmi	r0, [r1], -r0
    4f6c:	00004105 	andeq	r4, r0, r5, lsl #2
    4f70:	1b530100 	blne	14c5378 <__Stack_Size+0x14c4f78>
    4f74:	00001e0c 	andeq	r1, r0, ip, lsl #28
    4f78:	41054801 	tstmi	r5, r1, lsl #16
    4f7c:	34000000 	strcc	r0, [r0]
    4f80:	2600001f 	undefined
    4f84:	000022fd 	strdeq	r2, [r0], -sp
    4f88:	41054901 	tstmi	r5, r1, lsl #18
    4f8c:	01000000 	tsteq	r0, r0
    4f90:	1fd52654 	svcne	0x00d52654
    4f94:	4a010000 	bmi	44f9c <__Stack_Size+0x44b9c>
    4f98:	00004105 	andeq	r4, r0, r5, lsl #2
    4f9c:	00520100 	subseq	r0, r2, r0, lsl #2
    4fa0:	24fe0129 	ldrbtcs	r0, [lr], #297
    4fa4:	80010000 	andhi	r0, r1, r0
    4fa8:	51b00105 	lslspl	r0, r5, #2
    4fac:	51c00800 	bicpl	r0, r0, r0, lsl #16
    4fb0:	5d010800 	stcpl	8, cr0, [r1]
    4fb4:	000013dc 	ldrdeq	r1, [r0], -ip
    4fb8:	001e2625 	andseq	r2, lr, r5, lsr #12
    4fbc:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 4ec4 <__Stack_Size+0x4ac4>
    4fc0:	0000051e 	andeq	r0, r0, lr, lsl r5
    4fc4:	2b1a5001 	blcs	698fd0 <__Stack_Size+0x698bd0>
    4fc8:	0100001e 	tsteq	r0, lr, lsl r0
    4fcc:	0041057f 	subeq	r0, r1, pc, ror r5
    4fd0:	1f520000 	svcne	0x00520000
    4fd4:	fd1b0000 	ldc2	0, cr0, [fp]
    4fd8:	01000022 	tsteq	r0, r2, lsr #32
    4fdc:	00410581 	subeq	r0, r1, r1, lsl #11
    4fe0:	1f650000 	svcne	0x00650000
    4fe4:	29000000 	stmdbcs	r0, {}
    4fe8:	001d5801 	andseq	r5, sp, r1, lsl #16
    4fec:	05a20100 	streq	r0, [r2, #256]!
    4ff0:	0051c001 	subseq	ip, r1, r1
    4ff4:	0051d408 	subseq	sp, r1, r8, lsl #8
    4ff8:	215d0108 	cmpcs	sp, r8, lsl #2
    4ffc:	25000014 	strcs	r0, [r0, #-20]
    5000:	00001e26 	andeq	r1, r0, r6, lsr #28
    5004:	1e05a101 	mvfnes	f2, f1
    5008:	01000005 	tsteq	r0, r5
    500c:	1e2b2550 	mcrne	5, 1, r2, cr11, cr0, {2}
    5010:	a1010000 	tstge	r1, r0
    5014:	00004105 	andeq	r4, r0, r5, lsl #2
    5018:	1b510100 	blne	1445420 <__Stack_Size+0x1445020>
    501c:	000022fd 	strdeq	r2, [r0], -sp
    5020:	4105a301 	tstmi	r5, r1, lsl #6
    5024:	83000000 	movwhi	r0, #0	; 0x0
    5028:	0000001f 	andeq	r0, r0, pc, lsl r0
    502c:	25f40129 	ldrbcs	r0, [r4, #297]!
    5030:	c4010000 	strgt	r0, [r1]
    5034:	51d40105 	bicspl	r0, r4, r5, lsl #2
    5038:	51e40800 	mvnpl	r0, r0, lsl #16
    503c:	5d010800 	stcpl	8, cr0, [r1]
    5040:	00001468 	andeq	r1, r0, r8, ror #8
    5044:	001e2625 	andseq	r2, lr, r5, lsr #12
    5048:	05c30100 	strbeq	r0, [r3, #256]
    504c:	0000051e 	andeq	r0, r0, lr, lsl r5
    5050:	2b1a5001 	blcs	69905c <__Stack_Size+0x698c5c>
    5054:	0100001e 	tsteq	r0, lr, lsl r0
    5058:	004105c3 	subeq	r0, r1, r3, asr #11
    505c:	1fa10000 	svcne	0x00a10000
    5060:	061b0000 	ldreq	r0, [fp], -r0
    5064:	01000023 	tsteq	r0, r3, lsr #32
    5068:	004105c5 	subeq	r0, r1, r5, asr #11
    506c:	1fb40000 	svcne	0x00b40000
    5070:	29000000 	stmdbcs	r0, {}
    5074:	00225301 	eoreq	r5, r2, r1, lsl #6
    5078:	05e60100 	strbeq	r0, [r6, #256]!
    507c:	0051e401 	subseq	lr, r1, r1, lsl #8
    5080:	0051f808 	subseq	pc, r1, r8, lsl #16
    5084:	ad5d0108 	ldfgee	f0, [sp, #-32]
    5088:	25000014 	strcs	r0, [r0, #-20]
    508c:	00001e26 	andeq	r1, r0, r6, lsr #28
    5090:	1e05e501 	cfsh32ne	mvfx14, mvfx5, #1
    5094:	01000005 	tsteq	r0, r5
    5098:	1e2b2550 	mcrne	5, 1, r2, cr11, cr0, {2}
    509c:	e5010000 	str	r0, [r1]
    50a0:	00004105 	andeq	r4, r0, r5, lsl #2
    50a4:	1b510100 	blne	14454ac <__Stack_Size+0x14450ac>
    50a8:	00002306 	andeq	r2, r0, r6, lsl #6
    50ac:	4105e701 	tstmi	r5, r1, lsl #14
    50b0:	d2000000 	andle	r0, r0, #0	; 0x0
    50b4:	0000001f 	andeq	r0, r0, pc, lsl r0
    50b8:	1f8b0129 	svcne	0x008b0129
    50bc:	03010000 	movweq	r0, #4096	; 0x1000
    50c0:	51f80106 	mvnspl	r0, r6, lsl #2
    50c4:	52120800 	andspl	r0, r2, #0	; 0x0
    50c8:	5d010800 	stcpl	8, cr0, [r1]
    50cc:	000014e2 	andeq	r1, r0, r2, ror #9
    50d0:	001e2625 	andseq	r2, lr, r5, lsr #12
    50d4:	06020100 	streq	r0, [r2], -r0, lsl #2
    50d8:	0000051e 	andeq	r0, r0, lr, lsl r5
    50dc:	d1255001 	teqle	r5, r1
    50e0:	0100000c 	tsteq	r0, ip
    50e4:	00a90602 	adceq	r0, r9, r2, lsl #12
    50e8:	51010000 	tstpl	r1, r0
    50ec:	1b012900 	blne	4f4f4 <__Stack_Size+0x4f0f4>
    50f0:	01000023 	tsteq	r0, r3, lsr #32
    50f4:	1401061e 	strne	r0, [r1], #-1566
    50f8:	2e080052 	mcrcs	0, 0, r0, cr8, cr2, {2}
    50fc:	01080052 	qaddeq	r0, r2, r8
    5100:	0015175d 	andseq	r1, r5, sp, asr r7
    5104:	1e262500 	cfsh64ne	mvdx2, mvdx6, #0
    5108:	1d010000 	stcne	0, cr0, [r1]
    510c:	00051e06 	andeq	r1, r5, r6, lsl #28
    5110:	25500100 	ldrbcs	r0, [r0, #-256]
    5114:	00000cd1 	ldrdeq	r0, [r0], -r1
    5118:	a9061d01 	stmdbge	r6, {r0, r8, sl, fp, ip}
    511c:	01000000 	tsteq	r0, r0
    5120:	01290051 	qsubeq	r0, r1, r9
    5124:	00001da0 	andeq	r1, r0, r0, lsr #27
    5128:	01063a01 	tsteq	r6, r1, lsl #20
    512c:	08005230 	stmdaeq	r0, {r4, r5, r9, ip, lr}
    5130:	0800524a 	stmdaeq	r0, {r1, r3, r6, r9, ip, lr}
    5134:	154c5d01 	strbne	r5, [ip, #-3329]
    5138:	26250000 	strtcs	r0, [r5], -r0
    513c:	0100001e 	tsteq	r0, lr, lsl r0
    5140:	051e0639 	ldreq	r0, [lr, #-1593]
    5144:	50010000 	andpl	r0, r1, r0
    5148:	000cd125 	andeq	sp, ip, r5, lsr #2
    514c:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    5150:	000000a9 	andeq	r0, r0, r9, lsr #1
    5154:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5158:	00232901 	eoreq	r2, r3, r1, lsl #18
    515c:	06560100 	ldrbeq	r0, [r6], -r0, lsl #2
    5160:	00524c01 	subseq	r4, r2, r1, lsl #24
    5164:	00526608 	subseq	r6, r2, r8, lsl #12
    5168:	815d0108 	cmphi	sp, r8, lsl #2
    516c:	25000015 	strcs	r0, [r0, #-21]
    5170:	00001e26 	andeq	r1, r0, r6, lsr #28
    5174:	1e065501 	cfsh32ne	mvfx5, mvfx6, #1
    5178:	01000005 	tsteq	r0, r5
    517c:	0cd12550 	cfldr64eq	mvdx2, [r1], {80}
    5180:	55010000 	strpl	r0, [r1]
    5184:	0000a906 	andeq	sl, r0, r6, lsl #18
    5188:	00510100 	subseq	r0, r1, r0, lsl #2
    518c:	1dc70129 	stfnee	f0, [r7, #164]
    5190:	75010000 	strvc	r0, [r1]
    5194:	52680106 	rsbpl	r0, r8, #-2147483647	; 0x80000001
    5198:	52780800 	rsbspl	r0, r8, #0	; 0x0
    519c:	5d010800 	stcpl	8, cr0, [r1]
    51a0:	000015c8 	andeq	r1, r0, r8, asr #11
    51a4:	001e2625 	andseq	r2, lr, r5, lsr #12
    51a8:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    51ac:	0000051e 	andeq	r0, r0, lr, lsl r5
    51b0:	711a5001 	tstvc	sl, r1
    51b4:	0100001c 	tsteq	r0, ip, lsl r0
    51b8:	00410674 	subeq	r0, r1, r4, ror r6
    51bc:	1ff00000 	svcne	0x00f00000	; IMB
    51c0:	fd1b0000 	ldc2	0, cr0, [fp]
    51c4:	01000022 	tsteq	r0, r2, lsr #32
    51c8:	00410676 	subeq	r0, r1, r6, ror r6
    51cc:	20030000 	andcs	r0, r3, r0
    51d0:	29000000 	stmdbcs	r0, {}
    51d4:	001d4301 	andseq	r4, sp, r1, lsl #6
    51d8:	06960100 	ldreq	r0, [r6], r0, lsl #2
    51dc:	00527801 	subseq	r7, r2, r1, lsl #16
    51e0:	00528c08 	subseq	r8, r2, r8, lsl #24
    51e4:	0d5d0108 	ldfeqe	f0, [sp, #-32]
    51e8:	25000016 	strcs	r0, [r0, #-22]
    51ec:	00001e26 	andeq	r1, r0, r6, lsr #28
    51f0:	1e069501 	cfsh32ne	mvfx9, mvfx6, #1
    51f4:	01000005 	tsteq	r0, r5
    51f8:	1c712550 	cfldr64ne	mvdx2, [r1], #-320
    51fc:	95010000 	strls	r0, [r1]
    5200:	00004106 	andeq	r4, r0, r6, lsl #2
    5204:	1b510100 	blne	144560c <__Stack_Size+0x144520c>
    5208:	000022fd 	strdeq	r2, [r0], -sp
    520c:	41069701 	tstmi	r6, r1, lsl #14
    5210:	21000000 	tstcs	r0, r0
    5214:	00000020 	andeq	r0, r0, r0, lsr #32
    5218:	1ca00129 	stfnes	f0, [r0], #164
    521c:	b7010000 	strlt	r0, [r1, -r0]
    5220:	528c0106 	addpl	r0, ip, #-2147483647	; 0x80000001
    5224:	529c0800 	addspl	r0, ip, #0	; 0x0
    5228:	5d010800 	stcpl	8, cr0, [r1]
    522c:	00001654 	andeq	r1, r0, r4, asr r6
    5230:	001e2625 	andseq	r2, lr, r5, lsr #12
    5234:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    5238:	0000051e 	andeq	r0, r0, lr, lsl r5
    523c:	711a5001 	tstvc	sl, r1
    5240:	0100001c 	tsteq	r0, ip, lsl r0
    5244:	004106b6 	strheq	r0, [r1], #-102
    5248:	203f0000 	eorscs	r0, pc, r0
    524c:	061b0000 	ldreq	r0, [fp], -r0
    5250:	01000023 	tsteq	r0, r3, lsr #32
    5254:	004106b8 	strheq	r0, [r1], #-104
    5258:	20520000 	subscs	r0, r2, r0
    525c:	29000000 	stmdbcs	r0, {}
    5260:	001c0701 	andseq	r0, ip, r1, lsl #14
    5264:	06d80100 	ldrbeq	r0, [r8], r0, lsl #2
    5268:	00529c01 	subseq	r9, r2, r1, lsl #24
    526c:	0052b008 	subseq	fp, r2, r8
    5270:	995d0108 	ldmdbls	sp, {r3, r8}^
    5274:	25000016 	strcs	r0, [r0, #-22]
    5278:	00001e26 	andeq	r1, r0, r6, lsr #28
    527c:	1e06d701 	cdpne	7, 0, cr13, cr6, cr1, {0}
    5280:	01000005 	tsteq	r0, r5
    5284:	1c712550 	cfldr64ne	mvdx2, [r1], #-320
    5288:	d7010000 	strle	r0, [r1, -r0]
    528c:	00004106 	andeq	r4, r0, r6, lsl #2
    5290:	1b510100 	blne	1445698 <__Stack_Size+0x1445298>
    5294:	00002306 	andeq	r2, r0, r6, lsl #6
    5298:	4106d901 	tstmi	r6, r1, lsl #18
    529c:	70000000 	andvc	r0, r0, r0
    52a0:	00000020 	andeq	r0, r0, r0, lsr #32
    52a4:	229b0129 	addscs	r0, fp, #1073741834	; 0x4000000a
    52a8:	f8010000 	undefined instruction 0xf8010000
    52ac:	52b00106 	adcspl	r0, r0, #-2147483647	; 0x80000001
    52b0:	52c00800 	sbcpl	r0, r0, #0	; 0x0
    52b4:	5d010800 	stcpl	8, cr0, [r1]
    52b8:	000016e0 	andeq	r1, r0, r0, ror #13
    52bc:	001e2625 	andseq	r2, lr, r5, lsr #12
    52c0:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    52c4:	0000051e 	andeq	r0, r0, lr, lsl r5
    52c8:	d21a5001 	andsle	r5, sl, #1	; 0x1
    52cc:	0100001c 	tsteq	r0, ip, lsl r0
    52d0:	004106f7 	strdeq	r0, [r1], #-103
    52d4:	208e0000 	addcs	r0, lr, r0
    52d8:	fd1b0000 	ldc2	0, cr0, [fp]
    52dc:	01000022 	tsteq	r0, r2, lsr #32
    52e0:	004106f9 	strdeq	r0, [r1], #-105
    52e4:	20a10000 	adccs	r0, r1, r0
    52e8:	29000000 	stmdbcs	r0, {}
    52ec:	001ff201 	andseq	pc, pc, r1, lsl #4
    52f0:	07190100 	ldreq	r0, [r9, -r0, lsl #2]
    52f4:	0052c001 	subseq	ip, r2, r1
    52f8:	0052d408 	subseq	sp, r2, r8, lsl #8
    52fc:	255d0108 	ldrbcs	r0, [sp, #-264]
    5300:	25000017 	strcs	r0, [r0, #-23]
    5304:	00001e26 	andeq	r1, r0, r6, lsr #28
    5308:	1e071801 	cdpne	8, 0, cr1, cr7, cr1, {0}
    530c:	01000005 	tsteq	r0, r5
    5310:	1cd22550 	cfldr64ne	mvdx2, [r2], {80}
    5314:	18010000 	stmdane	r1, {}
    5318:	00004107 	andeq	r4, r0, r7, lsl #2
    531c:	1b510100 	blne	1445724 <__Stack_Size+0x1445324>
    5320:	000022fd 	strdeq	r2, [r0], -sp
    5324:	41071a01 	tstmi	r7, r1, lsl #20
    5328:	bf000000 	svclt	0x00000000
    532c:	00000020 	andeq	r0, r0, r0, lsr #32
    5330:	1e140129 	mufnesp	f0, f4, #1.0
    5334:	3a010000 	bcc	4533c <__Stack_Size+0x44f3c>
    5338:	52d40107 	sbcspl	r0, r4, #-1073741823	; 0xc0000001
    533c:	52e40800 	rscpl	r0, r4, #0	; 0x0
    5340:	5d010800 	stcpl	8, cr0, [r1]
    5344:	0000176c 	andeq	r1, r0, ip, ror #14
    5348:	001e2625 	andseq	r2, lr, r5, lsr #12
    534c:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    5350:	0000051e 	andeq	r0, r0, lr, lsl r5
    5354:	d21a5001 	andsle	r5, sl, #1	; 0x1
    5358:	0100001c 	tsteq	r0, ip, lsl r0
    535c:	00410739 	subeq	r0, r1, r9, lsr r7
    5360:	20dd0000 	sbcscs	r0, sp, r0
    5364:	061b0000 	ldreq	r0, [fp], -r0
    5368:	01000023 	tsteq	r0, r3, lsr #32
    536c:	0041073b 	subeq	r0, r1, fp, lsr r7
    5370:	20f00000 	rscscs	r0, r0, r0
    5374:	29000000 	stmdbcs	r0, {}
    5378:	001bce01 	andseq	ip, fp, r1, lsl #28
    537c:	075b0100 	ldrbeq	r0, [fp, -r0, lsl #2]
    5380:	0052e401 	subseq	lr, r2, r1, lsl #8
    5384:	0052f808 	subseq	pc, r2, r8, lsl #16
    5388:	b15d0108 	cmplt	sp, r8, lsl #2
    538c:	25000017 	strcs	r0, [r0, #-23]
    5390:	00001e26 	andeq	r1, r0, r6, lsr #28
    5394:	1e075a01 	fmacsne	s10, s14, s2
    5398:	01000005 	tsteq	r0, r5
    539c:	1cd22550 	cfldr64ne	mvdx2, [r2], {80}
    53a0:	5a010000 	bpl	453a8 <__Stack_Size+0x44fa8>
    53a4:	00004107 	andeq	r4, r0, r7, lsl #2
    53a8:	1b510100 	blne	14457b0 <__Stack_Size+0x14453b0>
    53ac:	00002306 	andeq	r2, r0, r6, lsl #6
    53b0:	41075c01 	tstmi	r7, r1, lsl #24
    53b4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    53b8:	00000021 	andeq	r0, r0, r1, lsr #32
    53bc:	25760129 	ldrbcs	r0, [r6, #-297]!
    53c0:	7c010000 	stcvc	0, cr0, [r1], {0}
    53c4:	52f80107 	rscspl	r0, r8, #-1073741823	; 0xc0000001
    53c8:	53080800 	movwpl	r0, #34816	; 0x8800
    53cc:	5d010800 	stcpl	8, cr0, [r1]
    53d0:	000017f8 	strdeq	r1, [r0], -r8
    53d4:	001e2625 	andseq	r2, lr, r5, lsr #12
    53d8:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    53dc:	0000051e 	andeq	r0, r0, lr, lsl r5
    53e0:	a81a5001 	ldmdage	sl, {r0, ip, lr}
    53e4:	01000020 	tsteq	r0, r0, lsr #32
    53e8:	0041077b 	subeq	r0, r1, fp, ror r7
    53ec:	212c0000 	teqcs	ip, r0
    53f0:	fd1b0000 	ldc2	0, cr0, [fp]
    53f4:	01000022 	tsteq	r0, r2, lsr #32
    53f8:	0041077d 	subeq	r0, r1, sp, ror r7
    53fc:	213f0000 	teqcs	pc, r0
    5400:	29000000 	stmdbcs	r0, {}
    5404:	00245901 	eoreq	r5, r4, r1, lsl #18
    5408:	079c0100 	ldreq	r0, [ip, r0, lsl #2]
    540c:	00530801 	subseq	r0, r3, r1, lsl #16
    5410:	00531808 	subseq	r1, r3, r8, lsl #16
    5414:	3d5d0108 	ldfcce	f0, [sp, #-32]
    5418:	25000018 	strcs	r0, [r0, #-24]
    541c:	00001e26 	andeq	r1, r0, r6, lsr #28
    5420:	1e079b01 	fmacdne	d9, d7, d1
    5424:	01000005 	tsteq	r0, r5
    5428:	20a82550 	adccs	r2, r8, r0, asr r5
    542c:	9b010000 	blls	45434 <__Stack_Size+0x45034>
    5430:	00004107 	andeq	r4, r0, r7, lsl #2
    5434:	1b510100 	blne	144583c <__Stack_Size+0x144543c>
    5438:	000022fd 	strdeq	r2, [r0], -sp
    543c:	41079d01 	tstmi	r7, r1, lsl #26
    5440:	5d000000 	stcpl	0, cr0, [r0]
    5444:	00000021 	andeq	r0, r0, r1, lsr #32
    5448:	22370129 	eorscs	r0, r7, #1073741834	; 0x4000000a
    544c:	bc010000 	stclt	0, cr0, [r1], {0}
    5450:	53180107 	tstpl	r8, #-1073741823	; 0xc0000001
    5454:	53280800 	teqpl	r8, #0	; 0x0
    5458:	5d010800 	stcpl	8, cr0, [r1]
    545c:	00001884 	andeq	r1, r0, r4, lsl #17
    5460:	001e2625 	andseq	r2, lr, r5, lsr #12
    5464:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    5468:	0000051e 	andeq	r0, r0, lr, lsl r5
    546c:	a81a5001 	ldmdage	sl, {r0, ip, lr}
    5470:	01000020 	tsteq	r0, r0, lsr #32
    5474:	004107bb 	strheq	r0, [r1], #-123
    5478:	217b0000 	cmncs	fp, r0
    547c:	061b0000 	ldreq	r0, [fp], -r0
    5480:	01000023 	tsteq	r0, r3, lsr #32
    5484:	004107bd 	strheq	r0, [r1], #-125
    5488:	218e0000 	orrcs	r0, lr, r0
    548c:	29000000 	stmdbcs	r0, {}
    5490:	001f3b01 	andseq	r3, pc, r1, lsl #22
    5494:	07dc0100 	ldrbeq	r0, [ip, r0, lsl #2]
    5498:	00532801 	subseq	r2, r3, r1, lsl #16
    549c:	00533808 	subseq	r3, r3, r8, lsl #16
    54a0:	c95d0108 	ldmdbgt	sp, {r3, r8}^
    54a4:	25000018 	strcs	r0, [r0, #-24]
    54a8:	00001e26 	andeq	r1, r0, r6, lsr #28
    54ac:	1e07db01 	fmacdne	d13, d7, d1
    54b0:	01000005 	tsteq	r0, r5
    54b4:	20a82550 	adccs	r2, r8, r0, asr r5
    54b8:	db010000 	blle	454c0 <__Stack_Size+0x450c0>
    54bc:	00004107 	andeq	r4, r0, r7, lsl #2
    54c0:	1b510100 	blne	14458c8 <__Stack_Size+0x14454c8>
    54c4:	00002306 	andeq	r2, r0, r6, lsl #6
    54c8:	4107dd01 	tstmi	r7, r1, lsl #26
    54cc:	ac000000 	stcge	0, cr0, [r0], {0}
    54d0:	00000021 	andeq	r0, r0, r1, lsr #32
    54d4:	1be00129 	blne	ff805980 <SCS_BASE+0x1f7f7980>
    54d8:	fc010000 	stc2	0, cr0, [r1], {0}
    54dc:	53380107 	teqpl	r8, #-1073741823	; 0xc0000001
    54e0:	53480800 	movtpl	r0, #34816	; 0x8800
    54e4:	5d010800 	stcpl	8, cr0, [r1]
    54e8:	00001910 	andeq	r1, r0, r0, lsl r9
    54ec:	001e2625 	andseq	r2, lr, r5, lsr #12
    54f0:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    54f4:	0000051e 	andeq	r0, r0, lr, lsl r5
    54f8:	911a5001 	tstls	sl, r1
    54fc:	0100001c 	tsteq	r0, ip, lsl r0
    5500:	004107fb 	strdeq	r0, [r1], #-123
    5504:	21ca0000 	biccs	r0, sl, r0
    5508:	d51b0000 	ldrle	r0, [fp]
    550c:	0100001f 	tsteq	r0, pc, lsl r0
    5510:	004107fd 	strdeq	r0, [r1], #-125
    5514:	21dd0000 	bicscs	r0, sp, r0
    5518:	29000000 	stmdbcs	r0, {}
    551c:	0022cc01 	eoreq	ip, r2, r1, lsl #24
    5520:	08190100 	ldmdaeq	r9, {r8}
    5524:	00534801 	subseq	r4, r3, r1, lsl #16
    5528:	00535808 	subseq	r5, r3, r8, lsl #16
    552c:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    5530:	25000019 	strcs	r0, [r0, #-25]
    5534:	00001e26 	andeq	r1, r0, r6, lsr #28
    5538:	1e081801 	cdpne	8, 0, cr1, cr8, cr1, {0}
    553c:	01000005 	tsteq	r0, r5
    5540:	21671a50 	cmncs	r7, r0, asr sl
    5544:	18010000 	stmdane	r1, {}
    5548:	00004108 	andeq	r4, r0, r8, lsl #2
    554c:	0021fb00 	eoreq	pc, r1, r0, lsl #22
    5550:	1fd51b00 	svcne	0x00d51b00
    5554:	1a010000 	bne	4555c <__Stack_Size+0x4515c>
    5558:	00004108 	andeq	r4, r0, r8, lsl #2
    555c:	00220e00 	eoreq	r0, r2, r0, lsl #28
    5560:	01290000 	teqeq	r9, r0
    5564:	0000266d 	andeq	r2, r0, sp, ror #12
    5568:	01083701 	tsteq	r8, r1, lsl #14
    556c:	08005358 	stmdaeq	r0, {r3, r4, r6, r8, r9, ip, lr}
    5570:	0800536c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, ip, lr}
    5574:	199c5d01 	ldmibne	ip, {r0, r8, sl, fp, ip, lr}
    5578:	26250000 	strtcs	r0, [r5], -r0
    557c:	0100001e 	tsteq	r0, lr, lsl r0
    5580:	051e0836 	ldreq	r0, [lr, #-2102]
    5584:	50010000 	andpl	r0, r1, r0
    5588:	001c9125 	andseq	r9, ip, r5, lsr #2
    558c:	08360100 	ldmdaeq	r6!, {r8}
    5590:	00000041 	andeq	r0, r0, r1, asr #32
    5594:	d51b5101 	ldrle	r5, [fp, #-257]
    5598:	0100001f 	tsteq	r0, pc, lsl r0
    559c:	00410838 	subeq	r0, r1, r8, lsr r8
    55a0:	222c0000 	eorcs	r0, ip, #0	; 0x0
    55a4:	29000000 	stmdbcs	r0, {}
    55a8:	00253601 	eoreq	r3, r5, r1, lsl #12
    55ac:	08540100 	ldmdaeq	r4, {r8}^
    55b0:	00536c01 	subseq	r6, r3, r1, lsl #24
    55b4:	00538008 	subseq	r8, r3, r8
    55b8:	e15d0108 	cmp	sp, r8, lsl #2
    55bc:	25000019 	strcs	r0, [r0, #-25]
    55c0:	00001e26 	andeq	r1, r0, r6, lsr #28
    55c4:	1e085301 	cdpne	3, 0, cr5, cr8, cr1, {0}
    55c8:	01000005 	tsteq	r0, r5
    55cc:	21672550 	cmncs	r7, r0, asr r5
    55d0:	53010000 	movwpl	r0, #4096	; 0x1000
    55d4:	00004108 	andeq	r4, r0, r8, lsl #2
    55d8:	1b510100 	blne	14459e0 <__Stack_Size+0x14455e0>
    55dc:	00001fd5 	ldrdeq	r1, [r0], -r5
    55e0:	41085501 	tstmi	r8, r1, lsl #10
    55e4:	4a000000 	bmi	55ec <__Stack_Size+0x51ec>
    55e8:	00000022 	andeq	r0, r0, r2, lsr #32
    55ec:	25860129 	strcs	r0, [r6, #297]
    55f0:	72010000 	andvc	r0, r1, #0	; 0x0
    55f4:	53800108 	orrpl	r0, r0, #2	; 0x2
    55f8:	53940800 	orrspl	r0, r4, #0	; 0x0
    55fc:	5d010800 	stcpl	8, cr0, [r1]
    5600:	00001a26 	andeq	r1, r0, r6, lsr #20
    5604:	001e2625 	andseq	r2, lr, r5, lsr #12
    5608:	08710100 	ldmdaeq	r1!, {r8}^
    560c:	0000051e 	andeq	r0, r0, lr, lsl r5
    5610:	91255001 	teqls	r5, r1
    5614:	0100001c 	tsteq	r0, ip, lsl r0
    5618:	00410871 	subeq	r0, r1, r1, ror r8
    561c:	51010000 	tstpl	r1, r0
    5620:	001fd51b 	andseq	sp, pc, fp, lsl r5
    5624:	08730100 	ldmdaeq	r3!, {r8}^
    5628:	00000041 	andeq	r0, r0, r1, asr #32
    562c:	00002268 	andeq	r2, r0, r8, ror #4
    5630:	5a012900 	bpl	4fa38 <__Stack_Size+0x4f638>
    5634:	0100001c 	tsteq	r0, ip, lsl r0
    5638:	9401088f 	strls	r0, [r1], #-2191
    563c:	a8080053 	stmdage	r8, {r0, r1, r4, r6}
    5640:	01080053 	qaddeq	r0, r3, r8
    5644:	001a6b5d 	andseq	r6, sl, sp, asr fp
    5648:	1e262500 	cfsh64ne	mvdx2, mvdx6, #0
    564c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    5650:	00051e08 	andeq	r1, r5, r8, lsl #28
    5654:	25500100 	ldrbcs	r0, [r0, #-256]
    5658:	00002167 	andeq	r2, r0, r7, ror #2
    565c:	41088e01 	tstmi	r8, r1, lsl #28
    5660:	01000000 	tsteq	r0, r0
    5664:	1fd51b51 	svcne	0x00d51b51
    5668:	90010000 	andls	r0, r1, r0
    566c:	00004108 	andeq	r4, r0, r8, lsl #2
    5670:	00228600 	eoreq	r8, r2, r0, lsl #12
    5674:	01290000 	teqeq	r9, r0
    5678:	0000254d 	andeq	r2, r0, sp, asr #10
    567c:	0108ad01 	tsteq	r8, r1, lsl #26
    5680:	080053a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip, lr}
    5684:	080053bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip, lr}
    5688:	1ab05d01 	bne	fec1ca94 <SCS_BASE+0x1ec0ea94>
    568c:	26250000 	strtcs	r0, [r5], -r0
    5690:	0100001e 	tsteq	r0, lr, lsl r0
    5694:	051e08ac 	ldreq	r0, [lr, #-2220]
    5698:	50010000 	andpl	r0, r1, r0
    569c:	001c9125 	andseq	r9, ip, r5, lsr #2
    56a0:	08ac0100 	stmiaeq	ip!, {r8}
    56a4:	00000041 	andeq	r0, r0, r1, asr #32
    56a8:	d51b5101 	ldrle	r5, [fp, #-257]
    56ac:	0100001f 	tsteq	r0, pc, lsl r0
    56b0:	004108ae 	subeq	r0, r1, lr, lsr #17
    56b4:	22a40000 	adccs	r0, r4, #0	; 0x0
    56b8:	29000000 	stmdbcs	r0, {}
    56bc:	0020c601 	eoreq	ip, r0, r1, lsl #12
    56c0:	08cf0100 	stmiaeq	pc, {r8}^
    56c4:	0053bc01 	subseq	fp, r3, r1, lsl #24
    56c8:	0053dc08 	subseq	sp, r3, r8, lsl #24
    56cc:	f55d0108 	undefined instruction 0xf55d0108
    56d0:	2500001a 	strcs	r0, [r0, #-26]
    56d4:	00001e26 	andeq	r1, r0, r6, lsr #28
    56d8:	1e08ce01 	cdpne	14, 0, cr12, cr8, cr1, {0}
    56dc:	01000005 	tsteq	r0, r5
    56e0:	230f2550 	movwcs	r2, #62800	; 0xf550
    56e4:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    56e8:	00004108 	andeq	r4, r0, r8, lsl #2
    56ec:	1a510100 	bne	1445af4 <__Stack_Size+0x14456f4>
    56f0:	00002389 	andeq	r2, r0, r9, lsl #7
    56f4:	4108ce01 	tstmi	r8, r1, lsl #28
    56f8:	c2000000 	andgt	r0, r0, #0	; 0x0
    56fc:	00000022 	andeq	r0, r0, r2, lsr #32
    5700:	1d2e0129 	stfnes	f0, [lr, #-164]!
    5704:	eb010000 	bl	4570c <__Stack_Size+0x4530c>
    5708:	53dc0108 	bicspl	r0, ip, #2	; 0x2
    570c:	53fc0800 	mvnspl	r0, #0	; 0x0
    5710:	5d010800 	stcpl	8, cr0, [r1]
    5714:	00001b3a 	andeq	r1, r0, sl, lsr fp
    5718:	001e2625 	andseq	r2, lr, r5, lsr #12
    571c:	08ea0100 	stmiaeq	sl!, {r8}^
    5720:	0000051e 	andeq	r0, r0, lr, lsl r5
    5724:	0f255001 	svceq	0x00255001
    5728:	01000023 	tsteq	r0, r3, lsr #32
    572c:	004108ea 	subeq	r0, r1, sl, ror #17
    5730:	51010000 	tstpl	r1, r0
    5734:	0021541a 	eoreq	r5, r1, sl, lsl r4
    5738:	08ea0100 	stmiaeq	sl!, {r8}^
    573c:	00000041 	andeq	r0, r0, r1, asr #32
    5740:	000022d5 	ldrdeq	r2, [r0], -r5
    5744:	45011900 	strmi	r1, [r1, #-2304]
    5748:	01000020 	tsteq	r0, r0, lsr #32
    574c:	fc010913 	stc2	9, cr0, [r1], {19}
    5750:	64080053 	strvs	r0, [r8], #-83
    5754:	e8080054 	stmda	r8, {r2, r4, r6}
    5758:	85000022 	strhi	r0, [r0, #-34]
    575c:	1a00001b 	bne	57d0 <__Stack_Size+0x53d0>
    5760:	00001e26 	andeq	r1, r0, r6, lsr #28
    5764:	1e091201 	cdpne	2, 0, cr1, cr9, cr1, {0}
    5768:	07000005 	streq	r0, [r0, -r5]
    576c:	1a000023 	bne	5800 <__Stack_Size+0x5400>
    5770:	0000230f 	andeq	r2, r0, pc, lsl #6
    5774:	41091201 	tstmi	r9, r1, lsl #4
    5778:	26000000 	strcs	r0, [r0], -r0
    577c:	1a000023 	bne	5810 <__Stack_Size+0x5410>
    5780:	000023ed 	andeq	r2, r0, sp, ror #7
    5784:	41091201 	tstmi	r9, r1, lsl #4
    5788:	44000000 	strmi	r0, [r0]
    578c:	00000023 	andeq	r0, r0, r3, lsr #32
    5790:	21a10129 	undefined instruction 0x21a10129
    5794:	39010000 	stmdbcc	r1, {}
    5798:	54640109 	strbtpl	r0, [r4], #-265
    579c:	547e0800 	ldrbtpl	r0, [lr], #-2048
    57a0:	5d010800 	stcpl	8, cr0, [r1]
    57a4:	00001bba 	strheq	r1, [r0], -sl
    57a8:	001e2625 	andseq	r2, lr, r5, lsr #12
    57ac:	09380100 	ldmdbeq	r8!, {r8}
    57b0:	0000051e 	andeq	r0, r0, lr, lsl r5
    57b4:	d1255001 	teqle	r5, r1
    57b8:	0100000c 	tsteq	r0, ip
    57bc:	00a90938 	adceq	r0, r9, r8, lsr r9
    57c0:	51010000 	tstpl	r1, r0
    57c4:	7d012900 	stcvc	9, cr2, [r1]
    57c8:	0100001d 	tsteq	r0, sp, lsl r0
    57cc:	80010956 	andhi	r0, r1, r6, asr r9
    57d0:	9a080054 	bls	205928 <__Stack_Size+0x205528>
    57d4:	01080054 	qaddeq	r0, r4, r8
    57d8:	001bef5d 	andseq	lr, fp, sp, asr pc
    57dc:	1e262500 	cfsh64ne	mvdx2, mvdx6, #0
    57e0:	55010000 	strpl	r0, [r1]
    57e4:	00051e09 	andeq	r1, r5, r9, lsl #28
    57e8:	25500100 	ldrbcs	r0, [r0, #-256]
    57ec:	000021b9 	strheq	r2, [r0], -r9
    57f0:	41095501 	tstmi	r9, r1, lsl #10
    57f4:	01000000 	tsteq	r0, r0
    57f8:	01290051 	qsubeq	r0, r1, r9
    57fc:	00002103 	andeq	r2, r0, r3, lsl #2
    5800:	01097101 	tsteq	r9, r1, lsl #2
    5804:	0800549c 	stmdaeq	r0, {r2, r3, r4, r7, sl, ip, lr}
    5808:	080054b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, ip, lr}
    580c:	1c245d01 	stcne	13, cr5, [r4], #-4
    5810:	26250000 	strtcs	r0, [r5], -r0
    5814:	0100001e 	tsteq	r0, lr, lsl r0
    5818:	051e0970 	ldreq	r0, [lr, #-2416]
    581c:	50010000 	andpl	r0, r1, r0
    5820:	000cd125 	andeq	sp, ip, r5, lsr #2
    5824:	09700100 	ldmdbeq	r0!, {r8}^
    5828:	000000a9 	andeq	r0, r0, r9, lsr #1
    582c:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5830:	0023d601 	eoreq	sp, r3, r1, lsl #12
    5834:	098e0100 	stmibeq	lr, {r8}
    5838:	0054b801 	subseq	fp, r4, r1, lsl #16
    583c:	0054ce08 	subseq	ip, r4, r8, lsl #28
    5840:	5b5d0108 	blpl	1745c68 <__Stack_Size+0x1745868>
    5844:	2500001c 	strcs	r0, [r0, #-28]
    5848:	00001e26 	andeq	r1, r0, r6, lsr #28
    584c:	1e098d01 	cdpne	13, 0, cr8, cr9, cr1, {0}
    5850:	01000005 	tsteq	r0, r5
    5854:	1db01a50 	ldcne	10, cr1, [r0, #320]!
    5858:	8d010000 	stchi	0, cr0, [r1]
    585c:	00004109 	andeq	r4, r0, r9, lsl #2
    5860:	00236200 	eoreq	r6, r3, r0, lsl #4
    5864:	01290000 	teqeq	r9, r0
    5868:	00002016 	andeq	r2, r0, r6, lsl r0
    586c:	0109af01 	tsteq	r9, r1, lsl #30
    5870:	080054d0 	stmdaeq	r0, {r4, r6, r7, sl, ip, lr}
    5874:	080054e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, sl, ip, lr}
    5878:	1c925d01 	ldcne	13, cr5, [r2], {1}
    587c:	26250000 	strtcs	r0, [r5], -r0
    5880:	0100001e 	tsteq	r0, lr, lsl r0
    5884:	051e09ae 	ldreq	r0, [lr, #-2478]
    5888:	50010000 	andpl	r0, r1, r0
    588c:	0023f81a 	eoreq	pc, r3, sl, lsl r8
    5890:	09ae0100 	stmibeq	lr!, {r8}
    5894:	00000041 	andeq	r0, r0, r1, asr #32
    5898:	00002375 	andeq	r2, r0, r5, ror r3
    589c:	87012900 	strhi	r2, [r1, -r0, lsl #18]
    58a0:	01000022 	tsteq	r0, r2, lsr #32
    58a4:	e80109cb 	stmda	r1, {r0, r1, r3, r6, r7, r8, fp}
    58a8:	fe080054 	mcr2	0, 0, r0, cr8, cr4, {2}
    58ac:	01080054 	qaddeq	r0, r4, r8
    58b0:	001cc95d 	andseq	ip, ip, sp, asr r9
    58b4:	1e262500 	cfsh64ne	mvdx2, mvdx6, #0
    58b8:	ca010000 	bgt	458c0 <__Stack_Size+0x454c0>
    58bc:	00051e09 	andeq	r1, r5, r9, lsl #28
    58c0:	1a500100 	bne	1405cc8 <__Stack_Size+0x14058c8>
    58c4:	00001e60 	andeq	r1, r0, r0, ror #28
    58c8:	4109ca01 	tstmi	r9, r1, lsl #20
    58cc:	88000000 	stmdahi	r0, {}
    58d0:	00000023 	andeq	r0, r0, r3, lsr #32
    58d4:	26280129 	strtcs	r0, [r8], -r9, lsr #2
    58d8:	e5010000 	str	r0, [r1]
    58dc:	55000109 	strpl	r0, [r0, #-265]
    58e0:	55160800 	ldrpl	r0, [r6, #-2048]
    58e4:	5d010800 	stcpl	8, cr0, [r1]
    58e8:	00001d00 	andeq	r1, r0, r0, lsl #26
    58ec:	001e2625 	andseq	r2, lr, r5, lsr #12
    58f0:	09e40100 	stmibeq	r4!, {r8}^
    58f4:	0000051e 	andeq	r0, r0, lr, lsl r5
    58f8:	841a5001 	ldrhi	r5, [sl], #-1
    58fc:	01000024 	tsteq	r0, r4, lsr #32
    5900:	004109e4 	subeq	r0, r1, r4, ror #19
    5904:	239b0000 	orrscs	r0, fp, #0	; 0x0
    5908:	29000000 	stmdbcs	r0, {}
    590c:	00206b01 	eoreq	r6, r0, r1, lsl #22
    5910:	09fa0100 	ldmibeq	sl!, {r8}^
    5914:	00551801 	subseq	r1, r5, r1, lsl #16
    5918:	00551c08 	subseq	r1, r5, r8, lsl #24
    591c:	355d0108 	ldrbcc	r0, [sp, #-264]
    5920:	2500001d 	strcs	r0, [r0, #-29]
    5924:	00001e26 	andeq	r1, r0, r6, lsr #28
    5928:	1e09f901 	cdpne	9, 0, cr15, cr9, cr1, {0}
    592c:	01000005 	tsteq	r0, r5
    5930:	1b862550 	blne	fe18ee78 <SCS_BASE+0x1e180e78>
    5934:	f9010000 	undefined instruction 0xf9010000
    5938:	00004109 	andeq	r4, r0, r9, lsl #2
    593c:	00510100 	subseq	r0, r1, r0, lsl #2
    5940:	24ac0129 	strtcs	r0, [ip], #297
    5944:	0b010000 	bleq	4594c <__Stack_Size+0x4554c>
    5948:	551c010a 	ldrpl	r0, [ip, #-266]
    594c:	55200800 	strpl	r0, [r0, #-2048]!
    5950:	5d010800 	stcpl	8, cr0, [r1]
    5954:	00001d6a 	andeq	r1, r0, sl, ror #26
    5958:	001e2625 	andseq	r2, lr, r5, lsr #12
    595c:	0a0a0100 	beq	285d64 <__Stack_Size+0x285964>
    5960:	0000051e 	andeq	r0, r0, lr, lsl r5
    5964:	b3255001 	teqlt	r5, #1	; 0x1
    5968:	01000024 	tsteq	r0, r4, lsr #32
    596c:	00410a0a 	subeq	r0, r1, sl, lsl #20
    5970:	51010000 	tstpl	r1, r0
    5974:	1c012900 	stcne	9, cr2, [r1], {0}
    5978:	0100001c 	tsteq	r0, ip, lsl r0
    597c:	20010a1d 	andcs	r0, r1, sp, lsl sl
    5980:	24080055 	strcs	r0, [r8], #-85
    5984:	01080055 	qaddeq	r0, r5, r8
    5988:	001d9f5d 	andseq	r9, sp, sp, asr pc
    598c:	1e262500 	cfsh64ne	mvdx2, mvdx6, #0
    5990:	1c010000 	stcne	0, cr0, [r1], {0}
    5994:	00051e0a 	andeq	r1, r5, sl, lsl #28
    5998:	25500100 	ldrbcs	r0, [r0, #-256]
    599c:	00001c23 	andeq	r1, r0, r3, lsr #24
    59a0:	410a1c01 	tstmi	sl, r1, lsl #24
    59a4:	01000000 	tsteq	r0, r0
    59a8:	01290051 	qsubeq	r0, r1, r9
    59ac:	00001c2c 	andeq	r1, r0, ip, lsr #24
    59b0:	010a2f01 	tsteq	sl, r1, lsl #30
    59b4:	08005524 	stmdaeq	r0, {r2, r5, r8, sl, ip, lr}
    59b8:	08005528 	stmdaeq	r0, {r3, r5, r8, sl, ip, lr}
    59bc:	1dd45d01 	ldclne	13, cr5, [r4, #4]
    59c0:	26250000 	strtcs	r0, [r5], -r0
    59c4:	0100001e 	tsteq	r0, lr, lsl r0
    59c8:	051e0a2e 	ldreq	r0, [lr, #-2606]
    59cc:	50010000 	andpl	r0, r1, r0
    59d0:	001c3325 	andseq	r3, ip, r5, lsr #6
    59d4:	0a2e0100 	beq	b85ddc <__Stack_Size+0xb859dc>
    59d8:	00000041 	andeq	r0, r0, r1, asr #32
    59dc:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    59e0:	00222701 	eoreq	r2, r2, r1, lsl #14
    59e4:	0a410100 	beq	1045dec <__Stack_Size+0x10459ec>
    59e8:	00552801 	subseq	r2, r5, r1, lsl #16
    59ec:	00552c08 	subseq	r2, r5, r8, lsl #24
    59f0:	095d0108 	ldmdbeq	sp, {r3, r8}^
    59f4:	2500001e 	strcs	r0, [r0, #-30]
    59f8:	00001e26 	andeq	r1, r0, r6, lsr #28
    59fc:	1e0a4001 	cdpne	0, 0, cr4, cr10, cr1, {0}
    5a00:	01000005 	tsteq	r0, r5
    5a04:	222e2550 	eorcs	r2, lr, #335544320	; 0x14000000
    5a08:	40010000 	andmi	r0, r1, r0
    5a0c:	0000410a 	andeq	r4, r0, sl, lsl #2
    5a10:	00510100 	subseq	r0, r1, r0, lsl #2
    5a14:	1c4a0129 	stfnee	f0, [sl], {41}
    5a18:	53010000 	movwpl	r0, #4096	; 0x1000
    5a1c:	552c010a 	strpl	r0, [ip, #-266]!
    5a20:	55320800 	ldrpl	r0, [r2, #-2048]!
    5a24:	5d010800 	stcpl	8, cr0, [r1]
    5a28:	00001e3e 	andeq	r1, r0, lr, lsr lr
    5a2c:	001e2625 	andseq	r2, lr, r5, lsr #12
    5a30:	0a520100 	beq	1485e38 <__Stack_Size+0x1485a38>
    5a34:	0000051e 	andeq	r0, r0, lr, lsl r5
    5a38:	51255001 	teqpl	r5, r1
    5a3c:	0100001c 	tsteq	r0, ip, lsl r0
    5a40:	00410a52 	subeq	r0, r1, r2, asr sl
    5a44:	51010000 	tstpl	r1, r0
    5a48:	06122a00 	ldreq	r2, [r2], -r0, lsl #20
    5a4c:	55340000 	ldrpl	r0, [r4]!
    5a50:	554a0800 	strbpl	r0, [sl, #-2048]
    5a54:	5d010800 	stcpl	8, cr0, [r1]
    5a58:	00001e62 	andeq	r1, r0, r2, ror #28
    5a5c:	0006212b 	andeq	r2, r6, fp, lsr #2
    5a60:	2c500100 	ldfcse	f0, [r0], {0}
    5a64:	0000062d 	andeq	r0, r0, sp, lsr #12
    5a68:	000023ae 	andeq	r2, r0, lr, lsr #7
    5a6c:	063a2a00 	ldrteq	r2, [sl], -r0, lsl #20
    5a70:	554c0000 	strbpl	r0, [ip]
    5a74:	55660800 	strbpl	r0, [r6, #-2048]!
    5a78:	5d010800 	stcpl	8, cr0, [r1]
    5a7c:	00001e84 	andeq	r1, r0, r4, lsl #29
    5a80:	0006492b 	andeq	r4, r6, fp, lsr #18
    5a84:	2b500100 	blcs	1405e8c <__Stack_Size+0x1405a8c>
    5a88:	00000655 	andeq	r0, r0, r5, asr r6
    5a8c:	2a005101 	bcs	19e98 <__Stack_Size+0x19a98>
    5a90:	000006c5 	andeq	r0, r0, r5, asr #13
    5a94:	08005568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip, lr}
    5a98:	0800557e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, sl, ip, lr}
    5a9c:	1ea85d01 	cdpne	13, 10, cr5, cr8, cr1, {0}
    5aa0:	d42b0000 	strtle	r0, [fp]
    5aa4:	01000006 	tsteq	r0, r6
    5aa8:	06e02c50 	usateq	r2, #0, r0, asr #24
    5aac:	23c10000 	biccs	r0, r1, #0	; 0x0
    5ab0:	2a000000 	bcs	5ab8 <__Stack_Size+0x56b8>
    5ab4:	00000750 	andeq	r0, r0, r0, asr r7
    5ab8:	08005580 	stmdaeq	r0, {r7, r8, sl, ip, lr}
    5abc:	0800559a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, ip, lr}
    5ac0:	1eca5d01 	cdpne	13, 12, cr5, cr10, cr1, {0}
    5ac4:	5f2b0000 	svcpl	0x002b0000
    5ac8:	01000007 	tsteq	r0, r7
    5acc:	076b2b50 	undefined
    5ad0:	51010000 	tstpl	r1, r0
    5ad4:	dd012900 	stcle	9, cr2, [r1]
    5ad8:	0100001f 	tsteq	r0, pc, lsl r0
    5adc:	9c010ad9 	stcls	10, cr0, [r1], {217}
    5ae0:	ac080055 	stcge	0, cr0, [r8], {85}
    5ae4:	01080055 	qaddeq	r0, r5, r8
    5ae8:	001f015d 	andseq	r0, pc, sp, asr r1
    5aec:	1e262500 	cfsh64ne	mvdx2, mvdx6, #0
    5af0:	d8010000 	stmdale	r1, {}
    5af4:	00051e0a 	andeq	r1, r5, sl, lsl #28
    5af8:	1a500100 	bne	1405f00 <__Stack_Size+0x1405b00>
    5afc:	00001cdd 	ldrdeq	r1, [r0], -sp
    5b00:	410ad801 	tstmi	sl, r1, lsl #16
    5b04:	d4000000 	strle	r0, [r0]
    5b08:	00000023 	andeq	r0, r0, r3, lsr #32
    5b0c:	1dec012d 	stfnee	f0, [ip, #180]!
    5b10:	ed010000 	stc	0, cr0, [r1]
    5b14:	0041010a 	subeq	r0, r1, sl, lsl #2
    5b18:	55ac0000 	strpl	r0, [ip]!
    5b1c:	55b20800 	ldrpl	r0, [r2, #2048]!
    5b20:	5d010800 	stcpl	8, cr0, [r1]
    5b24:	00001f2e 	andeq	r1, r0, lr, lsr #30
    5b28:	001e261a 	andseq	r2, lr, sl, lsl r6
    5b2c:	0aec0100 	beq	ffb05f34 <SCS_BASE+0x1faf7f34>
    5b30:	0000051e 	andeq	r0, r0, lr, lsl r5
    5b34:	000023e7 	andeq	r2, r0, r7, ror #7
    5b38:	be012d00 	cdplt	13, 0, cr2, cr1, cr0, {0}
    5b3c:	0100001e 	tsteq	r0, lr, lsl r0
    5b40:	41010afe 	strdmi	r0, [r1, -lr]
    5b44:	b4000000 	strlt	r0, [r0]
    5b48:	ba080055 	blt	205ca4 <__Stack_Size+0x2058a4>
    5b4c:	01080055 	qaddeq	r0, r5, r8
    5b50:	001f5b5d 	andseq	r5, pc, sp, asr fp
    5b54:	1e261a00 	fmulsne	s2, s12, s0
    5b58:	fd010000 	stc2	0, cr0, [r1]
    5b5c:	00051e0a 	andeq	r1, r5, sl, lsl #28
    5b60:	0023fa00 	eoreq	pc, r3, r0, lsl #20
    5b64:	012d0000 	teqeq	sp, r0
    5b68:	00001ece 	andeq	r1, r0, lr, asr #29
    5b6c:	010b0f01 	tsteq	fp, r1, lsl #30
    5b70:	00000041 	andeq	r0, r0, r1, asr #32
    5b74:	080055bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip, lr}
    5b78:	080055c2 	stmdaeq	r0, {r1, r6, r7, r8, sl, ip, lr}
    5b7c:	1f885d01 	svcne	0x00885d01
    5b80:	261a0000 	ldrcs	r0, [sl], -r0
    5b84:	0100001e 	tsteq	r0, lr, lsl r0
    5b88:	051e0b0e 	ldreq	r0, [lr, #-2830]
    5b8c:	240d0000 	strcs	r0, [sp]
    5b90:	2d000000 	stccs	0, cr0, [r0]
    5b94:	001ede01 	andseq	sp, lr, r1, lsl #28
    5b98:	0b200100 	bleq	805fa0 <__Stack_Size+0x805ba0>
    5b9c:	00004101 	andeq	r4, r0, r1, lsl #2
    5ba0:	0055c400 	subseq	ip, r5, r0, lsl #8
    5ba4:	0055cc08 	subseq	ip, r5, r8, lsl #24
    5ba8:	b55d0108 	ldrblt	r0, [sp, #-264]
    5bac:	1a00001f 	bne	5c30 <__Stack_Size+0x5830>
    5bb0:	00001e26 	andeq	r1, r0, r6, lsr #28
    5bb4:	1e0b1f01 	cdpne	15, 0, cr1, cr11, cr1, {0}
    5bb8:	20000005 	andcs	r0, r0, r5
    5bbc:	00000024 	andeq	r0, r0, r4, lsr #32
    5bc0:	2267012d 	rsbcs	r0, r7, #1073741835	; 0x4000000b
    5bc4:	30010000 	andcc	r0, r1, r0
    5bc8:	0041010b 	subeq	r0, r1, fp, lsl #2
    5bcc:	55cc0000 	strbpl	r0, [ip]
    5bd0:	55d20800 	ldrbpl	r0, [r2, #2048]
    5bd4:	5d010800 	stcpl	8, cr0, [r1]
    5bd8:	00001fe2 	andeq	r1, r0, r2, ror #31
    5bdc:	001e261a 	andseq	r2, lr, sl, lsl r6
    5be0:	0b2f0100 	bleq	bc5fe8 <__Stack_Size+0xbc5be8>
    5be4:	0000051e 	andeq	r0, r0, lr, lsl r5
    5be8:	00002433 	andeq	r2, r0, r3, lsr r4
    5bec:	d1012d00 	tstle	r1, r0, lsl #26
    5bf0:	01000020 	tsteq	r0, r0, lsr #32
    5bf4:	41010b40 	tstmi	r1, r0, asr #22
    5bf8:	d4000000 	strle	r0, [r0]
    5bfc:	da080055 	ble	205d58 <__Stack_Size+0x205958>
    5c00:	01080055 	qaddeq	r0, r5, r8
    5c04:	00200f5d 	eoreq	r0, r0, sp, asr pc
    5c08:	1e261a00 	fmulsne	s2, s12, s0
    5c0c:	3f010000 	svccc	0x00010000
    5c10:	00051e0b 	andeq	r1, r5, fp, lsl #28
    5c14:	00244600 	eoreq	r4, r4, r0, lsl #12
    5c18:	012d0000 	teqeq	sp, r0
    5c1c:	00001cb5 	strheq	r1, [r0], -r5
    5c20:	010b5e01 	tsteq	fp, r1, lsl #28
    5c24:	0000007e 	andeq	r0, r0, lr, ror r0
    5c28:	080055dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, ip, lr}
    5c2c:	080055e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, ip, lr}
    5c30:	20565d01 	subscs	r5, r6, r1, lsl #26
    5c34:	261a0000 	ldrcs	r0, [sl], -r0
    5c38:	0100001e 	tsteq	r0, lr, lsl r0
    5c3c:	051e0b5d 	ldreq	r0, [lr, #-2909]
    5c40:	24590000 	ldrbcs	r0, [r9]
    5c44:	54250000 	strtpl	r0, [r5]
    5c48:	01000020 	tsteq	r0, r0, lsr #32
    5c4c:	00410b5d 	subeq	r0, r1, sp, asr fp
    5c50:	51010000 	tstpl	r1, r0
    5c54:	000d5812 	andeq	r5, sp, r2, lsl r8
    5c58:	0b5f0100 	bleq	17c6060 <__Stack_Size+0x17c5c60>
    5c5c:	00000089 	andeq	r0, r0, r9, lsl #1
    5c60:	2d012900 	stccs	9, cr2, [r1]
    5c64:	0100001f 	tsteq	r0, pc, lsl r0
    5c68:	e8010b87 	stmda	r1, {r0, r1, r2, r7, r8, r9, fp}
    5c6c:	f2080055 	vqadd.s8	q0, q4, <illegal reg q2.5>
    5c70:	01080055 	qaddeq	r0, r5, r8
    5c74:	00208d5d 	eoreq	r8, r0, sp, asr sp
    5c78:	1e262500 	cfsh64ne	mvdx2, mvdx6, #0
    5c7c:	86010000 	strhi	r0, [r1], -r0
    5c80:	00051e0b 	andeq	r1, r5, fp, lsl #28
    5c84:	1a500100 	bne	140608c <__Stack_Size+0x1405c8c>
    5c88:	00002054 	andeq	r2, r0, r4, asr r0
    5c8c:	410b8601 	tstmi	fp, r1, lsl #12
    5c90:	6c000000 	stcvs	0, cr0, [r0], {0}
    5c94:	00000024 	andeq	r0, r0, r4, lsr #32
    5c98:	25d6012d 	ldrbcs	r0, [r6, #301]
    5c9c:	a3010000 	movwge	r0, #4096	; 0x1000
    5ca0:	0089010b 	addeq	r0, r9, fp, lsl #2
    5ca4:	55f40000 	ldrbpl	r0, [r4]!
    5ca8:	560c0800 	strpl	r0, [ip], -r0, lsl #16
    5cac:	5d010800 	stcpl	8, cr0, [r1]
    5cb0:	000020ec 	andeq	r2, r0, ip, ror #1
    5cb4:	001e261a 	andseq	r2, lr, sl, lsl r6
    5cb8:	0ba20100 	bleq	fe8860c0 <SCS_BASE+0x1e8780c0>
    5cbc:	0000051e 	andeq	r0, r0, lr, lsl r5
    5cc0:	0000247f 	andeq	r2, r0, pc, ror r4
    5cc4:	0025ed25 	eoreq	lr, r5, r5, lsr #26
    5cc8:	0ba20100 	bleq	fe8860d0 <SCS_BASE+0x1e8780d0>
    5ccc:	00000041 	andeq	r0, r0, r1, asr #32
    5cd0:	58125101 	ldmdapl	r2, {r0, r8, ip, lr}
    5cd4:	0100000d 	tsteq	r0, sp
    5cd8:	00890ba4 	addeq	r0, r9, r4, lsr #23
    5cdc:	59120000 	ldmdbpl	r2, {}
    5ce0:	0100000d 	tsteq	r0, sp
    5ce4:	00410ba5 	subeq	r0, r1, r5, lsr #23
    5ce8:	3a120000 	bcc	485cf0 <__Stack_Size+0x4858f0>
    5cec:	0100001d 	tsteq	r0, sp, lsl r0
    5cf0:	00410ba5 	subeq	r0, r1, r5, lsr #23
    5cf4:	29000000 	stmdbcs	r0, {}
    5cf8:	001f6701 	andseq	r6, pc, r1, lsl #14
    5cfc:	0bce0100 	bleq	ff386104 <SCS_BASE+0x1f378104>
    5d00:	00560c01 	subseq	r0, r6, r1, lsl #24
    5d04:	00561608 	subseq	r1, r6, r8, lsl #12
    5d08:	235d0108 	cmpcs	sp, #2	; 0x2
    5d0c:	25000021 	strcs	r0, [r0, #-33]
    5d10:	00001e26 	andeq	r1, r0, r6, lsr #28
    5d14:	1e0bcd01 	cdpne	13, 0, cr12, cr11, cr1, {0}
    5d18:	01000005 	tsteq	r0, r5
    5d1c:	25ed1a50 	strbcs	r1, [sp, #2640]!
    5d20:	cd010000 	stcgt	0, cr0, [r1]
    5d24:	0000410b 	andeq	r4, r0, fp, lsl #2
    5d28:	00249200 	eoreq	r9, r4, r0, lsl #4
    5d2c:	012e0000 	teqeq	lr, r0
    5d30:	00001d95 	muleq	r0, r5, sp
    5d34:	18018701 	stmdane	r1, {r0, r8, r9, sl, pc}
    5d38:	e4080056 	str	r0, [r8], #-86
    5d3c:	a5080056 	strge	r0, [r8, #-86]
    5d40:	17000024 	strne	r0, [r0, -r4, lsr #32]
    5d44:	00001e26 	andeq	r1, r0, r6, lsr #28
    5d48:	051e8601 	ldreq	r8, [lr, #-1537]
    5d4c:	24d00000 	ldrbcs	r0, [r0]
    5d50:	00000000 	andeq	r0, r0, r0
    5d54:	0000094c 	andeq	r0, r0, ip, asr #18
    5d58:	140d0002 	strne	r0, [sp], #-2
    5d5c:	01040000 	tsteq	r4, r0
    5d60:	00000000 	andeq	r0, r0, r0
    5d64:	0029b001 	eoreq	fp, r9, r1
    5d68:	00003f00 	andeq	r3, r0, r0, lsl #30
    5d6c:	0056e400 	subseq	lr, r6, r0, lsl #8
    5d70:	005aa008 	subseq	sl, sl, r8
    5d74:	00150008 	andseq	r0, r5, r8
    5d78:	05040200 	streq	r0, [r4, #-512]
    5d7c:	00002a6c 	andeq	r2, r0, ip, ror #20
    5d80:	35050202 	strcc	r0, [r5, #-514]
    5d84:	02000000 	andeq	r0, r0, #0	; 0x0
    5d88:	00fd0601 	rscseq	r0, sp, r1, lsl #12
    5d8c:	75030000 	strvc	r0, [r3]
    5d90:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    5d94:	00004527 	andeq	r4, r0, r7, lsr #10
    5d98:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5d9c:	00002ae6 	andeq	r2, r0, r6, ror #21
    5da0:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    5da4:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    5da8:	02000000 	andeq	r0, r0, #0	; 0x0
    5dac:	01880702 	orreq	r0, r8, r2, lsl #14
    5db0:	75030000 	strvc	r0, [r3]
    5db4:	29020038 	stmdbcs	r2, {r3, r4, r5}
    5db8:	00000068 	andeq	r0, r0, r8, rrx
    5dbc:	fb080102 	blx	2061ce <__Stack_Size+0x205dce>
    5dc0:	04000000 	streq	r0, [r0]
    5dc4:	00000057 	andeq	r0, r0, r7, asr r0
    5dc8:	39020105 	stmdbcc	r2, {r0, r2, r8}
    5dcc:	00000089 	andeq	r0, r0, r9, lsl #1
    5dd0:	000ff706 	andeq	pc, pc, r6, lsl #14
    5dd4:	53070000 	movwpl	r0, #28672	; 0x7000
    5dd8:	01005445 	tsteq	r0, r5, asr #8
    5ddc:	194a0800 	stmdbne	sl, {fp}^
    5de0:	39020000 	stmdbcc	r2, {}
    5de4:	00000074 	andeq	r0, r0, r4, ror r0
    5de8:	00174408 	andseq	r4, r7, r8, lsl #8
    5dec:	74390200 	ldrtvc	r0, [r9], #-512
    5df0:	05000000 	streq	r0, [r0]
    5df4:	b43b0201 	ldrtlt	r0, [fp], #-513
    5df8:	06000000 	streq	r0, [r0], -r0
    5dfc:	000007a0 	andeq	r0, r0, r0, lsr #15
    5e00:	07c00600 	strbeq	r0, [r0, r0, lsl #12]
    5e04:	00010000 	andeq	r0, r1, r0
    5e08:	00092708 	andeq	r2, r9, r8, lsl #14
    5e0c:	9f3b0200 	svcls	0x003b0200
    5e10:	09000000 	stmdbeq	r0, {}
    5e14:	1c0a0704 	stcne	7, cr0, [sl], {4}
    5e18:	9c023903 	stcls	9, cr3, [r2], {3}
    5e1c:	0b000001 	bleq	5e28 <__Stack_Size+0x5a28>
    5e20:	03005253 	movweq	r5, #595	; 0x253
    5e24:	006f023a 	rsbeq	r0, pc, sl, lsr r2
    5e28:	23020000 	movwcs	r0, #8192	; 0x2000
    5e2c:	01b50c00 	undefined instruction 0x01b50c00
    5e30:	3b030000 	blcc	c5e38 <__Stack_Size+0xc5a38>
    5e34:	00004c02 	andeq	r4, r0, r2, lsl #24
    5e38:	02230200 	eoreq	r0, r3, #0	; 0x0
    5e3c:	0052440b 	subseq	r4, r2, fp, lsl #8
    5e40:	6f023c03 	svcvs	0x00023c03
    5e44:	02000000 	andeq	r0, r0, #0	; 0x0
    5e48:	bf0c0423 	svclt	0x000c0423
    5e4c:	03000001 	movweq	r0, #1	; 0x1
    5e50:	004c023d 	subeq	r0, ip, sp, lsr r2
    5e54:	23020000 	movwcs	r0, #8192	; 0x2000
    5e58:	52420b06 	subpl	r0, r2, #6144	; 0x1800
    5e5c:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    5e60:	00006f02 	andeq	r6, r0, r2, lsl #30
    5e64:	08230200 	stmdaeq	r3!, {r9}
    5e68:	0000840c 	andeq	r8, r0, ip, lsl #8
    5e6c:	023f0300 	eorseq	r0, pc, #0	; 0x0
    5e70:	0000004c 	andeq	r0, r0, ip, asr #32
    5e74:	0b0a2302 	bleq	28ea84 <__Stack_Size+0x28e684>
    5e78:	00315243 	eorseq	r5, r1, r3, asr #4
    5e7c:	6f024003 	svcvs	0x00024003
    5e80:	02000000 	andeq	r0, r0, #0	; 0x0
    5e84:	8e0c0c23 	cdphi	12, 0, cr0, cr12, cr3, {1}
    5e88:	03000000 	movweq	r0, #0	; 0x0
    5e8c:	004c0241 	subeq	r0, ip, r1, asr #4
    5e90:	23020000 	movwcs	r0, #8192	; 0x2000
    5e94:	52430b0e 	subpl	r0, r3, #14336	; 0x3800
    5e98:	42030032 	andmi	r0, r3, #50	; 0x32
    5e9c:	00006f02 	andeq	r6, r0, r2, lsl #30
    5ea0:	10230200 	eorne	r0, r3, r0, lsl #4
    5ea4:	0000980c 	andeq	r9, r0, ip, lsl #16
    5ea8:	02430300 	subeq	r0, r3, #0	; 0x0
    5eac:	0000004c 	andeq	r0, r0, ip, asr #32
    5eb0:	0b122302 	bleq	48eac0 <__Stack_Size+0x48e6c0>
    5eb4:	00335243 	eorseq	r5, r3, r3, asr #4
    5eb8:	6f024403 	svcvs	0x00024403
    5ebc:	02000000 	andeq	r0, r0, #0	; 0x0
    5ec0:	ed0c1423 	cfstrs	mvf1, [ip, #-140]
    5ec4:	03000001 	movweq	r0, #1	; 0x1
    5ec8:	004c0245 	subeq	r0, ip, r5, asr #4
    5ecc:	23020000 	movwcs	r0, #8192	; 0x2000
    5ed0:	0a280c16 	beq	a08f30 <__Stack_Size+0xa08b30>
    5ed4:	46030000 	strmi	r0, [r3], -r0
    5ed8:	00006f02 	andeq	r6, r0, r2, lsl #30
    5edc:	18230200 	stmdane	r3!, {r9}
    5ee0:	0001f70c 	andeq	pc, r1, ip, lsl #14
    5ee4:	02470300 	subeq	r0, r7, #0	; 0x0
    5ee8:	0000004c 	andeq	r0, r0, ip, asr #32
    5eec:	001a2302 	andseq	r2, sl, r2, lsl #6
    5ef0:	0026d60d 	eoreq	sp, r6, sp, lsl #12
    5ef4:	02480300 	subeq	r0, r8, #0	; 0x0
    5ef8:	000000c2 	andeq	r0, r0, r2, asr #1
    5efc:	1b04100e 	blne	109f3c <__Stack_Size+0x109b3c>
    5f00:	00000205 	andeq	r0, r0, r5, lsl #4
    5f04:	000aa00f 	andeq	sl, sl, pc
    5f08:	3a1c0400 	bcc	706f10 <__Stack_Size+0x706b10>
    5f0c:	02000000 	andeq	r0, r0, #0	; 0x0
    5f10:	470f0023 	strmi	r0, [pc, -r3, lsr #32]
    5f14:	0400000a 	streq	r0, [r0], #-10
    5f18:	00004c1d 	andeq	r4, r0, sp, lsl ip
    5f1c:	04230200 	strteq	r0, [r3], #-512
    5f20:	000aaf0f 	andeq	sl, sl, pc, lsl #30
    5f24:	4c1e0400 	cfldrsmi	mvf0, [lr], {0}
    5f28:	02000000 	andeq	r0, r0, #0	; 0x0
    5f2c:	eb0f0623 	bl	3c77c0 <__Stack_Size+0x3c73c0>
    5f30:	04000009 	streq	r0, [r0], #-9
    5f34:	00004c1f 	andeq	r4, r0, pc, lsl ip
    5f38:	08230200 	stmdaeq	r3!, {r9}
    5f3c:	000ada0f 	andeq	sp, sl, pc, lsl #20
    5f40:	4c200400 	cfstrsmi	mvf0, [r0]
    5f44:	02000000 	andeq	r0, r0, #0	; 0x0
    5f48:	2d0f0a23 	fstscs	s0, [pc, #-140]
    5f4c:	0400000a 	streq	r0, [r0], #-10
    5f50:	00004c21 	andeq	r4, r0, r1, lsr #24
    5f54:	0c230200 	sfmeq	f0, 4, [r3]
    5f58:	09f80800 	ldmibeq	r8!, {fp}^
    5f5c:	22040000 	andcs	r0, r4, #0	; 0x0
    5f60:	000001a8 	andeq	r0, r0, r8, lsr #3
    5f64:	2604080e 	strcs	r0, [r4], -lr, lsl #16
    5f68:	00000251 	andeq	r0, r0, r1, asr r2
    5f6c:	0028d40f 	eoreq	sp, r8, pc, lsl #8
    5f70:	4c270400 	cfstrsmi	mvf0, [r7]
    5f74:	02000000 	andeq	r0, r0, #0	; 0x0
    5f78:	9e0f0023 	cdpls	0, 0, cr0, cr15, cr3, {1}
    5f7c:	04000029 	streq	r0, [r0], #-41
    5f80:	00004c28 	andeq	r4, r0, r8, lsr #24
    5f84:	02230200 	eoreq	r0, r3, #0	; 0x0
    5f88:	0026920f 	eoreq	r9, r6, pc, lsl #4
    5f8c:	4c290400 	cfstrsmi	mvf0, [r9]
    5f90:	02000000 	andeq	r0, r0, #0	; 0x0
    5f94:	420f0423 	andmi	r0, pc, #587202560	; 0x23000000
    5f98:	04000027 	streq	r0, [r0], #-39
    5f9c:	00004c2a 	andeq	r4, r0, sl, lsr #24
    5fa0:	06230200 	strteq	r0, [r3], -r0, lsl #4
    5fa4:	26e40800 	strbtcs	r0, [r4], r0, lsl #16
    5fa8:	2b040000 	blcs	105fb0 <__Stack_Size+0x105bb0>
    5fac:	00000210 	andeq	r0, r0, r0, lsl r2
    5fb0:	1a05140e 	bne	14aff0 <__Stack_Size+0x14abf0>
    5fb4:	000002ab 	andeq	r0, r0, fp, lsr #5
    5fb8:	0019a80f 	andseq	sl, r9, pc, lsl #16
    5fbc:	3a1b0500 	bcc	6c73c4 <__Stack_Size+0x6c6fc4>
    5fc0:	02000000 	andeq	r0, r0, #0	; 0x0
    5fc4:	ae0f0023 	cdpge	0, 0, cr0, cr15, cr3, {1}
    5fc8:	05000017 	streq	r0, [r0, #-23]
    5fcc:	00003a1c 	andeq	r3, r0, ip, lsl sl
    5fd0:	04230200 	strteq	r0, [r3], #-512
    5fd4:	001a110f 	andseq	r1, sl, pc, lsl #2
    5fd8:	3a1d0500 	bcc	7473e0 <__Stack_Size+0x746fe0>
    5fdc:	02000000 	andeq	r0, r0, #0	; 0x0
    5fe0:	c40f0823 	strgt	r0, [pc], #2083	; 5fe8 <__Stack_Size+0x5be8>
    5fe4:	05000019 	streq	r0, [r0, #-25]
    5fe8:	00003a1e 	andeq	r3, r0, lr, lsl sl
    5fec:	0c230200 	sfmeq	f0, 4, [r3]
    5ff0:	00190a0f 	andseq	r0, r9, pc, lsl #20
    5ff4:	3a1f0500 	bcc	7c73fc <__Stack_Size+0x7c6ffc>
    5ff8:	02000000 	andeq	r0, r0, #0	; 0x0
    5ffc:	08001023 	stmdaeq	r0, {r0, r1, r5, ip}
    6000:	00001776 	andeq	r1, r0, r6, ror r7
    6004:	025c2005 	subseq	r2, ip, #5	; 0x5
    6008:	01100000 	tsteq	r0, r0
    600c:	000029dd 	ldrdeq	r2, [r0], -sp
    6010:	e401e901 	str	lr, [r1], #-2305
    6014:	02080056 	andeq	r0, r8, #86	; 0x56
    6018:	01080057 	qaddeq	r0, r7, r8
    601c:	0002db5d 	andeq	sp, r2, sp, asr fp
    6020:	287b1100 	ldmdacs	fp!, {r8, ip}^
    6024:	e8010000 	stmda	r1, {}
    6028:	000002db 	ldrdeq	r0, [r0], -fp
    602c:	12005001 	andne	r5, r0, #1	; 0x1
    6030:	00020504 	andeq	r0, r2, r4, lsl #10
    6034:	59011300 	stmdbpl	r1, {r8, r9, ip}
    6038:	01000029 	tsteq	r0, r9, lsr #32
    603c:	04010100 	streq	r0, [r1], #-256
    6040:	2c080057 	stccs	0, cr0, [r8], {87}
    6044:	01080057 	qaddeq	r0, r7, r8
    6048:	0003245d 	andeq	r2, r3, sp, asr r4
    604c:	28611100 	stmdacs	r1!, {r8, ip}^
    6050:	ff010000 	undefined instruction 0xff010000
    6054:	00000324 	andeq	r0, r0, r4, lsr #6
    6058:	c9145001 	ldmdbgt	r4, {r0, ip, lr}
    605c:	01000027 	tsteq	r0, r7, lsr #32
    6060:	00032aff 	strdeq	r2, [r3], -pc
    6064:	0024ef00 	eoreq	lr, r4, r0, lsl #30
    6068:	10a81500 	adcne	r1, r8, r0, lsl #10
    606c:	01010000 	tsteq	r1, r0
    6070:	00003a01 	andeq	r3, r0, r1, lsl #20
    6074:	00520100 	subseq	r0, r2, r0, lsl #2
    6078:	019c0412 	orrseq	r0, ip, r2, lsl r4
    607c:	04120000 	ldreq	r0, [r2]
    6080:	00000251 	andeq	r0, r0, r1, asr r2
    6084:	27ec0113 	undefined
    6088:	24010000 	strcs	r0, [r1]
    608c:	572c0101 	strpl	r0, [ip, -r1, lsl #2]!
    6090:	573a0800 	ldrpl	r0, [sl, -r0, lsl #16]!
    6094:	5d010800 	stcpl	8, cr0, [r1]
    6098:	00000357 	andeq	r0, r0, r7, asr r3
    609c:	0027c916 	eoreq	ip, r7, r6, lsl r9
    60a0:	01230100 	teqeq	r3, r0, lsl #2
    60a4:	0000032a 	andeq	r0, r0, sl, lsr #6
    60a8:	13005001 	movwne	r5, #1	; 0x1
    60ac:	0026fb01 	eoreq	pc, r6, r1, lsl #22
    60b0:	01380100 	teqeq	r8, r0, lsl #2
    60b4:	00573c01 	subseq	r3, r7, r1, lsl #24
    60b8:	00575608 	subseq	r5, r7, r8, lsl #12
    60bc:	8c5d0108 	ldfhie	f0, [sp], {8}
    60c0:	16000003 	strne	r0, [r0], -r3
    60c4:	00002861 	andeq	r2, r0, r1, ror #16
    60c8:	24013701 	strcs	r3, [r1], #-1793
    60cc:	01000003 	tsteq	r0, r3
    60d0:	0cd11650 	ldcleq	6, cr1, [r1], {80}
    60d4:	37010000 	strcc	r0, [r1, -r0]
    60d8:	0000b401 	andeq	fp, r0, r1, lsl #8
    60dc:	00510100 	subseq	r0, r1, r0, lsl #2
    60e0:	28520117 	ldmdacs	r2, {r0, r1, r2, r4, r8}^
    60e4:	63010000 	movwvs	r0, #4096	; 0x1000
    60e8:	57580101 	ldrbpl	r0, [r8, -r1, lsl #2]
    60ec:	57960800 	ldrpl	r0, [r6, r0, lsl #16]
    60f0:	25020800 	strcs	r0, [r2, #-2048]
    60f4:	040d0000 	streq	r0, [sp]
    60f8:	61180000 	tstvs	r8, r0
    60fc:	01000028 	tsteq	r0, r8, lsr #32
    6100:	03240162 	teqeq	r4, #-2147483624	; 0x80000018
    6104:	25210000 	strcs	r0, [r1]!
    6108:	50180000 	andspl	r0, r8, r0
    610c:	01000029 	tsteq	r0, r9, lsr #32
    6110:	004c0162 	subeq	r0, ip, r2, ror #2
    6114:	25340000 	ldrcs	r0, [r4]!
    6118:	d1160000 	tstle	r6, r0
    611c:	0100000c 	tsteq	r0, ip
    6120:	00b40162 	adcseq	r0, r4, r2, ror #2
    6124:	52010000 	andpl	r0, r1, #0	; 0x0
    6128:	0029d415 	eoreq	sp, r9, r5, lsl r4
    612c:	01640100 	cmneq	r4, r0, lsl #2
    6130:	0000003a 	andeq	r0, r0, sl, lsr r0
    6134:	9b195c01 	blls	65d140 <__Stack_Size+0x65cd40>
    6138:	01000028 	tsteq	r0, r8, lsr #32
    613c:	003a0164 	eorseq	r0, sl, r4, ror #2
    6140:	a9150000 	ldmdbge	r5, {}
    6144:	01000029 	tsteq	r0, r9, lsr #32
    6148:	003a0164 	eorseq	r0, sl, r4, ror #2
    614c:	51010000 	tstpl	r1, r0
    6150:	0028021a 	eoreq	r0, r8, sl, lsl r2
    6154:	01650100 	cmneq	r5, r0, lsl #2
    6158:	0000003a 	andeq	r0, r0, sl, lsr r0
    615c:	00002552 	andeq	r2, r0, r2, asr r5
    6160:	35011300 	strcc	r1, [r1, #-768]
    6164:	01000027 	tsteq	r0, r7, lsr #32
    6168:	9801019e 	stmdals	r1, {r1, r2, r3, r4, r7, r8}
    616c:	b0080057 	andlt	r0, r8, r7, asr r0
    6170:	01080057 	qaddeq	r0, r7, r8
    6174:	0004505d 	andeq	r5, r4, sp, asr r0
    6178:	28611600 	stmdacs	r1!, {r9, sl, ip}^
    617c:	9d010000 	stcls	0, cr0, [r1]
    6180:	00032401 	andeq	r2, r3, r1, lsl #8
    6184:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    6188:	000027df 	ldrdeq	r2, [r0], -pc
    618c:	4c019d01 	stcmi	13, cr9, [r1], {1}
    6190:	01000000 	tsteq	r0, r0
    6194:	0cd11651 	ldcleq	6, cr1, [r1], {81}
    6198:	9d010000 	stcls	0, cr0, [r1]
    619c:	0000b401 	andeq	fp, r0, r1, lsl #8
    61a0:	00520100 	subseq	r0, r2, r0, lsl #2
    61a4:	281e0113 	ldmdacs	lr, {r0, r1, r4, r8}
    61a8:	bd010000 	stclt	0, cr0, [r1]
    61ac:	57b00101 	ldrpl	r0, [r0, r1, lsl #2]!
    61b0:	57c60800 	strbpl	r0, [r6, r0, lsl #16]
    61b4:	5d010800 	stcpl	8, cr0, [r1]
    61b8:	00000485 	andeq	r0, r0, r5, lsl #9
    61bc:	00286116 	eoreq	r6, r8, r6, lsl r1
    61c0:	01bc0100 	undefined instruction 0x01bc0100
    61c4:	00000324 	andeq	r0, r0, r4, lsr #6
    61c8:	8c165001 	ldchi	0, cr5, [r6], {1}
    61cc:	01000028 	tsteq	r0, r8, lsr #32
    61d0:	005e01bc 	ldrheq	r0, [lr], #-28
    61d4:	51010000 	tstpl	r1, r0
    61d8:	69011300 	stmdbvs	r1, {r8, r9, ip}
    61dc:	01000029 	tsteq	r0, r9, lsr #32
    61e0:	c80101d6 	stmdagt	r1, {r1, r2, r4, r6, r7, r8}
    61e4:	de080057 	mcrle	0, 0, r0, cr8, cr7, {2}
    61e8:	01080057 	qaddeq	r0, r7, r8
    61ec:	0004bc5d 	andeq	fp, r4, sp, asr ip
    61f0:	28611600 	stmdacs	r1!, {r9, sl, ip}^
    61f4:	d5010000 	strle	r0, [r1]
    61f8:	00032401 	andeq	r2, r3, r1, lsl #8
    61fc:	18500100 	ldmdane	r0, {r8}^
    6200:	00002728 	andeq	r2, r0, r8, lsr #14
    6204:	4c01d501 	cfstr32mi	mvfx13, [r1], {1}
    6208:	7b000000 	blvc	6210 <__Stack_Size+0x5e10>
    620c:	00000025 	andeq	r0, r0, r5, lsr #32
    6210:	28e00113 	stmiacs	r0!, {r0, r1, r4, r8}^
    6214:	eb010000 	bl	4621c <__Stack_Size+0x45e1c>
    6218:	57e00101 	strbpl	r0, [r0, r1, lsl #2]!
    621c:	57fa0800 	ldrbpl	r0, [sl, r0, lsl #16]!
    6220:	5d010800 	stcpl	8, cr0, [r1]
    6224:	000004f1 	strdeq	r0, [r0], -r1
    6228:	00286116 	eoreq	r6, r8, r6, lsl r1
    622c:	01ea0100 	mvneq	r0, r0, lsl #2
    6230:	00000324 	andeq	r0, r0, r4, lsr #6
    6234:	d1165001 	tstle	r6, r1
    6238:	0100000c 	tsteq	r0, ip
    623c:	00b401ea 	adcseq	r0, r4, sl, ror #3
    6240:	51010000 	tstpl	r1, r0
    6244:	90011300 	andls	r1, r1, r0, lsl #6
    6248:	01000027 	tsteq	r0, r7, lsr #32
    624c:	fc01020b 	stc2	2, cr0, [r1], {11}
    6250:	12080057 	andne	r0, r8, #87	; 0x57
    6254:	01080058 	qaddeq	r0, r8, r8
    6258:	0005285d 	andeq	r2, r5, sp, asr r8
    625c:	28611600 	stmdacs	r1!, {r9, sl, ip}^
    6260:	0a010000 	beq	46268 <__Stack_Size+0x45e68>
    6264:	00032402 	andeq	r2, r3, r2, lsl #8
    6268:	18500100 	ldmdane	r0, {r8}^
    626c:	000026bb 	strheq	r2, [r0], -fp
    6270:	4c020a01 	stcmi	10, cr0, [r2], {1}
    6274:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    6278:	00000025 	andeq	r0, r0, r5, lsr #32
    627c:	29060113 	stmdbcs	r6, {r0, r1, r4, r8}
    6280:	20010000 	andcs	r0, r1, r0
    6284:	58140102 	ldmdapl	r4, {r1, r8}
    6288:	582e0800 	stmdapl	lr!, {fp}
    628c:	5d010800 	stcpl	8, cr0, [r1]
    6290:	0000055d 	andeq	r0, r0, sp, asr r5
    6294:	00286116 	eoreq	r6, r8, r6, lsl r1
    6298:	021f0100 	andseq	r0, pc, #0	; 0x0
    629c:	00000324 	andeq	r0, r0, r4, lsr #6
    62a0:	d1165001 	tstle	r6, r1
    62a4:	0100000c 	tsteq	r0, ip
    62a8:	00b4021f 	adcseq	r0, r4, pc, lsl r2
    62ac:	51010000 	tstpl	r1, r0
    62b0:	05011300 	streq	r1, [r1, #-768]
    62b4:	01000027 	tsteq	r0, r7, lsr #32
    62b8:	3001023c 	andcc	r0, r1, ip, lsr r2
    62bc:	38080058 	stmdacc	r8, {r3, r4, r6}
    62c0:	01080058 	qaddeq	r0, r8, r8
    62c4:	0005945d 	andeq	r9, r5, sp, asr r4
    62c8:	28611600 	stmdacs	r1!, {r9, sl, ip}^
    62cc:	3b010000 	blcc	462d4 <__Stack_Size+0x45ed4>
    62d0:	00032402 	andeq	r2, r3, r2, lsl #8
    62d4:	18500100 	ldmdane	r0, {r8}^
    62d8:	00000e5c 	andeq	r0, r0, ip, asr lr
    62dc:	4c023b01 	stcmi	11, cr3, [r2], {1}
    62e0:	a1000000 	tstge	r0, r0
    62e4:	00000025 	andeq	r0, r0, r5, lsr #32
    62e8:	297c011b 	ldmdbcs	ip!, {r0, r1, r3, r4, r8}^
    62ec:	4f010000 	svcmi	0x00010000
    62f0:	004c0102 	subeq	r0, ip, r2, lsl #2
    62f4:	58380000 	ldmdapl	r8!, {}
    62f8:	58400800 	stmdapl	r0, {fp}^
    62fc:	5d010800 	stcpl	8, cr0, [r1]
    6300:	000005c1 	andeq	r0, r0, r1, asr #11
    6304:	00286118 	eoreq	r6, r8, r8, lsl r1
    6308:	024e0100 	subeq	r0, lr, #0	; 0x0
    630c:	00000324 	andeq	r0, r0, r4, lsr #6
    6310:	000025b4 	strheq	r2, [r0], -r4
    6314:	42011300 	andmi	r1, r1, #0	; 0x0
    6318:	01000028 	tsteq	r0, r8, lsr #32
    631c:	40010261 	andmi	r0, r1, r1, ror #4
    6320:	4c080058 	stcmi	0, cr0, [r8], {88}
    6324:	01080058 	qaddeq	r0, r8, r8
    6328:	0005e85d 	andeq	lr, r5, sp, asr r8
    632c:	28611600 	stmdacs	r1!, {r9, sl, ip}^
    6330:	60010000 	andvs	r0, r1, r0
    6334:	00032402 	andeq	r2, r3, r2, lsl #8
    6338:	00500100 	subseq	r0, r0, r0, lsl #2
    633c:	282f0113 	stmdacs	pc!, {r0, r1, r4, r8}
    6340:	74010000 	strvc	r0, [r1]
    6344:	584c0102 	stmdapl	ip, {r1, r8}^
    6348:	585e0800 	ldmdapl	lr, {fp}^
    634c:	5d010800 	stcpl	8, cr0, [r1]
    6350:	0000061d 	andeq	r0, r0, sp, lsl r6
    6354:	00286116 	eoreq	r6, r8, r6, lsl r1
    6358:	02730100 	rsbseq	r0, r3, #0	; 0x0
    635c:	00000324 	andeq	r0, r0, r4, lsr #6
    6360:	80165001 	andshi	r5, r6, r1
    6364:	01000027 	tsteq	r0, r7, lsr #32
    6368:	005e0273 	subseq	r0, lr, r3, ror r2
    636c:	51010000 	tstpl	r1, r0
    6370:	9d011300 	stcls	3, cr1, [r1]
    6374:	01000026 	tsteq	r0, r6, lsr #32
    6378:	6001028a 	andvs	r0, r1, sl, lsl #5
    637c:	72080058 	andvc	r0, r8, #88	; 0x58
    6380:	01080058 	qaddeq	r0, r8, r8
    6384:	0006525d 	andeq	r5, r6, sp, asr r2
    6388:	28611600 	stmdacs	r1!, {r9, sl, ip}^
    638c:	89010000 	stmdbhi	r1, {}
    6390:	00032402 	andeq	r2, r3, r2, lsl #8
    6394:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    6398:	0000298e 	andeq	r2, r0, lr, lsl #19
    639c:	5e028901 	cdppl	9, 0, cr8, cr2, cr1, {0}
    63a0:	01000000 	tsteq	r0, r0
    63a4:	01130051 	tsteq	r3, r1, asr r0
    63a8:	00002868 	andeq	r2, r0, r8, ror #16
    63ac:	0102a001 	tsteq	r2, r1
    63b0:	08005874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, lr}
    63b4:	0800588e 	stmdaeq	r0, {r1, r2, r3, r7, fp, ip, lr}
    63b8:	06875d01 	streq	r5, [r7], r1, lsl #26
    63bc:	61160000 	tstvs	r6, r0
    63c0:	01000028 	tsteq	r0, r8, lsr #32
    63c4:	0324029f 	teqeq	r4, #-268435447	; 0xf0000009
    63c8:	50010000 	andpl	r0, r1, r0
    63cc:	000cd116 	andeq	sp, ip, r6, lsl r1
    63d0:	029f0100 	addseq	r0, pc, #0	; 0x0
    63d4:	000000b4 	strheq	r0, [r0], -r4
    63d8:	13005101 	movwne	r5, #257	; 0x101
    63dc:	00292501 	eoreq	r2, r9, r1, lsl #10
    63e0:	02bd0100 	adcseq	r0, sp, #0	; 0x0
    63e4:	00589001 	subseq	r9, r8, r1
    63e8:	0058aa08 	subseq	sl, r8, r8, lsl #20
    63ec:	bc5d0108 	ldflte	f0, [sp], {8}
    63f0:	16000006 	strne	r0, [r0], -r6
    63f4:	00002861 	andeq	r2, r0, r1, ror #16
    63f8:	2402bc01 	strcs	fp, [r2], #-3073
    63fc:	01000003 	tsteq	r0, r3
    6400:	0cd11650 	ldcleq	6, cr1, [r1], {80}
    6404:	bc010000 	stclt	0, cr0, [r1], {0}
    6408:	0000b402 	andeq	fp, r0, r2, lsl #8
    640c:	00510100 	subseq	r0, r1, r0, lsl #2
    6410:	27140113 	undefined
    6414:	da010000 	ble	4641c <__Stack_Size+0x4601c>
    6418:	58ac0102 	stmiapl	ip!, {r1, r8}
    641c:	58c60800 	stmiapl	r6, {fp}^
    6420:	5d010800 	stcpl	8, cr0, [r1]
    6424:	000006f1 	strdeq	r0, [r0], -r1
    6428:	00286116 	eoreq	r6, r8, r6, lsl r1
    642c:	02d90100 	sbcseq	r0, r9, #0	; 0x0
    6430:	00000324 	andeq	r0, r0, r4, lsr #6
    6434:	d1165001 	tstle	r6, r1
    6438:	0100000c 	tsteq	r0, ip
    643c:	00b402d9 	ldrsbteq	r0, [r4], r9
    6440:	51010000 	tstpl	r1, r0
    6444:	c3011300 	movwgt	r1, #4864	; 0x1300
    6448:	01000028 	tsteq	r0, r8, lsr #32
    644c:	c80102f9 	stmdagt	r1, {r0, r3, r4, r5, r6, r7, r9}
    6450:	de080058 	mcrle	0, 0, r0, cr8, cr8, {2}
    6454:	01080058 	qaddeq	r0, r8, r8
    6458:	0007285d 	andeq	r2, r7, sp, asr r8
    645c:	28611600 	stmdacs	r1!, {r9, sl, ip}^
    6460:	f8010000 	undefined instruction 0xf8010000
    6464:	00032402 	andeq	r2, r3, r2, lsl #8
    6468:	18500100 	ldmdane	r0, {r8}^
    646c:	00002750 	andeq	r2, r0, r0, asr r7
    6470:	4c02f801 	stcmi	8, cr15, [r2], {1}
    6474:	c7000000 	strgt	r0, [r0, -r0]
    6478:	00000025 	andeq	r0, r0, r5, lsr #32
    647c:	28f80113 	ldmcs	r8!, {r0, r1, r4, r8}^
    6480:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    6484:	58e00103 	stmiapl	r0!, {r0, r1, r8}^
    6488:	58fa0800 	ldmpl	sl!, {fp}^
    648c:	5d010800 	stcpl	8, cr0, [r1]
    6490:	0000075d 	andeq	r0, r0, sp, asr r7
    6494:	00286116 	eoreq	r6, r8, r6, lsl r1
    6498:	030d0100 	movweq	r0, #53504	; 0xd100
    649c:	00000324 	andeq	r0, r0, r4, lsr #6
    64a0:	d1165001 	tstle	r6, r1
    64a4:	0100000c 	tsteq	r0, ip
    64a8:	00b4030d 	adcseq	r0, r4, sp, lsl #6
    64ac:	51010000 	tstpl	r1, r0
    64b0:	3c011b00 	stccc	11, cr1, [r1], {0}
    64b4:	01000029 	tsteq	r0, r9, lsr #32
    64b8:	89010336 	stmdbhi	r1, {r1, r2, r4, r5, r8, r9}
    64bc:	fc000000 	stc2	0, cr0, [r0], {0}
    64c0:	08080058 	stmdaeq	r8, {r3, r4, r6}
    64c4:	01080059 	qaddeq	r0, r9, r8
    64c8:	0007a45d 	andeq	sl, r7, sp, asr r4
    64cc:	28611800 	stmdacs	r1!, {fp, ip}^
    64d0:	35010000 	strcc	r0, [r1]
    64d4:	00032403 	andeq	r2, r3, r3, lsl #8
    64d8:	0025da00 	eoreq	sp, r5, r0, lsl #20
    64dc:	27b11600 	ldrcs	r1, [r1, r0, lsl #12]!
    64e0:	35010000 	strcc	r0, [r1]
    64e4:	00004c03 	andeq	r4, r0, r3, lsl #24
    64e8:	19510100 	ldmdbne	r1, {r8}^
    64ec:	00000d58 	andeq	r0, r0, r8, asr sp
    64f0:	89033701 	stmdbhi	r3, {r0, r8, r9, sl, ip, sp}
    64f4:	00000000 	andeq	r0, r0, r0
    64f8:	28a10113 	stmiacs	r1!, {r0, r1, r4, r8}
    64fc:	6a010000 	bvs	46504 <__Stack_Size+0x46104>
    6500:	59080103 	stmdbpl	r8, {r0, r1, r8}
    6504:	59120800 	ldmdbpl	r2, {fp}
    6508:	5d010800 	stcpl	8, cr0, [r1]
    650c:	000007db 	ldrdeq	r0, [r0], -fp
    6510:	00286116 	eoreq	r6, r8, r6, lsl r1
    6514:	03690100 	cmneq	r9, #0	; 0x0
    6518:	00000324 	andeq	r0, r0, r4, lsr #6
    651c:	b1185001 	tstlt	r8, r1
    6520:	01000027 	tsteq	r0, r7, lsr #32
    6524:	004c0369 	subeq	r0, ip, r9, ror #6
    6528:	25ed0000 	strbcs	r0, [sp]!
    652c:	1b000000 	blne	6534 <__Stack_Size+0x6134>
    6530:	0028b101 	eoreq	fp, r8, r1, lsl #2
    6534:	038b0100 	orreq	r0, fp, #0	; 0x0
    6538:	00009401 	andeq	r9, r0, r1, lsl #8
    653c:	00591400 	subseq	r1, r9, r0, lsl #8
    6540:	00595e08 	subseq	r5, r9, r8, lsl #28
    6544:	525d0108 	subspl	r0, sp, #2	; 0x2
    6548:	18000008 	stmdane	r0, {r3}
    654c:	00002861 	andeq	r2, r0, r1, ror #16
    6550:	24038a01 	strcs	r8, [r3], #-2561
    6554:	00000003 	andeq	r0, r0, r3
    6558:	18000026 	stmdane	r0, {r1, r2, r5}
    655c:	00002950 	andeq	r2, r0, r0, asr r9
    6560:	4c038a01 	stcmi	10, cr8, [r3], {1}
    6564:	13000000 	movwne	r0, #0	; 0x0
    6568:	15000026 	strne	r0, [r0, #-38]
    656c:	0000289a 	muleq	r0, sl, r8
    6570:	3a038c01 	bcc	e957c <__Stack_Size+0xe917c>
    6574:	01000000 	tsteq	r0, r0
    6578:	29a91a52 	stmibcs	r9!, {r1, r4, r6, r9, fp, ip}
    657c:	8c010000 	stchi	0, cr0, [r1], {0}
    6580:	00003a03 	andeq	r3, r0, r3, lsl #20
    6584:	00263c00 	eoreq	r3, r6, r0, lsl #24
    6588:	29d41a00 	ldmibcs	r4, {r9, fp, ip}^
    658c:	8c010000 	stchi	0, cr0, [r1], {0}
    6590:	00003a03 	andeq	r3, r0, r3, lsl #20
    6594:	00265a00 	eoreq	r5, r6, r0, lsl #20
    6598:	0d581900 	ldcleq	9, cr1, [r8]
    659c:	8d010000 	stchi	0, cr0, [r1]
    65a0:	00009403 	andeq	r9, r0, r3, lsl #8
    65a4:	01130000 	tsteq	r3, r0
    65a8:	00002768 	andeq	r2, r0, r8, ror #14
    65ac:	0103db01 	tsteq	r3, r1, lsl #22
    65b0:	08005960 	stmdaeq	r0, {r5, r6, r8, fp, ip, lr}
    65b4:	08005970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip, lr}
    65b8:	08a15d01 	stmiaeq	r1!, {r0, r8, sl, fp, ip, lr}
    65bc:	61160000 	tstvs	r6, r0
    65c0:	01000028 	tsteq	r0, r8, lsr #32
    65c4:	032403da 	teqeq	r4, #1744830467	; 0x68000003
    65c8:	50010000 	andpl	r0, r1, r0
    65cc:	00295018 	eoreq	r5, r9, r8, lsl r0
    65d0:	03da0100 	bicseq	r0, sl, #0	; 0x0
    65d4:	0000004c 	andeq	r0, r0, ip, asr #32
    65d8:	0000266d 	andeq	r2, r0, sp, ror #12
    65dc:	00289a19 	eoreq	r9, r8, r9, lsl sl
    65e0:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    65e4:	0000004c 	andeq	r0, r0, ip, asr #32
    65e8:	0029a919 	eoreq	sl, r9, r9, lsl r9
    65ec:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    65f0:	0000004c 	andeq	r0, r0, ip, asr #32
    65f4:	b0011c00 	andlt	r1, r1, r0, lsl #24
    65f8:	01000026 	tsteq	r0, r6, lsr #32
    65fc:	5970018d 	ldmdbpl	r0!, {r0, r2, r3, r7, r8}^
    6600:	5a0c0800 	bpl	308608 <__Stack_Size+0x308208>
    6604:	26800800 	strcs	r0, [r0], r0, lsl #16
    6608:	092a0000 	stmdbeq	sl!, {}
    660c:	61140000 	tstvs	r4, r0
    6610:	01000028 	tsteq	r0, r8, lsr #32
    6614:	0003248c 	andeq	r2, r3, ip, lsl #9
    6618:	0026ab00 	eoreq	sl, r6, r0, lsl #22
    661c:	287b1400 	ldmdacs	fp!, {sl, ip}^
    6620:	8c010000 	stchi	0, cr0, [r1], {0}
    6624:	000002db 	ldrdeq	r0, [r0], -fp
    6628:	000026ca 	andeq	r2, r0, sl, asr #13
    662c:	0010a81d 	andseq	sl, r0, sp, lsl r8
    6630:	3a8e0100 	bcc	fe386a38 <SCS_BASE+0x1e378a38>
    6634:	e8000000 	stmda	r0, {}
    6638:	1d000026 	stcne	0, cr0, [r0, #-152]
    663c:	0000275f 	andeq	r2, r0, pc, asr r7
    6640:	003a8e01 	eorseq	r8, sl, r1, lsl #28
    6644:	27110000 	ldrcs	r0, [r1, -r0]
    6648:	831e0000 	tsthi	lr, #0	; 0x0
    664c:	01000026 	tsteq	r0, r6, lsr #32
    6650:	00003a8f 	andeq	r3, r0, pc, lsl #21
    6654:	1f510100 	svcne	0x00510100
    6658:	00002913 	andeq	r2, r0, r3, lsl r9
    665c:	003a9001 	eorseq	r9, sl, r1
    6660:	021e0000 	andseq	r0, lr, #0	; 0x0
    6664:	01000028 	tsteq	r0, r8, lsr #32
    6668:	00003a91 	muleq	r0, r1, sl
    666c:	1e540100 	rdfnes	f0, f4, f0
    6670:	0000280d 	andeq	r2, r0, sp, lsl #16
    6674:	02ab9201 	adceq	r9, fp, #268435456	; 0x10000000
    6678:	91020000 	tstls	r2, r0
    667c:	0120005c 	qsubeq	r0, ip, r0
    6680:	000027bc 	strheq	r2, [r0], -ip
    6684:	0c015b01 	stceq	11, cr5, [r1], {1}
    6688:	a008005a 	andge	r0, r8, sl, asr r0
    668c:	2408005a 	strcs	r0, [r8], #-90
    6690:	14000027 	strne	r0, [r0], #-39
    6694:	00002861 	andeq	r2, r0, r1, ror #16
    6698:	03245a01 	teqeq	r4, #4096	; 0x1000
    669c:	274f0000 	strbcs	r0, [pc, -r0]
    66a0:	00000000 	andeq	r0, r0, r0
    66a4:	0000008d 	andeq	r0, r0, sp, lsl #1
    66a8:	15ee0002 	strbne	r0, [lr, #2]!
    66ac:	01040000 	tsteq	r4, r0
    66b0:	000016fe 	strdeq	r1, [r0], -lr
    66b4:	08005aa0 	stmdaeq	r0, {r5, r7, r9, fp, ip, lr}
    66b8:	08005b0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, fp, ip, lr}
    66bc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    66c0:	30316632 	eorscc	r6, r1, r2, lsr r6
    66c4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    66c8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    66cc:	6f632f63 	svcvs	0x00632f63
    66d0:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    66d4:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]
    66d8:	6f726361 	svcvs	0x00726361
    66dc:	4300732e 	movwmi	r7, #814	; 0x32e
    66e0:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    66e4:	5c737265 	lfmpl	f7, 2, [r3], #-404
    66e8:	6372614d 	cmnvs	r2, #1073741843	; 0x40000013
    66ec:	636f445c 	cmnvs	pc, #1543503872	; 0x5c000000
    66f0:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
    66f4:	475c7374 	undefined
    66f8:	75487469 	strbvc	r7, [r8, #-1129]
    66fc:	6d435c62 	stclvs	12, cr5, [r3, #-392]
    6700:	61745f33 	cmnvs	r4, r3, lsr pc
    6704:	5c316b73 	ldcpl	11, cr6, [r1], #-460
    6708:	65656857 	strbvs	r6, [r5, #-2135]!
    670c:	5264656c 	rsbpl	r6, r4, #452984832	; 0x1b000000
    6710:	746f626f 	strbtvc	r6, [pc], #623	; 6718 <__Stack_Size+0x6318>
    6714:	6f6d6552 	svcvs	0x006d6552
    6718:	6f436574 	svcvs	0x00436574
    671c:	6f72746e 	svcvs	0x0072746e
    6720:	0031566c 	eorseq	r5, r1, ip, ror #12
    6724:	20554e47 	subscs	r4, r5, r7, asr #28
    6728:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    672c:	2e38312e 	rsfcsep	f3, f0, #0.5
    6730:	01003035 	tsteq	r0, r5, lsr r0
    6734:	00010280 	andeq	r0, r1, r0, lsl #5
    6738:	02000200 	andeq	r0, r0, #0	; 0x0
    673c:	04000016 	streq	r0, [r0], #-22
    6740:	00000001 	andeq	r0, r0, r1
    6744:	2a280100 	bcs	a06b4c <__Stack_Size+0xa0674c>
    6748:	003f0000 	eorseq	r0, pc, r0
    674c:	5b100000 	blpl	406754 <__Stack_Size+0x406354>
    6750:	5b640800 	blpl	1908758 <__Stack_Size+0x1908358>
    6754:	17a20800 	strne	r0, [r2, r0, lsl #16]!
    6758:	04020000 	streq	r0, [r2]
    675c:	002a6c05 	eoreq	r6, sl, r5, lsl #24
    6760:	05020200 	streq	r0, [r2, #-512]
    6764:	00000035 	andeq	r0, r0, r5, lsr r0
    6768:	fd060102 	stc2	1, cr0, [r6, #-8]
    676c:	02000000 	andeq	r0, r0, #0	; 0x0
    6770:	2ae60704 	bcs	ff988388 <SCS_BASE+0x1f97a388>
    6774:	02020000 	andeq	r0, r2, #0	; 0x0
    6778:	00018807 	andeq	r8, r1, r7, lsl #16
    677c:	08010200 	stmdaeq	r1, {r9}
    6780:	000000fb 	strdeq	r0, [r0], -fp
    6784:	04070403 	streq	r0, [r7], #-1027
    6788:	0029fd01 	eoreq	pc, r9, r1, lsl #26
    678c:	01920100 	orrseq	r0, r2, r0, lsl #2
    6790:	08005b10 	stmdaeq	r0, {r4, r8, r9, fp, ip, lr}
    6794:	08005b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip, lr}
    6798:	0000276e 	andeq	r2, r0, lr, ror #14
    679c:	00000086 	andeq	r0, r0, r6, lsl #1
    67a0:	002a5a05 	eoreq	r5, sl, r5, lsl #20
    67a4:	86930100 	ldrhi	r0, [r3], r0, lsl #2
    67a8:	06000000 	streq	r0, [r0], -r0
    67ac:	00002a0b 	andeq	r2, r0, fp, lsl #20
    67b0:	00869301 	addeq	r9, r6, r1, lsl #6
    67b4:	278d0000 	strcs	r0, [sp, r0]
    67b8:	07000000 	streq	r0, [r0, -r0]
    67bc:	00003a04 	andeq	r3, r0, r4, lsl #20
    67c0:	2a130800 	bcs	4c87c8 <__Stack_Size+0x4c83c8>
    67c4:	19010000 	stmdbne	r1, {}
    67c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    67cc:	f6080101 	undefined instruction 0xf6080101
    67d0:	01000029 	tsteq	r0, r9, lsr #32
    67d4:	00003a1b 	andeq	r3, r0, fp, lsl sl
    67d8:	08010100 	stmdaeq	r1, {r8}
    67dc:	00002a21 	andeq	r2, r0, r1, lsr #20
    67e0:	003a1d01 	eorseq	r1, sl, r1, lsl #26
    67e4:	01010000 	tsteq	r1, r0
    67e8:	002a6108 	eoreq	r6, sl, r8, lsl #2
    67ec:	3a200100 	bcc	806bf4 <__Stack_Size+0x8067f4>
    67f0:	01000000 	tsteq	r0, r0
    67f4:	2a1b0801 	bcs	6c8800 <__Stack_Size+0x6c8400>
    67f8:	22010000 	andcs	r0, r1, #0	; 0x0
    67fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    6800:	ee090101 	adfe	f0, f1, f1
    6804:	01000029 	tsteq	r0, r9, lsr #32
    6808:	0a010125 	beq	46ca4 <__Stack_Size+0x468a4>
    680c:	000000e8 	andeq	r0, r0, r8, ror #1
    6810:	000000e6 	andeq	r0, r0, r6, ror #1
    6814:	00004f0b 	andeq	r4, r0, fp, lsl #30
    6818:	0c004c00 	stceq	12, cr4, [r0], {0}
    681c:	e6040701 	str	r0, [r4], -r1, lsl #14
    6820:	0d000000 	stceq	0, cr0, [r0]
    6824:	00002a4d 	andeq	r2, r0, sp, asr #20
    6828:	01003901 	tsteq	r0, r1, lsl #18
    682c:	05010000 	streq	r0, [r1]
    6830:	00300003 	eorseq	r0, r0, r3
    6834:	00d60e08 	sbcseq	r0, r6, r8, lsl #28
    6838:	c1000000 	tstgt	r0, r0
    683c:	02000000 	andeq	r0, r0, #0	; 0x0
    6840:	0016b700 	andseq	fp, r6, r0, lsl #14
    6844:	00010400 	andeq	r0, r1, r0, lsl #8
    6848:	01000000 	tsteq	r0, r0
    684c:	00002aac 	andeq	r2, r0, ip, lsr #21
    6850:	00002a75 	andeq	r2, r0, r5, ror sl
	...
    685c:	00001800 	andeq	r1, r0, r0, lsl #16
    6860:	eb070402 	bl	1c7870 <__Stack_Size+0x1c7470>
    6864:	0200002a 	andeq	r0, r0, #42	; 0x2a
    6868:	00fd0601 	rscseq	r0, sp, r1, lsl #12
    686c:	01020000 	tsteq	r2, r0
    6870:	0000fb08 	andeq	pc, r0, r8, lsl #22
    6874:	05020200 	streq	r0, [r2, #-512]
    6878:	00000035 	andeq	r0, r0, r5, lsr r0
    687c:	88070202 	stmdahi	r7, {r1, r9}
    6880:	03000001 	movweq	r0, #1	; 0x1
    6884:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    6888:	08020074 	stmdaeq	r2, {r2, r4, r5, r6}
    688c:	002a6705 	eoreq	r6, sl, r5, lsl #14
    6890:	07080200 	streq	r0, [r8, -r0, lsl #4]
    6894:	00002ae1 	andeq	r2, r0, r1, ror #21
    6898:	6c050402 	cfstrsvs	mvf0, [r5], {2}
    689c:	0400002a 	streq	r0, [r0], #-42
    68a0:	04020704 	streq	r0, [r2], #-1796
    68a4:	002ae607 	eoreq	lr, sl, r7, lsl #12
    68a8:	06010500 	streq	r0, [r1], -r0, lsl #10
    68ac:	00006e04 	andeq	r6, r0, r4, lsl #28
    68b0:	08010200 	stmdaeq	r1, {r9}
    68b4:	00000104 	andeq	r0, r0, r4, lsl #2
    68b8:	002b0d07 	eoreq	r0, fp, r7, lsl #26
    68bc:	06020100 	streq	r0, [r2], -r0, lsl #2
    68c0:	0000009c 	muleq	r0, ip, r0
    68c4:	002b1c08 	eoreq	r1, fp, r8, lsl #24
    68c8:	01080000 	tsteq	r8, r0
    68cc:	0100002b 	tsteq	r0, fp, lsr #32
    68d0:	002af808 	eoreq	pc, sl, r8, lsl #16
    68d4:	09000200 	stmdbeq	r0, {r9}
    68d8:	002b2101 	eoreq	r2, fp, r1, lsl #2
    68dc:	01400100 	cmpeq	r0, r0, lsl #2
    68e0:	00000048 	andeq	r0, r0, r8, asr #32
	...
    68ec:	000027a0 	andeq	r2, r0, r0, lsr #15
    68f0:	006e660a 	rsbeq	r6, lr, sl, lsl #12
    68f4:	00703d01 	rsbseq	r3, r0, r1, lsl #26
    68f8:	27cb0000 	strbcs	r0, [fp, r0]
    68fc:	00000000 	andeq	r0, r0, r0
    6900:	00000936 	andeq	r0, r0, r6, lsr r9
    6904:	17380002 	ldrne	r0, [r8, -r2]!
    6908:	01040000 	tsteq	r4, r0
    690c:	00000000 	andeq	r0, r0, r0
    6910:	002b3401 	eoreq	r3, fp, r1, lsl #8
    6914:	002a7500 	eoreq	r7, sl, r0, lsl #10
	...
    6920:	00187400 	andseq	r7, r8, r0, lsl #8
    6924:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6928:	00002aeb 	andeq	r2, r0, fp, ror #21
    692c:	fd060102 	stc2	1, cr0, [r6, #-8]
    6930:	02000000 	andeq	r0, r0, #0	; 0x0
    6934:	00fb0801 	rscseq	r0, fp, r1, lsl #16
    6938:	02020000 	andeq	r0, r2, #0	; 0x0
    693c:	00003505 	andeq	r3, r0, r5, lsl #10
    6940:	07020200 	streq	r0, [r2, -r0, lsl #4]
    6944:	00000188 	andeq	r0, r0, r8, lsl #3
    6948:	69050403 	stmdbvs	r5, {r0, r1, sl}
    694c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    6950:	2a670508 	bcs	19c7d78 <__Stack_Size+0x19c7978>
    6954:	08020000 	stmdaeq	r2, {}
    6958:	002ae107 	eoreq	lr, sl, r7, lsl #2
    695c:	2d430400 	cfstrdcs	mvd0, [r3]
    6960:	07020000 	streq	r0, [r2, -r0]
    6964:	00000048 	andeq	r0, r0, r8, asr #32
    6968:	6c050402 	cfstrsvs	mvf0, [r5], {2}
    696c:	0400002a 	streq	r0, [r0], #-42
    6970:	00002df2 	strdeq	r2, [r0], -r2
    6974:	00682c03 	rsbeq	r2, r8, r3, lsl #24
    6978:	eb050000 	bl	146980 <__Stack_Size+0x146580>
    697c:	0400002c 	streq	r0, [r0], #-44
    6980:	00250163 	eoreq	r0, r5, r3, ror #2
    6984:	04060000 	streq	r0, [r6]
    6988:	00a54703 	adceq	r4, r5, r3, lsl #14
    698c:	e5070000 	str	r0, [r7]
    6990:	0300002c 	movweq	r0, #44	; 0x2c
    6994:	00007a48 	andeq	r7, r0, r8, asr #20
    6998:	2c970700 	ldccs	7, cr0, [r7], {0}
    699c:	49030000 	stmdbmi	r3, {}
    69a0:	000000a5 	andeq	r0, r0, r5, lsr #1
    69a4:	00330800 	eorseq	r0, r3, r0, lsl #16
    69a8:	00b50000 	adcseq	r0, r5, r0
    69ac:	b5090000 	strlt	r0, [r9]
    69b0:	03000000 	movweq	r0, #0	; 0x0
    69b4:	07040a00 	streq	r0, [r4, -r0, lsl #20]
    69b8:	4403080b 	strmi	r0, [r3], #-2059
    69bc:	000000dd 	ldrdeq	r0, [r0], -sp
    69c0:	002ddc0c 	eoreq	sp, sp, ip, lsl #24
    69c4:	48450300 	stmdami	r5, {r8, r9}^
    69c8:	02000000 	andeq	r0, r0, #0	; 0x0
    69cc:	e40c0023 	str	r0, [ip], #-35
    69d0:	0300002d 	movweq	r0, #45	; 0x2d
    69d4:	0000864a 	andeq	r8, r0, sl, asr #12
    69d8:	04230200 	strteq	r0, [r3], #-512
    69dc:	2d780400 	cfldrdcs	mvd0, [r8]
    69e0:	4b030000 	blmi	c69e8 <__Stack_Size+0xc65e8>
    69e4:	000000b8 	strheq	r0, [r0], -r8
    69e8:	002c6904 	eoreq	r6, ip, r4, lsl #18
    69ec:	5d4f0300 	stclpl	3, cr0, [pc]
    69f0:	0d000000 	stceq	0, cr0, [r0]
    69f4:	2e250404 	cdpcs	4, 2, cr0, cr5, cr4, {0}
    69f8:	15050000 	strne	r0, [r5]
    69fc:	00000100 	andeq	r0, r0, r0, lsl #2
    6a00:	e6070402 	str	r0, [r7], -r2, lsl #8
    6a04:	0e00002a 	cdpeq	0, 0, cr0, cr0, cr10, {1}
    6a08:	00002c7a 	andeq	r2, r0, sl, ror ip
    6a0c:	662d0518 	undefined
    6a10:	0c000001 	stceq	0, cr0, [r0], {1}
    6a14:	00002d90 	muleq	r0, r0, sp
    6a18:	01662e05 	cmneq	r6, r5, lsl #28
    6a1c:	23020000 	movwcs	r0, #8192	; 0x2000
    6a20:	6b5f0f00 	blvs	17ca628 <__Stack_Size+0x17ca228>
    6a24:	482f0500 	stmdami	pc!, {r8, sl}
    6a28:	02000000 	andeq	r0, r0, #0	; 0x0
    6a2c:	c70c0423 	strgt	r0, [ip, -r3, lsr #8]
    6a30:	0500002d 	streq	r0, [r0, #-45]
    6a34:	0000482f 	andeq	r4, r0, pc, lsr #16
    6a38:	08230200 	stmdaeq	r3!, {r9}
    6a3c:	002c630c 	eoreq	r6, ip, ip, lsl #6
    6a40:	482f0500 	stmdami	pc!, {r8, sl}
    6a44:	02000000 	andeq	r0, r0, #0	; 0x0
    6a48:	710c0c23 	tstvc	ip, r3, lsr #24
    6a4c:	0500002e 	streq	r0, [r0, #-46]
    6a50:	0000482f 	andeq	r4, r0, pc, lsr #16
    6a54:	10230200 	eorne	r0, r3, r0, lsl #4
    6a58:	00785f0f 	rsbseq	r5, r8, pc, lsl #30
    6a5c:	016c3005 	cmneq	ip, r5
    6a60:	23020000 	movwcs	r0, #8192	; 0x2000
    6a64:	04100014 	ldreq	r0, [r0], #-20
    6a68:	00000107 	andeq	r0, r0, r7, lsl #2
    6a6c:	0000f508 	andeq	pc, r0, r8, lsl #10
    6a70:	00017c00 	andeq	r7, r1, r0, lsl #24
    6a74:	00b50900 	adcseq	r0, r5, r0, lsl #18
    6a78:	00000000 	andeq	r0, r0, r0
    6a7c:	002c920e 	eoreq	r9, ip, lr, lsl #4
    6a80:	35052400 	strcc	r2, [r5, #-1024]
    6a84:	00000207 	andeq	r0, r0, r7, lsl #4
    6a88:	002bc60c 	eoreq	ip, fp, ip, lsl #12
    6a8c:	48360500 	ldmdami	r6!, {r8, sl}
    6a90:	02000000 	andeq	r0, r0, #0	; 0x0
    6a94:	010c0023 	tsteq	ip, r3, lsr #32
    6a98:	0500002e 	streq	r0, [r0, #-46]
    6a9c:	00004837 	andeq	r4, r0, r7, lsr r8
    6aa0:	04230200 	strteq	r0, [r3], #-512
    6aa4:	002bdb0c 	eoreq	sp, fp, ip, lsl #22
    6aa8:	48380500 	ldmdami	r8!, {r8, sl}
    6aac:	02000000 	andeq	r0, r0, #0	; 0x0
    6ab0:	ea0c0823 	b	308b44 <__Stack_Size+0x308744>
    6ab4:	0500002e 	streq	r0, [r0, #-46]
    6ab8:	00004839 	andeq	r4, r0, r9, lsr r8
    6abc:	0c230200 	sfmeq	f0, 4, [r3]
    6ac0:	002d160c 	eoreq	r1, sp, ip, lsl #12
    6ac4:	483a0500 	ldmdami	sl!, {r8, sl}
    6ac8:	02000000 	andeq	r0, r0, #0	; 0x0
    6acc:	050c1023 	streq	r1, [ip, #-35]
    6ad0:	0500002d 	streq	r0, [r0, #-45]
    6ad4:	0000483b 	andeq	r4, r0, fp, lsr r8
    6ad8:	14230200 	strtne	r0, [r3], #-512
    6adc:	002e760c 	eoreq	r7, lr, ip, lsl #12
    6ae0:	483c0500 	ldmdami	ip!, {r8, sl}
    6ae4:	02000000 	andeq	r0, r0, #0	; 0x0
    6ae8:	5a0c1823 	bpl	30cb7c <__Stack_Size+0x30c77c>
    6aec:	0500002d 	streq	r0, [r0, #-45]
    6af0:	0000483d 	andeq	r4, r0, sp, lsr r8
    6af4:	1c230200 	sfmne	f0, 4, [r3]
    6af8:	002eb10c 	eoreq	fp, lr, ip, lsl #2
    6afc:	483e0500 	ldmdami	lr!, {r8, sl}
    6b00:	02000000 	andeq	r0, r0, #0	; 0x0
    6b04:	11002023 	tstne	r0, r3, lsr #32
    6b08:	00002bea 	andeq	r2, r0, sl, ror #23
    6b0c:	47050108 	strmi	r0, [r5, -r8, lsl #2]
    6b10:	00000250 	andeq	r0, r0, r0, asr r2
    6b14:	002c560c 	eoreq	r5, ip, ip, lsl #12
    6b18:	50480500 	subpl	r0, r8, r0, lsl #10
    6b1c:	02000002 	andeq	r0, r0, #2	; 0x2
    6b20:	280c0023 	stmdacs	ip, {r0, r1, r5}
    6b24:	0500002b 	streq	r0, [r0, #-43]
    6b28:	00025049 	andeq	r5, r2, r9, asr #32
    6b2c:	80230300 	eorhi	r0, r3, r0, lsl #6
    6b30:	2e170c01 	cdpcs	12, 1, cr0, cr7, cr1, {0}
    6b34:	4b050000 	blmi	146b3c <__Stack_Size+0x14673c>
    6b38:	000000f5 	strdeq	r0, [r0], -r5
    6b3c:	02802303 	addeq	r2, r0, #201326592	; 0xc000000
    6b40:	002c0f0c 	eoreq	r0, ip, ip, lsl #30
    6b44:	f54e0500 	undefined instruction 0xf54e0500
    6b48:	03000000 	movweq	r0, #0	; 0x0
    6b4c:	00028423 	andeq	r8, r2, r3, lsr #8
    6b50:	0000f308 	andeq	pc, r0, r8, lsl #6
    6b54:	00026000 	andeq	r6, r2, r0
    6b58:	00b50900 	adcseq	r0, r5, r0, lsl #18
    6b5c:	001f0000 	andseq	r0, pc, r0
    6b60:	002b2011 	eoreq	r2, fp, r1, lsl r0
    6b64:	05019000 	streq	r9, [r1]
    6b68:	0002a759 	andeq	sl, r2, r9, asr r7
    6b6c:	2d900c00 	ldccs	12, cr0, [r0]
    6b70:	5a050000 	bpl	146b78 <__Stack_Size+0x146778>
    6b74:	000002a7 	andeq	r0, r0, r7, lsr #5
    6b78:	0c002302 	stceq	3, cr2, [r0], {2}
    6b7c:	00002da8 	andeq	r2, r0, r8, lsr #27
    6b80:	00485b05 	subeq	r5, r8, r5, lsl #22
    6b84:	23020000 	movwcs	r0, #8192	; 0x2000
    6b88:	2c5e0c04 	mrrccs	12, 0, r0, lr, cr4
    6b8c:	5d050000 	stcpl	0, cr0, [r5]
    6b90:	000002ad 	andeq	r0, r0, sp, lsr #5
    6b94:	0c082302 	stceq	3, cr2, [r8], {2}
    6b98:	00002bea 	andeq	r2, r0, sl, ror #23
    6b9c:	02075e05 	andeq	r5, r7, #80	; 0x50
    6ba0:	23030000 	movwcs	r0, #12288	; 0x3000
    6ba4:	10000188 	andne	r0, r0, r8, lsl #3
    6ba8:	00026004 	andeq	r6, r2, r4
    6bac:	02bf0800 	adcseq	r0, pc, #0	; 0x0
    6bb0:	02bd0000 	adcseq	r0, sp, #0	; 0x0
    6bb4:	b5090000 	strlt	r0, [r9]
    6bb8:	1f000000 	svcne	0x00000000
    6bbc:	10011200 	andne	r1, r1, r0, lsl #4
    6bc0:	0002bd04 	andeq	fp, r2, r4, lsl #26
    6bc4:	2d640e00 	stclcs	14, cr0, [r4]
    6bc8:	05080000 	streq	r0, [r8]
    6bcc:	0002ee69 	andeq	lr, r2, r9, ror #28
    6bd0:	2bd50c00 	blcs	ff549bd8 <SCS_BASE+0x1f53bbd8>
    6bd4:	6a050000 	bvs	146bdc <__Stack_Size+0x1467dc>
    6bd8:	000002ee 	andeq	r0, r0, lr, ror #5
    6bdc:	0c002302 	stceq	3, cr2, [r0], {2}
    6be0:	00002b67 	andeq	r2, r0, r7, ror #22
    6be4:	00486b05 	subeq	r6, r8, r5, lsl #22
    6be8:	23020000 	movwcs	r0, #8192	; 0x2000
    6bec:	04100004 	ldreq	r0, [r0], #-4
    6bf0:	00000033 	andeq	r0, r0, r3, lsr r0
    6bf4:	002d830e 	eoreq	r8, sp, lr, lsl #6
    6bf8:	a9055c00 	stmdbge	r5, {sl, fp, ip, lr}
    6bfc:	00000432 	andeq	r0, r0, r2, lsr r4
    6c00:	00705f0f 	rsbseq	r5, r0, pc, lsl #30
    6c04:	02eeaa05 	rsceq	sl, lr, #20480	; 0x5000
    6c08:	23020000 	movwcs	r0, #8192	; 0x2000
    6c0c:	725f0f00 	subsvc	r0, pc, #0	; 0x0
    6c10:	48ab0500 	stmiami	fp!, {r8, sl}
    6c14:	02000000 	andeq	r0, r0, #0	; 0x0
    6c18:	5f0f0423 	svcpl	0x000f0423
    6c1c:	ac050077 	stcge	0, cr0, [r5], {119}
    6c20:	00000048 	andeq	r0, r0, r8, asr #32
    6c24:	0c082302 	stceq	3, cr2, [r8], {2}
    6c28:	00002c08 	andeq	r2, r0, r8, lsl #24
    6c2c:	003aad05 	eorseq	sl, sl, r5, lsl #26
    6c30:	23020000 	movwcs	r0, #8192	; 0x2000
    6c34:	2cae0c0c 	stccs	12, cr0, [lr], #48
    6c38:	ae050000 	cdpge	0, 0, cr0, cr5, cr0, {0}
    6c3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    6c40:	0f0e2302 	svceq	0x000e2302
    6c44:	0066625f 	rsbeq	r6, r6, pc, asr r2
    6c48:	02c5af05 	sbceq	sl, r5, #20	; 0x14
    6c4c:	23020000 	movwcs	r0, #8192	; 0x2000
    6c50:	2ba00c10 	blcs	fe809c98 <SCS_BASE+0x1e7fbc98>
    6c54:	b0050000 	andlt	r0, r5, r0
    6c58:	00000048 	andeq	r0, r0, r8, asr #32
    6c5c:	0c182302 	ldceq	3, cr2, [r8], {2}
    6c60:	00002bf8 	strdeq	r2, [r0], -r8
    6c64:	00f3b705 	rscseq	fp, r3, r5, lsl #14
    6c68:	23020000 	movwcs	r0, #8192	; 0x2000
    6c6c:	2c820c1c 	stccs	12, cr0, [r2], {28}
    6c70:	b9050000 	stmdblt	r5, {}
    6c74:	000005c1 	andeq	r0, r0, r1, asr #11
    6c78:	0c202302 	stceq	3, cr2, [r0], #-8
    6c7c:	00002cfe 	strdeq	r2, [r0], -lr
    6c80:	05f1bb05 	ldrbeq	fp, [r1, #2821]!
    6c84:	23020000 	movwcs	r0, #8192	; 0x2000
    6c88:	2dec0c24 	stclcs	12, cr0, [ip, #144]!
    6c8c:	bd050000 	stclt	0, cr0, [r5]
    6c90:	00000616 	andeq	r0, r0, r6, lsl r6
    6c94:	0c282302 	stceq	3, cr2, [r8], #-8
    6c98:	00002ecb 	andeq	r2, r0, fp, asr #29
    6c9c:	0631be05 	ldrteq	fp, [r1], -r5, lsl #28
    6ca0:	23020000 	movwcs	r0, #8192	; 0x2000
    6ca4:	755f0f2c 	ldrbvc	r0, [pc, #-3884]	; 5d80 <__Stack_Size+0x5980>
    6ca8:	c1050062 	tstgt	r5, r2, rrx
    6cac:	000002c5 	andeq	r0, r0, r5, asr #5
    6cb0:	0f302302 	svceq	0x00302302
    6cb4:	0070755f 	rsbseq	r7, r0, pc, asr r5
    6cb8:	02eec205 	rsceq	ip, lr, #1342177280	; 0x50000000
    6cbc:	23020000 	movwcs	r0, #8192	; 0x2000
    6cc0:	755f0f38 	ldrbvc	r0, [pc, #-3896]	; 5d90 <__Stack_Size+0x5990>
    6cc4:	c3050072 	movwgt	r0, #20594	; 0x5072
    6cc8:	00000048 	andeq	r0, r0, r8, asr #32
    6ccc:	0c3c2302 	ldceq	3, cr2, [ip], #-8
    6cd0:	00002bcf 	andeq	r2, r0, pc, asr #23
    6cd4:	0637c605 	ldrteq	ip, [r7], -r5, lsl #12
    6cd8:	23020000 	movwcs	r0, #8192	; 0x2000
    6cdc:	2ea30c40 	cdpcs	12, 10, cr0, cr3, cr0, {2}
    6ce0:	c7050000 	strgt	r0, [r5, -r0]
    6ce4:	00000647 	andeq	r0, r0, r7, asr #12
    6ce8:	0f432302 	svceq	0x00432302
    6cec:	00626c5f 	rsbeq	r6, r2, pc, asr ip
    6cf0:	02c5ca05 	sbceq	ip, r5, #20480	; 0x5000
    6cf4:	23020000 	movwcs	r0, #8192	; 0x2000
    6cf8:	2c1e0c44 	ldccs	12, cr0, [lr], {68}
    6cfc:	cd050000 	stcgt	0, cr0, [r5]
    6d00:	00000048 	andeq	r0, r0, r8, asr #32
    6d04:	0c4c2302 	mcrreq	3, 0, r2, ip, cr2
    6d08:	00002c2f 	andeq	r2, r0, pc, lsr #24
    6d0c:	0048ce05 	subeq	ip, r8, r5, lsl #28
    6d10:	23020000 	movwcs	r0, #8192	; 0x2000
    6d14:	2efa0c50 	mrccs	12, 7, r0, cr10, cr0, {2}
    6d18:	d1050000 	tstle	r5, r0
    6d1c:	00000451 	andeq	r0, r0, r1, asr r4
    6d20:	0c542302 	mrrceq	3, 0, r2, r4, cr2
    6d24:	00002cf2 	strdeq	r2, [r0], -r2
    6d28:	00e8d505 	rsceq	sp, r8, r5, lsl #10
    6d2c:	23020000 	movwcs	r0, #8192	; 0x2000
    6d30:	01130058 	tsteq	r3, r8, asr r0
    6d34:	00000048 	andeq	r0, r0, r8, asr #32
    6d38:	00000451 	andeq	r0, r0, r1, asr r4
    6d3c:	00045114 	andeq	r5, r4, r4, lsl r1
    6d40:	00f31400 	rscseq	r1, r3, r0, lsl #8
    6d44:	b4140000 	ldrlt	r0, [r4]
    6d48:	14000005 	strne	r0, [r0], #-5
    6d4c:	00000048 	andeq	r0, r0, r8, asr #32
    6d50:	57041000 	strpl	r1, [r4, -r0]
    6d54:	11000004 	tstne	r0, r4
    6d58:	00002dcf 	andeq	r2, r0, pc, asr #27
    6d5c:	25050400 	strcs	r0, [r5, #-1024]
    6d60:	000005b4 	strheq	r0, [r0], -r4
    6d64:	002dfa15 	eoreq	pc, sp, r5, lsl sl
    6d68:	02410500 	subeq	r0, r1, #0	; 0x0
    6d6c:	00000048 	andeq	r0, r0, r8, asr #32
    6d70:	15002302 	strne	r2, [r0, #-770]
    6d74:	00002c17 	andeq	r2, r0, r7, lsl ip
    6d78:	a4024605 	strge	r4, [r2], #-1541
    6d7c:	02000006 	andeq	r0, r0, #6	; 0x6
    6d80:	9e150423 	cfmuldls	mvd0, mvd5, mvd3
    6d84:	0500002c 	streq	r0, [r0, #-44]
    6d88:	06a40246 	strteq	r0, [r4], r6, asr #4
    6d8c:	23020000 	movwcs	r0, #8192	; 0x2000
    6d90:	2c721508 	cfldr64cs	mvdx1, [r2], #-32
    6d94:	46050000 	strmi	r0, [r5], -r0
    6d98:	0006a402 	andeq	sl, r6, r2, lsl #8
    6d9c:	0c230200 	sfmeq	f0, 4, [r3]
    6da0:	002da315 	eoreq	sl, sp, r5, lsl r3
    6da4:	02480500 	subeq	r0, r8, #0	; 0x0
    6da8:	00000048 	andeq	r0, r0, r8, asr #32
    6dac:	15102302 	ldrne	r2, [r0, #-770]
    6db0:	00002b75 	andeq	r2, r0, r5, ror fp
    6db4:	af024905 	svcge	0x00024905
    6db8:	02000008 	andeq	r0, r0, #8	; 0x8
    6dbc:	4d151423 	cfldrsmi	mvf1, [r5, #-140]
    6dc0:	0500002e 	streq	r0, [r0, #-46]
    6dc4:	0048024b 	subeq	r0, r8, fp, asr #4
    6dc8:	23020000 	movwcs	r0, #8192	; 0x2000
    6dcc:	2dad1530 	cfstr32cs	mvfx1, [sp, #192]!
    6dd0:	4c050000 	stcmi	0, cr0, [r5], {0}
    6dd4:	0005e602 	andeq	lr, r5, r2, lsl #12
    6dd8:	34230200 	strtcc	r0, [r3], #-512
    6ddc:	002d1f15 	eoreq	r1, sp, r5, lsl pc
    6de0:	024e0500 	subeq	r0, lr, #0	; 0x0
    6de4:	00000048 	andeq	r0, r0, r8, asr #32
    6de8:	15382302 	ldrne	r2, [r8, #-770]!
    6dec:	00002dbd 	strheq	r2, [r0], -sp
    6df0:	cb025005 	blgt	9ae0c <__Stack_Size+0x9aa0c>
    6df4:	02000008 	andeq	r0, r0, #8	; 0x8
    6df8:	dd153c23 	ldcle	12, cr3, [r5, #-140]
    6dfc:	0500002c 	streq	r0, [r0, #-44]
    6e00:	01660253 	cmneq	r6, r3, asr r2
    6e04:	23020000 	movwcs	r0, #8192	; 0x2000
    6e08:	2c881540 	cfstr32cs	mvfx1, [r8], {64}
    6e0c:	54050000 	strpl	r0, [r5]
    6e10:	00004802 	andeq	r4, r0, r2, lsl #16
    6e14:	44230200 	strtmi	r0, [r3], #-512
    6e18:	002ee515 	eoreq	lr, lr, r5, lsl r5
    6e1c:	02550500 	subseq	r0, r5, #0	; 0x0
    6e20:	00000166 	andeq	r0, r0, r6, ror #2
    6e24:	15482302 	strbne	r2, [r8, #-770]
    6e28:	00002d39 	andeq	r2, r0, r9, lsr sp
    6e2c:	d1025605 	tstle	r2, r5, lsl #12
    6e30:	02000008 	andeq	r0, r0, #8	; 0x8
    6e34:	a6154c23 	ldrge	r4, [r5], -r3, lsr #24
    6e38:	0500002c 	streq	r0, [r0, #-44]
    6e3c:	00480259 	subeq	r0, r8, r9, asr r2
    6e40:	23020000 	movwcs	r0, #8192	; 0x2000
    6e44:	2c271550 	cfstr32cs	mvfx1, [r7], #-320
    6e48:	5a050000 	bpl	146e50 <__Stack_Size+0x146a50>
    6e4c:	0005b402 	andeq	fp, r5, r2, lsl #8
    6e50:	54230200 	strtpl	r0, [r3], #-512
    6e54:	002d5515 	eoreq	r5, sp, r5, lsl r5
    6e58:	027c0500 	rsbseq	r0, ip, #0	; 0x0
    6e5c:	0000088d 	andeq	r0, r0, sp, lsl #17
    6e60:	15582302 	ldrbne	r2, [r8, #-770]
    6e64:	00002b20 	andeq	r2, r0, r0, lsr #22
    6e68:	a7027f05 	strge	r7, [r2, -r5, lsl #30]
    6e6c:	03000002 	movweq	r0, #2	; 0x2
    6e70:	1502c823 	strne	ip, [r2, #-2083]
    6e74:	00002cbb 	strheq	r2, [r0], -fp
    6e78:	60028005 	andvs	r8, r2, r5
    6e7c:	03000002 	movweq	r0, #2	; 0x2
    6e80:	1502cc23 	strne	ip, [r2, #-3107]
    6e84:	00002e99 	muleq	r0, r9, lr
    6e88:	e3028305 	movw	r8, #8965	; 0x2305
    6e8c:	03000008 	movweq	r0, #8	; 0x8
    6e90:	1505dc23 	strne	sp, [r5, #-3107]
    6e94:	00002c00 	andeq	r2, r0, r0, lsl #24
    6e98:	63028805 	movwvs	r8, #10245	; 0x2805
    6e9c:	03000006 	movweq	r0, #6	; 0x6
    6ea0:	1505e023 	strne	lr, [r5, #-35]
    6ea4:	00002be5 	andeq	r2, r0, r5, ror #23
    6ea8:	ef028905 	svc	0x00028905
    6eac:	03000008 	movweq	r0, #8	; 0x8
    6eb0:	0005ec23 	andeq	lr, r5, r3, lsr #24
    6eb4:	05ba0410 	ldreq	r0, [sl, #1040]!
    6eb8:	01020000 	tsteq	r2, r0
    6ebc:	00010408 	andeq	r0, r1, r8, lsl #8
    6ec0:	32041000 	andcc	r1, r4, #0	; 0x0
    6ec4:	13000004 	movwne	r0, #4	; 0x4
    6ec8:	00004801 	andeq	r4, r0, r1, lsl #16
    6ecc:	0005e600 	andeq	lr, r5, r0, lsl #12
    6ed0:	04511400 	ldrbeq	r1, [r1], #-1024
    6ed4:	f3140000 	vhadd.u16	d0, d4, d0
    6ed8:	14000000 	strne	r0, [r0]
    6edc:	000005e6 	andeq	r0, r0, r6, ror #11
    6ee0:	00004814 	andeq	r4, r0, r4, lsl r8
    6ee4:	04100000 	ldreq	r0, [r0]
    6ee8:	000005ec 	andeq	r0, r0, ip, ror #11
    6eec:	0005ba16 	andeq	fp, r5, r6, lsl sl
    6ef0:	c7041000 	strgt	r1, [r4, -r0]
    6ef4:	13000005 	movwne	r0, #5	; 0x5
    6ef8:	00006f01 	andeq	r6, r0, r1, lsl #30
    6efc:	00061600 	andeq	r1, r6, r0, lsl #12
    6f00:	04511400 	ldrbeq	r1, [r1], #-1024
    6f04:	f3140000 	vhadd.u16	d0, d4, d0
    6f08:	14000000 	strne	r0, [r0]
    6f0c:	0000006f 	andeq	r0, r0, pc, rrx
    6f10:	00004814 	andeq	r4, r0, r4, lsl r8
    6f14:	04100000 	ldreq	r0, [r0]
    6f18:	000005f7 	strdeq	r0, [r0], -r7
    6f1c:	00480113 	subeq	r0, r8, r3, lsl r1
    6f20:	06310000 	ldrteq	r0, [r1], -r0
    6f24:	51140000 	tstpl	r4, r0
    6f28:	14000004 	strne	r0, [r0], #-4
    6f2c:	000000f3 	strdeq	r0, [r0], -r3
    6f30:	1c041000 	stcne	0, cr1, [r4], {0}
    6f34:	08000006 	stmdaeq	r0, {r1, r2}
    6f38:	00000033 	andeq	r0, r0, r3, lsr r0
    6f3c:	00000647 	andeq	r0, r0, r7, asr #12
    6f40:	0000b509 	andeq	fp, r0, r9, lsl #10
    6f44:	08000200 	stmdaeq	r0, {r9}
    6f48:	00000033 	andeq	r0, r0, r3, lsr r0
    6f4c:	00000657 	andeq	r0, r0, r7, asr r6
    6f50:	0000b509 	andeq	fp, r0, r9, lsl #10
    6f54:	05000000 	streq	r0, [r0]
    6f58:	00002d71 	andeq	r2, r0, r1, ror sp
    6f5c:	f4010e05 	undefined instruction 0xf4010e05
    6f60:	17000002 	strne	r0, [r0, -r2]
    6f64:	00002e80 	andeq	r2, r0, r0, lsl #29
    6f68:	0113050c 	tsteq	r3, ip, lsl #10
    6f6c:	0000069e 	muleq	r0, lr, r6
    6f70:	002d9015 	eoreq	r9, sp, r5, lsl r0
    6f74:	01140500 	tsteq	r4, r0, lsl #10
    6f78:	0000069e 	muleq	r0, lr, r6
    6f7c:	15002302 	strne	r2, [r0, #-770]
    6f80:	00002cb4 	strheq	r2, [r0], -r4
    6f84:	48011505 	stmdami	r1, {r0, r2, r8, sl, ip}
    6f88:	02000000 	andeq	r0, r0, #0	; 0x0
    6f8c:	6b150423 	blvs	548020 <__Stack_Size+0x547c20>
    6f90:	0500002d 	streq	r0, [r0, #-45]
    6f94:	06a40116 	ssateq	r0, #5, r6, lsl #2
    6f98:	23020000 	movwcs	r0, #8192	; 0x2000
    6f9c:	04100008 	ldreq	r0, [r0], #-8
    6fa0:	00000663 	andeq	r0, r0, r3, ror #12
    6fa4:	06570410 	undefined
    6fa8:	6d170000 	ldcvs	0, cr0, [r7]
    6fac:	0e00002b 	cdpeq	0, 0, cr0, cr0, cr11, {1}
    6fb0:	e5012e05 	str	r2, [r1, #-3589]
    6fb4:	15000006 	strne	r0, [r0, #-6]
    6fb8:	00002dd6 	ldrdeq	r2, [r0], -r6
    6fbc:	e5012f05 	str	r2, [r1, #-3845]
    6fc0:	02000006 	andeq	r0, r0, #6	; 0x6
    6fc4:	f8150023 	undefined instruction 0xf8150023
    6fc8:	0500002c 	streq	r0, [r0, #-44]
    6fcc:	06e50130 	undefined
    6fd0:	23020000 	movwcs	r0, #8192	; 0x2000
    6fd4:	2e201506 	cfsh64cs	mvdx1, mvdx0, #6
    6fd8:	31050000 	tstcc	r5, r0
    6fdc:	00004101 	andeq	r4, r0, r1, lsl #2
    6fe0:	0c230200 	sfmeq	f0, 4, [r3]
    6fe4:	00410800 	subeq	r0, r1, r0, lsl #16
    6fe8:	06f50000 	ldrbteq	r0, [r5], r0
    6fec:	b5090000 	strlt	r0, [r9]
    6ff0:	02000000 	andeq	r0, r0, #0	; 0x0
    6ff4:	05d01800 	ldrbeq	r1, [r0, #2048]
    6ff8:	0815025f 	ldmdaeq	r5, {r0, r1, r2, r3, r4, r6, r9}
    6ffc:	64150000 	ldrvs	r0, [r5]
    7000:	0500002e 	streq	r0, [r0, #-46]
    7004:	00250260 	eoreq	r0, r5, r0, ror #4
    7008:	23020000 	movwcs	r0, #8192	; 0x2000
    700c:	2e0a1500 	cfsh32cs	mvfx1, mvfx10, #0
    7010:	61050000 	tstvs	r5, r0
    7014:	0005b402 	andeq	fp, r5, r2, lsl #8
    7018:	04230200 	strteq	r0, [r3], #-512
    701c:	002cd015 	eoreq	sp, ip, r5, lsl r0
    7020:	02620500 	rsbeq	r0, r2, #0	; 0x0
    7024:	00000815 	andeq	r0, r0, r5, lsl r8
    7028:	15082302 	strne	r2, [r8, #-770]
    702c:	00002ebc 	strheq	r2, [r0], -ip
    7030:	7c026305 	stcvc	3, cr6, [r2], {5}
    7034:	02000001 	andeq	r0, r0, #1	; 0x1
    7038:	2a152423 	bcs	5500cc <__Stack_Size+0x54fccc>
    703c:	0500002d 	streq	r0, [r0, #-45]
    7040:	00480264 	subeq	r0, r8, r4, ror #4
    7044:	23020000 	movwcs	r0, #8192	; 0x2000
    7048:	2d8b1548 	cfstr32cs	mvfx1, [fp, #288]
    704c:	65050000 	strvs	r0, [r5]
    7050:	00005602 	andeq	r5, r0, r2, lsl #12
    7054:	50230200 	eorpl	r0, r3, r0, lsl #4
    7058:	002ed215 	eoreq	sp, lr, r5, lsl r2
    705c:	02660500 	rsbeq	r0, r6, #0	; 0x0
    7060:	000006aa 	andeq	r0, r0, sl, lsr #13
    7064:	15582302 	ldrbne	r2, [r8, #-770]
    7068:	00002d96 	muleq	r0, r6, sp
    706c:	dd026705 	stcle	7, cr6, [r2, #-20]
    7070:	02000000 	andeq	r0, r0, #0	; 0x0
    7074:	d7156823 	ldrle	r6, [r5, -r3, lsr #16]
    7078:	0500002e 	streq	r0, [r0, #-46]
    707c:	00dd0268 	sbcseq	r0, sp, r8, ror #4
    7080:	23020000 	movwcs	r0, #8192	; 0x2000
    7084:	2bb81570 	blcs	fee0c64c <SCS_BASE+0x1edfe64c>
    7088:	69050000 	stmdbvs	r5, {}
    708c:	0000dd02 	andeq	sp, r0, r2, lsl #26
    7090:	78230200 	stmdavc	r3!, {r9}
    7094:	002e8f15 	eoreq	r8, lr, r5, lsl pc
    7098:	026a0500 	rsbeq	r0, sl, #0	; 0x0
    709c:	00000825 	andeq	r0, r0, r5, lsr #16
    70a0:	01802303 	orreq	r2, r0, r3, lsl #6
    70a4:	002cc415 	eoreq	ip, ip, r5, lsl r4
    70a8:	026b0500 	rsbeq	r0, fp, #0	; 0x0
    70ac:	00000835 	andeq	r0, r0, r5, lsr r8
    70b0:	01882303 	orreq	r2, r8, r3, lsl #6
    70b4:	002e2d15 	eoreq	r2, lr, r5, lsl sp
    70b8:	026c0500 	rsbeq	r0, ip, #0	; 0x0
    70bc:	00000048 	andeq	r0, r0, r8, asr #32
    70c0:	01a02303 	lsleq	r2, r3, #6
    70c4:	002c4815 	eoreq	r4, ip, r5, lsl r8
    70c8:	026d0500 	rsbeq	r0, sp, #0	; 0x0
    70cc:	000000dd 	ldrdeq	r0, [r0], -sp
    70d0:	01a42303 	undefined instruction 0x01a42303
    70d4:	002ba915 	eoreq	sl, fp, r5, lsl r9
    70d8:	026e0500 	rsbeq	r0, lr, #0	; 0x0
    70dc:	000000dd 	ldrdeq	r0, [r0], -sp
    70e0:	01ac2303 	undefined instruction 0x01ac2303
    70e4:	002c3715 	eoreq	r3, ip, r5, lsl r7
    70e8:	026f0500 	rsbeq	r0, pc, #0	; 0x0
    70ec:	000000dd 	ldrdeq	r0, [r0], -sp
    70f0:	01b42303 	undefined instruction 0x01b42303
    70f4:	002b8015 	eoreq	r8, fp, r5, lsl r0
    70f8:	02700500 	rsbseq	r0, r0, #0	; 0x0
    70fc:	000000dd 	ldrdeq	r0, [r0], -sp
    7100:	01bc2303 	undefined instruction 0x01bc2303
    7104:	002b8f15 	eoreq	r8, fp, r5, lsl pc
    7108:	02710500 	rsbseq	r0, r1, #0	; 0x0
    710c:	000000dd 	ldrdeq	r0, [r0], -sp
    7110:	01c42303 	biceq	r2, r4, r3, lsl #6
    7114:	05ba0800 	ldreq	r0, [sl, #2048]!
    7118:	08250000 	stmdaeq	r5!, {}
    711c:	b5090000 	strlt	r0, [r9]
    7120:	19000000 	stmdbne	r0, {}
    7124:	05ba0800 	ldreq	r0, [sl, #2048]!
    7128:	08350000 	ldmdaeq	r5!, {}
    712c:	b5090000 	strlt	r0, [r9]
    7130:	07000000 	streq	r0, [r0, -r0]
    7134:	05ba0800 	ldreq	r0, [sl, #2048]!
    7138:	08450000 	stmdaeq	r5, {}^
    713c:	b5090000 	strlt	r0, [r9]
    7140:	17000000 	strne	r0, [r0, -r0]
    7144:	05f01800 	ldrbeq	r1, [r0, #2048]!
    7148:	086d0277 	stmdaeq	sp!, {r0, r1, r2, r4, r5, r6, r9}^
    714c:	0f150000 	svceq	0x00150000
    7150:	0500002d 	streq	r0, [r0, #-45]
    7154:	086d0279 	stmdaeq	sp!, {r0, r3, r4, r5, r6, r9}^
    7158:	23020000 	movwcs	r0, #8192	; 0x2000
    715c:	2e861500 	cdpcs	5, 8, cr1, cr6, cr0, {0}
    7160:	7a050000 	bvc	147168 <__Stack_Size+0x146d68>
    7164:	00087d02 	andeq	r7, r8, r2, lsl #26
    7168:	78230200 	stmdavc	r3!, {r9}
    716c:	02ee0800 	rsceq	r0, lr, #0	; 0x0
    7170:	087d0000 	ldmdaeq	sp!, {}^
    7174:	b5090000 	strlt	r0, [r9]
    7178:	1d000000 	stcne	0, cr0, [r0]
    717c:	00250800 	eoreq	r0, r5, r0, lsl #16
    7180:	088d0000 	stmeq	sp, {}
    7184:	b5090000 	strlt	r0, [r9]
    7188:	1d000000 	stcne	0, cr0, [r0]
    718c:	05f01900 	ldrbeq	r1, [r0, #2304]!
    7190:	08af025d 	stmiaeq	pc!, {r0, r2, r3, r4, r6, r9}
    7194:	cf1a0000 	svcgt	0x001a0000
    7198:	0500002d 	streq	r0, [r0, #-45]
    719c:	06f50272 	undefined
    71a0:	a91a0000 	ldmdbge	sl, {}
    71a4:	0500002e 	streq	r0, [r0, #-46]
    71a8:	0845027b 	stmdaeq	r5, {r0, r1, r3, r4, r5, r6, r9}^
    71ac:	08000000 	stmdaeq	r0, {}
    71b0:	000005ba 	strheq	r0, [r0], -sl
    71b4:	000008bf 	strheq	r0, [r0], -pc
    71b8:	0000b509 	andeq	fp, r0, r9, lsl #10
    71bc:	1b001800 	blne	d1c4 <__Stack_Size+0xcdc4>
    71c0:	0008cb01 	andeq	ip, r8, r1, lsl #22
    71c4:	04511400 	ldrbeq	r1, [r1], #-1024
    71c8:	10000000 	andne	r0, r0, r0
    71cc:	0008bf04 	andeq	fp, r8, r4, lsl #30
    71d0:	66041000 	strvs	r1, [r4], -r0
    71d4:	1b000001 	blne	71e0 <__Stack_Size+0x6de0>
    71d8:	0008e301 	andeq	lr, r8, r1, lsl #6
    71dc:	00481400 	subeq	r1, r8, r0, lsl #8
    71e0:	10000000 	andne	r0, r0, r0
    71e4:	0008e904 	andeq	lr, r8, r4, lsl #18
    71e8:	d7041000 	strle	r1, [r4, -r0]
    71ec:	08000008 	stmdaeq	r0, {r3}
    71f0:	00000657 	andeq	r0, r0, r7, asr r6
    71f4:	000008ff 	strdeq	r0, [r0], -pc
    71f8:	0000b509 	andeq	fp, r0, r9, lsl #10
    71fc:	1c000200 	sfmne	f0, 4, [r0], {0}
    7200:	002b0801 	eoreq	r0, fp, r1, lsl #16
    7204:	013c0100 	teqeq	ip, r0, lsl #2
	...
    7210:	09265d01 	stmdbeq	r6!, {r0, r8, sl, fp, ip, lr}
    7214:	5f1d0000 	svcpl	0x001d0000
    7218:	0100002e 	tsteq	r0, lr, lsr #32
    721c:	0000483a 	andeq	r4, r0, sl, lsr r8
    7220:	0027e900 	eoreq	lr, r7, r0, lsl #18
    7224:	3a1e0000 	bcc	78722c <__Stack_Size+0x786e2c>
    7228:	0500002e 	streq	r0, [r0, #-46]
    722c:	09340328 	ldmdbeq	r4!, {r3, r5, r8, r9}
    7230:	01010000 	tsteq	r1, r0
    7234:	00045116 	andeq	r5, r4, r6, lsl r1
    7238:	09360000 	ldmdbeq	r6!, {}
    723c:	00020000 	.word	0x00020000
    7240:	000018af 	.word	0x000018af
    7244:	00000104 	.word	0x00000104
    7248:	00010000 	.word	0x00010000
    724c:	3400002f 	.word	0x3400002f
    7250:	0000002f 	.word	0x0000002f
    7254:	00000000 	.word	0x00000000
    7258:	63000000 	.word	0x63000000
    725c:	02000019 	.word	0x02000019
    7260:	00fd0601 	.word	0x00fd0601
    7264:	01020000 	.word	0x01020000
    7268:	0000fb08 	.word	0x0000fb08
    726c:	05020200 	.word	0x05020200
    7270:	00000035 	.word	0x00000035
    7274:	88070202 	.word	0x88070202
    7278:	03000001 	.word	0x03000001
    727c:	6e690504 	.word	0x6e690504
    7280:	04020074 	.word	0x04020074
    7284:	002aeb07 	.word	0x002aeb07
    7288:	05080200 	.word	0x05080200
    728c:	00002a67 	.word	0x00002a67
    7290:	e1070802 	.word	0xe1070802
    7294:	0400002a 	.word	0x0400002a
    7298:	00002d43 	.word	0x00002d43
    729c:	00410701 	.word	0x00410701
    72a0:	04020000 	.word	0x04020000
    72a4:	002a6c05 	.word	0x002a6c05
    72a8:	2df20400 	.word	0x2df20400
    72ac:	2c020000 	.word	0x2c020000
    72b0:	00000068 	.word	0x00000068
    72b4:	002ceb05 	.word	0x002ceb05
    72b8:	01630300 	.word	0x01630300
    72bc:	00000048 	.word	0x00000048
    72c0:	47020406 	.word	0x47020406
    72c4:	000000a5 	.word	0x000000a5
    72c8:	002ce507 	.word	0x002ce507
    72cc:	7a480200 	.word	0x7a480200
    72d0:	07000000 	.word	0x07000000
    72d4:	00002c97 	.word	0x00002c97
    72d8:	00a54902 	.word	0x00a54902
    72dc:	08000000 	.word	0x08000000
    72e0:	0000002c 	.word	0x0000002c
    72e4:	000000b5 	.word	0x000000b5
    72e8:	0000b509 	.word	0x0000b509
    72ec:	0a000300 	.word	0x0a000300
    72f0:	080b0704 	.word	0x080b0704
    72f4:	00dd4402 	.word	0x00dd4402
    72f8:	dc0c0000 	.word	0xdc0c0000
    72fc:	0200002d 	.word	0x0200002d
    7300:	00004145 	.word	0x00004145
    7304:	00230200 	.word	0x00230200
    7308:	002de40c 	.word	0x002de40c
    730c:	864a0200 	.word	0x864a0200
    7310:	02000000 	.word	0x02000000
    7314:	04000423 	.word	0x04000423
    7318:	00002d78 	.word	0x00002d78
    731c:	00b84b02 	.word	0x00b84b02
    7320:	69040000 	.word	0x69040000
    7324:	0200002c 	.word	0x0200002c
    7328:	00005d4f 	.word	0x00005d4f
    732c:	04040d00 	.word	0x04040d00
    7330:	00002e25 	.word	0x00002e25
    7334:	01001504 	.word	0x01001504
    7338:	04020000 	.word	0x04020000
    733c:	002ae607 	.word	0x002ae607
    7340:	2c7a0e00 	.word	0x2c7a0e00
    7344:	04180000 	.word	0x04180000
    7348:	0001662d 	.word	0x0001662d
    734c:	2d900c00 	.word	0x2d900c00
    7350:	2e040000 	.word	0x2e040000
    7354:	00000166 	.word	0x00000166
    7358:	0f002302 	.word	0x0f002302
    735c:	04006b5f 	.word	0x04006b5f
    7360:	0000412f 	.word	0x0000412f
    7364:	04230200 	.word	0x04230200
    7368:	002dc70c 	.word	0x002dc70c
    736c:	412f0400 	.word	0x412f0400
    7370:	02000000 	.word	0x02000000
    7374:	630c0823 	.word	0x630c0823
    7378:	0400002c 	.word	0x0400002c
    737c:	0000412f 	.word	0x0000412f
    7380:	0c230200 	.word	0x0c230200
    7384:	002e710c 	.word	0x002e710c
    7388:	412f0400 	.word	0x412f0400
    738c:	02000000 	.word	0x02000000
    7390:	5f0f1023 	.word	0x5f0f1023
    7394:	30040078 	.word	0x30040078
    7398:	0000016c 	.word	0x0000016c
    739c:	00142302 	.word	0x00142302
    73a0:	01070410 	.word	0x01070410
    73a4:	f5080000 	.word	0xf5080000
    73a8:	7c000000 	.word	0x7c000000
    73ac:	09000001 	.word	0x09000001
    73b0:	000000b5 	.word	0x000000b5
    73b4:	920e0000 	.word	0x920e0000
    73b8:	2400002c 	.word	0x2400002c
    73bc:	02073504 	.word	0x02073504
    73c0:	c60c0000 	.word	0xc60c0000
    73c4:	0400002b 	.word	0x0400002b
    73c8:	00004136 	.word	0x00004136
    73cc:	00230200 	.word	0x00230200
    73d0:	002e010c 	.word	0x002e010c
    73d4:	41370400 	.word	0x41370400
    73d8:	02000000 	.word	0x02000000
    73dc:	db0c0423 	.word	0xdb0c0423
    73e0:	0400002b 	.word	0x0400002b
    73e4:	00004138 	.word	0x00004138
    73e8:	08230200 	.word	0x08230200
    73ec:	002eea0c 	.word	0x002eea0c
    73f0:	41390400 	.word	0x41390400
    73f4:	02000000 	.word	0x02000000
    73f8:	160c0c23 	.word	0x160c0c23
    73fc:	0400002d 	.word	0x0400002d
    7400:	0000413a 	.word	0x0000413a
    7404:	10230200 	.word	0x10230200
    7408:	002d050c 	.word	0x002d050c
    740c:	413b0400 	.word	0x413b0400
    7410:	02000000 	.word	0x02000000
    7414:	760c1423 	.word	0x760c1423
    7418:	0400002e 	.word	0x0400002e
    741c:	0000413c 	.word	0x0000413c
    7420:	18230200 	.word	0x18230200
    7424:	002d5a0c 	.word	0x002d5a0c
    7428:	413d0400 	.word	0x413d0400
    742c:	02000000 	.word	0x02000000
    7430:	b10c1c23 	.word	0xb10c1c23
    7434:	0400002e 	.word	0x0400002e
    7438:	0000413e 	.word	0x0000413e
    743c:	20230200 	.word	0x20230200
    7440:	2bea1100 	.word	0x2bea1100
    7444:	01080000 	.word	0x01080000
    7448:	02504704 	.word	0x02504704
    744c:	560c0000 	.word	0x560c0000
    7450:	0400002c 	.word	0x0400002c
    7454:	00025048 	.word	0x00025048
    7458:	00230200 	.word	0x00230200
    745c:	002b280c 	.word	0x002b280c
    7460:	50490400 	.word	0x50490400
    7464:	03000002 	.word	0x03000002
    7468:	0c018023 	.word	0x0c018023
    746c:	00002e17 	.word	0x00002e17
    7470:	00f54b04 	.word	0x00f54b04
    7474:	23030000 	.word	0x23030000
    7478:	0f0c0280 	.word	0x0f0c0280
    747c:	0400002c 	.word	0x0400002c
    7480:	0000f54e 	.word	0x0000f54e
    7484:	84230300 	.word	0x84230300
    7488:	f3080002 	.word	0xf3080002
    748c:	60000000 	.word	0x60000000
    7490:	09000002 	.word	0x09000002
    7494:	000000b5 	.word	0x000000b5
    7498:	2011001f 	.word	0x2011001f
    749c:	9000002b 	.word	0x9000002b
    74a0:	a7590401 	.word	0xa7590401
    74a4:	0c000002 	.word	0x0c000002
    74a8:	00002d90 	.word	0x00002d90
    74ac:	02a75a04 	.word	0x02a75a04
    74b0:	23020000 	.word	0x23020000
    74b4:	2da80c00 	.word	0x2da80c00
    74b8:	5b040000 	.word	0x5b040000
    74bc:	00000041 	.word	0x00000041
    74c0:	0c042302 	.word	0x0c042302
    74c4:	00002c5e 	.word	0x00002c5e
    74c8:	02ad5d04 	.word	0x02ad5d04
    74cc:	23020000 	.word	0x23020000
    74d0:	2bea0c08 	.word	0x2bea0c08
    74d4:	5e040000 	.word	0x5e040000
    74d8:	00000207 	.word	0x00000207
    74dc:	01882303 	.word	0x01882303
    74e0:	60041000 	.word	0x60041000
    74e4:	08000002 	.word	0x08000002
    74e8:	000002bf 	.word	0x000002bf
    74ec:	000002bd 	.word	0x000002bd
    74f0:	0000b509 	.word	0x0000b509
    74f4:	12001f00 	.word	0x12001f00
    74f8:	bd041001 	.word	0xbd041001
    74fc:	0e000002 	.word	0x0e000002
    7500:	00002d64 	.word	0x00002d64
    7504:	ee690408 	.word	0xee690408
    7508:	0c000002 	.word	0x0c000002
    750c:	00002bd5 	.word	0x00002bd5
    7510:	02ee6a04 	.word	0x02ee6a04
    7514:	23020000 	.word	0x23020000
    7518:	2b670c00 	.word	0x2b670c00
    751c:	6b040000 	.word	0x6b040000
    7520:	00000041 	.word	0x00000041
    7524:	00042302 	.word	0x00042302
    7528:	002c0410 	.word	0x002c0410
    752c:	830e0000 	.word	0x830e0000
    7530:	5c00002d 	.word	0x5c00002d
    7534:	0432a904 	.word	0x0432a904
    7538:	5f0f0000 	.word	0x5f0f0000
    753c:	aa040070 	.word	0xaa040070
    7540:	000002ee 	.word	0x000002ee
    7544:	0f002302 	.word	0x0f002302
    7548:	0400725f 	.word	0x0400725f
    754c:	000041ab 	.word	0x000041ab
    7550:	04230200 	.word	0x04230200
    7554:	00775f0f 	.word	0x00775f0f
    7558:	0041ac04 	.word	0x0041ac04
    755c:	23020000 	.word	0x23020000
    7560:	2c080c08 	.word	0x2c080c08
    7564:	ad040000 	.word	0xad040000
    7568:	00000033 	.word	0x00000033
    756c:	0c0c2302 	.word	0x0c0c2302
    7570:	00002cae 	.word	0x00002cae
    7574:	0033ae04 	.word	0x0033ae04
    7578:	23020000 	.word	0x23020000
    757c:	625f0f0e 	.word	0x625f0f0e
    7580:	af040066 	.word	0xaf040066
    7584:	000002c5 	.word	0x000002c5
    7588:	0c102302 	.word	0x0c102302
    758c:	00002ba0 	.word	0x00002ba0
    7590:	0041b004 	.word	0x0041b004
    7594:	23020000 	.word	0x23020000
    7598:	2bf80c18 	.word	0x2bf80c18
    759c:	b7040000 	.word	0xb7040000
    75a0:	000000f3 	.word	0x000000f3
    75a4:	0c1c2302 	.word	0x0c1c2302
    75a8:	00002c82 	.word	0x00002c82
    75ac:	05c1b904 	.word	0x05c1b904
    75b0:	23020000 	.word	0x23020000
    75b4:	2cfe0c20 	.word	0x2cfe0c20
    75b8:	bb040000 	.word	0xbb040000
    75bc:	000005f1 	.word	0x000005f1
    75c0:	0c242302 	.word	0x0c242302
    75c4:	00002dec 	.word	0x00002dec
    75c8:	0616bd04 	.word	0x0616bd04
    75cc:	23020000 	.word	0x23020000
    75d0:	2ecb0c28 	.word	0x2ecb0c28
    75d4:	be040000 	.word	0xbe040000
    75d8:	00000631 	.word	0x00000631
    75dc:	0f2c2302 	.word	0x0f2c2302
    75e0:	0062755f 	.word	0x0062755f
    75e4:	02c5c104 	.word	0x02c5c104
    75e8:	23020000 	.word	0x23020000
    75ec:	755f0f30 	.word	0x755f0f30
    75f0:	c2040070 	.word	0xc2040070
    75f4:	000002ee 	.word	0x000002ee
    75f8:	0f382302 	.word	0x0f382302
    75fc:	0072755f 	.word	0x0072755f
    7600:	0041c304 	.word	0x0041c304
    7604:	23020000 	.word	0x23020000
    7608:	2bcf0c3c 	.word	0x2bcf0c3c
    760c:	c6040000 	.word	0xc6040000
    7610:	00000637 	.word	0x00000637
    7614:	0c402302 	.word	0x0c402302
    7618:	00002ea3 	.word	0x00002ea3
    761c:	0647c704 	.word	0x0647c704
    7620:	23020000 	.word	0x23020000
    7624:	6c5f0f43 	.word	0x6c5f0f43
    7628:	ca040062 	.word	0xca040062
    762c:	000002c5 	.word	0x000002c5
    7630:	0c442302 	.word	0x0c442302
    7634:	00002c1e 	.word	0x00002c1e
    7638:	0041cd04 	.word	0x0041cd04
    763c:	23020000 	.word	0x23020000
    7640:	2c2f0c4c 	.word	0x2c2f0c4c
    7644:	ce040000 	.word	0xce040000
    7648:	00000041 	.word	0x00000041
    764c:	0c502302 	.word	0x0c502302
    7650:	00002efa 	.word	0x00002efa
    7654:	0451d104 	.word	0x0451d104
    7658:	23020000 	.word	0x23020000
    765c:	2cf20c54 	.word	0x2cf20c54
    7660:	d5040000 	.word	0xd5040000
    7664:	000000e8 	.word	0x000000e8
    7668:	00582302 	.word	0x00582302
    766c:	00410113 	.word	0x00410113
    7670:	04510000 	.word	0x04510000
    7674:	51140000 	.word	0x51140000
    7678:	14000004 	.word	0x14000004
    767c:	000000f3 	.word	0x000000f3
    7680:	0005b414 	.word	0x0005b414
    7684:	00411400 	.word	0x00411400
    7688:	10000000 	.word	0x10000000
    768c:	00045704 	.word	0x00045704
    7690:	2dcf1100 	.word	0x2dcf1100
    7694:	04000000 	.word	0x04000000
    7698:	05b42504 	.word	0x05b42504
    769c:	fa150000 	.word	0xfa150000
    76a0:	0400002d 	.word	0x0400002d
    76a4:	00410241 	.word	0x00410241
    76a8:	23020000 	.word	0x23020000
    76ac:	2c171500 	.word	0x2c171500
    76b0:	46040000 	.word	0x46040000
    76b4:	0006a402 	.word	0x0006a402
    76b8:	04230200 	.word	0x04230200
    76bc:	002c9e15 	.word	0x002c9e15
    76c0:	02460400 	.word	0x02460400
    76c4:	000006a4 	.word	0x000006a4
    76c8:	15082302 	.word	0x15082302
    76cc:	00002c72 	.word	0x00002c72
    76d0:	a4024604 	.word	0xa4024604
    76d4:	02000006 	.word	0x02000006
    76d8:	a3150c23 	.word	0xa3150c23
    76dc:	0400002d 	.word	0x0400002d
    76e0:	00410248 	.word	0x00410248
    76e4:	23020000 	.word	0x23020000
    76e8:	2b751510 	.word	0x2b751510
    76ec:	49040000 	.word	0x49040000
    76f0:	0008af02 	.word	0x0008af02
    76f4:	14230200 	.word	0x14230200
    76f8:	002e4d15 	.word	0x002e4d15
    76fc:	024b0400 	.word	0x024b0400
    7700:	00000041 	.word	0x00000041
    7704:	15302302 	.word	0x15302302
    7708:	00002dad 	.word	0x00002dad
    770c:	e6024c04 	.word	0xe6024c04
    7710:	02000005 	.word	0x02000005
    7714:	1f153423 	.word	0x1f153423
    7718:	0400002d 	.word	0x0400002d
    771c:	0041024e 	.word	0x0041024e
    7720:	23020000 	.word	0x23020000
    7724:	2dbd1538 	.word	0x2dbd1538
    7728:	50040000 	.word	0x50040000
    772c:	0008cb02 	.word	0x0008cb02
    7730:	3c230200 	.word	0x3c230200
    7734:	002cdd15 	.word	0x002cdd15
    7738:	02530400 	.word	0x02530400
    773c:	00000166 	.word	0x00000166
    7740:	15402302 	.word	0x15402302
    7744:	00002c88 	.word	0x00002c88
    7748:	41025404 	.word	0x41025404
    774c:	02000000 	.word	0x02000000
    7750:	e5154423 	.word	0xe5154423
    7754:	0400002e 	.word	0x0400002e
    7758:	01660255 	.word	0x01660255
    775c:	23020000 	.word	0x23020000
    7760:	2d391548 	.word	0x2d391548
    7764:	56040000 	.word	0x56040000
    7768:	0008d102 	.word	0x0008d102
    776c:	4c230200 	.word	0x4c230200
    7770:	002ca615 	.word	0x002ca615
    7774:	02590400 	.word	0x02590400
    7778:	00000041 	.word	0x00000041
    777c:	15502302 	.word	0x15502302
    7780:	00002c27 	.word	0x00002c27
    7784:	b4025a04 	.word	0xb4025a04
    7788:	02000005 	.word	0x02000005
    778c:	55155423 	.word	0x55155423
    7790:	0400002d 	.word	0x0400002d
    7794:	088d027c 	.word	0x088d027c
    7798:	23020000 	.word	0x23020000
    779c:	2b201558 	.word	0x2b201558
    77a0:	7f040000 	.word	0x7f040000
    77a4:	0002a702 	.word	0x0002a702
    77a8:	c8230300 	.word	0xc8230300
    77ac:	2cbb1502 	.word	0x2cbb1502
    77b0:	80040000 	.word	0x80040000
    77b4:	00026002 	.word	0x00026002
    77b8:	cc230300 	.word	0xcc230300
    77bc:	2e991502 	.word	0x2e991502
    77c0:	83040000 	.word	0x83040000
    77c4:	0008e302 	.word	0x0008e302
    77c8:	dc230300 	.word	0xdc230300
    77cc:	2c001505 	.word	0x2c001505
    77d0:	88040000 	.word	0x88040000
    77d4:	00066302 	.word	0x00066302
    77d8:	e0230300 	.word	0xe0230300
    77dc:	2be51505 	.word	0x2be51505
    77e0:	89040000 	.word	0x89040000
    77e4:	0008ef02 	.word	0x0008ef02
    77e8:	ec230300 	.word	0xec230300
    77ec:	04100005 	.word	0x04100005
    77f0:	000005ba 	.word	0x000005ba
    77f4:	04080102 	.word	0x04080102
    77f8:	10000001 	.word	0x10000001
    77fc:	00043204 	.word	0x00043204
    7800:	41011300 	.word	0x41011300
    7804:	e6000000 	.word	0xe6000000
    7808:	14000005 	.word	0x14000005
    780c:	00000451 	.word	0x00000451
    7810:	0000f314 	.word	0x0000f314
    7814:	05e61400 	.word	0x05e61400
    7818:	41140000 	.word	0x41140000
    781c:	00000000 	.word	0x00000000
    7820:	05ec0410 	.word	0x05ec0410
    7824:	ba160000 	.word	0xba160000
    7828:	10000005 	.word	0x10000005
    782c:	0005c704 	.word	0x0005c704
    7830:	6f011300 	.word	0x6f011300
    7834:	16000000 	.word	0x16000000
    7838:	14000006 	.word	0x14000006
    783c:	00000451 	.word	0x00000451
    7840:	0000f314 	.word	0x0000f314
    7844:	006f1400 	.word	0x006f1400
    7848:	41140000 	.word	0x41140000
    784c:	00000000 	.word	0x00000000
    7850:	05f70410 	.word	0x05f70410
    7854:	01130000 	.word	0x01130000
    7858:	00000041 	.word	0x00000041
    785c:	00000631 	.word	0x00000631
    7860:	00045114 	.word	0x00045114
    7864:	00f31400 	.word	0x00f31400
    7868:	10000000 	.word	0x10000000
    786c:	00061c04 	.word	0x00061c04
    7870:	002c0800 	.word	0x002c0800
    7874:	06470000 	.word	0x06470000
    7878:	b5090000 	.word	0xb5090000
    787c:	02000000 	.word	0x02000000
    7880:	002c0800 	.word	0x002c0800
    7884:	06570000 	.word	0x06570000
    7888:	b5090000 	.word	0xb5090000
    788c:	00000000 	.word	0x00000000
    7890:	2d710500 	.word	0x2d710500
    7894:	0e040000 	.word	0x0e040000
    7898:	0002f401 	.word	0x0002f401
    789c:	2e801700 	.word	0x2e801700
    78a0:	040c0000 	.word	0x040c0000
    78a4:	069e0113 	.word	0x069e0113
    78a8:	90150000 	.word	0x90150000
    78ac:	0400002d 	.word	0x0400002d
    78b0:	069e0114 	.word	0x069e0114
    78b4:	23020000 	.word	0x23020000
    78b8:	2cb41500 	.word	0x2cb41500
    78bc:	15040000 	.word	0x15040000
    78c0:	00004101 	.word	0x00004101
    78c4:	04230200 	.word	0x04230200
    78c8:	002d6b15 	.word	0x002d6b15
    78cc:	01160400 	.word	0x01160400
    78d0:	000006a4 	.word	0x000006a4
    78d4:	00082302 	.word	0x00082302
    78d8:	06630410 	.word	0x06630410
    78dc:	04100000 	.word	0x04100000
    78e0:	00000657 	.word	0x00000657
    78e4:	002b6d17 	.word	0x002b6d17
    78e8:	2e040e00 	.word	0x2e040e00
    78ec:	0006e501 	.word	0x0006e501
    78f0:	2dd61500 	.word	0x2dd61500
    78f4:	2f040000 	.word	0x2f040000
    78f8:	0006e501 	.word	0x0006e501
    78fc:	00230200 	.word	0x00230200
    7900:	002cf815 	.word	0x002cf815
    7904:	01300400 	.word	0x01300400
    7908:	000006e5 	.word	0x000006e5
    790c:	15062302 	.word	0x15062302
    7910:	00002e20 	.word	0x00002e20
    7914:	3a013104 	.word	0x3a013104
    7918:	02000000 	.word	0x02000000
    791c:	08000c23 	.word	0x08000c23
    7920:	0000003a 	.word	0x0000003a
    7924:	000006f5 	.word	0x000006f5
    7928:	0000b509 	.word	0x0000b509
    792c:	18000200 	.word	0x18000200
    7930:	025f04d0 	.word	0x025f04d0
    7934:	00000815 	.word	0x00000815
    7938:	002e6415 	.word	0x002e6415
    793c:	02600400 	.word	0x02600400
    7940:	00000048 	.word	0x00000048
    7944:	15002302 	.word	0x15002302
    7948:	00002e0a 	.word	0x00002e0a
    794c:	b4026104 	.word	0xb4026104
    7950:	02000005 	.word	0x02000005
    7954:	d0150423 	.word	0xd0150423
    7958:	0400002c 	.word	0x0400002c
    795c:	08150262 	.word	0x08150262
    7960:	23020000 	.word	0x23020000
    7964:	2ebc1508 	.word	0x2ebc1508
    7968:	63040000 	.word	0x63040000
    796c:	00017c02 	.word	0x00017c02
    7970:	24230200 	.word	0x24230200
    7974:	002d2a15 	.word	0x002d2a15
    7978:	02640400 	.word	0x02640400
    797c:	00000041 	.word	0x00000041
    7980:	15482302 	.word	0x15482302
    7984:	00002d8b 	.word	0x00002d8b
    7988:	56026504 	.word	0x56026504
    798c:	02000000 	.word	0x02000000
    7990:	d2155023 	.word	0xd2155023
    7994:	0400002e 	.word	0x0400002e
    7998:	06aa0266 	.word	0x06aa0266
    799c:	23020000 	.word	0x23020000
    79a0:	2d961558 	.word	0x2d961558
    79a4:	67040000 	.word	0x67040000
    79a8:	0000dd02 	.word	0x0000dd02
    79ac:	68230200 	.word	0x68230200
    79b0:	002ed715 	.word	0x002ed715
    79b4:	02680400 	.word	0x02680400
    79b8:	000000dd 	.word	0x000000dd
    79bc:	15702302 	.word	0x15702302
    79c0:	00002bb8 	.word	0x00002bb8
    79c4:	dd026904 	.word	0xdd026904
    79c8:	02000000 	.word	0x02000000
    79cc:	8f157823 	.word	0x8f157823
    79d0:	0400002e 	.word	0x0400002e
    79d4:	0825026a 	.word	0x0825026a
    79d8:	23030000 	.word	0x23030000
    79dc:	c4150180 	.word	0xc4150180
    79e0:	0400002c 	.word	0x0400002c
    79e4:	0835026b 	.word	0x0835026b
    79e8:	23030000 	.word	0x23030000
    79ec:	2d150188 	.word	0x2d150188
    79f0:	0400002e 	.word	0x0400002e
    79f4:	0041026c 	.word	0x0041026c
    79f8:	23030000 	.word	0x23030000
    79fc:	481501a0 	.word	0x481501a0
    7a00:	0400002c 	.word	0x0400002c
    7a04:	00dd026d 	.word	0x00dd026d
    7a08:	23030000 	.word	0x23030000
    7a0c:	a91501a4 	.word	0xa91501a4
    7a10:	0400002b 	.word	0x0400002b
    7a14:	00dd026e 	.word	0x00dd026e
    7a18:	23030000 	.word	0x23030000
    7a1c:	371501ac 	.word	0x371501ac
    7a20:	0400002c 	.word	0x0400002c
    7a24:	00dd026f 	.word	0x00dd026f
    7a28:	23030000 	.word	0x23030000
    7a2c:	801501b4 	.word	0x801501b4
    7a30:	0400002b 	.word	0x0400002b
    7a34:	00dd0270 	.word	0x00dd0270
    7a38:	23030000 	.word	0x23030000
    7a3c:	8f1501bc 	.word	0x8f1501bc
    7a40:	0400002b 	.word	0x0400002b
    7a44:	00dd0271 	.word	0x00dd0271
    7a48:	23030000 	.word	0x23030000
    7a4c:	080001c4 	.word	0x080001c4
    7a50:	000005ba 	.word	0x000005ba
    7a54:	00000825 	.word	0x00000825
    7a58:	0000b509 	.word	0x0000b509
    7a5c:	08001900 	.word	0x08001900
    7a60:	000005ba 	.word	0x000005ba
    7a64:	00000835 	.word	0x00000835
    7a68:	0000b509 	.word	0x0000b509
    7a6c:	08000700 	.word	0x08000700
    7a70:	000005ba 	.word	0x000005ba
    7a74:	00000845 	.word	0x00000845
    7a78:	0000b509 	.word	0x0000b509
    7a7c:	18001700 	.word	0x18001700
    7a80:	027704f0 	.word	0x027704f0
    7a84:	0000086d 	.word	0x0000086d
    7a88:	002d0f15 	.word	0x002d0f15
    7a8c:	02790400 	.word	0x02790400
    7a90:	0000086d 	.word	0x0000086d
    7a94:	15002302 	.word	0x15002302
    7a98:	00002e86 	.word	0x00002e86
    7a9c:	7d027a04 	.word	0x7d027a04
    7aa0:	02000008 	.word	0x02000008
    7aa4:	08007823 	.word	0x08007823
    7aa8:	000002ee 	.word	0x000002ee
    7aac:	0000087d 	.word	0x0000087d
    7ab0:	0000b509 	.word	0x0000b509
    7ab4:	08001d00 	.word	0x08001d00
    7ab8:	00000048 	.word	0x00000048
    7abc:	0000088d 	.word	0x0000088d
    7ac0:	0000b509 	.word	0x0000b509
    7ac4:	19001d00 	.word	0x19001d00
    7ac8:	025d04f0 	.word	0x025d04f0
    7acc:	000008af 	.word	0x000008af
    7ad0:	002dcf1a 	.word	0x002dcf1a
    7ad4:	02720400 	.word	0x02720400
    7ad8:	000006f5 	.word	0x000006f5
    7adc:	002ea91a 	.word	0x002ea91a
    7ae0:	027b0400 	.word	0x027b0400
    7ae4:	00000845 	.word	0x00000845
    7ae8:	05ba0800 	.word	0x05ba0800
    7aec:	08bf0000 	.word	0x08bf0000
    7af0:	b5090000 	.word	0xb5090000
    7af4:	18000000 	.word	0x18000000
    7af8:	cb011b00 	.word	0xcb011b00
    7afc:	14000008 	.word	0x14000008
    7b00:	00000451 	.word	0x00000451
    7b04:	bf041000 	.word	0xbf041000
    7b08:	10000008 	.word	0x10000008
    7b0c:	00016604 	.word	0x00016604
    7b10:	e3011b00 	.word	0xe3011b00
    7b14:	14000008 	.word	0x14000008
    7b18:	00000041 	.word	0x00000041
    7b1c:	e9041000 	.word	0xe9041000
    7b20:	10000008 	.word	0x10000008
    7b24:	0008d704 	.word	0x0008d704
    7b28:	06570800 	.word	0x06570800
    7b2c:	08ff0000 	.word	0x08ff0000
    7b30:	b5090000 	.word	0xb5090000
    7b34:	02000000 	.word	0x02000000
    7b38:	2ef41c00 	.word	0x2ef41c00
    7b3c:	0c050000 	.word	0x0c050000
    7b40:	00000457 	.word	0x00000457
    7b44:	00000305 	.word	0x00000305
    7b48:	411d0000 	.word	0x411d0000
    7b4c:	0500002e 	.word	0x0500002e
    7b50:	00045110 	.word	0x00045110
    7b54:	03050100 	.word	0x03050100
    7b58:	00000000 	.word	0x00000000
    7b5c:	002e3a1d 	.word	0x002e3a1d
    7b60:	34110500 	.word	0x34110500
    7b64:	01000009 	.word	0x01000009
    7b68:	00000305 	.word	0x00000305
    7b6c:	51160000 	.word	0x51160000
    7b70:	00000004 	.word	0x00000004
    7b74:	00000142 	.word	0x00000142
    7b78:	1a0f0002 	.word	0x1a0f0002
    7b7c:	01040000 	.word	0x01040000
    7b80:	00000000 	.word	0x00000000
    7b84:	002fa901 	.word	0x002fa901
    7b88:	002ffd00 	.word	0x002ffd00
	...
    7b94:	001a3e00 	.word	0x001a3e00
    7b98:	06010200 	.word	0x06010200
    7b9c:	000000fd 	.word	0x000000fd
    7ba0:	fb080102 	.word	0xfb080102
    7ba4:	02000000 	.word	0x02000000
    7ba8:	00350502 	.word	0x00350502
    7bac:	02020000 	.word	0x02020000
    7bb0:	00018807 	.word	0x00018807
    7bb4:	05040300 	.word	0x05040300
    7bb8:	00746e69 	.word	0x00746e69
    7bbc:	eb070402 	.word	0xeb070402
    7bc0:	0200002a 	.word	0x0200002a
    7bc4:	2a670508 	.word	0x2a670508
    7bc8:	08020000 	.word	0x08020000
    7bcc:	002ae107 	.word	0x002ae107
    7bd0:	05040200 	.word	0x05040200
    7bd4:	00002a6c 	.word	0x00002a6c
    7bd8:	05070404 	.word	0x05070404
    7bdc:	00002f7d 	.word	0x00002f7d
    7be0:	0048d602 	.word	0x0048d602
    7be4:	04020000 	.word	0x04020000
    7be8:	002ae607 	.word	0x002ae607
    7bec:	08010200 	.word	0x08010200
    7bf0:	00000104 	.word	0x00000104
    7bf4:	30320106 	.word	0x30320106
    7bf8:	32010000 	.word	0x32010000
    7bfc:	00000001 	.word	0x00000001
    7c00:	00000000 	.word	0x00000000
    7c04:	00280700 	.word	0x00280700
    7c08:	0000b200 	.word	0x0000b200
    7c0c:	2dde0700 	.word	0x2dde0700
    7c10:	33010000 	.word	0x33010000
    7c14:	00000067 	.word	0x00000067
    7c18:	69085501 	.word	0x69085501
    7c1c:	67340100 	.word	0x67340100
    7c20:	01000000 	.word	0x01000000
    7c24:	01060054 	.word	0x01060054
    7c28:	00002feb 	.word	0x00002feb
    7c2c:	00012001 	.word	0x00012001
    7c30:	00000000 	.word	0x00000000
    7c34:	26000000 	.word	0x26000000
    7c38:	e4000028 	.word	0xe4000028
    7c3c:	07000000 	.word	0x07000000
    7c40:	00002dde 	.word	0x00002dde
    7c44:	00672101 	.word	0x00672101
    7c48:	55010000 	.word	0x55010000
    7c4c:	01006908 	.word	0x01006908
    7c50:	00006722 	.word	0x00006722
    7c54:	00540100 	.word	0x00540100
    7c58:	0000f109 	.word	0x0000f109
    7c5c:	0000ef00 	.word	0x0000ef00
    7c60:	0b000a00 	.word	0x0b000a00
    7c64:	ef040c01 	.word	0xef040c01
    7c68:	0d000000 	.word	0x0d000000
    7c6c:	00003044 	.word	0x00003044
    7c70:	00e41301 	.word	0x00e41301
    7c74:	01010000 	.word	0x01010000
    7c78:	002f950d 	.word	0x002f950d
    7c7c:	e4140100 	.word	0xe4140100
    7c80:	01000000 	.word	0x01000000
    7c84:	305a0d01 	.word	0x305a0d01
    7c88:	15010000 	.word	0x15010000
    7c8c:	000000e4 	.word	0x000000e4
    7c90:	da0d0101 	.word	0xda0d0101
    7c94:	0100002f 	.word	0x0100002f
    7c98:	0000e416 	.word	0x0000e416
    7c9c:	0d010100 	.word	0x0d010100
    7ca0:	00002f6a 	.word	0x00002f6a
    7ca4:	00e41701 	.word	0x00e41701
    7ca8:	01010000 	.word	0x01010000
    7cac:	002f840d 	.word	0x002f840d
    7cb0:	e4180100 	.word	0xe4180100
    7cb4:	01000000 	.word	0x01000000
    7cb8:	010f0001 	.word	0x010f0001
    7cbc:	00020000 	.word	0x00020000
    7cc0:	00001ab3 	.word	0x00001ab3
    7cc4:	00000104 	.word	0x00000104
    7cc8:	b1010000 	.word	0xb1010000
    7ccc:	7a000030 	.word	0x7a000030
    7cd0:	00000030 	.word	0x00000030
    7cd4:	00000000 	.word	0x00000000
    7cd8:	e4000000 	.word	0xe4000000
    7cdc:	0200001a 	.word	0x0200001a
    7ce0:	00fd0601 	.word	0x00fd0601
    7ce4:	01020000 	.word	0x01020000
    7ce8:	0000fb08 	.word	0x0000fb08
    7cec:	05020200 	.word	0x05020200
    7cf0:	00000035 	.word	0x00000035
    7cf4:	88070202 	.word	0x88070202
    7cf8:	03000001 	.word	0x03000001
    7cfc:	6e690504 	.word	0x6e690504
    7d00:	04020074 	.word	0x04020074
    7d04:	002aeb07 	.word	0x002aeb07
    7d08:	05080200 	.word	0x05080200
    7d0c:	00002a67 	.word	0x00002a67
    7d10:	e1070802 	.word	0xe1070802
    7d14:	0200002a 	.word	0x0200002a
    7d18:	2a6c0504 	.word	0x2a6c0504
    7d1c:	04040000 	.word	0x04040000
    7d20:	02040507 	.word	0x02040507
    7d24:	2ae60704 	.word	0x2ae60704
    7d28:	04060000 	.word	0x04060000
    7d2c:	00000076 	.word	0x00000076
    7d30:	04080102 	.word	0x04080102
    7d34:	07000001 	.word	0x07000001
    7d38:	00002f7d 	.word	0x00002f7d
    7d3c:	0048d602 	.word	0x0048d602
    7d40:	01080000 	.word	0x01080000
    7d44:	000030e6 	.word	0x000030e6
    7d48:	67012f01 	.word	0x67012f01
	...
    7d54:	45000000 	.word	0x45000000
    7d58:	0c000028 	.word	0x0c000028
    7d5c:	09000001 	.word	0x09000001
    7d60:	2b01006d 	.word	0x2b01006d
    7d64:	00000067 	.word	0x00000067
    7d68:	00002864 	.word	0x00002864
    7d6c:	01006309 	.word	0x01006309
    7d70:	0000412b 	.word	0x0000412b
    7d74:	00289800 	.word	0x00289800
    7d78:	006e0900 	.word	0x006e0900
    7d7c:	007d2b01 	.word	0x007d2b01
    7d80:	28c10000 	.word	0x28c10000
    7d84:	730a0000 	.word	0x730a0000
    7d88:	703a0100 	.word	0x703a0100
    7d8c:	f5000000 	.word	0xf5000000
    7d90:	0b000028 	.word	0x0b000028
    7d94:	3b010069 	.word	0x3b010069
    7d98:	00000041 	.word	0x00000041
    7d9c:	0030ed0c 	.word	0x0030ed0c
    7da0:	693c0100 	.word	0x693c0100
    7da4:	13000000 	.word	0x13000000
    7da8:	0c000029 	.word	0x0c000029
    7dac:	0000306d 	.word	0x0000306d
    7db0:	010c3d01 	.word	0x010c3d01
    7db4:	293c0000 	.word	0x293c0000
    7db8:	640d0000 	.word	0x640d0000
    7dbc:	483e0100 	.word	0x483e0100
    7dc0:	01000000 	.word	0x01000000
    7dc4:	04060055 	.word	0x04060055
    7dc8:	00000069 	.word	0x00000069
    7dcc:	0009a100 	.word	0x0009a100
    7dd0:	65000200 	.word	0x65000200
    7dd4:	0400001b 	.word	0x0400001b
    7dd8:	00000001 	.word	0x00000001
    7ddc:	30f40100 	.word	0x30f40100
    7de0:	2a750000 	.word	0x2a750000
	...
    7dec:	1bc00000 	.word	0x1bc00000
    7df0:	04020000 	.word	0x04020000
    7df4:	746e6905 	.word	0x746e6905
    7df8:	07040300 	.word	0x07040300
    7dfc:	00002aeb 	.word	0x00002aeb
    7e00:	fd060103 	.word	0xfd060103
    7e04:	03000000 	.word	0x03000000
    7e08:	00fb0801 	.word	0x00fb0801
    7e0c:	02030000 	.word	0x02030000
    7e10:	00003505 	.word	0x00003505
    7e14:	07020300 	.word	0x07020300
    7e18:	00000188 	.word	0x00000188
    7e1c:	67050803 	.word	0x67050803
    7e20:	0300002a 	.word	0x0300002a
    7e24:	2ae10708 	.word	0x2ae10708
    7e28:	43040000 	.word	0x43040000
    7e2c:	0200002d 	.word	0x0200002d
    7e30:	00002507 	.word	0x00002507
    7e34:	05040300 	.word	0x05040300
    7e38:	00002a6c 	.word	0x00002a6c
    7e3c:	002df204 	.word	0x002df204
    7e40:	682c0300 	.word	0x682c0300
    7e44:	05000000 	.word	0x05000000
    7e48:	00002ceb 	.word	0x00002ceb
    7e4c:	2c016304 	.word	0x2c016304
    7e50:	06000000 	.word	0x06000000
    7e54:	a5470304 	.word	0xa5470304
    7e58:	07000000 	.word	0x07000000
    7e5c:	00002ce5 	.word	0x00002ce5
    7e60:	007a4803 	.word	0x007a4803
    7e64:	97070000 	.word	0x97070000
    7e68:	0300002c 	.word	0x0300002c
    7e6c:	0000a549 	.word	0x0000a549
    7e70:	3a080000 	.word	0x3a080000
    7e74:	b5000000 	.word	0xb5000000
    7e78:	09000000 	.word	0x09000000
    7e7c:	000000b5 	.word	0x000000b5
    7e80:	040a0003 	.word	0x040a0003
    7e84:	03080b07 	.word	0x03080b07
    7e88:	0000dd44 	.word	0x0000dd44
    7e8c:	2ddc0c00 	.word	0x2ddc0c00
    7e90:	45030000 	.word	0x45030000
    7e94:	00000025 	.word	0x00000025
    7e98:	0c002302 	.word	0x0c002302
    7e9c:	00002de4 	.word	0x00002de4
    7ea0:	00864a03 	.word	0x00864a03
    7ea4:	23020000 	.word	0x23020000
    7ea8:	78040004 	.word	0x78040004
    7eac:	0300002d 	.word	0x0300002d
    7eb0:	0000b84b 	.word	0x0000b84b
    7eb4:	2c690400 	.word	0x2c690400
    7eb8:	4f030000 	.word	0x4f030000
    7ebc:	0000005d 	.word	0x0000005d
    7ec0:	2504040d 	.word	0x2504040d
    7ec4:	0500002e 	.word	0x0500002e
    7ec8:	00010015 	.word	0x00010015
    7ecc:	07040300 	.word	0x07040300
    7ed0:	00002ae6 	.word	0x00002ae6
    7ed4:	002c7a0e 	.word	0x002c7a0e
    7ed8:	2d051800 	.word	0x2d051800
    7edc:	00000166 	.word	0x00000166
    7ee0:	002d900c 	.word	0x002d900c
    7ee4:	662e0500 	.word	0x662e0500
    7ee8:	02000001 	.word	0x02000001
    7eec:	5f0f0023 	.word	0x5f0f0023
    7ef0:	2f05006b 	.word	0x2f05006b
    7ef4:	00000025 	.word	0x00000025
    7ef8:	0c042302 	.word	0x0c042302
    7efc:	00002dc7 	.word	0x00002dc7
    7f00:	00252f05 	.word	0x00252f05
    7f04:	23020000 	.word	0x23020000
    7f08:	2c630c08 	.word	0x2c630c08
    7f0c:	2f050000 	.word	0x2f050000
    7f10:	00000025 	.word	0x00000025
    7f14:	0c0c2302 	.word	0x0c0c2302
    7f18:	00002e71 	.word	0x00002e71
    7f1c:	00252f05 	.word	0x00252f05
    7f20:	23020000 	.word	0x23020000
    7f24:	785f0f10 	.word	0x785f0f10
    7f28:	6c300500 	.word	0x6c300500
    7f2c:	02000001 	.word	0x02000001
    7f30:	10001423 	.word	0x10001423
    7f34:	00010704 	.word	0x00010704
    7f38:	00f50800 	.word	0x00f50800
    7f3c:	017c0000 	.word	0x017c0000
    7f40:	b5090000 	.word	0xb5090000
    7f44:	00000000 	.word	0x00000000
    7f48:	2c920e00 	.word	0x2c920e00
    7f4c:	05240000 	.word	0x05240000
    7f50:	00020735 	.word	0x00020735
    7f54:	2bc60c00 	.word	0x2bc60c00
    7f58:	36050000 	.word	0x36050000
    7f5c:	00000025 	.word	0x00000025
    7f60:	0c002302 	.word	0x0c002302
    7f64:	00002e01 	.word	0x00002e01
    7f68:	00253705 	.word	0x00253705
    7f6c:	23020000 	.word	0x23020000
    7f70:	2bdb0c04 	.word	0x2bdb0c04
    7f74:	38050000 	.word	0x38050000
    7f78:	00000025 	.word	0x00000025
    7f7c:	0c082302 	.word	0x0c082302
    7f80:	00002eea 	.word	0x00002eea
    7f84:	00253905 	.word	0x00253905
    7f88:	23020000 	.word	0x23020000
    7f8c:	2d160c0c 	.word	0x2d160c0c
    7f90:	3a050000 	.word	0x3a050000
    7f94:	00000025 	.word	0x00000025
    7f98:	0c102302 	.word	0x0c102302
    7f9c:	00002d05 	.word	0x00002d05
    7fa0:	00253b05 	.word	0x00253b05
    7fa4:	23020000 	.word	0x23020000
    7fa8:	2e760c14 	.word	0x2e760c14
    7fac:	3c050000 	.word	0x3c050000
    7fb0:	00000025 	.word	0x00000025
    7fb4:	0c182302 	.word	0x0c182302
    7fb8:	00002d5a 	.word	0x00002d5a
    7fbc:	00253d05 	.word	0x00253d05
    7fc0:	23020000 	.word	0x23020000
    7fc4:	2eb10c1c 	.word	0x2eb10c1c
    7fc8:	3e050000 	.word	0x3e050000
    7fcc:	00000025 	.word	0x00000025
    7fd0:	00202302 	.word	0x00202302
    7fd4:	002bea11 	.word	0x002bea11
    7fd8:	05010800 	.word	0x05010800
    7fdc:	00025047 	.word	0x00025047
    7fe0:	2c560c00 	.word	0x2c560c00
    7fe4:	48050000 	.word	0x48050000
    7fe8:	00000250 	.word	0x00000250
    7fec:	0c002302 	.word	0x0c002302
    7ff0:	00002b28 	.word	0x00002b28
    7ff4:	02504905 	.word	0x02504905
    7ff8:	23030000 	.word	0x23030000
    7ffc:	170c0180 	.word	0x170c0180
    8000:	0500002e 	.word	0x0500002e
    8004:	0000f54b 	.word	0x0000f54b
    8008:	80230300 	.word	0x80230300
    800c:	2c0f0c02 	.word	0x2c0f0c02
    8010:	4e050000 	.word	0x4e050000
    8014:	000000f5 	.word	0x000000f5
    8018:	02842303 	.word	0x02842303
    801c:	00f30800 	.word	0x00f30800
    8020:	02600000 	.word	0x02600000
    8024:	b5090000 	.word	0xb5090000
    8028:	1f000000 	.word	0x1f000000
    802c:	2b201100 	.word	0x2b201100
    8030:	01900000 	.word	0x01900000
    8034:	02a75905 	.word	0x02a75905
    8038:	900c0000 	.word	0x900c0000
    803c:	0500002d 	.word	0x0500002d
    8040:	0002a75a 	.word	0x0002a75a
    8044:	00230200 	.word	0x00230200
    8048:	002da80c 	.word	0x002da80c
    804c:	255b0500 	.word	0x255b0500
    8050:	02000000 	.word	0x02000000
    8054:	5e0c0423 	.word	0x5e0c0423
    8058:	0500002c 	.word	0x0500002c
    805c:	0002ad5d 	.word	0x0002ad5d
    8060:	08230200 	.word	0x08230200
    8064:	002bea0c 	.word	0x002bea0c
    8068:	075e0500 	.word	0x075e0500
    806c:	03000002 	.word	0x03000002
    8070:	00018823 	.word	0x00018823
    8074:	02600410 	.word	0x02600410
    8078:	bf080000 	.word	0xbf080000
    807c:	bd000002 	.word	0xbd000002
    8080:	09000002 	.word	0x09000002
    8084:	000000b5 	.word	0x000000b5
    8088:	0112001f 	.word	0x0112001f
    808c:	02bd0410 	.word	0x02bd0410
    8090:	640e0000 	.word	0x640e0000
    8094:	0800002d 	.word	0x0800002d
    8098:	02ee6905 	.word	0x02ee6905
    809c:	d50c0000 	.word	0xd50c0000
    80a0:	0500002b 	.word	0x0500002b
    80a4:	0002ee6a 	.word	0x0002ee6a
    80a8:	00230200 	.word	0x00230200
    80ac:	002b670c 	.word	0x002b670c
    80b0:	256b0500 	.word	0x256b0500
    80b4:	02000000 	.word	0x02000000
    80b8:	10000423 	.word	0x10000423
    80bc:	00003a04 	.word	0x00003a04
    80c0:	2d830e00 	.word	0x2d830e00
    80c4:	055c0000 	.word	0x055c0000
    80c8:	000432a9 	.word	0x000432a9
    80cc:	705f0f00 	.word	0x705f0f00
    80d0:	eeaa0500 	.word	0xeeaa0500
    80d4:	02000002 	.word	0x02000002
    80d8:	5f0f0023 	.word	0x5f0f0023
    80dc:	ab050072 	.word	0xab050072
    80e0:	00000025 	.word	0x00000025
    80e4:	0f042302 	.word	0x0f042302
    80e8:	0500775f 	.word	0x0500775f
    80ec:	000025ac 	.word	0x000025ac
    80f0:	08230200 	.word	0x08230200
    80f4:	002c080c 	.word	0x002c080c
    80f8:	41ad0500 	.word	0x41ad0500
    80fc:	02000000 	.word	0x02000000
    8100:	ae0c0c23 	.word	0xae0c0c23
    8104:	0500002c 	.word	0x0500002c
    8108:	000041ae 	.word	0x000041ae
    810c:	0e230200 	.word	0x0e230200
    8110:	66625f0f 	.word	0x66625f0f
    8114:	c5af0500 	.word	0xc5af0500
    8118:	02000002 	.word	0x02000002
    811c:	a00c1023 	.word	0xa00c1023
    8120:	0500002b 	.word	0x0500002b
    8124:	000025b0 	.word	0x000025b0
    8128:	18230200 	.word	0x18230200
    812c:	002bf80c 	.word	0x002bf80c
    8130:	f3b70500 	.word	0xf3b70500
    8134:	02000000 	.word	0x02000000
    8138:	820c1c23 	.word	0x820c1c23
    813c:	0500002c 	.word	0x0500002c
    8140:	0005c1b9 	.word	0x0005c1b9
    8144:	20230200 	.word	0x20230200
    8148:	002cfe0c 	.word	0x002cfe0c
    814c:	f1bb0500 	.word	0xf1bb0500
    8150:	02000005 	.word	0x02000005
    8154:	ec0c2423 	.word	0xec0c2423
    8158:	0500002d 	.word	0x0500002d
    815c:	000616bd 	.word	0x000616bd
    8160:	28230200 	.word	0x28230200
    8164:	002ecb0c 	.word	0x002ecb0c
    8168:	31be0500 	.word	0x31be0500
    816c:	02000006 	.word	0x02000006
    8170:	5f0f2c23 	.word	0x5f0f2c23
    8174:	05006275 	.word	0x05006275
    8178:	0002c5c1 	.word	0x0002c5c1
    817c:	30230200 	.word	0x30230200
    8180:	70755f0f 	.word	0x70755f0f
    8184:	eec20500 	.word	0xeec20500
    8188:	02000002 	.word	0x02000002
    818c:	5f0f3823 	.word	0x5f0f3823
    8190:	05007275 	.word	0x05007275
    8194:	000025c3 	.word	0x000025c3
    8198:	3c230200 	.word	0x3c230200
    819c:	002bcf0c 	.word	0x002bcf0c
    81a0:	37c60500 	.word	0x37c60500
    81a4:	02000006 	.word	0x02000006
    81a8:	a30c4023 	.word	0xa30c4023
    81ac:	0500002e 	.word	0x0500002e
    81b0:	000647c7 	.word	0x000647c7
    81b4:	43230200 	.word	0x43230200
    81b8:	626c5f0f 	.word	0x626c5f0f
    81bc:	c5ca0500 	.word	0xc5ca0500
    81c0:	02000002 	.word	0x02000002
    81c4:	1e0c4423 	.word	0x1e0c4423
    81c8:	0500002c 	.word	0x0500002c
    81cc:	000025cd 	.word	0x000025cd
    81d0:	4c230200 	.word	0x4c230200
    81d4:	002c2f0c 	.word	0x002c2f0c
    81d8:	25ce0500 	.word	0x25ce0500
    81dc:	02000000 	.word	0x02000000
    81e0:	fa0c5023 	.word	0xfa0c5023
    81e4:	0500002e 	.word	0x0500002e
    81e8:	000451d1 	.word	0x000451d1
    81ec:	54230200 	.word	0x54230200
    81f0:	002cf20c 	.word	0x002cf20c
    81f4:	e8d50500 	.word	0xe8d50500
    81f8:	02000000 	.word	0x02000000
    81fc:	13005823 	.word	0x13005823
    8200:	00002501 	.word	0x00002501
    8204:	00045100 	.word	0x00045100
    8208:	04511400 	.word	0x04511400
    820c:	f3140000 	.word	0xf3140000
    8210:	14000000 	.word	0x14000000
    8214:	000005b4 	.word	0x000005b4
    8218:	00002514 	.word	0x00002514
    821c:	04100000 	.word	0x04100000
    8220:	00000457 	.word	0x00000457
    8224:	002dcf11 	.word	0x002dcf11
    8228:	05040000 	.word	0x05040000
    822c:	0005b425 	.word	0x0005b425
    8230:	2dfa1500 	.word	0x2dfa1500
    8234:	41050000 	.word	0x41050000
    8238:	00002502 	.word	0x00002502
    823c:	00230200 	.word	0x00230200
    8240:	002c1715 	.word	0x002c1715
    8244:	02460500 	.word	0x02460500
    8248:	000006a4 	.word	0x000006a4
    824c:	15042302 	.word	0x15042302
    8250:	00002c9e 	.word	0x00002c9e
    8254:	a4024605 	.word	0xa4024605
    8258:	02000006 	.word	0x02000006
    825c:	72150823 	.word	0x72150823
    8260:	0500002c 	.word	0x0500002c
    8264:	06a40246 	.word	0x06a40246
    8268:	23020000 	.word	0x23020000
    826c:	2da3150c 	.word	0x2da3150c
    8270:	48050000 	.word	0x48050000
    8274:	00002502 	.word	0x00002502
    8278:	10230200 	.word	0x10230200
    827c:	002b7515 	.word	0x002b7515
    8280:	02490500 	.word	0x02490500
    8284:	000008af 	.word	0x000008af
    8288:	15142302 	.word	0x15142302
    828c:	00002e4d 	.word	0x00002e4d
    8290:	25024b05 	.word	0x25024b05
    8294:	02000000 	.word	0x02000000
    8298:	ad153023 	.word	0xad153023
    829c:	0500002d 	.word	0x0500002d
    82a0:	05e6024c 	.word	0x05e6024c
    82a4:	23020000 	.word	0x23020000
    82a8:	2d1f1534 	.word	0x2d1f1534
    82ac:	4e050000 	.word	0x4e050000
    82b0:	00002502 	.word	0x00002502
    82b4:	38230200 	.word	0x38230200
    82b8:	002dbd15 	.word	0x002dbd15
    82bc:	02500500 	.word	0x02500500
    82c0:	000008cb 	.word	0x000008cb
    82c4:	153c2302 	.word	0x153c2302
    82c8:	00002cdd 	.word	0x00002cdd
    82cc:	66025305 	.word	0x66025305
    82d0:	02000001 	.word	0x02000001
    82d4:	88154023 	.word	0x88154023
    82d8:	0500002c 	.word	0x0500002c
    82dc:	00250254 	.word	0x00250254
    82e0:	23020000 	.word	0x23020000
    82e4:	2ee51544 	.word	0x2ee51544
    82e8:	55050000 	.word	0x55050000
    82ec:	00016602 	.word	0x00016602
    82f0:	48230200 	.word	0x48230200
    82f4:	002d3915 	.word	0x002d3915
    82f8:	02560500 	.word	0x02560500
    82fc:	000008d1 	.word	0x000008d1
    8300:	154c2302 	.word	0x154c2302
    8304:	00002ca6 	.word	0x00002ca6
    8308:	25025905 	.word	0x25025905
    830c:	02000000 	.word	0x02000000
    8310:	27155023 	.word	0x27155023
    8314:	0500002c 	.word	0x0500002c
    8318:	05b4025a 	.word	0x05b4025a
    831c:	23020000 	.word	0x23020000
    8320:	2d551554 	.word	0x2d551554
    8324:	7c050000 	.word	0x7c050000
    8328:	00088d02 	.word	0x00088d02
    832c:	58230200 	.word	0x58230200
    8330:	002b2015 	.word	0x002b2015
    8334:	027f0500 	.word	0x027f0500
    8338:	000002a7 	.word	0x000002a7
    833c:	02c82303 	.word	0x02c82303
    8340:	002cbb15 	.word	0x002cbb15
    8344:	02800500 	.word	0x02800500
    8348:	00000260 	.word	0x00000260
    834c:	02cc2303 	.word	0x02cc2303
    8350:	002e9915 	.word	0x002e9915
    8354:	02830500 	.word	0x02830500
    8358:	000008e3 	.word	0x000008e3
    835c:	05dc2303 	.word	0x05dc2303
    8360:	002c0015 	.word	0x002c0015
    8364:	02880500 	.word	0x02880500
    8368:	00000663 	.word	0x00000663
    836c:	05e02303 	.word	0x05e02303
    8370:	002be515 	.word	0x002be515
    8374:	02890500 	.word	0x02890500
    8378:	000008ef 	.word	0x000008ef
    837c:	05ec2303 	.word	0x05ec2303
    8380:	ba041000 	.word	0xba041000
    8384:	03000005 	.word	0x03000005
    8388:	01040801 	.word	0x01040801
    838c:	04100000 	.word	0x04100000
    8390:	00000432 	.word	0x00000432
    8394:	00250113 	.word	0x00250113
    8398:	05e60000 	.word	0x05e60000
    839c:	51140000 	.word	0x51140000
    83a0:	14000004 	.word	0x14000004
    83a4:	000000f3 	.word	0x000000f3
    83a8:	0005e614 	.word	0x0005e614
    83ac:	00251400 	.word	0x00251400
    83b0:	10000000 	.word	0x10000000
    83b4:	0005ec04 	.word	0x0005ec04
    83b8:	05ba1600 	.word	0x05ba1600
    83bc:	04100000 	.word	0x04100000
    83c0:	000005c7 	.word	0x000005c7
    83c4:	006f0113 	.word	0x006f0113
    83c8:	06160000 	.word	0x06160000
    83cc:	51140000 	.word	0x51140000
    83d0:	14000004 	.word	0x14000004
    83d4:	000000f3 	.word	0x000000f3
    83d8:	00006f14 	.word	0x00006f14
    83dc:	00251400 	.word	0x00251400
    83e0:	10000000 	.word	0x10000000
    83e4:	0005f704 	.word	0x0005f704
    83e8:	25011300 	.word	0x25011300
    83ec:	31000000 	.word	0x31000000
    83f0:	14000006 	.word	0x14000006
    83f4:	00000451 	.word	0x00000451
    83f8:	0000f314 	.word	0x0000f314
    83fc:	04100000 	.word	0x04100000
    8400:	0000061c 	.word	0x0000061c
    8404:	00003a08 	.word	0x00003a08
    8408:	00064700 	.word	0x00064700
    840c:	00b50900 	.word	0x00b50900
    8410:	00020000 	.word	0x00020000
    8414:	00003a08 	.word	0x00003a08
    8418:	00065700 	.word	0x00065700
    841c:	00b50900 	.word	0x00b50900
    8420:	00000000 	.word	0x00000000
    8424:	002d7105 	.word	0x002d7105
    8428:	010e0500 	.word	0x010e0500
    842c:	000002f4 	.word	0x000002f4
    8430:	002e8017 	.word	0x002e8017
    8434:	13050c00 	.word	0x13050c00
    8438:	00069e01 	.word	0x00069e01
    843c:	2d901500 	.word	0x2d901500
    8440:	14050000 	.word	0x14050000
    8444:	00069e01 	.word	0x00069e01
    8448:	00230200 	.word	0x00230200
    844c:	002cb415 	.word	0x002cb415
    8450:	01150500 	.word	0x01150500
    8454:	00000025 	.word	0x00000025
    8458:	15042302 	.word	0x15042302
    845c:	00002d6b 	.word	0x00002d6b
    8460:	a4011605 	.word	0xa4011605
    8464:	02000006 	.word	0x02000006
    8468:	10000823 	.word	0x10000823
    846c:	00066304 	.word	0x00066304
    8470:	57041000 	.word	0x57041000
    8474:	17000006 	.word	0x17000006
    8478:	00002b6d 	.word	0x00002b6d
    847c:	012e050e 	.word	0x012e050e
    8480:	000006e5 	.word	0x000006e5
    8484:	002dd615 	.word	0x002dd615
    8488:	012f0500 	.word	0x012f0500
    848c:	000006e5 	.word	0x000006e5
    8490:	15002302 	.word	0x15002302
    8494:	00002cf8 	.word	0x00002cf8
    8498:	e5013005 	.word	0xe5013005
    849c:	02000006 	.word	0x02000006
    84a0:	20150623 	.word	0x20150623
    84a4:	0500002e 	.word	0x0500002e
    84a8:	00480131 	.word	0x00480131
    84ac:	23020000 	.word	0x23020000
    84b0:	4808000c 	.word	0x4808000c
    84b4:	f5000000 	.word	0xf5000000
    84b8:	09000006 	.word	0x09000006
    84bc:	000000b5 	.word	0x000000b5
    84c0:	d0180002 	.word	0xd0180002
    84c4:	15025f05 	.word	0x15025f05
    84c8:	15000008 	.word	0x15000008
    84cc:	00002e64 	.word	0x00002e64
    84d0:	2c026005 	.word	0x2c026005
    84d4:	02000000 	.word	0x02000000
    84d8:	0a150023 	.word	0x0a150023
    84dc:	0500002e 	.word	0x0500002e
    84e0:	05b40261 	.word	0x05b40261
    84e4:	23020000 	.word	0x23020000
    84e8:	2cd01504 	.word	0x2cd01504
    84ec:	62050000 	.word	0x62050000
    84f0:	00081502 	.word	0x00081502
    84f4:	08230200 	.word	0x08230200
    84f8:	002ebc15 	.word	0x002ebc15
    84fc:	02630500 	.word	0x02630500
    8500:	0000017c 	.word	0x0000017c
    8504:	15242302 	.word	0x15242302
    8508:	00002d2a 	.word	0x00002d2a
    850c:	25026405 	.word	0x25026405
    8510:	02000000 	.word	0x02000000
    8514:	8b154823 	.word	0x8b154823
    8518:	0500002d 	.word	0x0500002d
    851c:	00560265 	.word	0x00560265
    8520:	23020000 	.word	0x23020000
    8524:	2ed21550 	.word	0x2ed21550
    8528:	66050000 	.word	0x66050000
    852c:	0006aa02 	.word	0x0006aa02
    8530:	58230200 	.word	0x58230200
    8534:	002d9615 	.word	0x002d9615
    8538:	02670500 	.word	0x02670500
    853c:	000000dd 	.word	0x000000dd
    8540:	15682302 	.word	0x15682302
    8544:	00002ed7 	.word	0x00002ed7
    8548:	dd026805 	.word	0xdd026805
    854c:	02000000 	.word	0x02000000
    8550:	b8157023 	.word	0xb8157023
    8554:	0500002b 	.word	0x0500002b
    8558:	00dd0269 	.word	0x00dd0269
    855c:	23020000 	.word	0x23020000
    8560:	2e8f1578 	.word	0x2e8f1578
    8564:	6a050000 	.word	0x6a050000
    8568:	00082502 	.word	0x00082502
    856c:	80230300 	.word	0x80230300
    8570:	2cc41501 	.word	0x2cc41501
    8574:	6b050000 	.word	0x6b050000
    8578:	00083502 	.word	0x00083502
    857c:	88230300 	.word	0x88230300
    8580:	2e2d1501 	.word	0x2e2d1501
    8584:	6c050000 	.word	0x6c050000
    8588:	00002502 	.word	0x00002502
    858c:	a0230300 	.word	0xa0230300
    8590:	2c481501 	.word	0x2c481501
    8594:	6d050000 	.word	0x6d050000
    8598:	0000dd02 	.word	0x0000dd02
    859c:	a4230300 	.word	0xa4230300
    85a0:	2ba91501 	.word	0x2ba91501
    85a4:	6e050000 	.word	0x6e050000
    85a8:	0000dd02 	.word	0x0000dd02
    85ac:	ac230300 	.word	0xac230300
    85b0:	2c371501 	.word	0x2c371501
    85b4:	6f050000 	.word	0x6f050000
    85b8:	0000dd02 	.word	0x0000dd02
    85bc:	b4230300 	.word	0xb4230300
    85c0:	2b801501 	.word	0x2b801501
    85c4:	70050000 	.word	0x70050000
    85c8:	0000dd02 	.word	0x0000dd02
    85cc:	bc230300 	.word	0xbc230300
    85d0:	2b8f1501 	.word	0x2b8f1501
    85d4:	71050000 	.word	0x71050000
    85d8:	0000dd02 	.word	0x0000dd02
    85dc:	c4230300 	.word	0xc4230300
    85e0:	ba080001 	.word	0xba080001
    85e4:	25000005 	.word	0x25000005
    85e8:	09000008 	.word	0x09000008
    85ec:	000000b5 	.word	0x000000b5
    85f0:	ba080019 	.word	0xba080019
    85f4:	35000005 	.word	0x35000005
    85f8:	09000008 	.word	0x09000008
    85fc:	000000b5 	.word	0x000000b5
    8600:	ba080007 	.word	0xba080007
    8604:	45000005 	.word	0x45000005
    8608:	09000008 	.word	0x09000008
    860c:	000000b5 	.word	0x000000b5
    8610:	f0180017 	.word	0xf0180017
    8614:	6d027705 	.word	0x6d027705
    8618:	15000008 	.word	0x15000008
    861c:	00002d0f 	.word	0x00002d0f
    8620:	6d027905 	.word	0x6d027905
    8624:	02000008 	.word	0x02000008
    8628:	86150023 	.word	0x86150023
    862c:	0500002e 	.word	0x0500002e
    8630:	087d027a 	.word	0x087d027a
    8634:	23020000 	.word	0x23020000
    8638:	ee080078 	.word	0xee080078
    863c:	7d000002 	.word	0x7d000002
    8640:	09000008 	.word	0x09000008
    8644:	000000b5 	.word	0x000000b5
    8648:	2c08001d 	.word	0x2c08001d
    864c:	8d000000 	.word	0x8d000000
    8650:	09000008 	.word	0x09000008
    8654:	000000b5 	.word	0x000000b5
    8658:	f019001d 	.word	0xf019001d
    865c:	af025d05 	.word	0xaf025d05
    8660:	1a000008 	.word	0x1a000008
    8664:	00002dcf 	.word	0x00002dcf
    8668:	f5027205 	.word	0xf5027205
    866c:	1a000006 	.word	0x1a000006
    8670:	00002ea9 	.word	0x00002ea9
    8674:	45027b05 	.word	0x45027b05
    8678:	00000008 	.word	0x00000008
    867c:	0005ba08 	.word	0x0005ba08
    8680:	0008bf00 	.word	0x0008bf00
    8684:	00b50900 	.word	0x00b50900
    8688:	00180000 	.word	0x00180000
    868c:	08cb011b 	.word	0x08cb011b
    8690:	51140000 	.word	0x51140000
    8694:	00000004 	.word	0x00000004
    8698:	08bf0410 	.word	0x08bf0410
    869c:	04100000 	.word	0x04100000
    86a0:	00000166 	.word	0x00000166
    86a4:	08e3011b 	.word	0x08e3011b
    86a8:	25140000 	.word	0x25140000
    86ac:	00000000 	.word	0x00000000
    86b0:	08e90410 	.word	0x08e90410
    86b4:	04100000 	.word	0x04100000
    86b8:	000008d7 	.word	0x000008d7
    86bc:	00065708 	.word	0x00065708
    86c0:	0008ff00 	.word	0x0008ff00
    86c4:	00b50900 	.word	0x00b50900
    86c8:	00020000 	.word	0x00020000
    86cc:	002b0d1c 	.word	0x002b0d1c
    86d0:	06060100 	.word	0x06060100
    86d4:	0000091e 	.word	0x0000091e
    86d8:	002b1c1d 	.word	0x002b1c1d
    86dc:	011d0000 	.word	0x011d0000
    86e0:	0100002b 	.word	0x0100002b
    86e4:	002af81d 	.word	0x002af81d
    86e8:	1e000200 	.word	0x1e000200
    86ec:	00313001 	.word	0x00313001
    86f0:	01170100 	.word	0x01170100
    86f4:	00000025 	.word	0x00000025
	...
    8700:	00002970 	.word	0x00002970
    8704:	0000098b 	.word	0x0000098b
    8708:	00312b1f 	.word	0x00312b1f
    870c:	25110100 	.word	0x25110100
    8710:	8f000000 	.word	0x8f000000
    8714:	20000029 	.word	0x20000029
    8718:	01006e66 	.word	0x01006e66
    871c:	0002bf11 	.word	0x0002bf11
    8720:	0029ad00 	.word	0x0029ad00
    8724:	72612000 	.word	0x72612000
    8728:	11010067 	.word	0x11010067
    872c:	000000f3 	.word	0x000000f3
    8730:	000029cb 	.word	0x000029cb
    8734:	01006420 	.word	0x01006420
    8738:	0000f311 	.word	0x0000f311
    873c:	0029e900 	.word	0x0029e900
    8740:	2bf32100 	.word	0x2bf32100
    8744:	18010000 	.word	0x18010000
    8748:	0000098b 	.word	0x0000098b
    874c:	01007022 	.word	0x01007022
    8750:	0002a719 	.word	0x0002a719
    8754:	005c0100 	.word	0x005c0100
    8758:	02070410 	.word	0x02070410
    875c:	3a230000 	.word	0x3a230000
    8760:	0500002e 	.word	0x0500002e
    8764:	099f0328 	.word	0x099f0328
    8768:	01010000 	.word	0x01010000
    876c:	00045116 	.word	0x00045116
    8770:	09ae0000 	.word	0x09ae0000
    8774:	00020000 	.word	0x00020000
    8778:	00001d21 	.word	0x00001d21
    877c:	00000104 	.word	0x00000104
    8780:	55010000 	.word	0x55010000
    8784:	75000031 	.word	0x75000031
    8788:	0000002a 	.word	0x0000002a
    878c:	00000000 	.word	0x00000000
    8790:	e7000000 	.word	0xe7000000
    8794:	0200001c 	.word	0x0200001c
    8798:	2aeb0704 	.word	0x2aeb0704
    879c:	01020000 	.word	0x01020000
    87a0:	0000fd06 	.word	0x0000fd06
    87a4:	08010200 	.word	0x08010200
    87a8:	000000fb 	.word	0x000000fb
    87ac:	35050202 	.word	0x35050202
    87b0:	02000000 	.word	0x02000000
    87b4:	01880702 	.word	0x01880702
    87b8:	04030000 	.word	0x04030000
    87bc:	746e6905 	.word	0x746e6905
    87c0:	05080200 	.word	0x05080200
    87c4:	00002a67 	.word	0x00002a67
    87c8:	e1070802 	.word	0xe1070802
    87cc:	0400002a 	.word	0x0400002a
    87d0:	00002d43 	.word	0x00002d43
    87d4:	00480702 	.word	0x00480702
    87d8:	04020000 	.word	0x04020000
    87dc:	002a6c05 	.word	0x002a6c05
    87e0:	2df20400 	.word	0x2df20400
    87e4:	2c030000 	.word	0x2c030000
    87e8:	00000068 	.word	0x00000068
    87ec:	002ceb05 	.word	0x002ceb05
    87f0:	01630400 	.word	0x01630400
    87f4:	00000025 	.word	0x00000025
    87f8:	47030406 	.word	0x47030406
    87fc:	000000a5 	.word	0x000000a5
    8800:	002ce507 	.word	0x002ce507
    8804:	7a480300 	.word	0x7a480300
    8808:	07000000 	.word	0x07000000
    880c:	00002c97 	.word	0x00002c97
    8810:	00a54903 	.word	0x00a54903
    8814:	08000000 	.word	0x08000000
    8818:	00000033 	.word	0x00000033
    881c:	000000b5 	.word	0x000000b5
    8820:	0000b509 	.word	0x0000b509
    8824:	0a000300 	.word	0x0a000300
    8828:	080b0704 	.word	0x080b0704
    882c:	00dd4403 	.word	0x00dd4403
    8830:	dc0c0000 	.word	0xdc0c0000
    8834:	0300002d 	.word	0x0300002d
    8838:	00004845 	.word	0x00004845
    883c:	00230200 	.word	0x00230200
    8840:	002de40c 	.word	0x002de40c
    8844:	864a0300 	.word	0x864a0300
    8848:	02000000 	.word	0x02000000
    884c:	04000423 	.word	0x04000423
    8850:	00002d78 	.word	0x00002d78
    8854:	00b84b03 	.word	0x00b84b03
    8858:	69040000 	.word	0x69040000
    885c:	0300002c 	.word	0x0300002c
    8860:	00005d4f 	.word	0x00005d4f
    8864:	04040d00 	.word	0x04040d00
    8868:	00002e25 	.word	0x00002e25
    886c:	01001505 	.word	0x01001505
    8870:	04020000 	.word	0x04020000
    8874:	002ae607 	.word	0x002ae607
    8878:	2c7a0e00 	.word	0x2c7a0e00
    887c:	05180000 	.word	0x05180000
    8880:	0001662d 	.word	0x0001662d
    8884:	2d900c00 	.word	0x2d900c00
    8888:	2e050000 	.word	0x2e050000
    888c:	00000166 	.word	0x00000166
    8890:	0f002302 	.word	0x0f002302
    8894:	05006b5f 	.word	0x05006b5f
    8898:	0000482f 	.word	0x0000482f
    889c:	04230200 	.word	0x04230200
    88a0:	002dc70c 	.word	0x002dc70c
    88a4:	482f0500 	.word	0x482f0500
    88a8:	02000000 	.word	0x02000000
    88ac:	630c0823 	.word	0x630c0823
    88b0:	0500002c 	.word	0x0500002c
    88b4:	0000482f 	.word	0x0000482f
    88b8:	0c230200 	.word	0x0c230200
    88bc:	002e710c 	.word	0x002e710c
    88c0:	482f0500 	.word	0x482f0500
    88c4:	02000000 	.word	0x02000000
    88c8:	5f0f1023 	.word	0x5f0f1023
    88cc:	30050078 	.word	0x30050078
    88d0:	0000016c 	.word	0x0000016c
    88d4:	00142302 	.word	0x00142302
    88d8:	01070410 	.word	0x01070410
    88dc:	f5080000 	.word	0xf5080000
    88e0:	7c000000 	.word	0x7c000000
    88e4:	09000001 	.word	0x09000001
    88e8:	000000b5 	.word	0x000000b5
    88ec:	920e0000 	.word	0x920e0000
    88f0:	2400002c 	.word	0x2400002c
    88f4:	02073505 	.word	0x02073505
    88f8:	c60c0000 	.word	0xc60c0000
    88fc:	0500002b 	.word	0x0500002b
    8900:	00004836 	.word	0x00004836
    8904:	00230200 	.word	0x00230200
    8908:	002e010c 	.word	0x002e010c
    890c:	48370500 	.word	0x48370500
    8910:	02000000 	.word	0x02000000
    8914:	db0c0423 	.word	0xdb0c0423
    8918:	0500002b 	.word	0x0500002b
    891c:	00004838 	.word	0x00004838
    8920:	08230200 	.word	0x08230200
    8924:	002eea0c 	.word	0x002eea0c
    8928:	48390500 	.word	0x48390500
    892c:	02000000 	.word	0x02000000
    8930:	160c0c23 	.word	0x160c0c23
    8934:	0500002d 	.word	0x0500002d
    8938:	0000483a 	.word	0x0000483a
    893c:	10230200 	.word	0x10230200
    8940:	002d050c 	.word	0x002d050c
    8944:	483b0500 	.word	0x483b0500
    8948:	02000000 	.word	0x02000000
    894c:	760c1423 	.word	0x760c1423
    8950:	0500002e 	.word	0x0500002e
    8954:	0000483c 	.word	0x0000483c
    8958:	18230200 	.word	0x18230200
    895c:	002d5a0c 	.word	0x002d5a0c
    8960:	483d0500 	.word	0x483d0500
    8964:	02000000 	.word	0x02000000
    8968:	b10c1c23 	.word	0xb10c1c23
    896c:	0500002e 	.word	0x0500002e
    8970:	0000483e 	.word	0x0000483e
    8974:	20230200 	.word	0x20230200
    8978:	2bea1100 	.word	0x2bea1100
    897c:	01080000 	.word	0x01080000
    8980:	02504705 	.word	0x02504705
    8984:	560c0000 	.word	0x560c0000
    8988:	0500002c 	.word	0x0500002c
    898c:	00025048 	.word	0x00025048
    8990:	00230200 	.word	0x00230200
    8994:	002b280c 	.word	0x002b280c
    8998:	50490500 	.word	0x50490500
    899c:	03000002 	.word	0x03000002
    89a0:	0c018023 	.word	0x0c018023
    89a4:	00002e17 	.word	0x00002e17
    89a8:	00f54b05 	.word	0x00f54b05
    89ac:	23030000 	.word	0x23030000
    89b0:	0f0c0280 	.word	0x0f0c0280
    89b4:	0500002c 	.word	0x0500002c
    89b8:	0000f54e 	.word	0x0000f54e
    89bc:	84230300 	.word	0x84230300
    89c0:	f3080002 	.word	0xf3080002
    89c4:	60000000 	.word	0x60000000
    89c8:	09000002 	.word	0x09000002
    89cc:	000000b5 	.word	0x000000b5
    89d0:	2011001f 	.word	0x2011001f
    89d4:	9000002b 	.word	0x9000002b
    89d8:	a7590501 	.word	0xa7590501
    89dc:	0c000002 	.word	0x0c000002
    89e0:	00002d90 	.word	0x00002d90
    89e4:	02a75a05 	.word	0x02a75a05
    89e8:	23020000 	.word	0x23020000
    89ec:	2da80c00 	.word	0x2da80c00
    89f0:	5b050000 	.word	0x5b050000
    89f4:	00000048 	.word	0x00000048
    89f8:	0c042302 	.word	0x0c042302
    89fc:	00002c5e 	.word	0x00002c5e
    8a00:	02ad5d05 	.word	0x02ad5d05
    8a04:	23020000 	.word	0x23020000
    8a08:	2bea0c08 	.word	0x2bea0c08
    8a0c:	5e050000 	.word	0x5e050000
    8a10:	00000207 	.word	0x00000207
    8a14:	01882303 	.word	0x01882303
    8a18:	60041000 	.word	0x60041000
    8a1c:	08000002 	.word	0x08000002
    8a20:	000002bf 	.word	0x000002bf
    8a24:	000002bd 	.word	0x000002bd
    8a28:	0000b509 	.word	0x0000b509
    8a2c:	12001f00 	.word	0x12001f00
    8a30:	bd041001 	.word	0xbd041001
    8a34:	0e000002 	.word	0x0e000002
    8a38:	00002d64 	.word	0x00002d64
    8a3c:	ee690508 	.word	0xee690508
    8a40:	0c000002 	.word	0x0c000002
    8a44:	00002bd5 	.word	0x00002bd5
    8a48:	02ee6a05 	.word	0x02ee6a05
    8a4c:	23020000 	.word	0x23020000
    8a50:	2b670c00 	.word	0x2b670c00
    8a54:	6b050000 	.word	0x6b050000
    8a58:	00000048 	.word	0x00000048
    8a5c:	00042302 	.word	0x00042302
    8a60:	00330410 	.word	0x00330410
    8a64:	830e0000 	.word	0x830e0000
    8a68:	5c00002d 	.word	0x5c00002d
    8a6c:	0432a905 	.word	0x0432a905
    8a70:	5f0f0000 	.word	0x5f0f0000
    8a74:	aa050070 	.word	0xaa050070
    8a78:	000002ee 	.word	0x000002ee
    8a7c:	0f002302 	.word	0x0f002302
    8a80:	0500725f 	.word	0x0500725f
    8a84:	000048ab 	.word	0x000048ab
    8a88:	04230200 	.word	0x04230200
    8a8c:	00775f0f 	.word	0x00775f0f
    8a90:	0048ac05 	.word	0x0048ac05
    8a94:	23020000 	.word	0x23020000
    8a98:	2c080c08 	.word	0x2c080c08
    8a9c:	ad050000 	.word	0xad050000
    8aa0:	0000003a 	.word	0x0000003a
    8aa4:	0c0c2302 	.word	0x0c0c2302
    8aa8:	00002cae 	.word	0x00002cae
    8aac:	003aae05 	.word	0x003aae05
    8ab0:	23020000 	.word	0x23020000
    8ab4:	625f0f0e 	.word	0x625f0f0e
    8ab8:	af050066 	.word	0xaf050066
    8abc:	000002c5 	.word	0x000002c5
    8ac0:	0c102302 	.word	0x0c102302
    8ac4:	00002ba0 	.word	0x00002ba0
    8ac8:	0048b005 	.word	0x0048b005
    8acc:	23020000 	.word	0x23020000
    8ad0:	2bf80c18 	.word	0x2bf80c18
    8ad4:	b7050000 	.word	0xb7050000
    8ad8:	000000f3 	.word	0x000000f3
    8adc:	0c1c2302 	.word	0x0c1c2302
    8ae0:	00002c82 	.word	0x00002c82
    8ae4:	05c1b905 	.word	0x05c1b905
    8ae8:	23020000 	.word	0x23020000
    8aec:	2cfe0c20 	.word	0x2cfe0c20
    8af0:	bb050000 	.word	0xbb050000
    8af4:	000005f1 	.word	0x000005f1
    8af8:	0c242302 	.word	0x0c242302
    8afc:	00002dec 	.word	0x00002dec
    8b00:	0616bd05 	.word	0x0616bd05
    8b04:	23020000 	.word	0x23020000
    8b08:	2ecb0c28 	.word	0x2ecb0c28
    8b0c:	be050000 	.word	0xbe050000
    8b10:	00000631 	.word	0x00000631
    8b14:	0f2c2302 	.word	0x0f2c2302
    8b18:	0062755f 	.word	0x0062755f
    8b1c:	02c5c105 	.word	0x02c5c105
    8b20:	23020000 	.word	0x23020000
    8b24:	755f0f30 	.word	0x755f0f30
    8b28:	c2050070 	.word	0xc2050070
    8b2c:	000002ee 	.word	0x000002ee
    8b30:	0f382302 	.word	0x0f382302
    8b34:	0072755f 	.word	0x0072755f
    8b38:	0048c305 	.word	0x0048c305
    8b3c:	23020000 	.word	0x23020000
    8b40:	2bcf0c3c 	.word	0x2bcf0c3c
    8b44:	c6050000 	.word	0xc6050000
    8b48:	00000637 	.word	0x00000637
    8b4c:	0c402302 	.word	0x0c402302
    8b50:	00002ea3 	.word	0x00002ea3
    8b54:	0647c705 	.word	0x0647c705
    8b58:	23020000 	.word	0x23020000
    8b5c:	6c5f0f43 	.word	0x6c5f0f43
    8b60:	ca050062 	.word	0xca050062
    8b64:	000002c5 	.word	0x000002c5
    8b68:	0c442302 	.word	0x0c442302
    8b6c:	00002c1e 	.word	0x00002c1e
    8b70:	0048cd05 	.word	0x0048cd05
    8b74:	23020000 	.word	0x23020000
    8b78:	2c2f0c4c 	.word	0x2c2f0c4c
    8b7c:	ce050000 	.word	0xce050000
    8b80:	00000048 	.word	0x00000048
    8b84:	0c502302 	.word	0x0c502302
    8b88:	00002efa 	.word	0x00002efa
    8b8c:	0451d105 	.word	0x0451d105
    8b90:	23020000 	.word	0x23020000
    8b94:	2cf20c54 	.word	0x2cf20c54
    8b98:	d5050000 	.word	0xd5050000
    8b9c:	000000e8 	.word	0x000000e8
    8ba0:	00582302 	.word	0x00582302
    8ba4:	00480113 	.word	0x00480113
    8ba8:	04510000 	.word	0x04510000
    8bac:	51140000 	.word	0x51140000
    8bb0:	14000004 	.word	0x14000004
    8bb4:	000000f3 	.word	0x000000f3
    8bb8:	0005b414 	.word	0x0005b414
    8bbc:	00481400 	.word	0x00481400
    8bc0:	10000000 	.word	0x10000000
    8bc4:	00045704 	.word	0x00045704
    8bc8:	2dcf1100 	.word	0x2dcf1100
    8bcc:	04000000 	.word	0x04000000
    8bd0:	05b42505 	.word	0x05b42505
    8bd4:	fa150000 	.word	0xfa150000
    8bd8:	0500002d 	.word	0x0500002d
    8bdc:	00480241 	.word	0x00480241
    8be0:	23020000 	.word	0x23020000
    8be4:	2c171500 	.word	0x2c171500
    8be8:	46050000 	.word	0x46050000
    8bec:	0006a402 	.word	0x0006a402
    8bf0:	04230200 	.word	0x04230200
    8bf4:	002c9e15 	.word	0x002c9e15
    8bf8:	02460500 	.word	0x02460500
    8bfc:	000006a4 	.word	0x000006a4
    8c00:	15082302 	.word	0x15082302
    8c04:	00002c72 	.word	0x00002c72
    8c08:	a4024605 	.word	0xa4024605
    8c0c:	02000006 	.word	0x02000006
    8c10:	a3150c23 	.word	0xa3150c23
    8c14:	0500002d 	.word	0x0500002d
    8c18:	00480248 	.word	0x00480248
    8c1c:	23020000 	.word	0x23020000
    8c20:	2b751510 	.word	0x2b751510
    8c24:	49050000 	.word	0x49050000
    8c28:	0008af02 	.word	0x0008af02
    8c2c:	14230200 	.word	0x14230200
    8c30:	002e4d15 	.word	0x002e4d15
    8c34:	024b0500 	.word	0x024b0500
    8c38:	00000048 	.word	0x00000048
    8c3c:	15302302 	.word	0x15302302
    8c40:	00002dad 	.word	0x00002dad
    8c44:	e6024c05 	.word	0xe6024c05
    8c48:	02000005 	.word	0x02000005
    8c4c:	1f153423 	.word	0x1f153423
    8c50:	0500002d 	.word	0x0500002d
    8c54:	0048024e 	.word	0x0048024e
    8c58:	23020000 	.word	0x23020000
    8c5c:	2dbd1538 	.word	0x2dbd1538
    8c60:	50050000 	.word	0x50050000
    8c64:	0008cb02 	.word	0x0008cb02
    8c68:	3c230200 	.word	0x3c230200
    8c6c:	002cdd15 	.word	0x002cdd15
    8c70:	02530500 	.word	0x02530500
    8c74:	00000166 	.word	0x00000166
    8c78:	15402302 	.word	0x15402302
    8c7c:	00002c88 	.word	0x00002c88
    8c80:	48025405 	.word	0x48025405
    8c84:	02000000 	.word	0x02000000
    8c88:	e5154423 	.word	0xe5154423
    8c8c:	0500002e 	.word	0x0500002e
    8c90:	01660255 	.word	0x01660255
    8c94:	23020000 	.word	0x23020000
    8c98:	2d391548 	.word	0x2d391548
    8c9c:	56050000 	.word	0x56050000
    8ca0:	0008d102 	.word	0x0008d102
    8ca4:	4c230200 	.word	0x4c230200
    8ca8:	002ca615 	.word	0x002ca615
    8cac:	02590500 	.word	0x02590500
    8cb0:	00000048 	.word	0x00000048
    8cb4:	15502302 	.word	0x15502302
    8cb8:	00002c27 	.word	0x00002c27
    8cbc:	b4025a05 	.word	0xb4025a05
    8cc0:	02000005 	.word	0x02000005
    8cc4:	55155423 	.word	0x55155423
    8cc8:	0500002d 	.word	0x0500002d
    8ccc:	088d027c 	.word	0x088d027c
    8cd0:	23020000 	.word	0x23020000
    8cd4:	2b201558 	.word	0x2b201558
    8cd8:	7f050000 	.word	0x7f050000
    8cdc:	0002a702 	.word	0x0002a702
    8ce0:	c8230300 	.word	0xc8230300
    8ce4:	2cbb1502 	.word	0x2cbb1502
    8ce8:	80050000 	.word	0x80050000
    8cec:	00026002 	.word	0x00026002
    8cf0:	cc230300 	.word	0xcc230300
    8cf4:	2e991502 	.word	0x2e991502
    8cf8:	83050000 	.word	0x83050000
    8cfc:	0008e302 	.word	0x0008e302
    8d00:	dc230300 	.word	0xdc230300
    8d04:	2c001505 	.word	0x2c001505
    8d08:	88050000 	.word	0x88050000
    8d0c:	00066302 	.word	0x00066302
    8d10:	e0230300 	.word	0xe0230300
    8d14:	2be51505 	.word	0x2be51505
    8d18:	89050000 	.word	0x89050000
    8d1c:	0008ef02 	.word	0x0008ef02
    8d20:	ec230300 	.word	0xec230300
    8d24:	04100005 	.word	0x04100005
    8d28:	000005ba 	.word	0x000005ba
    8d2c:	04080102 	.word	0x04080102
    8d30:	10000001 	.word	0x10000001
    8d34:	00043204 	.word	0x00043204
    8d38:	48011300 	.word	0x48011300
    8d3c:	e6000000 	.word	0xe6000000
    8d40:	14000005 	.word	0x14000005
    8d44:	00000451 	.word	0x00000451
    8d48:	0000f314 	.word	0x0000f314
    8d4c:	05e61400 	.word	0x05e61400
    8d50:	48140000 	.word	0x48140000
    8d54:	00000000 	.word	0x00000000
    8d58:	05ec0410 	.word	0x05ec0410
    8d5c:	ba160000 	.word	0xba160000
    8d60:	10000005 	.word	0x10000005
    8d64:	0005c704 	.word	0x0005c704
    8d68:	6f011300 	.word	0x6f011300
    8d6c:	16000000 	.word	0x16000000
    8d70:	14000006 	.word	0x14000006
    8d74:	00000451 	.word	0x00000451
    8d78:	0000f314 	.word	0x0000f314
    8d7c:	006f1400 	.word	0x006f1400
    8d80:	48140000 	.word	0x48140000
    8d84:	00000000 	.word	0x00000000
    8d88:	05f70410 	.word	0x05f70410
    8d8c:	01130000 	.word	0x01130000
    8d90:	00000048 	.word	0x00000048
    8d94:	00000631 	.word	0x00000631
    8d98:	00045114 	.word	0x00045114
    8d9c:	00f31400 	.word	0x00f31400
    8da0:	10000000 	.word	0x10000000
    8da4:	00061c04 	.word	0x00061c04
    8da8:	00330800 	.word	0x00330800
    8dac:	06470000 	.word	0x06470000
    8db0:	b5090000 	.word	0xb5090000
    8db4:	02000000 	.word	0x02000000
    8db8:	00330800 	.word	0x00330800
    8dbc:	06570000 	.word	0x06570000
    8dc0:	b5090000 	.word	0xb5090000
    8dc4:	00000000 	.word	0x00000000
    8dc8:	2d710500 	.word	0x2d710500
    8dcc:	0e050000 	.word	0x0e050000
    8dd0:	0002f401 	.word	0x0002f401
    8dd4:	2e801700 	.word	0x2e801700
    8dd8:	050c0000 	.word	0x050c0000
    8ddc:	069e0113 	.word	0x069e0113
    8de0:	90150000 	.word	0x90150000
    8de4:	0500002d 	.word	0x0500002d
    8de8:	069e0114 	.word	0x069e0114
    8dec:	23020000 	.word	0x23020000
    8df0:	2cb41500 	.word	0x2cb41500
    8df4:	15050000 	.word	0x15050000
    8df8:	00004801 	.word	0x00004801
    8dfc:	04230200 	.word	0x04230200
    8e00:	002d6b15 	.word	0x002d6b15
    8e04:	01160500 	.word	0x01160500
    8e08:	000006a4 	.word	0x000006a4
    8e0c:	00082302 	.word	0x00082302
    8e10:	06630410 	.word	0x06630410
    8e14:	04100000 	.word	0x04100000
    8e18:	00000657 	.word	0x00000657
    8e1c:	002b6d17 	.word	0x002b6d17
    8e20:	2e050e00 	.word	0x2e050e00
    8e24:	0006e501 	.word	0x0006e501
    8e28:	2dd61500 	.word	0x2dd61500
    8e2c:	2f050000 	.word	0x2f050000
    8e30:	0006e501 	.word	0x0006e501
    8e34:	00230200 	.word	0x00230200
    8e38:	002cf815 	.word	0x002cf815
    8e3c:	01300500 	.word	0x01300500
    8e40:	000006e5 	.word	0x000006e5
    8e44:	15062302 	.word	0x15062302
    8e48:	00002e20 	.word	0x00002e20
    8e4c:	41013105 	.word	0x41013105
    8e50:	02000000 	.word	0x02000000
    8e54:	08000c23 	.word	0x08000c23
    8e58:	00000041 	.word	0x00000041
    8e5c:	000006f5 	.word	0x000006f5
    8e60:	0000b509 	.word	0x0000b509
    8e64:	18000200 	.word	0x18000200
    8e68:	025f05d0 	.word	0x025f05d0
    8e6c:	00000815 	.word	0x00000815
    8e70:	002e6415 	.word	0x002e6415
    8e74:	02600500 	.word	0x02600500
    8e78:	00000025 	.word	0x00000025
    8e7c:	15002302 	.word	0x15002302
    8e80:	00002e0a 	.word	0x00002e0a
    8e84:	b4026105 	.word	0xb4026105
    8e88:	02000005 	.word	0x02000005
    8e8c:	d0150423 	.word	0xd0150423
    8e90:	0500002c 	.word	0x0500002c
    8e94:	08150262 	.word	0x08150262
    8e98:	23020000 	.word	0x23020000
    8e9c:	2ebc1508 	.word	0x2ebc1508
    8ea0:	63050000 	.word	0x63050000
    8ea4:	00017c02 	.word	0x00017c02
    8ea8:	24230200 	.word	0x24230200
    8eac:	002d2a15 	.word	0x002d2a15
    8eb0:	02640500 	.word	0x02640500
    8eb4:	00000048 	.word	0x00000048
    8eb8:	15482302 	.word	0x15482302
    8ebc:	00002d8b 	.word	0x00002d8b
    8ec0:	56026505 	.word	0x56026505
    8ec4:	02000000 	.word	0x02000000
    8ec8:	d2155023 	.word	0xd2155023
    8ecc:	0500002e 	.word	0x0500002e
    8ed0:	06aa0266 	.word	0x06aa0266
    8ed4:	23020000 	.word	0x23020000
    8ed8:	2d961558 	.word	0x2d961558
    8edc:	67050000 	.word	0x67050000
    8ee0:	0000dd02 	.word	0x0000dd02
    8ee4:	68230200 	.word	0x68230200
    8ee8:	002ed715 	.word	0x002ed715
    8eec:	02680500 	.word	0x02680500
    8ef0:	000000dd 	.word	0x000000dd
    8ef4:	15702302 	.word	0x15702302
    8ef8:	00002bb8 	.word	0x00002bb8
    8efc:	dd026905 	.word	0xdd026905
    8f00:	02000000 	.word	0x02000000
    8f04:	8f157823 	.word	0x8f157823
    8f08:	0500002e 	.word	0x0500002e
    8f0c:	0825026a 	.word	0x0825026a
    8f10:	23030000 	.word	0x23030000
    8f14:	c4150180 	.word	0xc4150180
    8f18:	0500002c 	.word	0x0500002c
    8f1c:	0835026b 	.word	0x0835026b
    8f20:	23030000 	.word	0x23030000
    8f24:	2d150188 	.word	0x2d150188
    8f28:	0500002e 	.word	0x0500002e
    8f2c:	0048026c 	.word	0x0048026c
    8f30:	23030000 	.word	0x23030000
    8f34:	481501a0 	.word	0x481501a0
    8f38:	0500002c 	.word	0x0500002c
    8f3c:	00dd026d 	.word	0x00dd026d
    8f40:	23030000 	.word	0x23030000
    8f44:	a91501a4 	.word	0xa91501a4
    8f48:	0500002b 	.word	0x0500002b
    8f4c:	00dd026e 	.word	0x00dd026e
    8f50:	23030000 	.word	0x23030000
    8f54:	371501ac 	.word	0x371501ac
    8f58:	0500002c 	.word	0x0500002c
    8f5c:	00dd026f 	.word	0x00dd026f
    8f60:	23030000 	.word	0x23030000
    8f64:	801501b4 	.word	0x801501b4
    8f68:	0500002b 	.word	0x0500002b
    8f6c:	00dd0270 	.word	0x00dd0270
    8f70:	23030000 	.word	0x23030000
    8f74:	8f1501bc 	.word	0x8f1501bc
    8f78:	0500002b 	.word	0x0500002b
    8f7c:	00dd0271 	.word	0x00dd0271
    8f80:	23030000 	.word	0x23030000
    8f84:	080001c4 	.word	0x080001c4
    8f88:	000005ba 	.word	0x000005ba
    8f8c:	00000825 	.word	0x00000825
    8f90:	0000b509 	.word	0x0000b509
    8f94:	08001900 	.word	0x08001900
    8f98:	000005ba 	.word	0x000005ba
    8f9c:	00000835 	.word	0x00000835
    8fa0:	0000b509 	.word	0x0000b509
    8fa4:	08000700 	.word	0x08000700
    8fa8:	000005ba 	.word	0x000005ba
    8fac:	00000845 	.word	0x00000845
    8fb0:	0000b509 	.word	0x0000b509
    8fb4:	18001700 	.word	0x18001700
    8fb8:	027705f0 	.word	0x027705f0
    8fbc:	0000086d 	.word	0x0000086d
    8fc0:	002d0f15 	.word	0x002d0f15
    8fc4:	02790500 	.word	0x02790500
    8fc8:	0000086d 	.word	0x0000086d
    8fcc:	15002302 	.word	0x15002302
    8fd0:	00002e86 	.word	0x00002e86
    8fd4:	7d027a05 	.word	0x7d027a05
    8fd8:	02000008 	.word	0x02000008
    8fdc:	08007823 	.word	0x08007823
    8fe0:	000002ee 	.word	0x000002ee
    8fe4:	0000087d 	.word	0x0000087d
    8fe8:	0000b509 	.word	0x0000b509
    8fec:	08001d00 	.word	0x08001d00
    8ff0:	00000025 	.word	0x00000025
    8ff4:	0000088d 	.word	0x0000088d
    8ff8:	0000b509 	.word	0x0000b509
    8ffc:	19001d00 	.word	0x19001d00
    9000:	025d05f0 	.word	0x025d05f0
    9004:	000008af 	.word	0x000008af
    9008:	002dcf1a 	.word	0x002dcf1a
    900c:	02720500 	.word	0x02720500
    9010:	000006f5 	.word	0x000006f5
    9014:	002ea91a 	.word	0x002ea91a
    9018:	027b0500 	.word	0x027b0500
    901c:	00000845 	.word	0x00000845
    9020:	05ba0800 	.word	0x05ba0800
    9024:	08bf0000 	.word	0x08bf0000
    9028:	b5090000 	.word	0xb5090000
    902c:	18000000 	.word	0x18000000
    9030:	cb011b00 	.word	0xcb011b00
    9034:	14000008 	.word	0x14000008
    9038:	00000451 	.word	0x00000451
    903c:	bf041000 	.word	0xbf041000
    9040:	10000008 	.word	0x10000008
    9044:	00016604 	.word	0x00016604
    9048:	e3011b00 	.word	0xe3011b00
    904c:	14000008 	.word	0x14000008
    9050:	00000048 	.word	0x00000048
    9054:	e9041000 	.word	0xe9041000
    9058:	10000008 	.word	0x10000008
    905c:	0008d704 	.word	0x0008d704
    9060:	06570800 	.word	0x06570800
    9064:	08ff0000 	.word	0x08ff0000
    9068:	b5090000 	.word	0xb5090000
    906c:	02000000 	.word	0x02000000
    9070:	44011c00 	.word	0x44011c00
    9074:	01000031 	.word	0x01000031
    9078:	00000112 	.word	0x00000112
    907c:	00000000 	.word	0x00000000
    9080:	2a070000 	.word	0x2a070000
    9084:	09920000 	.word	0x09920000
    9088:	5f1d0000 	.word	0x5f1d0000
    908c:	0100002e 	.word	0x0100002e
    9090:	00004810 	.word	0x00004810
    9094:	002a3200 	.word	0x002a3200
    9098:	00641e00 	.word	0x00641e00
    909c:	00f31001 	.word	0x00f31001
    90a0:	2a810000 	.word	0x2a810000
    90a4:	701f0000 	.word	0x701f0000
    90a8:	a7130100 	.word	0xa7130100
    90ac:	01000002 	.word	0x01000002
    90b0:	31912056 	.word	0x31912056
    90b4:	14010000 	.word	0x14010000
    90b8:	00000992 	.word	0x00000992
    90bc:	002bf320 	.word	0x002bf320
    90c0:	98150100 	.word	0x98150100
    90c4:	1f000009 	.word	0x1f000009
    90c8:	1601006e 	.word	0x1601006e
    90cc:	00000048 	.word	0x00000048
    90d0:	69215501 	.word	0x69215501
    90d4:	48170100 	.word	0x48170100
    90d8:	22000000 	.word	0x22000000
    90dc:	01006e66 	.word	0x01006e66
    90e0:	0002bf18 	.word	0x0002bf18
    90e4:	002a9f00 	.word	0x002a9f00
    90e8:	31972300 	.word	0x31972300
    90ec:	49010000 	.word	0x49010000
    90f0:	00020824 	.word	0x00020824
    90f4:	6e691f00 	.word	0x6e691f00
    90f8:	27010064 	.word	0x27010064
    90fc:	00000048 	.word	0x00000048
    9100:	00005801 	.word	0x00005801
    9104:	02a70410 	.word	0x02a70410
    9108:	04100000 	.word	0x04100000
    910c:	00000207 	.word	0x00000207
    9110:	002e3a25 	.word	0x002e3a25
    9114:	03280500 	.word	0x03280500
    9118:	000009ac 	.word	0x000009ac
    911c:	51160101 	.word	0x51160101
    9120:	00000004 	.word	0x00000004
    9124:	00000049 	.word	0x00000049
    9128:	1ef10002 	.word	0x1ef10002
    912c:	01040000 	.word	0x01040000
    9130:	00001e06 	.word	0x00001e06
    9134:	00000228 	.word	0x00000228
    9138:	6e747263 	.word	0x6e747263
    913c:	6d73612e 	.word	0x6d73612e
    9140:	5c3a6300 	.word	0x5c3a6300
    9144:	616e6977 	.word	0x616e6977
    9148:	5c736d72 	.word	0x5c736d72
    914c:	6c697562 	.word	0x6c697562
    9150:	63675c64 	.word	0x63675c64
    9154:	75622d63 	.word	0x75622d63
    9158:	5c646c69 	.word	0x5c646c69
    915c:	00636367 	.word	0x00636367
    9160:	20554e47 	.word	0x20554e47
    9164:	32205341 	.word	0x32205341
    9168:	2e38312e 	.word	0x2e38312e
    916c:	01003035 	.word	0x01003035
    9170:	Address 0x00009170 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	0c270b3b 	stceq	11, cr0, [r7], #-236
      b8:	01120111 	tsteq	r2, r1, lsl r1
      bc:	00000a40 	andeq	r0, r0, r0, asr #20
      c0:	3f002e0d 	svccc	0x00002e0d
      c4:	3a0e030c 	bcc	380cfc <__Stack_Size+0x3808fc>
      c8:	110b3b0b 	tstne	fp, fp, lsl #22
      cc:	40011201 	andmi	r1, r1, r1, lsl #4
      d0:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
      d4:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      d8:	0b3a0e03 	bleq	e838ec <__Stack_Size+0xe834ec>
      dc:	0c270b3b 	stceq	11, cr0, [r7], #-236
      e0:	01111349 	tsteq	r1, r9, asr #6
      e4:	06400112 	undefined
      e8:	240f0000 	strcs	r0, [pc], #0	; f0 <_Minimum_Stack_Size-0x10>
      ec:	3e0b0b00 	fmacdcc	d0, d11, d0
      f0:	0008030b 	andeq	r0, r8, fp, lsl #6
      f4:	00341000 	eorseq	r1, r4, r0
      f8:	0b3a0e03 	bleq	e8390c <__Stack_Size+0xe8350c>
      fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     100:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
     104:	01110000 	tsteq	r1, r0
     108:	01134901 	tsteq	r3, r1, lsl #18
     10c:	12000013 	andne	r0, r0, #19	; 0x13
     110:	13490021 	movtne	r0, #36897	; 0x9021
     114:	00000b2f 	andeq	r0, r0, pc, lsr #22
     118:	03003413 	movweq	r3, #1043	; 0x413
     11c:	3b0b3a0e 	blcc	2ce95c <__Stack_Size+0x2ce55c>
     120:	3f13490b 	svccc	0x0013490b
     124:	000a020c 	andeq	r0, sl, ip, lsl #4
     128:	11010000 	tstne	r1, r0
     12c:	130e2501 	movwne	r2, #58625	; 0xe501
     130:	1b0e030b 	blne	380d64 <__Stack_Size+0x380964>
     134:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     138:	00061001 	andeq	r1, r6, r1
     13c:	00240200 	eoreq	r0, r4, r0, lsl #4
     140:	0b3e0b0b 	bleq	f82d74 <__Stack_Size+0xf82974>
     144:	00000e03 	andeq	r0, r0, r3, lsl #28
     148:	0b002403 	bleq	915c <__Stack_Size+0x8d5c>
     14c:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     150:	002e0400 	eoreq	r0, lr, r0, lsl #8
     154:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     158:	0b3b0b3a 	bleq	ec2e48 <__Stack_Size+0xec2a48>
     15c:	01110c27 	tsteq	r1, r7, lsr #24
     160:	0a400112 	beq	10005b0 <__Stack_Size+0x10001b0>
     164:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     168:	030c3f00 	movweq	r3, #52992	; 0xcf00
     16c:	3b0b3a0e 	blcc	2ce9ac <__Stack_Size+0x2ce5ac>
     170:	110c2705 	tstne	ip, r5, lsl #14
     174:	40011201 	andmi	r1, r1, r1, lsl #4
     178:	0600000a 	streq	r0, [r0], -sl
     17c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     180:	0b3a0e03 	bleq	e83994 <__Stack_Size+0xe83594>
     184:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     188:	01120111 	tsteq	r2, r1, lsl r1
     18c:	00000640 	andeq	r0, r0, r0, asr #12
     190:	3f002e07 	svccc	0x00002e07
     194:	3a0e030c 	bcc	380dcc <__Stack_Size+0x3809cc>
     198:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     19c:	1201110c 	andne	r1, r1, #3	; 0x3
     1a0:	00064001 	andeq	r4, r6, r1
     1a4:	11010000 	tstne	r1, r0
     1a8:	130e2501 	movwne	r2, #58625	; 0xe501
     1ac:	1b0e030b 	blne	380de0 <__Stack_Size+0x3809e0>
     1b0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     1b4:	00061001 	andeq	r1, r6, r1
     1b8:	00240200 	eoreq	r0, r4, r0, lsl #4
     1bc:	0b3e0b0b 	bleq	f82df0 <__Stack_Size+0xf829f0>
     1c0:	00000e03 	andeq	r0, r0, r3, lsl #28
     1c4:	03001603 	movweq	r1, #1539	; 0x603
     1c8:	3b0b3a08 	blcc	2ce9f0 <__Stack_Size+0x2ce5f0>
     1cc:	0013490b 	andseq	r4, r3, fp, lsl #18
     1d0:	00350400 	eorseq	r0, r5, r0, lsl #8
     1d4:	00001349 	andeq	r1, r0, r9, asr #6
     1d8:	0b010405 	bleq	411f4 <__Stack_Size+0x40df4>
     1dc:	3b0b3a0b 	blcc	2cea10 <__Stack_Size+0x2ce610>
     1e0:	0013010b 	andseq	r0, r3, fp, lsl #2
     1e4:	00280600 	eoreq	r0, r8, r0, lsl #12
     1e8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     1ec:	28070000 	stmdacs	r7, {}
     1f0:	1c080300 	stcne	3, cr0, [r8], {0}
     1f4:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     1f8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     1fc:	0b3b0b3a 	bleq	ec2eec <__Stack_Size+0xec2aec>
     200:	00001349 	andeq	r1, r0, r9, asr #6
     204:	0b002409 	bleq	9230 <__Stack_Size+0x8e30>
     208:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     20c:	01130a00 	tsteq	r3, r0, lsl #20
     210:	0b3a0b0b 	bleq	e82e44 <__Stack_Size+0xe82a44>
     214:	1301053b 	movwne	r0, #5435	; 0x153b
     218:	0d0b0000 	stceq	0, cr0, [fp]
     21c:	3a080300 	bcc	200e24 <__Stack_Size+0x200a24>
     220:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     224:	000a3813 	andeq	r3, sl, r3, lsl r8
     228:	000d0c00 	andeq	r0, sp, r0, lsl #24
     22c:	0b3a0e03 	bleq	e83a40 <__Stack_Size+0xe83640>
     230:	1349053b 	movtne	r0, #38203	; 0x953b
     234:	00000a38 	andeq	r0, r0, r8, lsr sl
     238:	0b01130d 	bleq	44e74 <__Stack_Size+0x44a74>
     23c:	3b0b3a0b 	blcc	2cea70 <__Stack_Size+0x2ce670>
     240:	0013010b 	andseq	r0, r3, fp, lsl #2
     244:	000d0e00 	andeq	r0, sp, r0, lsl #28
     248:	0b3a0e03 	bleq	e83a5c <__Stack_Size+0xe8365c>
     24c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     250:	00000a38 	andeq	r0, r0, r8, lsr sl
     254:	3f002e0f 	svccc	0x00002e0f
     258:	3a0e030c 	bcc	380e90 <__Stack_Size+0x380a90>
     25c:	110b3b0b 	tstne	fp, fp, lsl #22
     260:	40011201 	andmi	r1, r1, r1, lsl #4
     264:	1000000a 	andne	r0, r0, sl
     268:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     26c:	0b3a0e03 	bleq	e83a80 <__Stack_Size+0xe83680>
     270:	0c270b3b 	stceq	11, cr0, [r7], #-236
     274:	01120111 	tsteq	r2, r1, lsl r1
     278:	00000640 	andeq	r0, r0, r0, asr #12
     27c:	3f012e11 	svccc	0x00012e11
     280:	3a0e030c 	bcc	380eb8 <__Stack_Size+0x380ab8>
     284:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     288:	1201110c 	andne	r1, r1, #3	; 0x3
     28c:	01064001 	tsteq	r6, r1
     290:	12000013 	andne	r0, r0, #19	; 0x13
     294:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     298:	0b3b0b3a 	bleq	ec2f88 <__Stack_Size+0xec2b88>
     29c:	0a021349 	beq	84fc8 <__Stack_Size+0x84bc8>
     2a0:	2e130000 	wxorcs	wr0, wr3, wr0
     2a4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     2a8:	3b0b3a0e 	blcc	2ceae8 <__Stack_Size+0x2ce6e8>
     2ac:	110c270b 	tstne	ip, fp, lsl #14
     2b0:	40011201 	andmi	r1, r1, r1, lsl #4
     2b4:	14000006 	strne	r0, [r0], #-6
     2b8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2bc:	0b3b0b3a 	bleq	ec2fac <__Stack_Size+0xec2bac>
     2c0:	00001349 	andeq	r1, r0, r9, asr #6
     2c4:	01110100 	tsteq	r1, r0, lsl #2
     2c8:	0b130e25 	bleq	4c3b64 <__Stack_Size+0x4c3764>
     2cc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     2d0:	01120111 	tsteq	r2, r1, lsl r1
     2d4:	00000610 	andeq	r0, r0, r0, lsl r6
     2d8:	0b002402 	bleq	92e8 <__Stack_Size+0x8ee8>
     2dc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     2e0:	0300000e 	movweq	r0, #14	; 0xe
     2e4:	08030016 	stmdaeq	r3, {r1, r2, r4}
     2e8:	0b3b0b3a 	bleq	ec2fd8 <__Stack_Size+0xec2bd8>
     2ec:	00001349 	andeq	r1, r0, r9, asr #6
     2f0:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     2f4:	05000013 	streq	r0, [r0, #-19]
     2f8:	0b0b0104 	bleq	2c0710 <__Stack_Size+0x2c0310>
     2fc:	0b3b0b3a 	bleq	ec2fec <__Stack_Size+0xec2bec>
     300:	00001301 	andeq	r1, r0, r1, lsl #6
     304:	03002806 	movweq	r2, #2054	; 0x806
     308:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     30c:	00280700 	eoreq	r0, r8, r0, lsl #14
     310:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     314:	24080000 	strcs	r0, [r8]
     318:	3e0b0b00 	fmacdcc	d0, d11, d0
     31c:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     320:	0b0b0113 	bleq	2c0774 <__Stack_Size+0x2c0374>
     324:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     328:	00001301 	andeq	r1, r0, r1, lsl #6
     32c:	03000d0a 	movweq	r0, #3338	; 0xd0a
     330:	3b0b3a08 	blcc	2ceb58 <__Stack_Size+0x2ce758>
     334:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     338:	0b00000a 	bleq	368 <_Minimum_Stack_Size+0x268>
     33c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     340:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     344:	0a381349 	beq	e05070 <__Stack_Size+0xe04c70>
     348:	130c0000 	movwne	r0, #49152	; 0xc000
     34c:	3a0b0b01 	bcc	2c2f58 <__Stack_Size+0x2c2b58>
     350:	010b3b0b 	tsteq	fp, fp, lsl #22
     354:	0d000013 	stceq	0, cr0, [r0, #-76]
     358:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     35c:	0b3b0b3a 	bleq	ec304c <__Stack_Size+0xec2c4c>
     360:	0a381349 	beq	e0508c <__Stack_Size+0xe04c8c>
     364:	160e0000 	strne	r0, [lr], -r0
     368:	3a0e0300 	bcc	380f70 <__Stack_Size+0x380b70>
     36c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     370:	0f000013 	svceq	0x00000013
     374:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     378:	0b3a0e03 	bleq	e83b8c <__Stack_Size+0xe8378c>
     37c:	01110b3b 	tsteq	r1, fp, lsr fp
     380:	06400112 	undefined
     384:	2e100000 	wxorcs	wr0, wr0, wr0
     388:	030c3f01 	movweq	r3, #52993	; 0xcf01
     38c:	3b0b3a0e 	blcc	2cebcc <__Stack_Size+0x2ce7cc>
     390:	110c270b 	tstne	ip, fp, lsl #14
     394:	40011201 	andmi	r1, r1, r1, lsl #4
     398:	00130106 	andseq	r0, r3, r6, lsl #2
     39c:	00051100 	andeq	r1, r5, r0, lsl #2
     3a0:	0b3a0e03 	bleq	e83bb4 <__Stack_Size+0xe837b4>
     3a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3a8:	00000602 	andeq	r0, r0, r2, lsl #12
     3ac:	03000512 	movweq	r0, #1298	; 0x512
     3b0:	3b0b3a08 	blcc	2cebd8 <__Stack_Size+0x2ce7d8>
     3b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     3b8:	13000006 	movwne	r0, #6	; 0x6
     3bc:	08030034 	stmdaeq	r3, {r2, r4, r5}
     3c0:	0b3b0b3a 	bleq	ec30b0 <__Stack_Size+0xec2cb0>
     3c4:	0a021349 	beq	850f0 <__Stack_Size+0x84cf0>
     3c8:	0f140000 	svceq	0x00140000
     3cc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     3d0:	15000013 	strne	r0, [r0, #-19]
     3d4:	0b0b0024 	bleq	2c046c <__Stack_Size+0x2c006c>
     3d8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     3dc:	34160000 	ldrcc	r0, [r6]
     3e0:	3a0e0300 	bcc	380fe8 <__Stack_Size+0x380be8>
     3e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3e8:	000a0213 	andeq	r0, sl, r3, lsl r2
     3ec:	00341700 	eorseq	r1, r4, r0, lsl #14
     3f0:	0b3a0e03 	bleq	e83c04 <__Stack_Size+0xe83804>
     3f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3f8:	0a020c3f 	beq	834fc <__Stack_Size+0x830fc>
     3fc:	01180000 	tsteq	r8, r0
     400:	01134901 	tsteq	r3, r1, lsl #18
     404:	19000013 	stmdbne	r0, {r0, r1, r4}
     408:	13490021 	movtne	r0, #36897	; 0x9021
     40c:	00000b2f 	andeq	r0, r0, pc, lsr #22
     410:	01110100 	tsteq	r1, r0, lsl #2
     414:	0b130e25 	bleq	4c3cb0 <__Stack_Size+0x4c38b0>
     418:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     41c:	01120111 	tsteq	r2, r1, lsl r1
     420:	00000610 	andeq	r0, r0, r0, lsl r6
     424:	0b002402 	bleq	9434 <__Stack_Size+0x9034>
     428:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     42c:	0300000e 	movweq	r0, #14	; 0xe
     430:	08030016 	stmdaeq	r3, {r1, r2, r4}
     434:	0b3b0b3a 	bleq	ec3124 <__Stack_Size+0xec2d24>
     438:	00001349 	andeq	r1, r0, r9, asr #6
     43c:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     440:	05000013 	streq	r0, [r0, #-19]
     444:	0b0b0104 	bleq	2c085c <__Stack_Size+0x2c045c>
     448:	0b3b0b3a 	bleq	ec3138 <__Stack_Size+0xec2d38>
     44c:	00001301 	andeq	r1, r0, r1, lsl #6
     450:	03002806 	movweq	r2, #2054	; 0x806
     454:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     458:	00280700 	eoreq	r0, r8, r0, lsl #14
     45c:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     460:	24080000 	strcs	r0, [r8]
     464:	3e0b0b00 	fmacdcc	d0, d11, d0
     468:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     46c:	0b0b0113 	bleq	2c08c0 <__Stack_Size+0x2c04c0>
     470:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     474:	00001301 	andeq	r1, r0, r1, lsl #6
     478:	03000d0a 	movweq	r0, #3338	; 0xd0a
     47c:	3b0b3a08 	blcc	2ceca4 <__Stack_Size+0x2ce8a4>
     480:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     484:	0b00000a 	bleq	4b4 <__Stack_Size+0xb4>
     488:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     48c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     490:	0a381349 	beq	e051bc <__Stack_Size+0xe04dbc>
     494:	130c0000 	movwne	r0, #49152	; 0xc000
     498:	3a0b0b01 	bcc	2c30a4 <__Stack_Size+0x2c2ca4>
     49c:	010b3b0b 	tsteq	fp, fp, lsl #22
     4a0:	0d000013 	stceq	0, cr0, [r0, #-76]
     4a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     4a8:	0b3b0b3a 	bleq	ec3198 <__Stack_Size+0xec2d98>
     4ac:	0a381349 	beq	e051d8 <__Stack_Size+0xe04dd8>
     4b0:	160e0000 	strne	r0, [lr], -r0
     4b4:	3a0e0300 	bcc	3810bc <__Stack_Size+0x380cbc>
     4b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4bc:	0f000013 	svceq	0x00000013
     4c0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     4c4:	0b3a0e03 	bleq	e83cd8 <__Stack_Size+0xe838d8>
     4c8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     4cc:	01120111 	tsteq	r2, r1, lsl r1
     4d0:	13010640 	movwne	r0, #5696	; 0x1640
     4d4:	05100000 	ldreq	r0, [r0]
     4d8:	3a0e0300 	bcc	3810e0 <__Stack_Size+0x380ce0>
     4dc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4e0:	00060213 	andeq	r0, r6, r3, lsl r2
     4e4:	00341100 	eorseq	r1, r4, r0, lsl #2
     4e8:	0b3a0e03 	bleq	e83cfc <__Stack_Size+0xe838fc>
     4ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4f0:	00000a02 	andeq	r0, r0, r2, lsl #20
     4f4:	3f002e12 	svccc	0x00002e12
     4f8:	3a0e030c 	bcc	381130 <__Stack_Size+0x380d30>
     4fc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     500:	1201110c 	andne	r1, r1, #3	; 0x3
     504:	00064001 	andeq	r4, r6, r1
     508:	00051300 	andeq	r1, r5, r0, lsl #6
     50c:	0b3a0803 	bleq	e82520 <__Stack_Size+0xe82120>
     510:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     514:	00000602 	andeq	r0, r0, r2, lsl #12
     518:	03003414 	movweq	r3, #1044	; 0x414
     51c:	3b0b3a08 	blcc	2ced44 <__Stack_Size+0x2ce944>
     520:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     524:	15000006 	strne	r0, [r0, #-6]
     528:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     52c:	0b3b0b3a 	bleq	ec321c <__Stack_Size+0xec2e1c>
     530:	06021349 	streq	r1, [r2], -r9, asr #6
     534:	01160000 	tsteq	r6, r0
     538:	01134901 	tsteq	r3, r1, lsl #18
     53c:	17000013 	smladne	r0, r3, r0, r0
     540:	13490021 	movtne	r0, #36897	; 0x9021
     544:	00000b2f 	andeq	r0, r0, pc, lsr #22
     548:	03003418 	movweq	r3, #1048	; 0x418
     54c:	3b0b3a0e 	blcc	2ced8c <__Stack_Size+0x2ce98c>
     550:	3f13490b 	svccc	0x0013490b
     554:	000a020c 	andeq	r0, sl, ip, lsl #4
     558:	11010000 	tstne	r1, r0
     55c:	130e2501 	movwne	r2, #58625	; 0xe501
     560:	1b0e030b 	blne	381194 <__Stack_Size+0x380d94>
     564:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     568:	00061001 	andeq	r1, r6, r1
     56c:	00240200 	eoreq	r0, r4, r0, lsl #4
     570:	0b3e0b0b 	bleq	f831a4 <__Stack_Size+0xf82da4>
     574:	00000e03 	andeq	r0, r0, r3, lsl #28
     578:	03001603 	movweq	r1, #1539	; 0x603
     57c:	3b0b3a08 	blcc	2ceda4 <__Stack_Size+0x2ce9a4>
     580:	0013490b 	andseq	r4, r3, fp, lsl #18
     584:	00240400 	eoreq	r0, r4, r0, lsl #8
     588:	0b3e0b0b 	bleq	f831bc <__Stack_Size+0xf82dbc>
     58c:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     590:	030c3f00 	movweq	r3, #52992	; 0xcf00
     594:	3b0b3a0e 	blcc	2cedd4 <__Stack_Size+0x2ce9d4>
     598:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     59c:	000a4001 	andeq	r4, sl, r1
     5a0:	012e0600 	teqeq	lr, r0, lsl #12
     5a4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     5a8:	0b3b0b3a 	bleq	ec3298 <__Stack_Size+0xec2e98>
     5ac:	01110c27 	tsteq	r1, r7, lsr #24
     5b0:	06400112 	undefined
     5b4:	00001301 	andeq	r1, r0, r1, lsl #6
     5b8:	03000507 	movweq	r0, #1287	; 0x507
     5bc:	3b0b3a0e 	blcc	2cedfc <__Stack_Size+0x2ce9fc>
     5c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     5c4:	08000006 	stmdaeq	r0, {r1, r2}
     5c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     5cc:	0b3b0b3a 	bleq	ec32bc <__Stack_Size+0xec2ebc>
     5d0:	00001349 	andeq	r1, r0, r9, asr #6
     5d4:	03003409 	movweq	r3, #1033	; 0x409
     5d8:	3b0b3a0e 	blcc	2cee18 <__Stack_Size+0x2cea18>
     5dc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     5e0:	0a000006 	beq	600 <__Stack_Size+0x200>
     5e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     5e8:	0b3b0b3a 	bleq	ec32d8 <__Stack_Size+0xec2ed8>
     5ec:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     5f0:	00000a02 	andeq	r0, r0, r2, lsl #20
     5f4:	01110100 	tsteq	r1, r0, lsl #2
     5f8:	0b130e25 	bleq	4c3e94 <__Stack_Size+0x4c3a94>
     5fc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     600:	01120111 	tsteq	r2, r1, lsl r1
     604:	00000610 	andeq	r0, r0, r0, lsl r6
     608:	0b002402 	bleq	9618 <__Stack_Size+0x9218>
     60c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     610:	0300000e 	movweq	r0, #14	; 0xe
     614:	08030016 	stmdaeq	r3, {r1, r2, r4}
     618:	0b3b0b3a 	bleq	ec3308 <__Stack_Size+0xec2f08>
     61c:	00001349 	andeq	r1, r0, r9, asr #6
     620:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     624:	05000013 	streq	r0, [r0, #-19]
     628:	0b0b0104 	bleq	2c0a40 <__Stack_Size+0x2c0640>
     62c:	0b3b0b3a 	bleq	ec331c <__Stack_Size+0xec2f1c>
     630:	00001301 	andeq	r1, r0, r1, lsl #6
     634:	03002806 	movweq	r2, #2054	; 0x806
     638:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     63c:	00280700 	eoreq	r0, r8, r0, lsl #14
     640:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     644:	16080000 	strne	r0, [r8], -r0
     648:	3a0e0300 	bcc	381250 <__Stack_Size+0x380e50>
     64c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     650:	09000013 	stmdbeq	r0, {r0, r1, r4}
     654:	0b0b0024 	bleq	2c06ec <__Stack_Size+0x2c02ec>
     658:	00000b3e 	andeq	r0, r0, lr, lsr fp
     65c:	0b01130a 	bleq	4528c <__Stack_Size+0x44e8c>
     660:	3b0b3a0b 	blcc	2cee94 <__Stack_Size+0x2cea94>
     664:	00130105 	andseq	r0, r3, r5, lsl #2
     668:	000d0b00 	andeq	r0, sp, r0, lsl #22
     66c:	0b3a0803 	bleq	e82680 <__Stack_Size+0xe82280>
     670:	1349053b 	movtne	r0, #38203	; 0x953b
     674:	00000a38 	andeq	r0, r0, r8, lsr sl
     678:	03000d0c 	movweq	r0, #3340	; 0xd0c
     67c:	3b0b3a0e 	blcc	2ceebc <__Stack_Size+0x2ceabc>
     680:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     684:	0d00000a 	stceq	0, cr0, [r0, #-40]
     688:	0c3f012e 	ldfeqs	f0, [pc], #-184
     68c:	0b3a0e03 	bleq	e83ea0 <__Stack_Size+0xe83aa0>
     690:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     694:	0b201349 	bleq	8053c0 <__Stack_Size+0x804fc0>
     698:	00001301 	andeq	r1, r0, r1, lsl #6
     69c:	0300340e 	movweq	r3, #1038	; 0x40e
     6a0:	3b0b3a0e 	blcc	2ceee0 <__Stack_Size+0x2ceae0>
     6a4:	00134905 	andseq	r4, r3, r5, lsl #18
     6a8:	012e0f00 	teqeq	lr, r0, lsl #30
     6ac:	0b3a0e03 	bleq	e83ec0 <__Stack_Size+0xe83ac0>
     6b0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     6b4:	13010b20 	movwne	r0, #6944	; 0x1b20
     6b8:	34100000 	ldrcc	r0, [r0]
     6bc:	3a080300 	bcc	2012c4 <__Stack_Size+0x200ec4>
     6c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     6c4:	11000013 	tstne	r0, r3, lsl r0
     6c8:	0c3f012e 	ldfeqs	f0, [pc], #-184
     6cc:	0b3a0e03 	bleq	e83ee0 <__Stack_Size+0xe83ae0>
     6d0:	0c270b3b 	stceq	11, cr0, [r7], #-236
     6d4:	01120111 	tsteq	r2, r1, lsl r1
     6d8:	13010a40 	movwne	r0, #6720	; 0x1a40
     6dc:	05120000 	ldreq	r0, [r2]
     6e0:	3a0e0300 	bcc	3812e8 <__Stack_Size+0x380ee8>
     6e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6e8:	00060213 	andeq	r0, r6, r3, lsl r2
     6ec:	002e1300 	eoreq	r1, lr, r0, lsl #6
     6f0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     6f4:	0b3b0b3a 	bleq	ec33e4 <__Stack_Size+0xec2fe4>
     6f8:	01110c27 	tsteq	r1, r7, lsr #24
     6fc:	0a400112 	beq	1000b4c <__Stack_Size+0x100074c>
     700:	2e140000 	wxorcs	wr0, wr4, wr0
     704:	030c3f00 	movweq	r3, #52992	; 0xcf00
     708:	3b0b3a0e 	blcc	2cef48 <__Stack_Size+0x2ceb48>
     70c:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     710:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     714:	000a4001 	andeq	r4, sl, r1
     718:	012e1500 	teqeq	lr, r0, lsl #10
     71c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     720:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     724:	13490c27 	movtne	r0, #39975	; 0x9c27
     728:	01120111 	tsteq	r2, r1, lsl r1
     72c:	13010a40 	movwne	r0, #6720	; 0x1a40
     730:	2e160000 	wxorcs	wr0, wr6, wr0
     734:	030c3f01 	movweq	r3, #52993	; 0xcf01
     738:	3b0b3a0e 	blcc	2cef78 <__Stack_Size+0x2ceb78>
     73c:	110c2705 	tstne	ip, r5, lsl #14
     740:	40011201 	andmi	r1, r1, r1, lsl #4
     744:	0013010a 	andseq	r0, r3, sl, lsl #2
     748:	00051700 	andeq	r1, r5, r0, lsl #14
     74c:	0b3a0e03 	bleq	e83f60 <__Stack_Size+0xe83b60>
     750:	1349053b 	movtne	r0, #38203	; 0x953b
     754:	00000a02 	andeq	r0, r0, r2, lsl #20
     758:	03000518 	movweq	r0, #1304	; 0x518
     75c:	3b0b3a0e 	blcc	2cef9c <__Stack_Size+0x2ceb9c>
     760:	02134905 	andseq	r4, r3, #81920	; 0x14000
     764:	19000006 	stmdbne	r0, {r1, r2}
     768:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     76c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     770:	06021349 	streq	r1, [r2], -r9, asr #6
     774:	2e1a0000 	wxorcs	wr0, wr10, wr0
     778:	11133101 	tstne	r3, r1, lsl #2
     77c:	40011201 	andmi	r1, r1, r1, lsl #4
     780:	0013010a 	andseq	r0, r3, sl, lsl #2
     784:	00341b00 	eorseq	r1, r4, r0, lsl #22
     788:	06021331 	undefined
     78c:	2e1c0000 	wxorcs	wr0, wr12, wr0
     790:	030c3f01 	movweq	r3, #52993	; 0xcf01
     794:	3b0b3a0e 	blcc	2cefd4 <__Stack_Size+0x2cebd4>
     798:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     79c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     7a0:	01064001 	tsteq	r6, r1
     7a4:	1d000013 	stcne	0, cr0, [r0, #-76]
     7a8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     7ac:	0b580655 	bleq	1602108 <__Stack_Size+0x1601d08>
     7b0:	13010559 	movwne	r0, #5465	; 0x1559
     7b4:	0b1e0000 	bleq	7807bc <__Stack_Size+0x7803bc>
     7b8:	00065501 	andeq	r5, r6, r1, lsl #10
     7bc:	00341f00 	eorseq	r1, r4, r0, lsl #30
     7c0:	00001331 	andeq	r1, r0, r1, lsr r3
     7c4:	31011d20 	tstcc	r1, r0, lsr #26
     7c8:	58065513 	stmdapl	r6, {r0, r1, r4, r8, sl, ip, lr}
     7cc:	0005590b 	andeq	r5, r5, fp, lsl #18
     7d0:	012e2100 	teqeq	lr, r0, lsl #2
     7d4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     7d8:	0b3b0b3a 	bleq	ec34c8 <__Stack_Size+0xec30c8>
     7dc:	13490c27 	movtne	r0, #39975	; 0x9c27
     7e0:	01120111 	tsteq	r2, r1, lsl r1
     7e4:	13010640 	movwne	r0, #5696	; 0x1640
     7e8:	34220000 	strtcc	r0, [r2]
     7ec:	3a0e0300 	bcc	3813f4 <__Stack_Size+0x380ff4>
     7f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7f4:	00060213 	andeq	r0, r6, r3, lsl r2
     7f8:	012e2300 	teqeq	lr, r0, lsl #6
     7fc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     800:	0b3b0b3a 	bleq	ec34f0 <__Stack_Size+0xec30f0>
     804:	13490c27 	movtne	r0, #39975	; 0x9c27
     808:	01120111 	tsteq	r2, r1, lsl r1
     80c:	00000640 	andeq	r0, r0, r0, asr #12
     810:	01110100 	tsteq	r1, r0, lsl #2
     814:	0b130e25 	bleq	4c40b0 <__Stack_Size+0x4c3cb0>
     818:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     81c:	01120111 	tsteq	r2, r1, lsl r1
     820:	00000610 	andeq	r0, r0, r0, lsl r6
     824:	0b002402 	bleq	9834 <__Stack_Size+0x9434>
     828:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     82c:	0300000e 	movweq	r0, #14	; 0xe
     830:	08030016 	stmdaeq	r3, {r1, r2, r4}
     834:	0b3b0b3a 	bleq	ec3524 <__Stack_Size+0xec3124>
     838:	00001349 	andeq	r1, r0, r9, asr #6
     83c:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     840:	05000013 	streq	r0, [r0, #-19]
     844:	0b0b0104 	bleq	2c0c5c <__Stack_Size+0x2c085c>
     848:	0b3b0b3a 	bleq	ec3538 <__Stack_Size+0xec3138>
     84c:	00001301 	andeq	r1, r0, r1, lsl #6
     850:	03002806 	movweq	r2, #2054	; 0x806
     854:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     858:	00160700 	andseq	r0, r6, r0, lsl #14
     85c:	0b3a0e03 	bleq	e84070 <__Stack_Size+0xe83c70>
     860:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     864:	24080000 	strcs	r0, [r8]
     868:	3e0b0b00 	fmacdcc	d0, d11, d0
     86c:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     870:	0b0b0113 	bleq	2c0cc4 <__Stack_Size+0x2c08c4>
     874:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     878:	00001301 	andeq	r1, r0, r1, lsl #6
     87c:	03000d0a 	movweq	r0, #3338	; 0xd0a
     880:	3b0b3a08 	blcc	2cf0a8 <__Stack_Size+0x2ceca8>
     884:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     888:	0b00000a 	bleq	8b8 <__Stack_Size+0x4b8>
     88c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     890:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     894:	0a381349 	beq	e055c0 <__Stack_Size+0xe051c0>
     898:	160c0000 	strne	r0, [ip], -r0
     89c:	3a0e0300 	bcc	3814a4 <__Stack_Size+0x3810a4>
     8a0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8a4:	0d000013 	stceq	0, cr0, [r0, #-76]
     8a8:	13490101 	movtne	r0, #37121	; 0x9101
     8ac:	00001301 	andeq	r1, r0, r1, lsl #6
     8b0:	4900210e 	stmdbmi	r0, {r1, r2, r3, r8, sp}
     8b4:	000b2f13 	andeq	r2, fp, r3, lsl pc
     8b8:	01130f00 	tsteq	r3, r0, lsl #30
     8bc:	0b3a0b0b 	bleq	e834f0 <__Stack_Size+0xe830f0>
     8c0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     8c4:	0d100000 	ldceq	0, cr0, [r0]
     8c8:	3a0e0300 	bcc	3814d0 <__Stack_Size+0x3810d0>
     8cc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     8d0:	000a3813 	andeq	r3, sl, r3, lsl r8
     8d4:	012e1100 	teqeq	lr, r0, lsl #2
     8d8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     8dc:	0b3b0b3a 	bleq	ec35cc <__Stack_Size+0xec31cc>
     8e0:	01110c27 	tsteq	r1, r7, lsr #24
     8e4:	06400112 	undefined
     8e8:	00001301 	andeq	r1, r0, r1, lsl #6
     8ec:	03000512 	movweq	r0, #1298	; 0x512
     8f0:	3b0b3a0e 	blcc	2cf130 <__Stack_Size+0x2ced30>
     8f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     8f8:	1300000a 	movwne	r0, #10	; 0xa
     8fc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     900:	0b3b0b3a 	bleq	ec35f0 <__Stack_Size+0xec31f0>
     904:	06021349 	streq	r1, [r2], -r9, asr #6
     908:	34140000 	ldrcc	r0, [r4]
     90c:	3a0e0300 	bcc	381514 <__Stack_Size+0x381114>
     910:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     914:	000a0213 	andeq	r0, sl, r3, lsl r2
     918:	00341500 	eorseq	r1, r4, r0, lsl #10
     91c:	0b3a0803 	bleq	e82930 <__Stack_Size+0xe82530>
     920:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     924:	00000602 	andeq	r0, r0, r2, lsl #12
     928:	03003416 	movweq	r3, #1046	; 0x416
     92c:	3b0b3a0e 	blcc	2cf16c <__Stack_Size+0x2ced6c>
     930:	0013490b 	andseq	r4, r3, fp, lsl #18
     934:	000f1700 	andeq	r1, pc, r0, lsl #14
     938:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     93c:	2e180000 	wxorcs	wr0, wr8, wr0
     940:	030c3f01 	movweq	r3, #52993	; 0xcf01
     944:	3b0b3a0e 	blcc	2cf184 <__Stack_Size+0x2ced84>
     948:	110c270b 	tstne	ip, fp, lsl #14
     94c:	40011201 	andmi	r1, r1, r1, lsl #4
     950:	0013010a 	andseq	r0, r3, sl, lsl #2
     954:	012e1900 	teqeq	lr, r0, lsl #18
     958:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     95c:	0b3b0b3a 	bleq	ec364c <__Stack_Size+0xec324c>
     960:	13490c27 	movtne	r0, #39975	; 0x9c27
     964:	01120111 	tsteq	r2, r1, lsl r1
     968:	13010a40 	movwne	r0, #6720	; 0x1a40
     96c:	2e1a0000 	wxorcs	wr0, wr10, wr0
     970:	030c3f01 	movweq	r3, #52993	; 0xcf01
     974:	3b0b3a0e 	blcc	2cf1b4 <__Stack_Size+0x2cedb4>
     978:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     97c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     980:	010a4001 	tsteq	sl, r1
     984:	1b000013 	blne	9d8 <__Stack_Size+0x5d8>
     988:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     98c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     990:	06021349 	streq	r1, [r2], -r9, asr #6
     994:	051c0000 	ldreq	r0, [ip]
     998:	3a0e0300 	bcc	3815a0 <__Stack_Size+0x3811a0>
     99c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9a0:	000a0213 	andeq	r0, sl, r3, lsl r2
     9a4:	00341d00 	eorseq	r1, r4, r0, lsl #26
     9a8:	0b3a0e03 	bleq	e841bc <__Stack_Size+0xe83dbc>
     9ac:	1349053b 	movtne	r0, #38203	; 0x953b
     9b0:	2e1e0000 	wxorcs	wr0, wr14, wr0
     9b4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     9b8:	3b0b3a0e 	blcc	2cf1f8 <__Stack_Size+0x2cedf8>
     9bc:	110c2705 	tstne	ip, r5, lsl #14
     9c0:	40011201 	andmi	r1, r1, r1, lsl #4
     9c4:	0013010a 	andseq	r0, r3, sl, lsl #2
     9c8:	00341f00 	eorseq	r1, r4, r0, lsl #30
     9cc:	0b3a0803 	bleq	e829e0 <__Stack_Size+0xe825e0>
     9d0:	1349053b 	movtne	r0, #38203	; 0x953b
     9d4:	00000a02 	andeq	r0, r0, r2, lsl #20
     9d8:	03003420 	movweq	r3, #1056	; 0x420
     9dc:	3b0b3a0e 	blcc	2cf21c <__Stack_Size+0x2cee1c>
     9e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     9e4:	21000006 	tstcs	r0, r6
     9e8:	0c3f012e 	ldfeqs	f0, [pc], #-184
     9ec:	0b3a0e03 	bleq	e84200 <__Stack_Size+0xe83e00>
     9f0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     9f4:	01120111 	tsteq	r2, r1, lsl r1
     9f8:	13010640 	movwne	r0, #5696	; 0x1640
     9fc:	34220000 	strtcc	r0, [r2]
     a00:	3a080300 	bcc	201608 <__Stack_Size+0x201208>
     a04:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a08:	23000013 	movwcs	r0, #19	; 0x13
     a0c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     a10:	0b3a0e03 	bleq	e84224 <__Stack_Size+0xe83e24>
     a14:	0c270b3b 	stceq	11, cr0, [r7], #-236
     a18:	01120111 	tsteq	r2, r1, lsl r1
     a1c:	00000640 	andeq	r0, r0, r0, asr #12
     a20:	3f012e24 	svccc	0x00012e24
     a24:	3a0e030c 	bcc	38165c <__Stack_Size+0x38125c>
     a28:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a2c:	1201110c 	andne	r1, r1, #3	; 0x3
     a30:	00064001 	andeq	r4, r6, r1
     a34:	11010000 	tstne	r1, r0
     a38:	130e2501 	movwne	r2, #58625	; 0xe501
     a3c:	1b0e030b 	blne	381670 <__Stack_Size+0x381270>
     a40:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     a44:	00061001 	andeq	r1, r6, r1
     a48:	00240200 	eoreq	r0, r4, r0, lsl #4
     a4c:	0b3e0b0b 	bleq	f83680 <__Stack_Size+0xf83280>
     a50:	00000e03 	andeq	r0, r0, r3, lsl #28
     a54:	03001603 	movweq	r1, #1539	; 0x603
     a58:	3b0b3a08 	blcc	2cf280 <__Stack_Size+0x2cee80>
     a5c:	0013490b 	andseq	r4, r3, fp, lsl #18
     a60:	00350400 	eorseq	r0, r5, r0, lsl #8
     a64:	00001349 	andeq	r1, r0, r9, asr #6
     a68:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
     a6c:	06000013 	undefined
     a70:	0b0b0104 	bleq	2c0e88 <__Stack_Size+0x2c0a88>
     a74:	0b3b0b3a 	bleq	ec3764 <__Stack_Size+0xec3364>
     a78:	00001301 	andeq	r1, r0, r1, lsl #6
     a7c:	03002807 	movweq	r2, #2055	; 0x807
     a80:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     a84:	00280800 	eoreq	r0, r8, r0, lsl #16
     a88:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     a8c:	16090000 	strne	r0, [r9], -r0
     a90:	3a0e0300 	bcc	381698 <__Stack_Size+0x381298>
     a94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a98:	0a000013 	beq	aec <__Stack_Size+0x6ec>
     a9c:	0b0b0024 	bleq	2c0b34 <__Stack_Size+0x2c0734>
     aa0:	00000b3e 	andeq	r0, r0, lr, lsr fp
     aa4:	0b01130b 	bleq	456d8 <__Stack_Size+0x452d8>
     aa8:	3b0b3a05 	blcc	2cf2c4 <__Stack_Size+0x2ceec4>
     aac:	00130105 	andseq	r0, r3, r5, lsl #2
     ab0:	000d0c00 	andeq	r0, sp, r0, lsl #24
     ab4:	0b3a0e03 	bleq	e842c8 <__Stack_Size+0xe83ec8>
     ab8:	1349053b 	movtne	r0, #38203	; 0x953b
     abc:	00000a38 	andeq	r0, r0, r8, lsr sl
     ac0:	03000d0d 	movweq	r0, #3341	; 0xd0d
     ac4:	3b0b3a08 	blcc	2cf2ec <__Stack_Size+0x2ceeec>
     ac8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     acc:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     ad0:	13490101 	movtne	r0, #37121	; 0x9101
     ad4:	00001301 	andeq	r1, r0, r1, lsl #6
     ad8:	4900210f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sp}
     adc:	000b2f13 	andeq	r2, fp, r3, lsl pc
     ae0:	01131000 	tsteq	r3, r0
     ae4:	0b3a0b0b 	bleq	e83718 <__Stack_Size+0xe83318>
     ae8:	1301053b 	movwne	r0, #5435	; 0x153b
     aec:	13110000 	tstne	r1, #0	; 0x0
     af0:	3a0b0b01 	bcc	2c36fc <__Stack_Size+0x2c32fc>
     af4:	010b3b0b 	tsteq	fp, fp, lsl #22
     af8:	12000013 	andne	r0, r0, #19	; 0x13
     afc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     b00:	0b3b0b3a 	bleq	ec37f0 <__Stack_Size+0xec33f0>
     b04:	0a381349 	beq	e05830 <__Stack_Size+0xe05430>
     b08:	2e130000 	wxorcs	wr0, wr3, wr0
     b0c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b10:	3b0b3a0e 	blcc	2cf350 <__Stack_Size+0x2cef50>
     b14:	110c270b 	tstne	ip, fp, lsl #14
     b18:	40011201 	andmi	r1, r1, r1, lsl #4
     b1c:	0013010a 	andseq	r0, r3, sl, lsl #2
     b20:	00341400 	eorseq	r1, r4, r0, lsl #8
     b24:	0b3a0e03 	bleq	e84338 <__Stack_Size+0xe83f38>
     b28:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b2c:	00000a02 	andeq	r0, r0, r2, lsl #20
     b30:	03003415 	movweq	r3, #1045	; 0x415
     b34:	3b0b3a0e 	blcc	2cf374 <__Stack_Size+0x2cef74>
     b38:	0013490b 	andseq	r4, r3, fp, lsl #18
     b3c:	00051600 	andeq	r1, r5, r0, lsl #12
     b40:	0b3a0e03 	bleq	e84354 <__Stack_Size+0xe83f54>
     b44:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b48:	00000602 	andeq	r0, r0, r2, lsl #12
     b4c:	3f012e17 	svccc	0x00012e17
     b50:	3a0e030c 	bcc	381788 <__Stack_Size+0x381388>
     b54:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b58:	1201110c 	andne	r1, r1, #3	; 0x3
     b5c:	01064001 	tsteq	r6, r1
     b60:	18000013 	stmdane	r0, {r0, r1, r4}
     b64:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b68:	0b3b0b3a 	bleq	ec3858 <__Stack_Size+0xec3458>
     b6c:	06021349 	streq	r1, [r2], -r9, asr #6
     b70:	0f190000 	svceq	0x00190000
     b74:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     b78:	1a000013 	bne	bcc <__Stack_Size+0x7cc>
     b7c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     b80:	0b3b0b3a 	bleq	ec3870 <__Stack_Size+0xec3470>
     b84:	0a021349 	beq	858b0 <__Stack_Size+0x854b0>
     b88:	2e1b0000 	wxorcs	wr0, wr11, wr0
     b8c:	030c3f00 	movweq	r3, #52992	; 0xcf00
     b90:	3b0b3a0e 	blcc	2cf3d0 <__Stack_Size+0x2cefd0>
     b94:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     b98:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b9c:	000a4001 	andeq	r4, sl, r1
     ba0:	012e1c00 	teqeq	lr, r0, lsl #24
     ba4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     ba8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     bac:	13490c27 	movtne	r0, #39975	; 0x9c27
     bb0:	01120111 	tsteq	r2, r1, lsl r1
     bb4:	13010a40 	movwne	r0, #6720	; 0x1a40
     bb8:	051d0000 	ldreq	r0, [sp]
     bbc:	3a0e0300 	bcc	3817c4 <__Stack_Size+0x3813c4>
     bc0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bc4:	00060213 	andeq	r0, r6, r3, lsl r2
     bc8:	00341e00 	eorseq	r1, r4, r0, lsl #28
     bcc:	0b3a0e03 	bleq	e843e0 <__Stack_Size+0xe83fe0>
     bd0:	1349053b 	movtne	r0, #38203	; 0x953b
     bd4:	341f0000 	ldrcc	r0, [pc], #0	; bdc <__Stack_Size+0x7dc>
     bd8:	3a080300 	bcc	2017e0 <__Stack_Size+0x2013e0>
     bdc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     be0:	000a0213 	andeq	r0, sl, r3, lsl r2
     be4:	012e2000 	teqeq	lr, r0
     be8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     bec:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     bf0:	01110c27 	tsteq	r1, r7, lsr #24
     bf4:	0a400112 	beq	1001044 <__Stack_Size+0x1000c44>
     bf8:	00001301 	andeq	r1, r0, r1, lsl #6
     bfc:	03000521 	movweq	r0, #1313	; 0x521
     c00:	3b0b3a0e 	blcc	2cf440 <__Stack_Size+0x2cf040>
     c04:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c08:	2200000a 	andcs	r0, r0, #10	; 0xa
     c0c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     c10:	0b3a0e03 	bleq	e84424 <__Stack_Size+0xe84024>
     c14:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     c18:	01120111 	tsteq	r2, r1, lsl r1
     c1c:	00000a40 	andeq	r0, r0, r0, asr #20
     c20:	03003423 	movweq	r3, #1059	; 0x423
     c24:	3b0b3a0e 	blcc	2cf464 <__Stack_Size+0x2cf064>
     c28:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c2c:	2400000a 	strcs	r0, [r0], #-10
     c30:	0c3f012e 	ldfeqs	f0, [pc], #-184
     c34:	0b3a0e03 	bleq	e84448 <__Stack_Size+0xe84048>
     c38:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     c3c:	01120111 	tsteq	r2, r1, lsl r1
     c40:	13010640 	movwne	r0, #5696	; 0x1640
     c44:	34250000 	strtcc	r0, [r5]
     c48:	3a0e0300 	bcc	381850 <__Stack_Size+0x381450>
     c4c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c50:	00060213 	andeq	r0, r6, r3, lsl r2
     c54:	00342600 	eorseq	r2, r4, r0, lsl #12
     c58:	0b3a0803 	bleq	e82c6c <__Stack_Size+0xe8286c>
     c5c:	1349053b 	movtne	r0, #38203	; 0x953b
     c60:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
     c64:	030c3f00 	movweq	r3, #52992	; 0xcf00
     c68:	3b0b3a0e 	blcc	2cf4a8 <__Stack_Size+0x2cf0a8>
     c6c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     c70:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     c74:	00064001 	andeq	r4, r6, r1
     c78:	002e2800 	eoreq	r2, lr, r0, lsl #16
     c7c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     c80:	0b3b0b3a 	bleq	ec3970 <__Stack_Size+0xec3570>
     c84:	01110c27 	tsteq	r1, r7, lsr #24
     c88:	06400112 	undefined
     c8c:	01000000 	tsteq	r0, r0
     c90:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     c94:	0e030b13 	vmoveq.32	d3[0], r0
     c98:	01110e1b 	tsteq	r1, fp, lsl lr
     c9c:	06100112 	undefined
     ca0:	24020000 	strcs	r0, [r2]
     ca4:	3e0b0b00 	fmacdcc	d0, d11, d0
     ca8:	000e030b 	andeq	r0, lr, fp, lsl #6
     cac:	00160300 	andseq	r0, r6, r0, lsl #6
     cb0:	0b3a0803 	bleq	e82cc4 <__Stack_Size+0xe828c4>
     cb4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cb8:	35040000 	strcc	r0, [r4]
     cbc:	00134900 	andseq	r4, r3, r0, lsl #18
     cc0:	01040500 	tsteq	r4, r0, lsl #10
     cc4:	0b3a0b0b 	bleq	e838f8 <__Stack_Size+0xe834f8>
     cc8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     ccc:	28060000 	stmdacs	r6, {}
     cd0:	1c0e0300 	stcne	3, cr0, [lr], {0}
     cd4:	0700000d 	streq	r0, [r0, -sp]
     cd8:	08030028 	stmdaeq	r3, {r3, r5}
     cdc:	00000d1c 	andeq	r0, r0, ip, lsl sp
     ce0:	03001608 	movweq	r1, #1544	; 0x608
     ce4:	3b0b3a0e 	blcc	2cf524 <__Stack_Size+0x2cf124>
     ce8:	0013490b 	andseq	r4, r3, fp, lsl #18
     cec:	00240900 	eoreq	r0, r4, r0, lsl #18
     cf0:	0b3e0b0b 	bleq	f83924 <__Stack_Size+0xf83524>
     cf4:	130a0000 	movwne	r0, #40960	; 0xa000
     cf8:	3a0b0b01 	bcc	2c3904 <__Stack_Size+0x2c3504>
     cfc:	01053b0b 	tsteq	r5, fp, lsl #22
     d00:	0b000013 	bleq	d54 <__Stack_Size+0x954>
     d04:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     d08:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d0c:	0a381349 	beq	e05a38 <__Stack_Size+0xe05638>
     d10:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
     d14:	030c3f01 	movweq	r3, #52993	; 0xcf01
     d18:	3b0b3a0e 	blcc	2cf558 <__Stack_Size+0x2cf158>
     d1c:	110c270b 	tstne	ip, fp, lsl #14
     d20:	40011201 	andmi	r1, r1, r1, lsl #4
     d24:	0013010a 	andseq	r0, r3, sl, lsl #2
     d28:	00050d00 	andeq	r0, r5, r0, lsl #26
     d2c:	0b3a0e03 	bleq	e84540 <__Stack_Size+0xe84140>
     d30:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d34:	00000a02 	andeq	r0, r0, r2, lsl #20
     d38:	0300050e 	movweq	r0, #1294	; 0x50e
     d3c:	3b0b3a0e 	blcc	2cf57c <__Stack_Size+0x2cf17c>
     d40:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     d44:	0f000006 	svceq	0x00000006
     d48:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d4c:	0b3b0b3a 	bleq	ec3a3c <__Stack_Size+0xec363c>
     d50:	06021349 	streq	r1, [r2], -r9, asr #6
     d54:	2e100000 	wxorcs	wr0, wr0, wr0
     d58:	030c3f01 	movweq	r3, #52993	; 0xcf01
     d5c:	3b0b3a0e 	blcc	2cf59c <__Stack_Size+0x2cf19c>
     d60:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     d64:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d68:	010a4001 	tsteq	sl, r1
     d6c:	11000013 	tstne	r0, r3, lsl r0
     d70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d74:	0b3b0b3a 	bleq	ec3a64 <__Stack_Size+0xec3664>
     d78:	00001349 	andeq	r1, r0, r9, asr #6
     d7c:	3f012e12 	svccc	0x00012e12
     d80:	3a0e030c 	bcc	3819b8 <__Stack_Size+0x3815b8>
     d84:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d88:	1201110c 	andne	r1, r1, #3	; 0x3
     d8c:	010a4001 	tsteq	sl, r1
     d90:	13000013 	movwne	r0, #19	; 0x13
     d94:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     d98:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d9c:	0a021349 	beq	85ac8 <__Stack_Size+0x856c8>
     da0:	2e140000 	wxorcs	wr0, wr4, wr0
     da4:	030c3f00 	movweq	r3, #52992	; 0xcf00
     da8:	3b0b3a0e 	blcc	2cf5e8 <__Stack_Size+0x2cf1e8>
     dac:	110c270b 	tstne	ip, fp, lsl #14
     db0:	40011201 	andmi	r1, r1, r1, lsl #4
     db4:	15000006 	strne	r0, [r0, #-6]
     db8:	0c3f012e 	ldfeqs	f0, [pc], #-184
     dbc:	0b3a0e03 	bleq	e845d0 <__Stack_Size+0xe841d0>
     dc0:	0c270b3b 	stceq	11, cr0, [r7], #-236
     dc4:	01120111 	tsteq	r2, r1, lsl r1
     dc8:	13010640 	movwne	r0, #5696	; 0x1640
     dcc:	01000000 	tsteq	r0, r0
     dd0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     dd4:	0e030b13 	vmoveq.32	d3[0], r0
     dd8:	01110e1b 	tsteq	r1, fp, lsl lr
     ddc:	06100112 	undefined
     de0:	24020000 	strcs	r0, [r2]
     de4:	3e0b0b00 	fmacdcc	d0, d11, d0
     de8:	000e030b 	andeq	r0, lr, fp, lsl #6
     dec:	00160300 	andseq	r0, r6, r0, lsl #6
     df0:	0b3a0803 	bleq	e82e04 <__Stack_Size+0xe82a04>
     df4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     df8:	35040000 	strcc	r0, [r4]
     dfc:	00134900 	andseq	r4, r3, r0, lsl #18
     e00:	01040500 	tsteq	r4, r0, lsl #10
     e04:	0b3a0b0b 	bleq	e83a38 <__Stack_Size+0xe83638>
     e08:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     e0c:	28060000 	stmdacs	r6, {}
     e10:	1c0e0300 	stcne	3, cr0, [lr], {0}
     e14:	0700000d 	streq	r0, [r0, -sp]
     e18:	08030028 	stmdaeq	r3, {r3, r5}
     e1c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     e20:	03001608 	movweq	r1, #1544	; 0x608
     e24:	3b0b3a0e 	blcc	2cf664 <__Stack_Size+0x2cf264>
     e28:	0013490b 	andseq	r4, r3, fp, lsl #18
     e2c:	00240900 	eoreq	r0, r4, r0, lsl #18
     e30:	0b3e0b0b 	bleq	f83a64 <__Stack_Size+0xf83664>
     e34:	130a0000 	movwne	r0, #40960	; 0xa000
     e38:	3a0b0b01 	bcc	2c3a44 <__Stack_Size+0x2c3644>
     e3c:	01053b0b 	tsteq	r5, fp, lsl #22
     e40:	0b000013 	bleq	e94 <__Stack_Size+0xa94>
     e44:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     e48:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     e4c:	0a381349 	beq	e05b78 <__Stack_Size+0xe05778>
     e50:	0d0c0000 	stceq	0, cr0, [ip]
     e54:	3a0e0300 	bcc	381a5c <__Stack_Size+0x38165c>
     e58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e5c:	000a3813 	andeq	r3, sl, r3, lsl r8
     e60:	01130d00 	tsteq	r3, r0, lsl #26
     e64:	0b3a0b0b 	bleq	e83a98 <__Stack_Size+0xe83698>
     e68:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     e6c:	0d0e0000 	stceq	0, cr0, [lr]
     e70:	3a0e0300 	bcc	381a78 <__Stack_Size+0x381678>
     e74:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e78:	000a3813 	andeq	r3, sl, r3, lsl r8
     e7c:	012e0f00 	teqeq	lr, r0, lsl #30
     e80:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     e84:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     e88:	13490c27 	movtne	r0, #39975	; 0x9c27
     e8c:	13010b20 	movwne	r0, #6944	; 0x1b20
     e90:	05100000 	ldreq	r0, [r0]
     e94:	3a0e0300 	bcc	381a9c <__Stack_Size+0x38169c>
     e98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e9c:	11000013 	tstne	r0, r3, lsl r0
     ea0:	08030034 	stmdaeq	r3, {r2, r4, r5}
     ea4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ea8:	00001349 	andeq	r1, r0, r9, asr #6
     eac:	03003412 	movweq	r3, #1042	; 0x412
     eb0:	3b0b3a0e 	blcc	2cf6f0 <__Stack_Size+0x2cf2f0>
     eb4:	00134905 	andseq	r4, r3, r5, lsl #18
     eb8:	002e1300 	eoreq	r1, lr, r0, lsl #6
     ebc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     ec0:	0b3b0b3a 	bleq	ec3bb0 <__Stack_Size+0xec37b0>
     ec4:	01110c27 	tsteq	r1, r7, lsr #24
     ec8:	0a400112 	beq	1001318 <__Stack_Size+0x1000f18>
     ecc:	2e140000 	wxorcs	wr0, wr4, wr0
     ed0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     ed4:	3b0b3a0e 	blcc	2cf714 <__Stack_Size+0x2cf314>
     ed8:	110c270b 	tstne	ip, fp, lsl #14
     edc:	40011201 	andmi	r1, r1, r1, lsl #4
     ee0:	0013010a 	andseq	r0, r3, sl, lsl #2
     ee4:	00051500 	andeq	r1, r5, r0, lsl #10
     ee8:	0b3a0e03 	bleq	e846fc <__Stack_Size+0xe842fc>
     eec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ef0:	00000a02 	andeq	r0, r0, r2, lsl #20
     ef4:	3f012e16 	svccc	0x00012e16
     ef8:	3a0e030c 	bcc	381b30 <__Stack_Size+0x381730>
     efc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f00:	1113490c 	tstne	r3, ip, lsl #18
     f04:	40011201 	andmi	r1, r1, r1, lsl #4
     f08:	00130106 	andseq	r0, r3, r6, lsl #2
     f0c:	00341700 	eorseq	r1, r4, r0, lsl #14
     f10:	0b3a0e03 	bleq	e84724 <__Stack_Size+0xe84324>
     f14:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f18:	00000602 	andeq	r0, r0, r2, lsl #12
     f1c:	03003418 	movweq	r3, #1048	; 0x418
     f20:	3b0b3a0e 	blcc	2cf760 <__Stack_Size+0x2cf360>
     f24:	0013490b 	andseq	r4, r3, fp, lsl #18
     f28:	011d1900 	tsteq	sp, r0, lsl #18
     f2c:	01521331 	cmpeq	r2, r1, lsr r3
     f30:	0b580655 	bleq	160288c <__Stack_Size+0x160248c>
     f34:	13010b59 	movwne	r0, #7001	; 0x1b59
     f38:	051a0000 	ldreq	r0, [sl]
     f3c:	00133100 	andseq	r3, r3, r0, lsl #2
     f40:	010b1b00 	tsteq	fp, r0, lsl #22
     f44:	00000655 	andeq	r0, r0, r5, asr r6
     f48:	3100341c 	tstcc	r0, ip, lsl r4
     f4c:	1d000013 	stcne	0, cr0, [r0, #-76]
     f50:	13310034 	teqne	r1, #52	; 0x34
     f54:	00000a02 	andeq	r0, r0, r2, lsl #20
     f58:	31011d1e 	tstcc	r1, lr, lsl sp
     f5c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f60:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
     f64:	1f00000b 	svcne	0x0000000b
     f68:	0111010b 	tsteq	r1, fp, lsl #2
     f6c:	00000112 	andeq	r0, r0, r2, lsl r1
     f70:	31003420 	tstcc	r0, r0, lsr #8
     f74:	00060213 	andeq	r0, r6, r3, lsl r2
     f78:	00342100 	eorseq	r2, r4, r0, lsl #2
     f7c:	0b3a0e03 	bleq	e84790 <__Stack_Size+0xe84390>
     f80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f84:	00000a02 	andeq	r0, r0, r2, lsl #20
     f88:	3f012e22 	svccc	0x00012e22
     f8c:	3a0e030c 	bcc	381bc4 <__Stack_Size+0x3817c4>
     f90:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     f94:	1201110c 	andne	r1, r1, #3	; 0x3
     f98:	010a4001 	tsteq	sl, r1
     f9c:	23000013 	movwcs	r0, #19	; 0x13
     fa0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     fa4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     fa8:	0a021349 	beq	85cd4 <__Stack_Size+0x858d4>
     fac:	05240000 	streq	r0, [r4]!
     fb0:	3a0e0300 	bcc	381bb8 <__Stack_Size+0x3817b8>
     fb4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     fb8:	00060213 	andeq	r0, r6, r3, lsl r2
     fbc:	00342500 	eorseq	r2, r4, r0, lsl #10
     fc0:	0b3a0e03 	bleq	e847d4 <__Stack_Size+0xe843d4>
     fc4:	1349053b 	movtne	r0, #38203	; 0x953b
     fc8:	00000602 	andeq	r0, r0, r2, lsl #12
     fcc:	3f002e26 	svccc	0x00002e26
     fd0:	3a0e030c 	bcc	381c08 <__Stack_Size+0x381808>
     fd4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     fd8:	1113490c 	tstne	r3, ip, lsl #18
     fdc:	40011201 	andmi	r1, r1, r1, lsl #4
     fe0:	2700000a 	strcs	r0, [r0, -sl]
     fe4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fe8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     fec:	0a021349 	beq	85d18 <__Stack_Size+0x85918>
     ff0:	34280000 	strtcc	r0, [r8]
     ff4:	3a080300 	bcc	201bfc <__Stack_Size+0x2017fc>
     ff8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ffc:	00060213 	andeq	r0, r6, r3, lsl r2
    1000:	000f2900 	andeq	r2, pc, r0, lsl #18
    1004:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1008:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    100c:	11133101 	tstne	r3, r1, lsl #2
    1010:	40011201 	andmi	r1, r1, r1, lsl #4
    1014:	0013010a 	andseq	r0, r3, sl, lsl #2
    1018:	00052b00 	andeq	r2, r5, r0, lsl #22
    101c:	06021331 	undefined
    1020:	2e2c0000 	cdpcs	0, 2, cr0, cr12, cr0, {0}
    1024:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1028:	3b0b3a0e 	blcc	2cf868 <__Stack_Size+0x2cf468>
    102c:	110c2705 	tstne	ip, r5, lsl #14
    1030:	40011201 	andmi	r1, r1, r1, lsl #4
    1034:	2d00000a 	stccs	0, cr0, [r0, #-40]
    1038:	0c3f012e 	ldfeqs	f0, [pc], #-184
    103c:	0b3a0e03 	bleq	e84850 <__Stack_Size+0xe84450>
    1040:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1044:	01111349 	tsteq	r1, r9, asr #6
    1048:	0a400112 	beq	1001498 <__Stack_Size+0x1001098>
    104c:	00001301 	andeq	r1, r0, r1, lsl #6
    1050:	4901012e 	stmdbmi	r1, {r1, r2, r3, r5, r8}
    1054:	00130113 	andseq	r0, r3, r3, lsl r1
    1058:	00212f00 	eoreq	r2, r1, r0, lsl #30
    105c:	0b2f1349 	bleq	bc5d88 <__Stack_Size+0xbc5988>
    1060:	26300000 	ldrtcs	r0, [r0], -r0
    1064:	00134900 	andseq	r4, r3, r0, lsl #18
    1068:	11010000 	tstne	r1, r0
    106c:	130e2501 	movwne	r2, #58625	; 0xe501
    1070:	1b0e030b 	blne	381ca4 <__Stack_Size+0x3818a4>
    1074:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1078:	00061001 	andeq	r1, r6, r1
    107c:	00240200 	eoreq	r0, r4, r0, lsl #4
    1080:	0b3e0b0b 	bleq	f83cb4 <__Stack_Size+0xf838b4>
    1084:	00000e03 	andeq	r0, r0, r3, lsl #28
    1088:	03001603 	movweq	r1, #1539	; 0x603
    108c:	3b0b3a08 	blcc	2cf8b4 <__Stack_Size+0x2cf4b4>
    1090:	0013490b 	andseq	r4, r3, fp, lsl #18
    1094:	00350400 	eorseq	r0, r5, r0, lsl #8
    1098:	00001349 	andeq	r1, r0, r9, asr #6
    109c:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
    10a0:	06000013 	undefined
    10a4:	0b0b0104 	bleq	2c14bc <__Stack_Size+0x2c10bc>
    10a8:	0b3b0b3a 	bleq	ec3d98 <__Stack_Size+0xec3998>
    10ac:	00001301 	andeq	r1, r0, r1, lsl #6
    10b0:	03002807 	movweq	r2, #2055	; 0x807
    10b4:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    10b8:	00280800 	eoreq	r0, r8, r0, lsl #16
    10bc:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    10c0:	16090000 	strne	r0, [r9], -r0
    10c4:	3a0e0300 	bcc	381ccc <__Stack_Size+0x3818cc>
    10c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10cc:	0a000013 	beq	1120 <__Stack_Size+0xd20>
    10d0:	0b0b0024 	bleq	2c1168 <__Stack_Size+0x2c0d68>
    10d4:	00000b3e 	andeq	r0, r0, lr, lsr fp
    10d8:	0b01130b 	bleq	45d0c <__Stack_Size+0x4590c>
    10dc:	3b0b3a0b 	blcc	2cf910 <__Stack_Size+0x2cf510>
    10e0:	00130105 	andseq	r0, r3, r5, lsl #2
    10e4:	000d0c00 	andeq	r0, sp, r0, lsl #24
    10e8:	0b3a0e03 	bleq	e848fc <__Stack_Size+0xe844fc>
    10ec:	1349053b 	movtne	r0, #38203	; 0x953b
    10f0:	00000a38 	andeq	r0, r0, r8, lsr sl
    10f4:	03000d0d 	movweq	r0, #3341	; 0xd0d
    10f8:	3b0b3a08 	blcc	2cf920 <__Stack_Size+0x2cf520>
    10fc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1100:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    1104:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1108:	0b3a0e03 	bleq	e8491c <__Stack_Size+0xe8451c>
    110c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1110:	01120111 	tsteq	r2, r1, lsl r1
    1114:	13010a40 	movwne	r0, #6720	; 0x1a40
    1118:	050f0000 	streq	r0, [pc, #0]	; 1120 <__Stack_Size+0xd20>
    111c:	3a0e0300 	bcc	381d24 <__Stack_Size+0x381924>
    1120:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1124:	000a0213 	andeq	r0, sl, r3, lsl r2
    1128:	002e1000 	eoreq	r1, lr, r0
    112c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1130:	0b3b0b3a 	bleq	ec3e20 <__Stack_Size+0xec3a20>
    1134:	13490c27 	movtne	r0, #39975	; 0x9c27
    1138:	01120111 	tsteq	r2, r1, lsl r1
    113c:	00000a40 	andeq	r0, r0, r0, asr #20
    1140:	3f012e11 	svccc	0x00012e11
    1144:	3a0e030c 	bcc	381d7c <__Stack_Size+0x38197c>
    1148:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    114c:	1113490c 	tstne	r3, ip, lsl #18
    1150:	40011201 	andmi	r1, r1, r1, lsl #4
    1154:	1200000a 	andne	r0, r0, #10	; 0xa
    1158:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    115c:	0b3b0b3a 	bleq	ec3e4c <__Stack_Size+0xec3a4c>
    1160:	06021349 	streq	r1, [r2], -r9, asr #6
    1164:	34130000 	ldrcc	r0, [r3]
    1168:	3a0e0300 	bcc	381d70 <__Stack_Size+0x381970>
    116c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1170:	00060213 	andeq	r0, r6, r3, lsl r2
    1174:	00341400 	eorseq	r1, r4, r0, lsl #8
    1178:	0b3a0803 	bleq	e8318c <__Stack_Size+0xe82d8c>
    117c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1180:	34150000 	ldrcc	r0, [r5]
    1184:	3a0e0300 	bcc	381d8c <__Stack_Size+0x38198c>
    1188:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    118c:	00000013 	andeq	r0, r0, r3, lsl r0
    1190:	25011101 	strcs	r1, [r1, #-257]
    1194:	030b130e 	movweq	r1, #45838	; 0xb30e
    1198:	110e1b0e 	tstne	lr, lr, lsl #22
    119c:	10011201 	andne	r1, r1, r1, lsl #4
    11a0:	02000006 	andeq	r0, r0, #6	; 0x6
    11a4:	0b0b0024 	bleq	2c123c <__Stack_Size+0x2c0e3c>
    11a8:	0e030b3e 	vmoveq.16	d3[0], r0
    11ac:	16030000 	strne	r0, [r3], -r0
    11b0:	3a080300 	bcc	201db8 <__Stack_Size+0x2019b8>
    11b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11b8:	04000013 	streq	r0, [r0], #-19
    11bc:	13490035 	movtne	r0, #36917	; 0x9035
    11c0:	04050000 	streq	r0, [r5]
    11c4:	3a0b0b01 	bcc	2c3dd0 <__Stack_Size+0x2c39d0>
    11c8:	010b3b0b 	tsteq	fp, fp, lsl #22
    11cc:	06000013 	undefined
    11d0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    11d4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    11d8:	03002807 	movweq	r2, #2055	; 0x807
    11dc:	000d1c08 	andeq	r1, sp, r8, lsl #24
    11e0:	00160800 	andseq	r0, r6, r0, lsl #16
    11e4:	0b3a0e03 	bleq	e849f8 <__Stack_Size+0xe845f8>
    11e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11ec:	24090000 	strcs	r0, [r9]
    11f0:	3e0b0b00 	fmacdcc	d0, d11, d0
    11f4:	0a00000b 	beq	1228 <__Stack_Size+0xe28>
    11f8:	0b0b0113 	bleq	2c164c <__Stack_Size+0x2c124c>
    11fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1200:	00001301 	andeq	r1, r0, r1, lsl #6
    1204:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1208:	3b0b3a08 	blcc	2cfa30 <__Stack_Size+0x2cf630>
    120c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1210:	0c00000a 	stceq	0, cr0, [r0], {10}
    1214:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1218:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    121c:	0a381349 	beq	e05f48 <__Stack_Size+0xe05b48>
    1220:	160d0000 	strne	r0, [sp], -r0
    1224:	3a0e0300 	bcc	381e2c <__Stack_Size+0x381a2c>
    1228:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    122c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1230:	0b0b0113 	bleq	2c1684 <__Stack_Size+0x2c1284>
    1234:	0b3b0b3a 	bleq	ec3f24 <__Stack_Size+0xec3b24>
    1238:	00001301 	andeq	r1, r0, r1, lsl #6
    123c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1240:	3b0b3a0e 	blcc	2cfa80 <__Stack_Size+0x2cf680>
    1244:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1248:	1000000a 	andne	r0, r0, sl
    124c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1250:	0b3a0e03 	bleq	e84a64 <__Stack_Size+0xe84664>
    1254:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1258:	13010b20 	movwne	r0, #6944	; 0x1b20
    125c:	05110000 	ldreq	r0, [r1]
    1260:	3a0e0300 	bcc	381e68 <__Stack_Size+0x381a68>
    1264:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1268:	12000013 	andne	r0, r0, #19	; 0x13
    126c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1270:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1274:	00001349 	andeq	r1, r0, r9, asr #6
    1278:	0b000f13 	bleq	4ecc <__Stack_Size+0x4acc>
    127c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1280:	012e1400 	teqeq	lr, r0, lsl #8
    1284:	0b3a0e03 	bleq	e84a98 <__Stack_Size+0xe84698>
    1288:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    128c:	13010b20 	movwne	r0, #6944	; 0x1b20
    1290:	34150000 	ldrcc	r0, [r5]
    1294:	3a080300 	bcc	201e9c <__Stack_Size+0x201a9c>
    1298:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    129c:	16000013 	undefined
    12a0:	0c3f012e 	ldfeqs	f0, [pc], #-184
    12a4:	0b3a0e03 	bleq	e84ab8 <__Stack_Size+0xe846b8>
    12a8:	0c270b3b 	stceq	11, cr0, [r7], #-236
    12ac:	01120111 	tsteq	r2, r1, lsl r1
    12b0:	13010640 	movwne	r0, #5696	; 0x1640
    12b4:	05170000 	ldreq	r0, [r7]
    12b8:	3a0e0300 	bcc	381ec0 <__Stack_Size+0x381ac0>
    12bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12c0:	00060213 	andeq	r0, r6, r3, lsl r2
    12c4:	00341800 	eorseq	r1, r4, r0, lsl #16
    12c8:	0b3a0e03 	bleq	e84adc <__Stack_Size+0xe846dc>
    12cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12d0:	00000602 	andeq	r0, r0, r2, lsl #12
    12d4:	3f012e19 	svccc	0x00012e19
    12d8:	3a0e030c 	bcc	381f10 <__Stack_Size+0x381b10>
    12dc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    12e0:	1201110c 	andne	r1, r1, #3	; 0x3
    12e4:	01064001 	tsteq	r6, r1
    12e8:	1a000013 	bne	133c <__Stack_Size+0xf3c>
    12ec:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    12f4:	06021349 	streq	r1, [r2], -r9, asr #6
    12f8:	341b0000 	ldrcc	r0, [fp]
    12fc:	3a0e0300 	bcc	381f04 <__Stack_Size+0x381b04>
    1300:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1304:	00060213 	andeq	r0, r6, r3, lsl r2
    1308:	011d1c00 	tsteq	sp, r0, lsl #24
    130c:	06551331 	undefined
    1310:	05590b58 	ldrbeq	r0, [r9, #-2904]
    1314:	00001301 	andeq	r1, r0, r1, lsl #6
    1318:	3100051d 	tstcc	r0, sp, lsl r5
    131c:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1320:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
    1324:	341f0000 	ldrcc	r0, [pc], #0	; 132c <__Stack_Size+0xf2c>
    1328:	02133100 	andseq	r3, r3, #0	; 0x0
    132c:	20000006 	andcs	r0, r0, r6
    1330:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1334:	06550152 	undefined
    1338:	05590b58 	ldrbeq	r0, [r9, #-2904]
    133c:	00001301 	andeq	r1, r0, r1, lsl #6
    1340:	31003421 	tstcc	r0, r1, lsr #8
    1344:	22000013 	andcs	r0, r0, #19	; 0x13
    1348:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    134c:	01120111 	tsteq	r2, r1, lsl r1
    1350:	05590b58 	ldrbeq	r0, [r9, #-2904]
    1354:	00001301 	andeq	r1, r0, r1, lsl #6
    1358:	11010b23 	tstne	r1, r3, lsr #22
    135c:	00011201 	andeq	r1, r1, r1, lsl #4
    1360:	011d2400 	tsteq	sp, r0, lsl #8
    1364:	01521331 	cmpeq	r2, r1, lsr r3
    1368:	0b580655 	bleq	1602cc4 <__Stack_Size+0x16028c4>
    136c:	00000559 	andeq	r0, r0, r9, asr r5
    1370:	03000525 	movweq	r0, #1317	; 0x525
    1374:	3b0b3a0e 	blcc	2cfbb4 <__Stack_Size+0x2cf7b4>
    1378:	02134905 	andseq	r4, r3, #81920	; 0x14000
    137c:	2600000a 	strcs	r0, [r0], -sl
    1380:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1384:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1388:	0a021349 	beq	860b4 <__Stack_Size+0x85cb4>
    138c:	34270000 	strtcc	r0, [r7]
    1390:	02133100 	andseq	r3, r3, #0	; 0x0
    1394:	2800000a 	stmdacs	r0, {r1, r3}
    1398:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    139c:	01120111 	tsteq	r2, r1, lsl r1
    13a0:	05590b58 	ldrbeq	r0, [r9, #-2904]
    13a4:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
    13a8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    13ac:	3b0b3a0e 	blcc	2cfbec <__Stack_Size+0x2cf7ec>
    13b0:	110c2705 	tstne	ip, r5, lsl #14
    13b4:	40011201 	andmi	r1, r1, r1, lsl #4
    13b8:	0013010a 	andseq	r0, r3, sl, lsl #2
    13bc:	012e2a00 	teqeq	lr, r0, lsl #20
    13c0:	01111331 	tsteq	r1, r1, lsr r3
    13c4:	0a400112 	beq	1001814 <__Stack_Size+0x1001414>
    13c8:	00001301 	andeq	r1, r0, r1, lsl #6
    13cc:	3100052b 	tstcc	r0, fp, lsr #10
    13d0:	000a0213 	andeq	r0, sl, r3, lsl r2
    13d4:	00052c00 	andeq	r2, r5, r0, lsl #24
    13d8:	06021331 	undefined
    13dc:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
    13e0:	030c3f01 	movweq	r3, #52993	; 0xcf01
    13e4:	3b0b3a0e 	blcc	2cfc24 <__Stack_Size+0x2cf824>
    13e8:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    13ec:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    13f0:	010a4001 	tsteq	sl, r1
    13f4:	2e000013 	mcrcs	0, 0, r0, cr0, cr3, {0}
    13f8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    13fc:	0b3a0e03 	bleq	e84c10 <__Stack_Size+0xe84810>
    1400:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1404:	01120111 	tsteq	r2, r1, lsl r1
    1408:	00000640 	andeq	r0, r0, r0, asr #12
    140c:	01110100 	tsteq	r1, r0, lsl #2
    1410:	0b130e25 	bleq	4c4cac <__Stack_Size+0x4c48ac>
    1414:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1418:	01120111 	tsteq	r2, r1, lsl r1
    141c:	00000610 	andeq	r0, r0, r0, lsl r6
    1420:	0b002402 	bleq	a430 <__Stack_Size+0xa030>
    1424:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1428:	0300000e 	movweq	r0, #14	; 0xe
    142c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1430:	0b3b0b3a 	bleq	ec4120 <__Stack_Size+0xec3d20>
    1434:	00001349 	andeq	r1, r0, r9, asr #6
    1438:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    143c:	05000013 	streq	r0, [r0, #-19]
    1440:	0b0b0104 	bleq	2c1858 <__Stack_Size+0x2c1458>
    1444:	0b3b0b3a 	bleq	ec4134 <__Stack_Size+0xec3d34>
    1448:	00001301 	andeq	r1, r0, r1, lsl #6
    144c:	03002806 	movweq	r2, #2054	; 0x806
    1450:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1454:	00280700 	eoreq	r0, r8, r0, lsl #14
    1458:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    145c:	16080000 	strne	r0, [r8], -r0
    1460:	3a0e0300 	bcc	382068 <__Stack_Size+0x381c68>
    1464:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1468:	09000013 	stmdbeq	r0, {r0, r1, r4}
    146c:	0b0b0024 	bleq	2c1504 <__Stack_Size+0x2c1104>
    1470:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1474:	0b01130a 	bleq	460a4 <__Stack_Size+0x45ca4>
    1478:	3b0b3a0b 	blcc	2cfcac <__Stack_Size+0x2cf8ac>
    147c:	00130105 	andseq	r0, r3, r5, lsl #2
    1480:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1484:	0b3a0803 	bleq	e83498 <__Stack_Size+0xe83098>
    1488:	1349053b 	movtne	r0, #38203	; 0x953b
    148c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1490:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1494:	3b0b3a0e 	blcc	2cfcd4 <__Stack_Size+0x2cf8d4>
    1498:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    149c:	0d00000a 	stceq	0, cr0, [r0, #-40]
    14a0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    14a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    14a8:	00001349 	andeq	r1, r0, r9, asr #6
    14ac:	0b01130e 	bleq	460ec <__Stack_Size+0x45cec>
    14b0:	3b0b3a0b 	blcc	2cfce4 <__Stack_Size+0x2cf8e4>
    14b4:	0013010b 	andseq	r0, r3, fp, lsl #2
    14b8:	000d0f00 	andeq	r0, sp, r0, lsl #30
    14bc:	0b3a0e03 	bleq	e84cd0 <__Stack_Size+0xe848d0>
    14c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    14c4:	00000a38 	andeq	r0, r0, r8, lsr sl
    14c8:	3f012e10 	svccc	0x00012e10
    14cc:	3a0e030c 	bcc	382104 <__Stack_Size+0x381d04>
    14d0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    14d4:	1201110c 	andne	r1, r1, #3	; 0x3
    14d8:	010a4001 	tsteq	sl, r1
    14dc:	11000013 	tstne	r0, r3, lsl r0
    14e0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    14e4:	0b3b0b3a 	bleq	ec41d4 <__Stack_Size+0xec3dd4>
    14e8:	0a021349 	beq	86214 <__Stack_Size+0x85e14>
    14ec:	0f120000 	svceq	0x00120000
    14f0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    14f4:	13000013 	movwne	r0, #19	; 0x13
    14f8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    14fc:	0b3a0e03 	bleq	e84d10 <__Stack_Size+0xe84910>
    1500:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1504:	01120111 	tsteq	r2, r1, lsl r1
    1508:	13010a40 	movwne	r0, #6720	; 0x1a40
    150c:	05140000 	ldreq	r0, [r4]
    1510:	3a0e0300 	bcc	382118 <__Stack_Size+0x381d18>
    1514:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1518:	00060213 	andeq	r0, r6, r3, lsl r2
    151c:	00341500 	eorseq	r1, r4, r0, lsl #10
    1520:	0b3a0e03 	bleq	e84d34 <__Stack_Size+0xe84934>
    1524:	1349053b 	movtne	r0, #38203	; 0x953b
    1528:	00000a02 	andeq	r0, r0, r2, lsl #20
    152c:	03000516 	movweq	r0, #1302	; 0x516
    1530:	3b0b3a0e 	blcc	2cfd70 <__Stack_Size+0x2cf970>
    1534:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1538:	1700000a 	strne	r0, [r0, -sl]
    153c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1540:	0b3a0e03 	bleq	e84d54 <__Stack_Size+0xe84954>
    1544:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1548:	01120111 	tsteq	r2, r1, lsl r1
    154c:	13010640 	movwne	r0, #5696	; 0x1640
    1550:	05180000 	ldreq	r0, [r8]
    1554:	3a0e0300 	bcc	38215c <__Stack_Size+0x381d5c>
    1558:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    155c:	00060213 	andeq	r0, r6, r3, lsl r2
    1560:	00341900 	eorseq	r1, r4, r0, lsl #18
    1564:	0b3a0e03 	bleq	e84d78 <__Stack_Size+0xe84978>
    1568:	1349053b 	movtne	r0, #38203	; 0x953b
    156c:	341a0000 	ldrcc	r0, [sl]
    1570:	3a0e0300 	bcc	382178 <__Stack_Size+0x381d78>
    1574:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1578:	00060213 	andeq	r0, r6, r3, lsl r2
    157c:	012e1b00 	teqeq	lr, r0, lsl #22
    1580:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1584:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1588:	13490c27 	movtne	r0, #39975	; 0x9c27
    158c:	01120111 	tsteq	r2, r1, lsl r1
    1590:	13010a40 	movwne	r0, #6720	; 0x1a40
    1594:	2e1c0000 	wxorcs	wr0, wr12, wr0
    1598:	030c3f01 	movweq	r3, #52993	; 0xcf01
    159c:	3b0b3a0e 	blcc	2cfddc <__Stack_Size+0x2cf9dc>
    15a0:	110c270b 	tstne	ip, fp, lsl #14
    15a4:	40011201 	andmi	r1, r1, r1, lsl #4
    15a8:	00130106 	andseq	r0, r3, r6, lsl #2
    15ac:	00341d00 	eorseq	r1, r4, r0, lsl #26
    15b0:	0b3a0e03 	bleq	e84dc4 <__Stack_Size+0xe849c4>
    15b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    15b8:	00000602 	andeq	r0, r0, r2, lsl #12
    15bc:	0300341e 	movweq	r3, #1054	; 0x41e
    15c0:	3b0b3a0e 	blcc	2cfe00 <__Stack_Size+0x2cfa00>
    15c4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    15c8:	1f00000a 	svcne	0x0000000a
    15cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    15d0:	0b3b0b3a 	bleq	ec42c0 <__Stack_Size+0xec3ec0>
    15d4:	00001349 	andeq	r1, r0, r9, asr #6
    15d8:	3f012e20 	svccc	0x00012e20
    15dc:	3a0e030c 	bcc	382214 <__Stack_Size+0x381e14>
    15e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    15e4:	1201110c 	andne	r1, r1, #3	; 0x3
    15e8:	00064001 	andeq	r4, r6, r1
    15ec:	11010000 	tstne	r1, r0
    15f0:	11061000 	tstne	r6, r0
    15f4:	03011201 	movweq	r1, #4609	; 0x1201
    15f8:	25081b08 	strcs	r1, [r8, #-2824]
    15fc:	00051308 	andeq	r1, r5, r8, lsl #6
    1600:	11010000 	tstne	r1, r0
    1604:	130e2501 	movwne	r2, #58625	; 0xe501
    1608:	1b0e030b 	blne	38223c <__Stack_Size+0x381e3c>
    160c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1610:	00061001 	andeq	r1, r6, r1
    1614:	00240200 	eoreq	r0, r4, r0, lsl #4
    1618:	0b3e0b0b 	bleq	f8424c <__Stack_Size+0xf83e4c>
    161c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1620:	0b002403 	bleq	a634 <__Stack_Size+0xa234>
    1624:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1628:	012e0400 	teqeq	lr, r0, lsl #8
    162c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1630:	0b3b0b3a 	bleq	ec4320 <__Stack_Size+0xec3f20>
    1634:	01110c27 	tsteq	r1, r7, lsr #24
    1638:	06400112 	undefined
    163c:	00001301 	andeq	r1, r0, r1, lsl #6
    1640:	03003405 	movweq	r3, #1029	; 0x405
    1644:	3b0b3a0e 	blcc	2cfe84 <__Stack_Size+0x2cfa84>
    1648:	0013490b 	andseq	r4, r3, fp, lsl #18
    164c:	00340600 	eorseq	r0, r4, r0, lsl #12
    1650:	0b3a0e03 	bleq	e84e64 <__Stack_Size+0xe84a64>
    1654:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1658:	00000602 	andeq	r0, r0, r2, lsl #12
    165c:	0b000f07 	bleq	5280 <__Stack_Size+0x4e80>
    1660:	0013490b 	andseq	r4, r3, fp, lsl #18
    1664:	00340800 	eorseq	r0, r4, r0, lsl #16
    1668:	0b3a0e03 	bleq	e84e7c <__Stack_Size+0xe84a7c>
    166c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1670:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    1674:	34090000 	strcc	r0, [r9]
    1678:	3a0e0300 	bcc	382280 <__Stack_Size+0x381e80>
    167c:	3f0b3b0b 	svccc	0x000b3b0b
    1680:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    1684:	01010a00 	tsteq	r1, r0, lsl #20
    1688:	13011349 	movwne	r1, #4937	; 0x1349
    168c:	210b0000 	tstcs	fp, r0
    1690:	2f134900 	svccs	0x00134900
    1694:	0c00000b 	stceq	0, cr0, [r0], {11}
    1698:	0c270015 	stceq	0, cr0, [r7], #-84
    169c:	340d0000 	strcc	r0, [sp]
    16a0:	3a0e0300 	bcc	3822a8 <__Stack_Size+0x381ea8>
    16a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    16a8:	020c3f13 	andeq	r3, ip, #76	; 0x4c
    16ac:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    16b0:	13490026 	movtne	r0, #36902	; 0x9026
    16b4:	01000000 	tsteq	r0, r0
    16b8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    16bc:	0e030b13 	vmoveq.32	d3[0], r0
    16c0:	01110e1b 	tsteq	r1, fp, lsl lr
    16c4:	06100112 	undefined
    16c8:	24020000 	strcs	r0, [r2]
    16cc:	3e0b0b00 	fmacdcc	d0, d11, d0
    16d0:	000e030b 	andeq	r0, lr, fp, lsl #6
    16d4:	00240300 	eoreq	r0, r4, r0, lsl #6
    16d8:	0b3e0b0b 	bleq	f8430c <__Stack_Size+0xf83f0c>
    16dc:	00000803 	andeq	r0, r0, r3, lsl #16
    16e0:	0b002404 	bleq	a6f8 <__Stack_Size+0xa2f8>
    16e4:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    16e8:	00150500 	andseq	r0, r5, r0, lsl #10
    16ec:	00000c27 	andeq	r0, r0, r7, lsr #24
    16f0:	0b000f06 	bleq	5310 <__Stack_Size+0x4f10>
    16f4:	0013490b 	andseq	r4, r3, fp, lsl #18
    16f8:	01040700 	tsteq	r4, r0, lsl #14
    16fc:	0b0b0e03 	bleq	2c4f10 <__Stack_Size+0x2c4b10>
    1700:	0b3b0b3a 	bleq	ec43f0 <__Stack_Size+0xec3ff0>
    1704:	00001301 	andeq	r1, r0, r1, lsl #6
    1708:	03002808 	movweq	r2, #2056	; 0x808
    170c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1710:	012e0900 	teqeq	lr, r0, lsl #18
    1714:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1718:	0b3b0b3a 	bleq	ec4408 <__Stack_Size+0xec4008>
    171c:	13490c27 	movtne	r0, #39975	; 0x9c27
    1720:	01120111 	tsteq	r2, r1, lsl r1
    1724:	00000640 	andeq	r0, r0, r0, asr #12
    1728:	0300050a 	movweq	r0, #1290	; 0x50a
    172c:	3b0b3a08 	blcc	2cff54 <__Stack_Size+0x2cfb54>
    1730:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1734:	00000006 	andeq	r0, r0, r6
    1738:	25011101 	strcs	r1, [r1, #-257]
    173c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1740:	110e1b0e 	tstne	lr, lr, lsl #22
    1744:	10011201 	andne	r1, r1, r1, lsl #4
    1748:	02000006 	andeq	r0, r0, #6	; 0x6
    174c:	0b0b0024 	bleq	2c17e4 <__Stack_Size+0x2c13e4>
    1750:	0e030b3e 	vmoveq.16	d3[0], r0
    1754:	24030000 	strcs	r0, [r3]
    1758:	3e0b0b00 	fmacdcc	d0, d11, d0
    175c:	0008030b 	andeq	r0, r8, fp, lsl #6
    1760:	00160400 	andseq	r0, r6, r0, lsl #8
    1764:	0b3a0e03 	bleq	e84f78 <__Stack_Size+0xe84b78>
    1768:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    176c:	16050000 	strne	r0, [r5], -r0
    1770:	3a0e0300 	bcc	382378 <__Stack_Size+0x381f78>
    1774:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1778:	06000013 	undefined
    177c:	0b0b0117 	bleq	2c1be0 <__Stack_Size+0x2c17e0>
    1780:	0b3b0b3a 	bleq	ec4470 <__Stack_Size+0xec4070>
    1784:	00001301 	andeq	r1, r0, r1, lsl #6
    1788:	03000d07 	movweq	r0, #3335	; 0xd07
    178c:	3b0b3a0e 	blcc	2cffcc <__Stack_Size+0x2cfbcc>
    1790:	0013490b 	andseq	r4, r3, fp, lsl #18
    1794:	01010800 	tsteq	r1, r0, lsl #16
    1798:	13011349 	movwne	r1, #4937	; 0x1349
    179c:	21090000 	tstcs	r9, r0
    17a0:	2f134900 	svccs	0x00134900
    17a4:	0a00000b 	beq	17d8 <__Stack_Size+0x13d8>
    17a8:	0b0b0024 	bleq	2c1840 <__Stack_Size+0x2c1440>
    17ac:	00000b3e 	andeq	r0, r0, lr, lsr fp
    17b0:	0b01130b 	bleq	463e4 <__Stack_Size+0x45fe4>
    17b4:	3b0b3a0b 	blcc	2cffe8 <__Stack_Size+0x2cfbe8>
    17b8:	0013010b 	andseq	r0, r3, fp, lsl #2
    17bc:	000d0c00 	andeq	r0, sp, r0, lsl #24
    17c0:	0b3a0e03 	bleq	e84fd4 <__Stack_Size+0xe84bd4>
    17c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17c8:	00000a38 	andeq	r0, r0, r8, lsr sl
    17cc:	0b000f0d 	bleq	5408 <__Stack_Size+0x5008>
    17d0:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    17d4:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    17d8:	0b3a0b0b 	bleq	e8440c <__Stack_Size+0xe8400c>
    17dc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    17e0:	0d0f0000 	stceq	0, cr0, [pc]
    17e4:	3a080300 	bcc	2023ec <__Stack_Size+0x201fec>
    17e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    17ec:	000a3813 	andeq	r3, sl, r3, lsl r8
    17f0:	000f1000 	andeq	r1, pc, r0
    17f4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    17f8:	13110000 	tstne	r1, #0	; 0x0
    17fc:	0b0e0301 	bleq	382408 <__Stack_Size+0x382008>
    1800:	3b0b3a05 	blcc	2d001c <__Stack_Size+0x2cfc1c>
    1804:	0013010b 	andseq	r0, r3, fp, lsl #2
    1808:	00151200 	andseq	r1, r5, r0, lsl #4
    180c:	00000c27 	andeq	r0, r0, r7, lsr #24
    1810:	27011513 	smladcs	r1, r3, r5, r1
    1814:	0113490c 	tsteq	r3, ip, lsl #18
    1818:	14000013 	strne	r0, [r0], #-19
    181c:	13490005 	movtne	r0, #36869	; 0x9005
    1820:	0d150000 	ldceq	0, cr0, [r5]
    1824:	3a0e0300 	bcc	38242c <__Stack_Size+0x38202c>
    1828:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    182c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1830:	00261600 	eoreq	r1, r6, r0, lsl #12
    1834:	00001349 	andeq	r1, r0, r9, asr #6
    1838:	03011317 	movweq	r1, #4887	; 0x1317
    183c:	3a0b0b0e 	bcc	2c447c <__Stack_Size+0x2c407c>
    1840:	01053b0b 	tsteq	r5, fp, lsl #22
    1844:	18000013 	stmdane	r0, {r0, r1, r4}
    1848:	0b0b0113 	bleq	2c1c9c <__Stack_Size+0x2c189c>
    184c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1850:	00001301 	andeq	r1, r0, r1, lsl #6
    1854:	0b011719 	bleq	474c0 <__Stack_Size+0x470c0>
    1858:	3b0b3a0b 	blcc	2d008c <__Stack_Size+0x2cfc8c>
    185c:	00130105 	andseq	r0, r3, r5, lsl #2
    1860:	000d1a00 	andeq	r1, sp, r0, lsl #20
    1864:	0b3a0e03 	bleq	e85078 <__Stack_Size+0xe84c78>
    1868:	1349053b 	movtne	r0, #38203	; 0x953b
    186c:	151b0000 	ldrne	r0, [fp]
    1870:	010c2701 	tsteq	ip, r1, lsl #14
    1874:	1c000013 	stcne	0, cr0, [r0], {19}
    1878:	0c3f012e 	ldfeqs	f0, [pc], #-184
    187c:	0b3a0e03 	bleq	e85090 <__Stack_Size+0xe84c90>
    1880:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1884:	01120111 	tsteq	r2, r1, lsl r1
    1888:	13010a40 	movwne	r0, #6720	; 0x1a40
    188c:	051d0000 	ldreq	r0, [sp]
    1890:	3a0e0300 	bcc	382498 <__Stack_Size+0x382098>
    1894:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1898:	00060213 	andeq	r0, r6, r3, lsl r2
    189c:	00341e00 	eorseq	r1, r4, r0, lsl #28
    18a0:	0b3a0e03 	bleq	e850b4 <__Stack_Size+0xe84cb4>
    18a4:	1349053b 	movtne	r0, #38203	; 0x953b
    18a8:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    18ac:	01000000 	tsteq	r0, r0
    18b0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    18b4:	0e030b13 	vmoveq.32	d3[0], r0
    18b8:	01110e1b 	tsteq	r1, fp, lsl lr
    18bc:	06100112 	undefined
    18c0:	24020000 	strcs	r0, [r2]
    18c4:	3e0b0b00 	fmacdcc	d0, d11, d0
    18c8:	000e030b 	andeq	r0, lr, fp, lsl #6
    18cc:	00240300 	eoreq	r0, r4, r0, lsl #6
    18d0:	0b3e0b0b 	bleq	f84504 <__Stack_Size+0xf84104>
    18d4:	00000803 	andeq	r0, r0, r3, lsl #16
    18d8:	03001604 	movweq	r1, #1540	; 0x604
    18dc:	3b0b3a0e 	blcc	2d011c <__Stack_Size+0x2cfd1c>
    18e0:	0013490b 	andseq	r4, r3, fp, lsl #18
    18e4:	00160500 	andseq	r0, r6, r0, lsl #10
    18e8:	0b3a0e03 	bleq	e850fc <__Stack_Size+0xe84cfc>
    18ec:	1349053b 	movtne	r0, #38203	; 0x953b
    18f0:	17060000 	strne	r0, [r6, -r0]
    18f4:	3a0b0b01 	bcc	2c4500 <__Stack_Size+0x2c4100>
    18f8:	010b3b0b 	tsteq	fp, fp, lsl #22
    18fc:	07000013 	smladeq	r0, r3, r0, r0
    1900:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1904:	0b3b0b3a 	bleq	ec45f4 <__Stack_Size+0xec41f4>
    1908:	00001349 	andeq	r1, r0, r9, asr #6
    190c:	49010108 	stmdbmi	r1, {r3, r8}
    1910:	00130113 	andseq	r0, r3, r3, lsl r1
    1914:	00210900 	eoreq	r0, r1, r0, lsl #18
    1918:	0b2f1349 	bleq	bc6644 <__Stack_Size+0xbc6244>
    191c:	240a0000 	strcs	r0, [sl]
    1920:	3e0b0b00 	fmacdcc	d0, d11, d0
    1924:	0b00000b 	bleq	1958 <__Stack_Size+0x1558>
    1928:	0b0b0113 	bleq	2c1d7c <__Stack_Size+0x2c197c>
    192c:	0b3b0b3a 	bleq	ec461c <__Stack_Size+0xec421c>
    1930:	00001301 	andeq	r1, r0, r1, lsl #6
    1934:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1938:	3b0b3a0e 	blcc	2d0178 <__Stack_Size+0x2cfd78>
    193c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1940:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1944:	0b0b000f 	bleq	2c1988 <__Stack_Size+0x2c1588>
    1948:	130e0000 	movwne	r0, #57344	; 0xe000
    194c:	0b0e0301 	bleq	382558 <__Stack_Size+0x382158>
    1950:	3b0b3a0b 	blcc	2d0184 <__Stack_Size+0x2cfd84>
    1954:	0013010b 	andseq	r0, r3, fp, lsl #2
    1958:	000d0f00 	andeq	r0, sp, r0, lsl #30
    195c:	0b3a0803 	bleq	e83970 <__Stack_Size+0xe83570>
    1960:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1964:	00000a38 	andeq	r0, r0, r8, lsr sl
    1968:	0b000f10 	bleq	55b0 <__Stack_Size+0x51b0>
    196c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1970:	01131100 	tsteq	r3, r0, lsl #2
    1974:	050b0e03 	streq	r0, [fp, #-3587]
    1978:	0b3b0b3a 	bleq	ec4668 <__Stack_Size+0xec4268>
    197c:	00001301 	andeq	r1, r0, r1, lsl #6
    1980:	27001512 	smladcs	r0, r2, r5, r1
    1984:	1300000c 	movwne	r0, #12	; 0xc
    1988:	0c270115 	stfeqs	f0, [r7], #-84
    198c:	13011349 	movwne	r1, #4937	; 0x1349
    1990:	05140000 	ldreq	r0, [r4]
    1994:	00134900 	andseq	r4, r3, r0, lsl #18
    1998:	000d1500 	andeq	r1, sp, r0, lsl #10
    199c:	0b3a0e03 	bleq	e851b0 <__Stack_Size+0xe84db0>
    19a0:	1349053b 	movtne	r0, #38203	; 0x953b
    19a4:	00000a38 	andeq	r0, r0, r8, lsr sl
    19a8:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    19ac:	17000013 	smladne	r0, r3, r0, r0
    19b0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    19b4:	0b3a0b0b 	bleq	e845e8 <__Stack_Size+0xe841e8>
    19b8:	1301053b 	movwne	r0, #5435	; 0x153b
    19bc:	13180000 	tstne	r8, #0	; 0x0
    19c0:	3a0b0b01 	bcc	2c45cc <__Stack_Size+0x2c41cc>
    19c4:	01053b0b 	tsteq	r5, fp, lsl #22
    19c8:	19000013 	stmdbne	r0, {r0, r1, r4}
    19cc:	0b0b0117 	bleq	2c1e30 <__Stack_Size+0x2c1a30>
    19d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    19d4:	00001301 	andeq	r1, r0, r1, lsl #6
    19d8:	03000d1a 	movweq	r0, #3354	; 0xd1a
    19dc:	3b0b3a0e 	blcc	2d021c <__Stack_Size+0x2cfe1c>
    19e0:	00134905 	andseq	r4, r3, r5, lsl #18
    19e4:	01151b00 	tsteq	r5, r0, lsl #22
    19e8:	13010c27 	movwne	r0, #7207	; 0x1c27
    19ec:	341c0000 	ldrcc	r0, [ip]
    19f0:	3a0e0300 	bcc	3825f8 <__Stack_Size+0x3821f8>
    19f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    19f8:	000a0213 	andeq	r0, sl, r3, lsl r2
    19fc:	00341d00 	eorseq	r1, r4, r0, lsl #26
    1a00:	0b3a0e03 	bleq	e85214 <__Stack_Size+0xe84e14>
    1a04:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a08:	0a020c3f 	beq	84b0c <__Stack_Size+0x8470c>
    1a0c:	01000000 	tsteq	r0, r0
    1a10:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1a14:	0e030b13 	vmoveq.32	d3[0], r0
    1a18:	01110e1b 	tsteq	r1, fp, lsl lr
    1a1c:	06100112 	undefined
    1a20:	24020000 	strcs	r0, [r2]
    1a24:	3e0b0b00 	fmacdcc	d0, d11, d0
    1a28:	000e030b 	andeq	r0, lr, fp, lsl #6
    1a2c:	00240300 	eoreq	r0, r4, r0, lsl #6
    1a30:	0b3e0b0b 	bleq	f84664 <__Stack_Size+0xf84264>
    1a34:	00000803 	andeq	r0, r0, r3, lsl #16
    1a38:	0b002404 	bleq	aa50 <__Stack_Size+0xa650>
    1a3c:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1a40:	00160500 	andseq	r0, r6, r0, lsl #10
    1a44:	0b3a0e03 	bleq	e85258 <__Stack_Size+0xe84e58>
    1a48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a4c:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    1a50:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1a54:	3b0b3a0e 	blcc	2d0294 <__Stack_Size+0x2cfe94>
    1a58:	110c270b 	tstne	ip, fp, lsl #14
    1a5c:	40011201 	andmi	r1, r1, r1, lsl #4
    1a60:	00130106 	andseq	r0, r3, r6, lsl #2
    1a64:	00340700 	eorseq	r0, r4, r0, lsl #14
    1a68:	0b3a0e03 	bleq	e8527c <__Stack_Size+0xe84e7c>
    1a6c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a70:	00000a02 	andeq	r0, r0, r2, lsl #20
    1a74:	03003408 	movweq	r3, #1032	; 0x408
    1a78:	3b0b3a08 	blcc	2d02a0 <__Stack_Size+0x2cfea0>
    1a7c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1a80:	0900000a 	stmdbeq	r0, {r1, r3}
    1a84:	13490101 	movtne	r0, #37121	; 0x9101
    1a88:	00001301 	andeq	r1, r0, r1, lsl #6
    1a8c:	0000210a 	andeq	r2, r0, sl, lsl #2
    1a90:	00150b00 	andseq	r0, r5, r0, lsl #22
    1a94:	00000c27 	andeq	r0, r0, r7, lsr #24
    1a98:	0b000f0c 	bleq	56d0 <__Stack_Size+0x52d0>
    1a9c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1aa0:	00340d00 	eorseq	r0, r4, r0, lsl #26
    1aa4:	0b3a0e03 	bleq	e852b8 <__Stack_Size+0xe84eb8>
    1aa8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1aac:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    1ab0:	01000000 	tsteq	r0, r0
    1ab4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1ab8:	0e030b13 	vmoveq.32	d3[0], r0
    1abc:	01110e1b 	tsteq	r1, fp, lsl lr
    1ac0:	06100112 	undefined
    1ac4:	24020000 	strcs	r0, [r2]
    1ac8:	3e0b0b00 	fmacdcc	d0, d11, d0
    1acc:	000e030b 	andeq	r0, lr, fp, lsl #6
    1ad0:	00240300 	eoreq	r0, r4, r0, lsl #6
    1ad4:	0b3e0b0b 	bleq	f84708 <__Stack_Size+0xf84308>
    1ad8:	00000803 	andeq	r0, r0, r3, lsl #16
    1adc:	0b002404 	bleq	aaf4 <__Stack_Size+0xa6f4>
    1ae0:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1ae4:	000f0500 	andeq	r0, pc, r0, lsl #10
    1ae8:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1aec:	0b000f06 	bleq	570c <__Stack_Size+0x530c>
    1af0:	0013490b 	andseq	r4, r3, fp, lsl #18
    1af4:	00160700 	andseq	r0, r6, r0, lsl #14
    1af8:	0b3a0e03 	bleq	e8530c <__Stack_Size+0xe84f0c>
    1afc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b00:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
    1b04:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1b08:	3b0b3a0e 	blcc	2d0348 <__Stack_Size+0x2cff48>
    1b0c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1b10:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b14:	01064001 	tsteq	r6, r1
    1b18:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1b1c:	08030005 	stmdaeq	r3, {r0, r2}
    1b20:	0b3b0b3a 	bleq	ec4810 <__Stack_Size+0xec4410>
    1b24:	06021349 	streq	r1, [r2], -r9, asr #6
    1b28:	340a0000 	strcc	r0, [sl]
    1b2c:	3a080300 	bcc	202734 <__Stack_Size+0x202334>
    1b30:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b34:	00060213 	andeq	r0, r6, r3, lsl r2
    1b38:	00340b00 	eorseq	r0, r4, r0, lsl #22
    1b3c:	0b3a0803 	bleq	e83b50 <__Stack_Size+0xe83750>
    1b40:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b44:	340c0000 	strcc	r0, [ip]
    1b48:	3a0e0300 	bcc	382750 <__Stack_Size+0x382350>
    1b4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b50:	00060213 	andeq	r0, r6, r3, lsl r2
    1b54:	00340d00 	eorseq	r0, r4, r0, lsl #26
    1b58:	0b3a0803 	bleq	e83b6c <__Stack_Size+0xe8376c>
    1b5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b60:	00000a02 	andeq	r0, r0, r2, lsl #20
    1b64:	01110100 	tsteq	r1, r0, lsl #2
    1b68:	0b130e25 	bleq	4c5404 <__Stack_Size+0x4c5004>
    1b6c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1b70:	01120111 	tsteq	r2, r1, lsl r1
    1b74:	00000610 	andeq	r0, r0, r0, lsl r6
    1b78:	0b002402 	bleq	ab88 <__Stack_Size+0xa788>
    1b7c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1b80:	03000008 	movweq	r0, #8	; 0x8
    1b84:	0b0b0024 	bleq	2c1c1c <__Stack_Size+0x2c181c>
    1b88:	0e030b3e 	vmoveq.16	d3[0], r0
    1b8c:	16040000 	strne	r0, [r4], -r0
    1b90:	3a0e0300 	bcc	382798 <__Stack_Size+0x382398>
    1b94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b98:	05000013 	streq	r0, [r0, #-19]
    1b9c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1ba0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1ba4:	00001349 	andeq	r1, r0, r9, asr #6
    1ba8:	0b011706 	bleq	477c8 <__Stack_Size+0x473c8>
    1bac:	3b0b3a0b 	blcc	2d03e0 <__Stack_Size+0x2cffe0>
    1bb0:	0013010b 	andseq	r0, r3, fp, lsl #2
    1bb4:	000d0700 	andeq	r0, sp, r0, lsl #14
    1bb8:	0b3a0e03 	bleq	e853cc <__Stack_Size+0xe84fcc>
    1bbc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1bc0:	01080000 	tsteq	r8, r0
    1bc4:	01134901 	tsteq	r3, r1, lsl #18
    1bc8:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1bcc:	13490021 	movtne	r0, #36897	; 0x9021
    1bd0:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1bd4:	0b00240a 	bleq	ac04 <__Stack_Size+0xa804>
    1bd8:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1bdc:	01130b00 	tsteq	r3, r0, lsl #22
    1be0:	0b3a0b0b 	bleq	e84814 <__Stack_Size+0xe84414>
    1be4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1be8:	0d0c0000 	stceq	0, cr0, [ip]
    1bec:	3a0e0300 	bcc	3827f4 <__Stack_Size+0x3823f4>
    1bf0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bf4:	000a3813 	andeq	r3, sl, r3, lsl r8
    1bf8:	000f0d00 	andeq	r0, pc, r0, lsl #26
    1bfc:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1c00:	0301130e 	movweq	r1, #4878	; 0x130e
    1c04:	3a0b0b0e 	bcc	2c4844 <__Stack_Size+0x2c4444>
    1c08:	010b3b0b 	tsteq	fp, fp, lsl #22
    1c0c:	0f000013 	svceq	0x00000013
    1c10:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1c14:	0b3b0b3a 	bleq	ec4904 <__Stack_Size+0xec4504>
    1c18:	0a381349 	beq	e06944 <__Stack_Size+0xe06544>
    1c1c:	0f100000 	svceq	0x00100000
    1c20:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1c24:	11000013 	tstne	r0, r3, lsl r0
    1c28:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1c2c:	0b3a050b 	bleq	e83060 <__Stack_Size+0xe82c60>
    1c30:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c34:	15120000 	ldrne	r0, [r2]
    1c38:	000c2700 	andeq	r2, ip, r0, lsl #14
    1c3c:	01151300 	tsteq	r5, r0, lsl #6
    1c40:	13490c27 	movtne	r0, #39975	; 0x9c27
    1c44:	00001301 	andeq	r1, r0, r1, lsl #6
    1c48:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    1c4c:	15000013 	strne	r0, [r0, #-19]
    1c50:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1c54:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1c58:	0a381349 	beq	e06984 <__Stack_Size+0xe06584>
    1c5c:	26160000 	ldrcs	r0, [r6], -r0
    1c60:	00134900 	andseq	r4, r3, r0, lsl #18
    1c64:	01131700 	tsteq	r3, r0, lsl #14
    1c68:	0b0b0e03 	bleq	2c547c <__Stack_Size+0x2c507c>
    1c6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1c70:	00001301 	andeq	r1, r0, r1, lsl #6
    1c74:	0b011318 	bleq	468dc <__Stack_Size+0x464dc>
    1c78:	3b0b3a0b 	blcc	2d04ac <__Stack_Size+0x2d00ac>
    1c7c:	00130105 	andseq	r0, r3, r5, lsl #2
    1c80:	01171900 	tsteq	r7, r0, lsl #18
    1c84:	0b3a0b0b 	bleq	e848b8 <__Stack_Size+0xe844b8>
    1c88:	1301053b 	movwne	r0, #5435	; 0x153b
    1c8c:	0d1a0000 	ldceq	0, cr0, [sl]
    1c90:	3a0e0300 	bcc	382898 <__Stack_Size+0x382498>
    1c94:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c98:	1b000013 	blne	1cec <__Stack_Size+0x18ec>
    1c9c:	0c270115 	stfeqs	f0, [r7], #-84
    1ca0:	00001301 	andeq	r1, r0, r1, lsl #6
    1ca4:	0301041c 	movweq	r0, #5148	; 0x141c
    1ca8:	3a0b0b0e 	bcc	2c48e8 <__Stack_Size+0x2c44e8>
    1cac:	010b3b0b 	tsteq	fp, fp, lsl #22
    1cb0:	1d000013 	stcne	0, cr0, [r0, #-76]
    1cb4:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1cb8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1cbc:	3f012e1e 	svccc	0x00012e1e
    1cc0:	3a0e030c 	bcc	3828f8 <__Stack_Size+0x3824f8>
    1cc4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1cc8:	1113490c 	tstne	r3, ip, lsl #18
    1ccc:	40011201 	andmi	r1, r1, r1, lsl #4
    1cd0:	00130106 	andseq	r0, r3, r6, lsl #2
    1cd4:	00051f00 	andeq	r1, r5, r0, lsl #30
    1cd8:	0b3a0e03 	bleq	e854ec <__Stack_Size+0xe850ec>
    1cdc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ce0:	00000602 	andeq	r0, r0, r2, lsl #12
    1ce4:	03000520 	movweq	r0, #1312	; 0x520
    1ce8:	3b0b3a08 	blcc	2d0510 <__Stack_Size+0x2d0110>
    1cec:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1cf0:	21000006 	tstcs	r0, r6
    1cf4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1cf8:	0b3b0b3a 	bleq	ec49e8 <__Stack_Size+0xec45e8>
    1cfc:	00001349 	andeq	r1, r0, r9, asr #6
    1d00:	03003422 	movweq	r3, #1058	; 0x422
    1d04:	3b0b3a08 	blcc	2d052c <__Stack_Size+0x2d012c>
    1d08:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1d0c:	2300000a 	movwcs	r0, #10	; 0xa
    1d10:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d14:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1d18:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1d1c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1d20:	01110100 	tsteq	r1, r0, lsl #2
    1d24:	0b130e25 	bleq	4c55c0 <__Stack_Size+0x4c51c0>
    1d28:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1d2c:	01120111 	tsteq	r2, r1, lsl r1
    1d30:	00000610 	andeq	r0, r0, r0, lsl r6
    1d34:	0b002402 	bleq	ad44 <__Stack_Size+0xa944>
    1d38:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1d3c:	0300000e 	movweq	r0, #14	; 0xe
    1d40:	0b0b0024 	bleq	2c1dd8 <__Stack_Size+0x2c19d8>
    1d44:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1d48:	16040000 	strne	r0, [r4], -r0
    1d4c:	3a0e0300 	bcc	382954 <__Stack_Size+0x382554>
    1d50:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d54:	05000013 	streq	r0, [r0, #-19]
    1d58:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1d5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1d60:	00001349 	andeq	r1, r0, r9, asr #6
    1d64:	0b011706 	bleq	47984 <__Stack_Size+0x47584>
    1d68:	3b0b3a0b 	blcc	2d059c <__Stack_Size+0x2d019c>
    1d6c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1d70:	000d0700 	andeq	r0, sp, r0, lsl #14
    1d74:	0b3a0e03 	bleq	e85588 <__Stack_Size+0xe85188>
    1d78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1d7c:	01080000 	tsteq	r8, r0
    1d80:	01134901 	tsteq	r3, r1, lsl #18
    1d84:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1d88:	13490021 	movtne	r0, #36897	; 0x9021
    1d8c:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1d90:	0b00240a 	bleq	adc0 <__Stack_Size+0xa9c0>
    1d94:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1d98:	01130b00 	tsteq	r3, r0, lsl #22
    1d9c:	0b3a0b0b 	bleq	e849d0 <__Stack_Size+0xe845d0>
    1da0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1da4:	0d0c0000 	stceq	0, cr0, [ip]
    1da8:	3a0e0300 	bcc	3829b0 <__Stack_Size+0x3825b0>
    1dac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1db0:	000a3813 	andeq	r3, sl, r3, lsl r8
    1db4:	000f0d00 	andeq	r0, pc, r0, lsl #26
    1db8:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1dbc:	0301130e 	movweq	r1, #4878	; 0x130e
    1dc0:	3a0b0b0e 	bcc	2c4a00 <__Stack_Size+0x2c4600>
    1dc4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1dc8:	0f000013 	svceq	0x00000013
    1dcc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1dd0:	0b3b0b3a 	bleq	ec4ac0 <__Stack_Size+0xec46c0>
    1dd4:	0a381349 	beq	e06b00 <__Stack_Size+0xe06700>
    1dd8:	0f100000 	svceq	0x00100000
    1ddc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1de0:	11000013 	tstne	r0, r3, lsl r0
    1de4:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1de8:	0b3a050b 	bleq	e8321c <__Stack_Size+0xe82e1c>
    1dec:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1df0:	15120000 	ldrne	r0, [r2]
    1df4:	000c2700 	andeq	r2, ip, r0, lsl #14
    1df8:	01151300 	tsteq	r5, r0, lsl #6
    1dfc:	13490c27 	movtne	r0, #39975	; 0x9c27
    1e00:	00001301 	andeq	r1, r0, r1, lsl #6
    1e04:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    1e08:	15000013 	strne	r0, [r0, #-19]
    1e0c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1e10:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1e14:	0a381349 	beq	e06b40 <__Stack_Size+0xe06740>
    1e18:	26160000 	ldrcs	r0, [r6], -r0
    1e1c:	00134900 	andseq	r4, r3, r0, lsl #18
    1e20:	01131700 	tsteq	r3, r0, lsl #14
    1e24:	0b0b0e03 	bleq	2c5638 <__Stack_Size+0x2c5238>
    1e28:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1e2c:	00001301 	andeq	r1, r0, r1, lsl #6
    1e30:	0b011318 	bleq	46a98 <__Stack_Size+0x46698>
    1e34:	3b0b3a0b 	blcc	2d0668 <__Stack_Size+0x2d0268>
    1e38:	00130105 	andseq	r0, r3, r5, lsl #2
    1e3c:	01171900 	tsteq	r7, r0, lsl #18
    1e40:	0b3a0b0b 	bleq	e84a74 <__Stack_Size+0xe84674>
    1e44:	1301053b 	movwne	r0, #5435	; 0x153b
    1e48:	0d1a0000 	ldceq	0, cr0, [sl]
    1e4c:	3a0e0300 	bcc	382a54 <__Stack_Size+0x382654>
    1e50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e54:	1b000013 	blne	1ea8 <__Stack_Size+0x1aa8>
    1e58:	0c270115 	stfeqs	f0, [r7], #-84
    1e5c:	00001301 	andeq	r1, r0, r1, lsl #6
    1e60:	3f012e1c 	svccc	0x00012e1c
    1e64:	3a0e030c 	bcc	382a9c <__Stack_Size+0x38269c>
    1e68:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1e6c:	1201110c 	andne	r1, r1, #3	; 0x3
    1e70:	01064001 	tsteq	r6, r1
    1e74:	1d000013 	stcne	0, cr0, [r0, #-76]
    1e78:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1e7c:	0b3b0b3a 	bleq	ec4b6c <__Stack_Size+0xec476c>
    1e80:	06021349 	streq	r1, [r2], -r9, asr #6
    1e84:	051e0000 	ldreq	r0, [lr]
    1e88:	3a080300 	bcc	202a90 <__Stack_Size+0x202690>
    1e8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e90:	00060213 	andeq	r0, r6, r3, lsl r2
    1e94:	00341f00 	eorseq	r1, r4, r0, lsl #30
    1e98:	0b3a0803 	bleq	e83eac <__Stack_Size+0xe83aac>
    1e9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ea0:	00000a02 	andeq	r0, r0, r2, lsl #20
    1ea4:	03003420 	movweq	r3, #1056	; 0x420
    1ea8:	3b0b3a0e 	blcc	2d06e8 <__Stack_Size+0x2d02e8>
    1eac:	0013490b 	andseq	r4, r3, fp, lsl #18
    1eb0:	00342100 	eorseq	r2, r4, r0, lsl #2
    1eb4:	0b3a0803 	bleq	e83ec8 <__Stack_Size+0xe83ac8>
    1eb8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ebc:	34220000 	strtcc	r0, [r2]
    1ec0:	3a080300 	bcc	202ac8 <__Stack_Size+0x2026c8>
    1ec4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ec8:	00060213 	andeq	r0, r6, r3, lsl r2
    1ecc:	000a2300 	andeq	r2, sl, r0, lsl #6
    1ed0:	0b3a0e03 	bleq	e856e4 <__Stack_Size+0xe852e4>
    1ed4:	00000b3b 	andeq	r0, r0, fp, lsr fp
    1ed8:	55010b24 	strpl	r0, [r1, #-2852]
    1edc:	25000006 	strcs	r0, [r0, #-6]
    1ee0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1ee4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1ee8:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1eec:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1ef0:	00110100 	andseq	r0, r1, r0, lsl #2
    1ef4:	06550610 	undefined
    1ef8:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    1efc:	05130825 	ldreq	r0, [r3, #-2085]
    1f00:	Address 0x00001f00 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	ba010100 	blt	404e8 <__Stack_Size+0x400e8>
      e4:	02000000 	andeq	r0, r0, #0	; 0x0
      e8:	00007b00 	andeq	r7, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	50410100 	subpl	r0, r1, r0, lsl #2
     100:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     104:	74730063 	ldrbtvc	r0, [r3], #-99
     108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     10c:	5f783031 	svcpl	0x00783031
     110:	2f62696c 	svccs	0x0062696c
     114:	00636e69 	rsbeq	r6, r3, r9, ror #28
     118:	2f505041 	svccs	0x00505041
     11c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     120:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     124:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     128:	73000001 	movwvc	r0, #1	; 0x1
     12c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     134:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     138:	00682e65 	rsbeq	r2, r8, r5, ror #28
     13c:	73000002 	movwvc	r0, #2	; 0x2
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     14c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     150:	43500000 	cmpmi	r0, #0	; 0x0
     154:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     158:	0300682e 	movweq	r6, #2094	; 0x82e
     15c:	58440000 	stmdapl	r4, {}^
     160:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     164:	00000003 	andeq	r0, r0, r3
     168:	34020500 	strcc	r0, [r2], #-1280
     16c:	03080031 	movweq	r0, #32817	; 0x8031
     170:	13010183 	movwne	r0, #4483	; 0x1183
     174:	73033d3d 	movwvc	r3, #15677	; 0x3d3d
     178:	3d76214a 	ldfcce	f2, [r6, #-296]!
     17c:	7fa80368 	svcvc	0x00a80368
     180:	3131223c 	teqcc	r1, ip, lsr r2
     184:	5a3e3030 	bpl	f8c24c <__Stack_Size+0xf8be4c>
     188:	24333d30 	ldrtcs	r3, [r3], #-3376
     18c:	27207703 	strcs	r7, [r0, -r3, lsl #14]!
     190:	3e223e1e 	mcrcc	14, 1, r3, cr2, cr14, {0}
     194:	305a3e5a 	subscc	r3, sl, sl, asr lr
     198:	5c3e243a 	cfldrspl	mvf2, [lr], #-232
     19c:	0100083d 	tsteq	r0, sp, lsr r8
     1a0:	00015601 	andeq	r5, r1, r1, lsl #12
     1a4:	2d000200 	sfmcs	f0, 4, [r0]
     1a8:	02000000 	andeq	r0, r0, #0	; 0x0
     1ac:	0d0efb01 	vstreq	d15, [lr, #-4]
     1b0:	01010100 	tsteq	r1, r0, lsl #2
     1b4:	00000001 	andeq	r0, r0, r1
     1b8:	01000001 	tsteq	r0, r1
     1bc:	2f505041 	svccs	0x00505041
     1c0:	00637273 	rsbeq	r7, r3, r3, ror r2
     1c4:	6d747300 	ldclvs	3, cr7, [r4]
     1c8:	31663233 	cmncc	r6, r3, lsr r2
     1cc:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^
     1d0:	00632e74 	rsbeq	r2, r3, r4, ror lr
     1d4:	00000001 	andeq	r0, r0, r1
     1d8:	14020500 	strne	r0, [r2], #-1280
     1dc:	03080032 	movweq	r0, #32818	; 0x8032
     1e0:	03130124 	tsteq	r3, #9	; 0x9
     1e4:	0f032e0a 	svceq	0x00032e0a
     1e8:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     1ec:	032e0f03 	teqeq	lr, #12	; 0xc
     1f0:	03132e0f 	tsteq	r3, #240	; 0xf0
     1f4:	03132e0a 	tsteq	r3, #160	; 0xa0
     1f8:	03132e0a 	tsteq	r3, #160	; 0xa0
     1fc:	03132e16 	tsteq	r3, #352	; 0x160
     200:	03132e0a 	tsteq	r3, #160	; 0xa0
     204:	03132e0a 	tsteq	r3, #160	; 0xa0
     208:	03132e0a 	tsteq	r3, #160	; 0xa0
     20c:	03132e0a 	tsteq	r3, #160	; 0xa0
     210:	03132e0a 	tsteq	r3, #160	; 0xa0
     214:	03132e0a 	tsteq	r3, #160	; 0xa0
     218:	03132e0a 	tsteq	r3, #160	; 0xa0
     21c:	03132e0a 	tsteq	r3, #160	; 0xa0
     220:	03132e0a 	tsteq	r3, #160	; 0xa0
     224:	03132e0a 	tsteq	r3, #160	; 0xa0
     228:	03132e0a 	tsteq	r3, #160	; 0xa0
     22c:	03132e0a 	tsteq	r3, #160	; 0xa0
     230:	03132e0a 	tsteq	r3, #160	; 0xa0
     234:	03132e0a 	tsteq	r3, #160	; 0xa0
     238:	03132e0a 	tsteq	r3, #160	; 0xa0
     23c:	03132e0a 	tsteq	r3, #160	; 0xa0
     240:	03132e0a 	tsteq	r3, #160	; 0xa0
     244:	03132e0b 	tsteq	r3, #176	; 0xb0
     248:	03132e0b 	tsteq	r3, #176	; 0xb0
     24c:	03132e0b 	tsteq	r3, #176	; 0xb0
     250:	03132e0a 	tsteq	r3, #160	; 0xa0
     254:	03132e0a 	tsteq	r3, #160	; 0xa0
     258:	03132e0a 	tsteq	r3, #160	; 0xa0
     25c:	03132e0a 	tsteq	r3, #160	; 0xa0
     260:	03132e0b 	tsteq	r3, #176	; 0xb0
     264:	03132e0b 	tsteq	r3, #176	; 0xb0
     268:	03132e0a 	tsteq	r3, #160	; 0xa0
     26c:	03132e16 	tsteq	r3, #352	; 0x160
     270:	03132e0a 	tsteq	r3, #160	; 0xa0
     274:	03132e0a 	tsteq	r3, #160	; 0xa0
     278:	03132e0a 	tsteq	r3, #160	; 0xa0
     27c:	03132e0a 	tsteq	r3, #160	; 0xa0
     280:	03132e0a 	tsteq	r3, #160	; 0xa0
     284:	03132e0a 	tsteq	r3, #160	; 0xa0
     288:	03132e0a 	tsteq	r3, #160	; 0xa0
     28c:	03132e17 	tsteq	r3, #368	; 0x170
     290:	03132e16 	tsteq	r3, #352	; 0x160
     294:	03132e0a 	tsteq	r3, #160	; 0xa0
     298:	03132e0a 	tsteq	r3, #160	; 0xa0
     29c:	03132e0a 	tsteq	r3, #160	; 0xa0
     2a0:	03132e0b 	tsteq	r3, #176	; 0xb0
     2a4:	03132e0b 	tsteq	r3, #176	; 0xb0
     2a8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2ac:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2bc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2cc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2dc:	03132e0b 	tsteq	r3, #176	; 0xb0
     2e0:	2f2e7e9f 	svccs	0x002e7e9f
     2e4:	2e66032f 	cdpcs	3, 6, cr0, cr6, cr15, {1}
     2e8:	99032f30 	stmdbls	r3, {r4, r5, r8, r9, sl, fp, sp}
     2ec:	2f2f2e7f 	svccs	0x002f2e7f
     2f0:	2e7db903 	cdpcs	9, 7, cr11, cr13, cr3, {0}
     2f4:	02022f2f 	andeq	r2, r2, #188	; 0xbc
     2f8:	06010100 	streq	r0, [r1], -r0, lsl #2
     2fc:	02000001 	andeq	r0, r0, #1	; 0x1
     300:	00008a00 	andeq	r8, r0, r0, lsl #20
     304:	fb010200 	blx	40b0e <__Stack_Size+0x4070e>
     308:	01000d0e 	tsteq	r0, lr, lsl #26
     30c:	00010101 	andeq	r0, r1, r1, lsl #2
     310:	00010000 	andeq	r0, r1, r0
     314:	50410100 	subpl	r0, r1, r0, lsl #2
     318:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     31c:	74730063 	ldrbtvc	r0, [r3], #-99
     320:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     324:	5f783031 	svcpl	0x00783031
     328:	2f62696c 	svccs	0x0062696c
     32c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     330:	73797300 	cmnvc	r9, #0	; 0x0
     334:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     338:	00632e74 	rsbeq	r2, r3, r4, ror lr
     33c:	73000001 	movwvc	r0, #1	; 0x1
     340:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     344:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     348:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     34c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     350:	73000002 	movwvc	r0, #2	; 0x2
     354:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     358:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     35c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     360:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     364:	74730000 	ldrbtvc	r0, [r3]
     368:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     36c:	5f783031 	svcpl	0x00783031
     370:	6f697067 	svcvs	0x00697067
     374:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     378:	74730000 	ldrbtvc	r0, [r3]
     37c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     380:	5f783031 	svcpl	0x00783031
     384:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     388:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     38c:	00000000 	andeq	r0, r0, r0
     390:	33480205 	movtcc	r0, #33285	; 0x8205
     394:	a9030800 	stmdbge	r3, {fp}
     398:	59130101 	ldmdbpl	r3, {r0, r8}
     39c:	3d3d3e3d 	ldccc	14, cr3, [sp, #-244]!
     3a0:	6d033e3d 	stcvs	14, cr3, [r3, #-244]
     3a4:	221e2220 	andscs	r2, lr, #2	; 0x2
     3a8:	5e033d31 	mcrpl	13, 0, r3, cr3, cr1, {1}
     3ac:	0326302e 	teqeq	r6, #46	; 0x2e
     3b0:	4b3f207a 	blmi	fc85a0 <__Stack_Size+0xfc81a0>
     3b4:	2d2d2121 	stfcss	f2, [sp, #-132]!
     3b8:	1f4c3030 	svcne	0x004c3030
     3bc:	302f1f21 	eorcc	r1, pc, r1, lsr #30
     3c0:	1f211f4d 	svcne	0x00211f4d
     3c4:	4b30302d 	blmi	c0c480 <__Stack_Size+0xc0c080>
     3c8:	034b4b4c 	movteq	r4, #47948	; 0xbb4c
     3cc:	03287443 	teqeq	r8, #1124073472	; 0x43000000
     3d0:	03282e78 	teqeq	r8, #1920	; 0x780
     3d4:	79034a0b 	stmdbvc	r3, {r0, r1, r3, r9, fp, lr}
     3d8:	231f4e20 	tstcs	pc, #512	; 0x200
     3dc:	2f2f1c21 	svccs	0x002f1c21
     3e0:	24312f2f 	ldrtcs	r2, [r1], #-3887
     3e4:	2f2f2f1c 	svccs	0x002f2f1c
     3e8:	a2032f2f 	andge	r2, r3, #188	; 0xbc
     3ec:	31313c7f 	teqcc	r1, pc, ror ip
     3f0:	3f31304d 	svccc	0x0031304d
     3f4:	4d3f3f3f 	ldcmi	15, cr3, [pc, #-252]!
     3f8:	3f5d3f69 	svccc	0x005d3f69
     3fc:	3d4c5b52 	vstrcc	d21, [ip, #-328]
     400:	01000502 	tsteq	r0, r2, lsl #10
     404:	0000d401 	andeq	sp, r0, r1, lsl #8
     408:	75000200 	strvc	r0, [r0, #-512]
     40c:	02000000 	andeq	r0, r0, #0	; 0x0
     410:	0d0efb01 	vstreq	d15, [lr, #-4]
     414:	01010100 	tsteq	r1, r0, lsl #2
     418:	00000001 	andeq	r0, r0, r1
     41c:	01000001 	tsteq	r0, r1
     420:	2f505041 	svccs	0x00505041
     424:	00637273 	rsbeq	r7, r3, r3, ror r2
     428:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     42c:	30316632 	eorscc	r6, r1, r2, lsr r6
     430:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     434:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     438:	50000063 	andpl	r0, r0, r3, rrx
     43c:	6f435f43 	svcvs	0x00435f43
     440:	00632e6d 	rsbeq	r2, r3, sp, ror #28
     444:	73000001 	movwvc	r0, #1	; 0x1
     448:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     44c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     450:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     454:	00682e65 	rsbeq	r2, r8, r5, ror #28
     458:	73000002 	movwvc	r0, #2	; 0x2
     45c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     460:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     464:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     468:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     46c:	74730000 	ldrbtvc	r0, [r3]
     470:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     474:	5f783031 	svcpl	0x00783031
     478:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     47c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     480:	00000002 	andeq	r0, r0, r2
     484:	ec020500 	cfstr32	mvfx0, [r2], {0}
     488:	03080034 	movweq	r0, #32820	; 0x8034
     48c:	210100f1 	strdcs	r0, [r1, -r1]
     490:	03408368 	movteq	r8, #872	; 0x368
     494:	22209e69 	eorcs	r9, r0, #1680	; 0x690
     498:	4c4d303e 	mcrrmi	0, 3, r3, sp, cr14
     49c:	4a6f033d 	bmi	1bc1198 <__Stack_Size+0x1bc0d98>
     4a0:	3d214921 	stccc	9, cr4, [r1, #-132]!
     4a4:	213c7803 	teqcs	ip, r3, lsl #16
     4a8:	673d211f 	undefined
     4ac:	204a7403 	subcs	r7, sl, r3, lsl #8
     4b0:	03403a4e 	movteq	r3, #2638	; 0xa4e
     4b4:	303c2075 	eorscc	r2, ip, r5, ror r0
     4b8:	4d034c2d 	stcmi	12, cr4, [r3, #-180]
     4bc:	1c242e3c 	stcne	14, cr2, [r4], #-240
     4c0:	2f4b3224 	svccs	0x004b3224
     4c4:	78032f2f 	stmdavc	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     4c8:	3125232e 	teqcc	r5, lr, lsr #6
     4cc:	4d3e3d22 	ldcmi	13, cr3, [lr, #-136]!
     4d0:	3d30316a 	ldfccs	f3, [r0, #-424]!
     4d4:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248
     4d8:	01000602 	tsteq	r0, r2, lsl #12
     4dc:	0000fb01 	andeq	pc, r0, r1, lsl #22
     4e0:	72000200 	andvc	r0, r0, #0	; 0x0
     4e4:	02000000 	andeq	r0, r0, #0	; 0x0
     4e8:	0d0efb01 	vstreq	d15, [lr, #-4]
     4ec:	01010100 	tsteq	r1, r0, lsl #2
     4f0:	00000001 	andeq	r0, r0, r1
     4f4:	01000001 	tsteq	r0, r1
     4f8:	2f505041 	svccs	0x00505041
     4fc:	00637273 	rsbeq	r7, r3, r3, ror r2
     500:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     504:	30316632 	eorscc	r6, r1, r2, lsr r6
     508:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     50c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     510:	44000063 	strmi	r0, [r0], #-99
     514:	632e4c58 	teqvs	lr, #22528	; 0x5800
     518:	00000100 	andeq	r0, r0, r0, lsl #2
     51c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     520:	30316632 	eorscc	r6, r1, r2, lsr r6
     524:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     528:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     52c:	00000200 	andeq	r0, r0, r0, lsl #4
     530:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     534:	30316632 	eorscc	r6, r1, r2, lsr r6
     538:	616d5f78 	smcvs	54776
     53c:	00682e70 	rsbeq	r2, r8, r0, ror lr
     540:	73000002 	movwvc	r0, #2	; 0x2
     544:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     548:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     54c:	6173755f 	cmnvs	r3, pc, asr r5
     550:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     554:	00000200 	andeq	r0, r0, r0, lsl #4
     558:	02050000 	andeq	r0, r5, #0	; 0x0
     55c:	08003648 	stmdaeq	r0, {r3, r6, r9, sl, ip, sp}
     560:	0101b703 	tsteq	r1, r3, lsl #14
     564:	283f242e 	ldmdacs	pc!, {r1, r2, r3, r5, sl, sp}
     568:	4b207903 	blmi	81e97c <__Stack_Size+0x81e57c>
     56c:	1d322f2f 	ldcne	15, cr2, [r2, #-188]!
     570:	4d3e2f4d 	ldcmi	15, cr2, [lr, #-308]!
     574:	2e6b036a 	cdpcs	3, 6, cr0, cr11, cr10, {3}
     578:	30201503 	eorcc	r1, r0, r3, lsl #10
     57c:	587ed503 	ldmdapl	lr!, {r0, r1, r8, sl, ip, lr, pc}^
     580:	82032f2f 	andhi	r2, r3, #188	; 0xbc
     584:	1f212e01 	svcne	0x00212e01
     588:	3e835a21 	fdivscc	s10, s6, s3
     58c:	907fb203 	rsbsls	fp, pc, r3, lsl #4
     590:	41221e22 	teqmi	r2, r2, lsr #28
     594:	6a4b4e1c 	bvs	12d3e0c <__Stack_Size+0x12d3a0c>
     598:	245f4c4b 	ldrbcs	r4, [pc], #3147	; 5a0 <__Stack_Size+0x1a0>
     59c:	3130244b 	teqcc	r0, fp, asr #8
     5a0:	26207903 	strtcs	r7, [r0], -r3, lsl #18
     5a4:	03207303 	teqeq	r0, #201326592	; 0xc000000
     5a8:	5a25200e 	bpl	9485e8 <__Stack_Size+0x9481e8>
     5ac:	1d506b56 	vldrne	d22, [r0, #-344]
     5b0:	3356323f 	cmpcc	r6, #-268435453	; 0xf0000003
     5b4:	033c0a03 	teqeq	ip, #12288	; 0x3000
     5b8:	23747f87 	cmncs	r4, #540	; 0x21c
     5bc:	29443467 	stmdbcs	r4, {r0, r1, r2, r5, r6, sl, ip, sp}^
     5c0:	03301e26 	teqeq	r0, #608	; 0x260
     5c4:	34272e6d 	strtcc	r2, [r7], #-3693
     5c8:	5a2e0a03 	bpl	b82ddc <__Stack_Size+0xb829dc>
     5cc:	1d425d56 	stclne	13, cr5, [r2, #-344]
     5d0:	41563231 	cmpmi	r6, r1, lsr r2
     5d4:	024f1e30 	subeq	r1, pc, #768	; 0x300
     5d8:	01010007 	tsteq	r1, r7
     5dc:	000000a1 	andeq	r0, r0, r1, lsr #1
     5e0:	00530002 	subseq	r0, r3, r2
     5e4:	01020000 	tsteq	r2, r0
     5e8:	000d0efb 	strdeq	r0, [sp], -fp
     5ec:	01010101 	tsteq	r1, r1, lsl #2
     5f0:	01000000 	tsteq	r0, r0
     5f4:	41010000 	tstmi	r1, r0
     5f8:	732f5050 	teqvc	pc, #80	; 0x50
     5fc:	73006372 	movwvc	r6, #882	; 0x372
     600:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     604:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     608:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     60c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     610:	6f4d0000 	svcvs	0x004d0000
     614:	43726f74 	cmnmi	r2, #464	; 0x1d0
     618:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     61c:	632e6c6f 	teqvs	lr, #28416	; 0x6f00
     620:	00000100 	andeq	r0, r0, r0, lsl #2
     624:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     628:	30316632 	eorscc	r6, r1, r2, lsr r6
     62c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     630:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     634:	00000200 	andeq	r0, r0, r0, lsl #4
     638:	02050000 	andeq	r0, r5, #0	; 0x0
     63c:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
     640:	0100ce03 	tsteq	r0, r3, lsl #28
     644:	2e6e0316 	mcrcs	3, 3, r0, cr14, cr6, {0}
     648:	20780328 	rsbscs	r0, r8, r8, lsr #6
     64c:	20780336 	rsbscs	r0, r8, r6, lsr r3
     650:	03766744 	cmneq	r6, #17825792	; 0x1100000
     654:	227a3c67 	rsbscs	r3, sl, #26368	; 0x6700
     658:	032f221e 	teqeq	pc, #-536870911	; 0xe0000001
     65c:	09033c77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp}
     660:	5a2f1f20 	bpl	bc82e8 <__Stack_Size+0xbc7ee8>
     664:	204a6603 	subcs	r6, sl, r3, lsl #12
     668:	221f216e 	andscs	r2, pc, #-2147483621	; 0x8000001b
     66c:	2f1f2f2d 	svccs	0x001f2f2d
     670:	4a65035a 	bmi	19413e0 <__Stack_Size+0x1940fe0>
     674:	1f2f6e20 	svcne	0x002f6e20
     678:	594b2121 	stmdbpl	fp, {r0, r5, r8, sp}^
     67c:	01000302 	tsteq	r0, r2, lsl #6
     680:	00021f01 	andeq	r1, r2, r1, lsl #30
     684:	88000200 	stmdahi	r0, {r9}
     688:	02000000 	andeq	r0, r0, #0	; 0x0
     68c:	0d0efb01 	vstreq	d15, [lr, #-4]
     690:	01010100 	tsteq	r1, r0, lsl #2
     694:	00000001 	andeq	r0, r0, r1
     698:	01000001 	tsteq	r0, r1
     69c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     6a0:	30316632 	eorscc	r6, r1, r2, lsr r6
     6a4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     6a8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     6ac:	74730063 	ldrbtvc	r0, [r3], #-99
     6b0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6b4:	5f783031 	svcpl	0x00783031
     6b8:	2f62696c 	svccs	0x0062696c
     6bc:	00636e69 	rsbeq	r6, r3, r9, ror #28
     6c0:	6d747300 	ldclvs	3, cr7, [r4]
     6c4:	31663233 	cmncc	r6, r3, lsr r2
     6c8:	665f7830 	undefined
     6cc:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     6d0:	0100632e 	tsteq	r0, lr, lsr #6
     6d4:	74730000 	ldrbtvc	r0, [r3]
     6d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6dc:	5f783031 	svcpl	0x00783031
     6e0:	65707974 	ldrbvs	r7, [r0, #-2420]!
     6e4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     6e8:	74730000 	ldrbtvc	r0, [r3]
     6ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6f0:	5f783031 	svcpl	0x00783031
     6f4:	2e70616d 	rpwcssz	f6, f0, #5.0
     6f8:	00020068 	andeq	r0, r2, r8, rrx
     6fc:	6d747300 	ldclvs	3, cr7, [r4]
     700:	31663233 	cmncc	r6, r3, lsr r2
     704:	665f7830 	undefined
     708:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     70c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     710:	00000000 	andeq	r0, r0, r0
     714:	39000205 	stmdbcc	r0, {r0, r2, r9}
     718:	d6030800 	strle	r0, [r3], -r0, lsl #16
     71c:	59170100 	ldmdbpl	r7, {r8}
     720:	4a0d033d 	bmi	34141c <__Stack_Size+0x34101c>
     724:	033d5917 	teqeq	sp, #376832	; 0x5c000
     728:	59174a0d 	ldmdbpl	r7, {r0, r2, r3, r9, fp, lr}
     72c:	4a0b033d 	bmi	2c1428 <__Stack_Size+0x2c1028>
     730:	033d3d14 	teqeq	sp, #1280	; 0x500
     734:	5914660a 	ldmdbpl	r4, {r1, r3, r9, sl, sp, lr}
     738:	3c03f503 	cfstr32cc	mvfx15, [r3], {3}
     73c:	0a033d14 	beq	cfb94 <__Stack_Size+0xcf794>
     740:	032f143c 	teqeq	pc, #1006632960	; 0x3c000000
     744:	03154a0b 	tsteq	r5, #45056	; 0xb000
     748:	0a035809 	beq	d6774 <__Stack_Size+0xd6374>
     74c:	0a03153c 	beq	c5c44 <__Stack_Size+0xc5844>
     750:	3c0e0358 	stccc	3, cr0, [lr], {88}
     754:	5a5d2317 	bpl	17493b8 <__Stack_Size+0x1748fb8>
     758:	183c1003 	ldmdane	ip!, {r0, r1, ip}
     75c:	580b0330 	stmdapl	fp, {r4, r5, r8, r9}
     760:	03660b03 	cmneq	r6, #3072	; 0xc00
     764:	2f173c0f 	svccs	0x00173c0f
     768:	154a0b03 	strbne	r0, [sl, #-2819]
     76c:	0c036c7a 	stceq	12, cr6, [r3], {122}
     770:	3c0c0366 	stccc	3, cr0, [ip], {102}
     774:	03205c03 	teqeq	r0, #768	; 0x300
     778:	5c032024 	stcpl	0, cr2, [r3], {36}
     77c:	20240320 	eorcs	r0, r4, r0, lsr #6
     780:	5e205c03 	cdppl	12, 2, cr5, cr0, cr3, {0}
     784:	7438036c 	ldrtvc	r0, [r8], #-876
     788:	7fba0322 	svcvc	0x00ba0322
     78c:	036c6c90 	cmneq	ip, #36864	; 0x9000
     790:	51036623 	tstpl	r3, r3, lsr #12
     794:	00c4032e 	sbceq	r0, r4, lr, lsr #6
     798:	65032220 	strvs	r2, [r3, #-544]
     79c:	0343a52e 	movteq	sl, #13614	; 0x352e
     7a0:	034a7def 	movteq	r7, #44527	; 0xadef
     7a4:	77032009 	strvc	r2, [r3, -r9]
     7a8:	2009032e 	andcs	r0, r9, lr, lsr #6
     7ac:	2e760321 	cdpcs	3, 7, cr0, cr6, cr1, {1}
     7b0:	23200a03 	teqcs	r0, #12288	; 0x3000
     7b4:	03207303 	teqeq	r0, #201326592	; 0xc000000
     7b8:	31302e0d 	teqcc	r0, sp, lsl #28
     7bc:	773e1e22 	ldrvc	r1, [lr, -r2, lsr #28]!
     7c0:	036b233e 	cmneq	fp, #-134217728	; 0xf8000000
     7c4:	42827f8e 	addmi	r7, r2, #568	; 0x238
     7c8:	0335314c 	teqeq	r5, #19	; 0x13
     7cc:	3e212e79 	mcrcc	14, 1, r2, cr1, cr9, {3}
     7d0:	4d3d1c24 	ldcmi	12, cr1, [sp, #-144]!
     7d4:	4c693130 	stfmie	f3, [r9], #-192
     7d8:	4c4e4e22 	mcrrmi	14, 2, r4, lr, cr2
     7dc:	6c238731 	stcvs	7, cr8, [r3], #-196
     7e0:	827ef803 	rsbshi	pc, lr, #196608	; 0x30000
     7e4:	200f0320 	andcs	r0, pc, r0, lsr #6
     7e8:	7403313e 	strvc	r3, [r3], #-318
     7ec:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
     7f0:	73033d21 	movwvc	r3, #15649	; 0x3d21
     7f4:	200d0320 	andcs	r0, sp, r0, lsr #6
     7f8:	22221e30 	eorcs	r1, r2, #768	; 0x300
     7fc:	03231d23 	teqeq	r3, #2240	; 0x8c0
     800:	15032e6d 	strne	r2, [r3, #-3693]
     804:	1d23a03c 	stcne	0, cr10, [r3, #-240]!
     808:	2e670323 	cdpcs	3, 6, cr0, cr7, cr3, {1}
     80c:	a03c1c03 	eorsge	r1, ip, r3, lsl #24
     810:	03231d23 	teqeq	r3, #2240	; 0x8c0
     814:	23032e60 	movwcs	r2, #15968	; 0x3e60
     818:	1d23a020 	stcne	0, cr10, [r3, #-128]!
     81c:	87233123 	strhi	r3, [r3, -r3, lsr #2]!
     820:	827f9003 	rsbshi	r9, pc, #3	; 0x3
     824:	7a032620 	bvc	ca0ac <__Stack_Size+0xc9cac>
     828:	31302620 	teqcc	r0, r0, lsr #12
     82c:	20780336 	rsbscs	r0, r8, r6, lsr r3
     830:	234b3f21 	movtcs	r3, #48929	; 0xbf21
     834:	036b2330 	cmneq	fp, #-1073741824	; 0xc0000000
     838:	20587fbb 	ldrhcs	r7, [r8], #-251
     83c:	20790327 	rsbscs	r0, r9, r7, lsr #6
     840:	24313027 	ldrtcs	r3, [r1], #-39
     844:	30224c1c 	eorcc	r4, r2, ip, lsl ip
     848:	ab036b23 	blge	db4dc <__Stack_Size+0xdb0dc>
     84c:	27204a7f 	undefined
     850:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     854:	1b253230 	blne	94d11c <__Stack_Size+0x94cd1c>
     858:	3230314c 	eorscc	r3, r0, #19	; 0x13
     85c:	3c0a0331 	stccc	3, cr0, [sl], {49}
     860:	93036c23 	movwls	r6, #15395	; 0x3c23
     864:	4c244a7f 	stcmi	10, cr4, [r4], #-508
     868:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
     86c:	243f212e 	ldrtcs	r2, [pc], #302	; 874 <__Stack_Size+0x474>
     870:	304d3d1c 	subcc	r3, sp, ip, lsl sp
     874:	2b236931 	blcs	8dad40 <__Stack_Size+0x8da940>
     878:	231d233f 	tstcs	sp, #-67108864	; 0xfc000000
     87c:	232e0a03 	teqcs	lr, #12288	; 0x3000
     880:	7fab036c 	svcvc	0x00ab036c
     884:	314c2482 	smlalbbcc	r2, ip, r2, r4
     888:	3f2b234b 	svccc	0x002b234b
     88c:	036b233e 	cmneq	fp, #-134217728	; 0xf8000000
     890:	4c433c42 	mcrrmi	12, 4, r3, r3, cr2
     894:	25292531 	strcs	r2, [r9, #-1329]!
     898:	4d213d1b 	stcmi	13, cr3, [r1, #-108]!
     89c:	026b2330 	rsbeq	r2, fp, #-1073741824	; 0xc0000000
     8a0:	01010005 	tsteq	r1, r5
     8a4:	00000174 	andeq	r0, r0, r4, ror r1
     8a8:	00860002 	addeq	r0, r6, r2
     8ac:	01020000 	tsteq	r2, r0
     8b0:	000d0efb 	strdeq	r0, [sp], -fp
     8b4:	01010101 	tsteq	r1, r1, lsl #2
     8b8:	01000000 	tsteq	r0, r0
     8bc:	73010000 	movwvc	r0, #4096	; 0x1000
     8c0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     8c4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     8c8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     8cc:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     8d0:	6d747300 	ldclvs	3, cr7, [r4]
     8d4:	31663233 	cmncc	r6, r3, lsr r2
     8d8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     8dc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     8e0:	0000636e 	andeq	r6, r0, lr, ror #6
     8e4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     8e8:	30316632 	eorscc	r6, r1, r2, lsr r6
     8ec:	70675f78 	rsbvc	r5, r7, r8, ror pc
     8f0:	632e6f69 	teqvs	lr, #420	; 0x1a4
     8f4:	00000100 	andeq	r0, r0, r0, lsl #2
     8f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     8fc:	30316632 	eorscc	r6, r1, r2, lsr r6
     900:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     904:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     908:	00000200 	andeq	r0, r0, r0, lsl #4
     90c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     910:	30316632 	eorscc	r6, r1, r2, lsr r6
     914:	616d5f78 	smcvs	54776
     918:	00682e70 	rsbeq	r2, r8, r0, ror lr
     91c:	73000002 	movwvc	r0, #2	; 0x2
     920:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     924:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     928:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     92c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     930:	00000002 	andeq	r0, r0, r2
     934:	28020500 	stmdacs	r2, {r8, sl}
     938:	0308003e 	movweq	r0, #32830	; 0x803e
     93c:	030100fc 	movweq	r0, #4348	; 0x10fc
     940:	0c03200a 	stceq	0, cr2, [r3], {10}
     944:	20760320 	rsbscs	r0, r6, r0, lsr #6
     948:	2e790333 	mrccs	3, 3, r0, cr9, cr3, {1}
     94c:	6a033335 	bvs	cd628 <__Stack_Size+0xcd228>
     950:	2016032e 	andscs	r0, r6, lr, lsr #6
     954:	303e3222 	eorscc	r3, lr, r2, lsr #4
     958:	2b312132 	blcs	c48e28 <__Stack_Size+0xc48a28>
     95c:	7a032331 	bvc	c9628 <__Stack_Size+0xc9228>
     960:	273a2820 	ldrcs	r2, [sl, -r0, lsr #16]!
     964:	3c660322 	stclcc	3, cr0, [r6], #-136
     968:	253c1f03 	ldrcs	r1, [ip, #-3843]!
     96c:	2f5a3130 	svccs	0x005a3130
     970:	2b312132 	blcs	c48e40 <__Stack_Size+0xc48a40>
     974:	7a032331 	bvc	c9640 <__Stack_Size+0xc9240>
     978:	253a2820 	ldrcs	r2, [sl, #-2080]!
     97c:	3c690322 	stclcc	3, cr0, [r9], #-136
     980:	223c1b03 	eorscs	r1, ip, #3072	; 0xc00
     984:	143c0b03 	ldrtne	r0, [ip], #-2819
     988:	032f2f3d 	teqeq	pc, #244	; 0xf4
     98c:	0319200c 	tsteq	r9, #12	; 0xc
     990:	0a035809 	beq	d69bc <__Stack_Size+0xd65bc>
     994:	032f1620 	teqeq	pc, #33554432	; 0x2000000
     998:	03192e0c 	tsteq	r9, #192	; 0xc0
     99c:	0a035809 	beq	d69c8 <__Stack_Size+0xd65c8>
     9a0:	032f1620 	teqeq	pc, #33554432	; 0x2000000
     9a4:	21172e0d 	tstcs	r7, sp, lsl #28
     9a8:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
     9ac:	20100321 	andscs	r0, r0, r1, lsr #6
     9b0:	22322218 	eorscs	r2, r2, #-2147483647	; 0x80000001
     9b4:	162e0c03 	strtne	r0, [lr], -r3, lsl #24
     9b8:	200d0321 	andcs	r0, sp, r1, lsr #6
     9bc:	22223019 	eorcs	r3, r2, #25	; 0x19
     9c0:	03212222 	teqeq	r1, #536870914	; 0x20000002
     9c4:	3019200f 	andscc	r2, r9, pc
     9c8:	302d312c 	eorcc	r3, sp, ip, lsr #2
     9cc:	0b032f22 	bleq	cc65c <__Stack_Size+0xcc25c>
     9d0:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
     9d4:	0c034a26 	stceq	10, cr4, [r3], {38}
     9d8:	76032c20 	strvc	r2, [r3], -r0, lsr #24
     9dc:	22232720 	eorcs	r2, r3, #8388608	; 0x800000
     9e0:	1f233329 	svcne	0x00233329
     9e4:	6b3f4c2f 	blvs	fd3aa8 <__Stack_Size+0xfd36a8>
     9e8:	5b223167 	blpl	88cf8c <__Stack_Size+0x88cb8c>
     9ec:	4a0f032f 	bmi	3c16b0 <__Stack_Size+0x3c12b0>
     9f0:	1f2f3e27 	svcne	0x002f3e27
     9f4:	a703599f 	undefined
     9f8:	2d214a7c 	fstmdbscs	r1!, {s8-s131}
     9fc:	034b2f21 	movteq	r2, #48929	; 0xbf21
     a00:	1c242e45 	stcne	14, cr2, [r4], #-276
     a04:	08241c24 	stmdaeq	r4!, {r2, r5, sl, fp, ip}
     a08:	4b324ba1 	blmi	c93894 <__Stack_Size+0xc93494>
     a0c:	4b324b32 	blmi	c936dc <__Stack_Size+0xc932dc>
     a10:	4b324b32 	blmi	c936e0 <__Stack_Size+0xc932e0>
     a14:	025e5932 	subseq	r5, lr, #819200	; 0xc8000
     a18:	01010006 	tsteq	r1, r6
     a1c:	000001a6 	andeq	r0, r0, r6, lsr #3
     a20:	00860002 	addeq	r0, r6, r2
     a24:	01020000 	tsteq	r2, r0
     a28:	000d0efb 	strdeq	r0, [sp], -fp
     a2c:	01010101 	tsteq	r1, r1, lsl #2
     a30:	01000000 	tsteq	r0, r0
     a34:	73010000 	movwvc	r0, #4096	; 0x1000
     a38:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a3c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a40:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     a44:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     a48:	6d747300 	ldclvs	3, cr7, [r4]
     a4c:	31663233 	cmncc	r6, r3, lsr r2
     a50:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     a54:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     a58:	0000636e 	andeq	r6, r0, lr, ror #6
     a5c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a60:	30316632 	eorscc	r6, r1, r2, lsr r6
     a64:	766e5f78 	uqsub16vc	r5, lr, r8
     a68:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
     a6c:	00000100 	andeq	r0, r0, r0, lsl #2
     a70:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a74:	30316632 	eorscc	r6, r1, r2, lsr r6
     a78:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a7c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     a80:	00000200 	andeq	r0, r0, r0, lsl #4
     a84:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a88:	30316632 	eorscc	r6, r1, r2, lsr r6
     a8c:	616d5f78 	smcvs	54776
     a90:	00682e70 	rsbeq	r2, r8, r0, ror lr
     a94:	73000002 	movwvc	r0, #2	; 0x2
     a98:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a9c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     aa0:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     aa4:	00682e63 	rsbeq	r2, r8, r3, ror #28
     aa8:	00000002 	andeq	r0, r0, r2
     aac:	b0020500 	andlt	r0, r2, r0, lsl #10
     ab0:	03080040 	movweq	r0, #32832	; 0x8040
     ab4:	3d150124 	ldfccs	f0, [r5, #-144]
     ab8:	7a03352d 	bvc	cdf74 <__Stack_Size+0xcdb74>
     abc:	322f2f20 	eorcc	r2, pc, #128	; 0x80
     ac0:	302c241c 	eorcc	r2, ip, ip, lsl r4
     ac4:	0b03242c 	bleq	c9b7c <__Stack_Size+0xc977c>
     ac8:	1e3e153c 	mrcne	5, 1, r1, cr14, cr12, {1}
     acc:	21212f21 	teqcs	r1, r1, lsr #30
     ad0:	2f213e23 	svccs	0x00213e23
     ad4:	16032121 	strne	r2, [r3], -r1, lsr #2
     ad8:	03671766 	cmneq	r7, #26738688	; 0x1980000
     adc:	0a034a0d 	beq	d3318 <__Stack_Size+0xd2f18>
     ae0:	1c243f20 	stcne	15, cr3, [r4], #-128
     ae4:	03200a03 	teqeq	r0, #12288	; 0x3000
     ae8:	3d5c2076 	ldclcc	0, cr2, [ip, #-472]
     aec:	1f312b3f 	svcne	0x00312b3f
     af0:	6a222b24 	bvs	88b788 <__Stack_Size+0x88b388>
     af4:	3122301e 	teqcc	r2, lr, lsl r0
     af8:	0b039388 	bleq	e5920 <__Stack_Size+0xe5520>
     afc:	212f1458 	teqcs	pc, r8, asr r4
     b00:	d7032121 	strle	r2, [r3, -r1, lsr #2]
     b04:	67132000 	ldrvs	r2, [r3, -r0]
     b08:	19660b03 	stmdbne	r6!, {r0, r1, r8, r9, fp}^
     b0c:	9e09034c 	cdpls	3, 0, cr0, cr9, cr12, {2}
     b10:	164a0a03 	strbne	r0, [sl], -r3, lsl #20
     b14:	4a0a032f 	bmi	2817d8 <__Stack_Size+0x2813d8>
     b18:	0b039116 	bleq	e4f78 <__Stack_Size+0xe4b78>
     b1c:	034b133c 	movteq	r1, #45884	; 0xb33c
     b20:	4c194a0b 	ldcmi	10, cr4, [r9], {11}
     b24:	039e0903 	orrseq	r0, lr, #49152	; 0xc000
     b28:	2f134a0b 	svccs	0x00134a0b
     b2c:	174a1003 	strbne	r1, [sl, -r3]
     b30:	3c0a0375 	stccc	3, cr0, [sl], {117}
     b34:	0a033d13 	beq	cff88 <__Stack_Size+0xcfb88>
     b38:	033d1358 	teqeq	sp, #1610612737	; 0x60000001
     b3c:	22175811 	andscs	r5, r7, #1114112	; 0x110000
     b40:	11035a5c 	tstne	r3, ip, asr sl
     b44:	225a193c 	subscs	r1, sl, #983040	; 0xf0000
     b48:	18035a5c 	stmdane	r3, {r2, r3, r4, r6, r9, fp, ip, lr}
     b4c:	2009034a 	andcs	r0, r9, sl, asr #6
     b50:	31694b78 	smccc	38072
     b54:	2e79033f 	mrccs	3, 3, r0, cr9, cr15, {1}
     b58:	207a0328 	rsbscs	r0, sl, r8, lsr #6
     b5c:	03597525 	cmpeq	r9, #155189248	; 0x9400000
     b60:	23194a10 	tstcs	r9, #65536	; 0x10000
     b64:	820b034c 	andhi	r0, fp, #805306369	; 0x30000001
     b68:	033c0f03 	teqeq	ip, #12	; 0xc
     b6c:	03830109 	orreq	r0, r3, #1073741826	; 0x40000002
     b70:	09034a0e 	stmdbeq	r3, {r1, r2, r3, r9, fp, lr}
     b74:	14039101 	strne	r9, [r3], #-257
     b78:	010a033c 	tsteq	sl, ip, lsr r3
     b7c:	820b035a 	andhi	r0, fp, #1744830465	; 0x68000001
     b80:	193c1103 	ldmdbne	ip!, {r0, r1, r8, ip}
     b84:	303e3e23 	eorscc	r3, lr, r3, lsr #28
     b88:	28587803 	ldmdacs	r8, {r0, r1, fp, ip, sp, lr}^
     b8c:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     b90:	4140224b 	cmpmi	r0, fp, asr #4
     b94:	3c0f0331 	stccc	3, cr0, [pc], {49}
     b98:	30010903 	andcc	r0, r1, r3, lsl #18
     b9c:	23241c32 	teqcs	r4, #12800	; 0x3200
     ba0:	3c7c8d03 	ldclcc	13, cr8, [ip], #-12
     ba4:	6f032f2f 	svcvs	0x00032f2f
     ba8:	241c242e 	ldrcs	r2, [ip], #-1070
     bac:	3c6d032f 	stclcc	3, cr0, [sp], #-188
     bb0:	72032f2f 	andvc	r2, r3, #188	; 0xbc
     bb4:	032f2f2e 	teqeq	pc, #184	; 0xb8
     bb8:	2f2f2e72 	svccs	0x002f2e72
     bbc:	2f2e7203 	svccs	0x002e7203
     bc0:	0002022f 	andeq	r0, r2, pc, lsr #4
     bc4:	00d20101 	sbcseq	r0, r2, r1, lsl #2
     bc8:	00020000 	andeq	r0, r2, r0
     bcc:	00000071 	andeq	r0, r0, r1, ror r0
     bd0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     bd4:	0101000d 	tsteq	r1, sp
     bd8:	00000101 	andeq	r0, r0, r1, lsl #2
     bdc:	00000100 	andeq	r0, r0, r0, lsl #2
     be0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     be4:	31663233 	cmncc	r6, r3, lsr r2
     be8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     bec:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     bf0:	73006372 	movwvc	r6, #882	; 0x372
     bf4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     bf8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     bfc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     c00:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     c04:	74730000 	ldrbtvc	r0, [r3]
     c08:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c0c:	5f783031 	svcpl	0x00783031
     c10:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
     c14:	00010063 	andeq	r0, r1, r3, rrx
     c18:	6d747300 	ldclvs	3, cr7, [r4]
     c1c:	31663233 	cmncc	r6, r3, lsr r2
     c20:	745f7830 	ldrbvc	r7, [pc], #2096	; c28 <__Stack_Size+0x828>
     c24:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     c28:	00020068 	andeq	r0, r2, r8, rrx
     c2c:	6d747300 	ldclvs	3, cr7, [r4]
     c30:	31663233 	cmncc	r6, r3, lsr r2
     c34:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     c38:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     c3c:	00000200 	andeq	r0, r0, r0, lsl #4
     c40:	02050000 	andeq	r0, r5, #0	; 0x0
     c44:	08004434 	stmdaeq	r0, {r2, r4, r5, sl, lr}
     c48:	0100d103 	tsteq	r0, r3, lsl #2
     c4c:	0b032f16 	bleq	cc8ac <__Stack_Size+0xcc4ac>
     c50:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
     c54:	31184a14 	tstcc	r8, r4, lsl sl
     c58:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
     c5c:	2f164a0b 	svccs	0x00164a0b
     c60:	4a00d803 	bmi	36c74 <__Stack_Size+0x36874>
     c64:	660b0318 	undefined
     c68:	164a0d03 	strbne	r0, [sl], -r3, lsl #26
     c6c:	3c430359 	mcrrcc	3, 5, r0, r3, cr9
     c70:	1e221e14 	mcrne	14, 1, r1, cr2, cr4, {0}
     c74:	934d3f22 	movtls	r3, #57122	; 0xdf22
     c78:	4a49032f 	bmi	124193c <__Stack_Size+0x124153c>
     c7c:	2078031a 	rsbscs	r0, r8, sl, lsl r3
     c80:	20780328 	rsbscs	r0, r8, r8, lsr #6
     c84:	31200b03 	teqcc	r0, r3, lsl #22
     c88:	1d692323 	stclne	3, cr2, [r9, #-140]!
     c8c:	3041233f 	subcc	r2, r1, pc, lsr r3
     c90:	4a7ef503 	bmi	1fbe0a4 <__Stack_Size+0x1fbdca4>
     c94:	024b6721 	subeq	r6, fp, #8650752	; 0x840000
     c98:	01010001 	tsteq	r1, r1
     c9c:	000001b4 	strheq	r0, [r0], -r4
     ca0:	00840002 	addeq	r0, r4, r2
     ca4:	01020000 	tsteq	r2, r0
     ca8:	000d0efb 	strdeq	r0, [sp], -fp
     cac:	01010101 	tsteq	r1, r1, lsl #2
     cb0:	01000000 	tsteq	r0, r0
     cb4:	73010000 	movwvc	r0, #4096	; 0x1000
     cb8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     cbc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     cc0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     cc4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     cc8:	6d747300 	ldclvs	3, cr7, [r4]
     ccc:	31663233 	cmncc	r6, r3, lsr r2
     cd0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     cd4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     cd8:	0000636e 	andeq	r6, r0, lr, ror #6
     cdc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ce0:	30316632 	eorscc	r6, r1, r2, lsr r6
     ce4:	63725f78 	cmnvs	r2, #480	; 0x1e0
     ce8:	00632e63 	rsbeq	r2, r3, r3, ror #28
     cec:	73000001 	movwvc	r0, #1	; 0x1
     cf0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     cf4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     cf8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     cfc:	00682e65 	rsbeq	r2, r8, r5, ror #28
     d00:	73000002 	movwvc	r0, #2	; 0x2
     d04:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     d08:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d0c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     d10:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d14:	74730000 	ldrbtvc	r0, [r3]
     d18:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     d1c:	5f783031 	svcpl	0x00783031
     d20:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     d24:	00020068 	andeq	r0, r2, r8, rrx
     d28:	05000000 	streq	r0, [r0]
     d2c:	00451402 	subeq	r1, r5, r2, lsl #8
     d30:	00fc0308 	rscseq	r0, ip, r8, lsl #6
     d34:	5b5b1401 	blpl	16c5d40 <__Stack_Size+0x16c5940>
     d38:	2f4d4d69 	svccs	0x004d4d69
     d3c:	18661103 	stmdane	r6!, {r0, r1, r8, ip}^
     d40:	2e7a0326 	cdpcs	3, 7, cr0, cr10, cr6, {1}
     d44:	415c4d4d 	cmpmi	ip, sp, asr #26
     d48:	3c0c0350 	stccc	3, cr0, [ip], {80}
     d4c:	06a30321 	strteq	r0, [r3], r1, lsr #6
     d50:	79dd0320 	ldmibvc	sp, {r5, r8, r9}^
     d54:	06a30320 	strteq	r0, [r3], r0, lsr #6
     d58:	79e50320 	stmibvc	r5!, {r5, r8, r9}^
     d5c:	212d2f20 	teqcs	sp, r0, lsr #30
     d60:	58069a03 	stmdapl	r6, {r0, r1, r9, fp, ip, pc}
     d64:	5879f303 	ldmdapl	r9!, {r0, r1, r8, r9, ip, sp, lr, pc}^
     d68:	184a0c03 	stmdane	sl, {r0, r1, sl, fp}^
     d6c:	21313131 	teqcs	r1, r1, lsr r1
     d70:	163c0d03 	ldrtne	r0, [ip], -r3, lsl #26
     d74:	4a14032f 	bmi	501a38 <__Stack_Size+0x501638>
     d78:	214d3419 	cmpcs	sp, r9, lsl r4
     d7c:	163c0c03 	ldrtne	r0, [ip], -r3, lsl #24
     d80:	4a0e032f 	bmi	381a44 <__Stack_Size+0x381644>
     d84:	23313118 	teqcs	r1, #6	; 0x6
     d88:	4a0e0321 	bmi	381a14 <__Stack_Size+0x381614>
     d8c:	15034b13 	strne	r4, [r3, #-2835]
     d90:	3131184a 	teqcc	r1, sl, asr #16
     d94:	11032123 	tstne	r3, r3, lsr #2
     d98:	3131184a 	teqcc	r1, sl, asr #16
     d9c:	11032123 	tstne	r3, r3, lsr #2
     da0:	3131184a 	teqcc	r1, sl, asr #16
     da4:	13032131 	movwne	r2, #12593	; 0x3131
     da8:	5d23173c 	stcpl	7, cr1, [r3, #-240]!
     dac:	3c10035a 	ldccc	3, cr0, [r0], {90}
     db0:	10032f16 	andne	r2, r3, r6, lsl pc
     db4:	3131184a 	teqcc	r1, sl, asr #16
     db8:	0f032123 	svceq	0x00032123
     dbc:	0334184a 	teqeq	r4, #4849664	; 0x4a0000
     dc0:	2723207a 	undefined
     dc4:	3c09032a 	stccc	3, cr0, [r9], {42}
     dc8:	4a0c0334 	bmi	301aa0 <__Stack_Size+0x3016a0>
     dcc:	11032f16 	tstne	r3, r6, lsl pc
     dd0:	034b174a 	movteq	r1, #46922	; 0xb74a
     dd4:	2f164a0d 	svccs	0x00164a0d
     dd8:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
     ddc:	0322241c 	teqeq	r2, #469762048	; 0x1c000000
     de0:	4c21660c 	stcmi	6, cr6, [r1], #-48
     de4:	273a3022 	ldrcs	r3, [sl, -r2, lsr #32]!
     de8:	267a7869 	ldrbtcs	r7, [sl], -r9, ror #16
     dec:	34207a03 	strtcc	r7, [r0], #-2563
     df0:	77331b25 	ldrvc	r1, [r3, -r5, lsr #22]!
     df4:	36416941 	strbcc	r6, [r1], -r1, asr #18
     df8:	3f207803 	svccc	0x00207803
     dfc:	15036741 	strne	r6, [r3, #-1857]
     e00:	5c221790 	stcpl	7, cr1, [r2], #-576
     e04:	3c14035a 	ldccc	3, cr0, [r4], {90}
     e08:	5a5c2217 	bpl	170966c <__Stack_Size+0x170926c>
     e0c:	173c1503 	ldrne	r1, [ip, -r3, lsl #10]!
     e10:	035a5c22 	cmpeq	sl, #8704	; 0x2200
     e14:	22173c13 	andscs	r3, r7, #4864	; 0x1300
     e18:	14035a5c 	strne	r5, [r3], #-2652
     e1c:	5c22173c 	stcpl	7, cr1, [r2], #-240
     e20:	3c0b035a 	stccc	3, cr0, [fp], {90}
     e24:	0b032f16 	bleq	cca84 <__Stack_Size+0xcc684>
     e28:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
     e2c:	2f174a10 	svccs	0x00174a10
     e30:	034a1603 	movteq	r1, #42499	; 0xa603
     e34:	30220109 	eorcc	r0, r2, r9, lsl #2
     e38:	03943092 	orrseq	r3, r4, #146	; 0x92
     e3c:	0d038211 	sfmeq	f0, 1, [r3, #-68]
     e40:	0359143c 	cmpeq	r9, #1006632960	; 0x3c000000
     e44:	03193c11 	tsteq	r9, #4352	; 0x1100
     e48:	1103660b 	tstne	r3, fp, lsl #12
     e4c:	022f184a 	eoreq	r1, pc, #4849664	; 0x4a0000
     e50:	01010004 	tsteq	r1, r4
     e54:	000000b9 	strheq	r0, [r0], -r9
     e58:	00750002 	rsbseq	r0, r5, r2
     e5c:	01020000 	tsteq	r2, r0
     e60:	000d0efb 	strdeq	r0, [sp], -fp
     e64:	01010101 	tsteq	r1, r1, lsl #2
     e68:	01000000 	tsteq	r0, r0
     e6c:	73010000 	movwvc	r0, #4096	; 0x1000
     e70:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     e74:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     e78:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     e7c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     e80:	6d747300 	ldclvs	3, cr7, [r4]
     e84:	31663233 	cmncc	r6, r3, lsr r2
     e88:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     e8c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     e90:	0000636e 	andeq	r6, r0, lr, ror #6
     e94:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e98:	30316632 	eorscc	r6, r1, r2, lsr r6
     e9c:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ea0:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
     ea4:	00632e6b 	rsbeq	r2, r3, fp, ror #28
     ea8:	73000001 	movwvc	r0, #1	; 0x1
     eac:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     eb0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     eb4:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     eb8:	00682e65 	rsbeq	r2, r8, r5, ror #28
     ebc:	73000002 	movwvc	r0, #2	; 0x2
     ec0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     ec4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     ec8:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     ecc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	48b80205 	ldmmi	r8!, {r0, r2, r9}
     ed8:	2b030800 	blcs	c2ee0 <__Stack_Size+0xc2ae0>
     edc:	4e301601 	cfmsuba32mi	mvax0, mvax1, mvfx0, mvfx1
     ee0:	3c0b035a 	stccc	3, cr0, [fp], {90}
     ee4:	0e032f16 	mcreq	15, 0, r2, cr3, cr6, {0}
     ee8:	4c30164a 	ldcmi	6, cr1, [r0], #-296
     eec:	033e6a3e 	teqeq	lr, #253952	; 0x3e000
     ef0:	22164a0b 	andscs	r4, r6, #45056	; 0xb000
     ef4:	0a035a5c 	beq	d786c <__Stack_Size+0xd746c>
     ef8:	032f133c 	teqeq	pc, #-268435456	; 0xf0000000
     efc:	0a034a0e 	beq	d373c <__Stack_Size+0xd333c>
     f00:	2e760301 	cdpcs	3, 7, cr0, cr6, cr1, {0}
     f04:	22200a03 	eorcs	r0, r0, #12288	; 0x3000
     f08:	580c0378 	stmdapl	ip, {r3, r4, r5, r6, r8, r9}
     f0c:	01000402 	tsteq	r0, r2, lsl #8
     f10:	0005eb01 	andeq	lr, r5, r1, lsl #22
     f14:	84000200 	strhi	r0, [r0], #-512
     f18:	02000000 	andeq	r0, r0, #0	; 0x0
     f1c:	0d0efb01 	vstreq	d15, [lr, #-4]
     f20:	01010100 	tsteq	r1, r0, lsl #2
     f24:	00000001 	andeq	r0, r0, r1
     f28:	01000001 	tsteq	r0, r1
     f2c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f30:	30316632 	eorscc	r6, r1, r2, lsr r6
     f34:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f38:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     f3c:	74730063 	ldrbtvc	r0, [r3], #-99
     f40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f44:	5f783031 	svcpl	0x00783031
     f48:	2f62696c 	svccs	0x0062696c
     f4c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     f50:	6d747300 	ldclvs	3, cr7, [r4]
     f54:	31663233 	cmncc	r6, r3, lsr r2
     f58:	745f7830 	ldrbvc	r7, [pc], #2096	; f60 <__Stack_Size+0xb60>
     f5c:	632e6d69 	teqvs	lr, #6720	; 0x1a40
     f60:	00000100 	andeq	r0, r0, r0, lsl #2
     f64:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f68:	30316632 	eorscc	r6, r1, r2, lsr r6
     f6c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f70:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     f74:	00000200 	andeq	r0, r0, r0, lsl #4
     f78:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f7c:	30316632 	eorscc	r6, r1, r2, lsr r6
     f80:	616d5f78 	smcvs	54776
     f84:	00682e70 	rsbeq	r2, r8, r0, ror lr
     f88:	73000002 	movwvc	r0, #2	; 0x2
     f8c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f90:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f94:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
     f98:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f9c:	00000000 	andeq	r0, r0, r0
     fa0:	495c0205 	ldmdbmi	ip, {r0, r2, r9}^
     fa4:	c6030800 	strgt	r0, [r3], -r0, lsl #16
     fa8:	03190101 	tsteq	r9, #1073741824	; 0x40000000
     fac:	3d272079 	stccc	0, cr2, [r7, #-484]!
     fb0:	28587803 	ldmdacs	r8, {r0, r1, fp, ip, sp, lr}^
     fb4:	7803283f 	stmdavc	r3, {r0, r1, r2, r3, r4, r5, fp, sp}
     fb8:	72032320 	andvc	r2, r3, #-2147483648	; 0x80000000
     fbc:	200e0320 	andcs	r0, lr, r0, lsr #6
     fc0:	3ea13e23 	cdpcc	14, 10, cr3, cr1, cr3, {1}
     fc4:	03660f03 	cmneq	r6, #12	; 0xc
     fc8:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     fcc:	200a0320 	andcs	r0, sl, r0, lsr #6
     fd0:	7003235b 	andvc	r2, r3, fp, asr r3
     fd4:	20100320 	andscs	r0, r0, r0, lsr #6
     fd8:	200c0323 	andcs	r0, ip, r3, lsr #6
     fdc:	032e7403 	teqeq	lr, #50331648	; 0x3000000
     fe0:	312b200c 	teqcc	fp, ip
     fe4:	261d231d 	undefined
     fe8:	2e740331 	mrccs	3, 3, r0, cr4, cr1, {1}
     fec:	222e0c03 	eorcs	r0, lr, #768	; 0x300
     ff0:	03665903 	cmneq	r6, #49152	; 0xc000
     ff4:	59032027 	stmdbpl	r3, {r0, r1, r2, r5, sp}
     ff8:	2027034a 	eorcs	r0, r7, sl, asr #6
     ffc:	3f2b4d28 	svccc	0x002b4d28
    1000:	2a324d23 	bcs	c94494 <__Stack_Size+0xc94094>
    1004:	31314735 	teqcc	r1, r5, lsr r7
    1008:	4d2e5403 	cfstrsmi	mvf5, [lr, #-12]!
    100c:	23202c03 	teqcs	r0, #768	; 0x300
    1010:	0f032123 	svceq	0x00032123
    1014:	010a0374 	tsteq	sl, r4, ror r3
    1018:	03207603 	teqeq	r0, #3145728	; 0x300000
    101c:	235b200a 	cmpcs	fp, #10	; 0xa
    1020:	03200c03 	teqeq	r0, #768	; 0x300
    1024:	03232e74 	teqeq	r3, #1856	; 0x740
    1028:	77032009 	strvc	r2, [r3, -r9]
    102c:	200c0320 	andcs	r0, ip, r0, lsr #6
    1030:	1d31231d 	ldcne	3, cr2, [r1, #-116]!
    1034:	74033f23 	strvc	r3, [r3], #-3875
    1038:	200c0320 	andcs	r0, ip, r0, lsr #6
    103c:	66590322 	ldrbvs	r0, [r9], -r2, lsr #6
    1040:	03202703 	teqeq	r0, #786432	; 0xc0000
    1044:	27034a59 	smlsdcs	r3, r9, sl, r4
    1048:	2b4d282e 	blcs	134b108 <__Stack_Size+0x134ad08>
    104c:	5f4d313f 	svcpl	0x004d313f
    1050:	2b314d2b 	blcs	c54504 <__Stack_Size+0xc54104>
    1054:	3c540323 	mrrccc	3, 2, r0, r4, cr3
    1058:	3c2d034d 	stccc	3, cr0, [sp], #-308
    105c:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    1060:	0a03740f 	beq	de0a4 <__Stack_Size+0xddca4>
    1064:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1068:	5b200a03 	blpl	80387c <__Stack_Size+0x80347c>
    106c:	200c0323 	andcs	r0, ip, r3, lsr #6
    1070:	232e7403 	teqcs	lr, #50331648	; 0x3000000
    1074:	03200903 	teqeq	r0, #49152	; 0xc000
    1078:	0c032077 	stceq	0, cr2, [r3], {119}
    107c:	31231d20 	teqcc	r3, r0, lsr #26
    1080:	033f231d 	teqeq	pc, #1946157056	; 0x74000000
    1084:	0c032074 	stceq	0, cr2, [r3], {116}
    1088:	59032220 	stmdbpl	r3, {r5, r9, sp}
    108c:	20270366 	eorcs	r0, r7, r6, ror #6
    1090:	034a5903 	movteq	r5, #43267	; 0xa903
    1094:	4d282e27 	stcmi	14, cr2, [r8, #-156]!
    1098:	4d313f2b 	ldcmi	15, cr3, [r1, #-172]!
    109c:	314d2b5f 	cmpcc	sp, pc, asr fp
    10a0:	5403232b 	strpl	r2, [r3], #-811
    10a4:	2d034d3c 	stccs	13, cr4, [r3, #-240]
    10a8:	21232320 	teqcs	r3, r0, lsr #6
    10ac:	03740f03 	cmneq	r4, #12	; 0xc
    10b0:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    10b4:	200a0320 	andcs	r0, sl, r0, lsr #6
    10b8:	2073035b 	rsbscs	r0, r3, fp, asr r3
    10bc:	31200d03 	teqcc	r0, r3, lsl #26
    10c0:	03201203 	teqeq	r0, #805306368	; 0x30000000
    10c4:	2631206e 	ldrtcs	r2, [r1], -lr, rrx
    10c8:	03207a03 	teqeq	r0, #12288	; 0x3000
    10cc:	7a032012 	bvc	c911c <__Stack_Size+0xc8d1c>
    10d0:	1b302620 	blne	c0a958 <__Stack_Size+0xc0a558>
    10d4:	90590325 	subsls	r0, r9, r5, lsr #6
    10d8:	252e2703 	strcs	r2, [lr, #-1795]!
    10dc:	03231d31 	teqeq	r3, #3136	; 0xc40
    10e0:	3f4d4a67 	svccc	0x004d4a67
    10e4:	31201703 	teqcc	r0, r3, lsl #14
    10e8:	4d206603 	stcmi	6, cr6, [r0, #-12]!
    10ec:	03231d31 	teqeq	r3, #3136	; 0xc40
    10f0:	03213c17 	teqeq	r1, #5888	; 0x1700
    10f4:	0903740f 	stmdbeq	r3, {r0, r1, r2, r3, sl, ip, sp, lr}
    10f8:	20770301 	rsbscs	r0, r7, r1, lsl #6
    10fc:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
    1100:	2013a003 	andscs	sl, r3, r3
    1104:	206ce303 	rsbcs	lr, ip, r3, lsl #6
    1108:	20139d03 	andscs	r9, r3, r3, lsl #26
    110c:	4a6ce303 	bmi	1b39d20 <__Stack_Size+0x1b39920>
    1110:	3c139d03 	ldccc	13, cr9, [r3], {3}
    1114:	4d242122 	stfmis	f2, [r4, #-136]!
    1118:	231d312b 	tstcs	sp, #-1073741814	; 0xc000000a
    111c:	23322a21 	teqcs	r2, #135168	; 0x21000
    1120:	7cef0321 	stclvc	3, cr0, [pc], #132
    1124:	6fea0320 	svcvs	0x00ea0320
    1128:	10960320 	addsne	r0, r6, r0, lsr #6
    112c:	e9035b20 	stmdb	r3, {r5, r8, r9, fp, ip, lr}
    1130:	c4034a6f 	strgt	r4, [r3], #-2671
    1134:	bf032e13 	svclt	0x00032e13
    1138:	c103206c 	tstgt	r3, ip, rrx
    113c:	bf032e13 	svclt	0x00032e13
    1140:	c1034a6c 	tstgt	r3, ip, ror #20
    1144:	21222e13 	teqcs	r2, r3, lsl lr
    1148:	7a034224 	bvc	d19e0 <__Stack_Size+0xd15e0>
    114c:	331b262e 	tstcc	fp, #48234496	; 0x2e00000
    1150:	322a251b 	eorcc	r2, sl, #113246208	; 0x6c00000
    1154:	2131241c 	teqcs	r1, ip, lsl r4
    1158:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    115c:	206fd803 	rsbcs	sp, pc, r3, lsl #16
    1160:	2010a803 	andscs	sl, r0, r3, lsl #16
    1164:	6fd7035b 	svcvs	0x00d7035b
    1168:	13ea0374 	mvnne	r0, #-805306367	; 0xd0000001
    116c:	25216866 	strcs	r6, [r1, #-2150]!
    1170:	1c242a32 	stcne	10, cr2, [r4], #-200
    1174:	2a321c24 	bcs	c8820c <__Stack_Size+0xc87e0c>
    1178:	31241c24 	teqcc	r4, r4, lsr #24
    117c:	7cc80321 	stclvc	3, cr0, [r8], {33}
    1180:	6fc60320 	svcvs	0x00c60320
    1184:	10ba0320 	adcsne	r0, sl, r0, lsr #6
    1188:	d4035b20 	strle	r5, [r3], #-2848
    118c:	21684a03 	cmncs	r8, r3, lsl #20
    1190:	242a4025 	strtcs	r4, [sl], #-37
    1194:	241c321c 	ldrcs	r3, [ip], #-540
    1198:	241c322a 	ldrcs	r3, [ip], #-554
    119c:	b5032131 	strlt	r2, [r3, #-305]
    11a0:	b403207c 	strlt	r2, [r3], #-124
    11a4:	cc03206f 	stcgt	0, cr2, [r3], {111}
    11a8:	035b2010 	cmpeq	fp, #16	; 0x10
    11ac:	03666fb3 	cmneq	r6, #716	; 0x2cc
    11b0:	1b032010 	blne	c91f8 <__Stack_Size+0xc8df8>
    11b4:	2e6d032e 	cdpcs	3, 6, cr0, cr13, cr14, {1}
    11b8:	03200a03 	teqeq	r0, #12288	; 0x3000
    11bc:	0a032076 	beq	c939c <__Stack_Size+0xc8f9c>
    11c0:	6609034a 	strvs	r0, [r9], -sl, asr #6
    11c4:	2e12cd03 	cdpcs	13, 1, cr12, cr2, cr3, {0}
    11c8:	69242168 	stmdbvs	r4!, {r3, r5, r6, r8, sp}
    11cc:	231d232b 	tstcs	sp, #-1409286144	; 0xac000000
    11d0:	03213f21 	teqeq	r1, #132	; 0x84
    11d4:	03207cef 	teqeq	r0, #61184	; 0xef00
    11d8:	032070bc 	teqeq	r0, #188	; 0xbc
    11dc:	5b2e0fc4 	blpl	b850f4 <__Stack_Size+0xb84cf4>
    11e0:	4a03ad03 	bmi	ec5f4 <__Stack_Size+0xec1f4>
    11e4:	42242168 	eormi	r2, r4, #26	; 0x1a
    11e8:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    11ec:	251b331b 	ldrcs	r3, [fp, #-795]
    11f0:	2131322a 	teqcs	r1, sl, lsr #4
    11f4:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    11f8:	03910369 	orrseq	r0, r1, #-1543503871	; 0xa4000001
    11fc:	24216866 	strtcs	r6, [r1], #-2150
    1200:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    1204:	1b331b26 	blne	cc7ea4 <__Stack_Size+0xcc7aa4>
    1208:	1c322a25 	ldcne	10, cr2, [r2], #-148
    120c:	03213124 	teqeq	r1, #9	; 0x9
    1210:	03207cdb 	teqeq	r0, #56064	; 0xdb00
    1214:	032070af 	teqeq	r0, #175	; 0xaf
    1218:	5b2e0fd1 	blpl	b85164 <__Stack_Size+0xb84d64>
    121c:	6602e303 	strvs	lr, [r2], -r3, lsl #6
    1220:	40242168 	eormi	r2, r4, r8, ror #2
    1224:	321c242a 	andscc	r2, ip, #704643072	; 0x2a000000
    1228:	242a241c 	strtcs	r2, [sl], #-1052
    122c:	ef032123 	svc	0x00032123
    1230:	0369207c 	cmneq	r9, #124	; 0x7c
    1234:	034a70d0 	movteq	r7, #41168	; 0xa0d0
    1238:	0d032e0e 	stceq	14, cr2, [r3, #-56]
    123c:	0b03f701 	bleq	fee48 <__Stack_Size+0xfea48>
    1240:	3d3d142e 	cfldrscc	mvf1, [sp, #-184]!
    1244:	032f2121 	teqeq	pc, #1073741832	; 0x40000008
    1248:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    124c:	21212121 	teqcs	r1, r1, lsr #2
    1250:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    1254:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    1258:	213d3d21 	teqcs	sp, r1, lsr #26
    125c:	14200b03 	strtne	r0, [r0], #-2819
    1260:	2121213d 	teqcs	r1, sp, lsr r1
    1264:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    1268:	2317200c 	tstcs	r7, #12	; 0xc
    126c:	0c03685d 	stceq	8, cr6, [r3], {93}
    1270:	6b23172e 	blvs	8c6f30 <__Stack_Size+0x8c6b30>
    1274:	20170368 	andscs	r0, r7, r8, ror #6
    1278:	5a5d2319 	bpl	1749ee4 <__Stack_Size+0x1749ae4>
    127c:	19201203 	stmdbne	r0!, {r0, r1, r9, ip}
    1280:	20170321 	andscs	r0, r7, r1, lsr #6
    1284:	15033d19 	strne	r3, [r3, #-3353]
    1288:	5d231920 	stcpl	9, cr1, [r3, #-128]!
    128c:	200b035a 	andcs	r0, fp, sl, asr r3
    1290:	10036717 	andne	r6, r3, r7, lsl r7
    1294:	0292032e 	addseq	r0, r2, #-1207959552	; 0xb8000000
    1298:	234d2301 	movtcs	r2, #54017	; 0xd301
    129c:	207dee03 	rsbscs	lr, sp, r3, lsl #28
    12a0:	2e160359 	mrccs	3, 0, r0, cr6, cr9, {2}
    12a4:	78032820 	stmdavc	r3, {r5, fp, sp}
    12a8:	ea033620 	b	ceb30 <__Stack_Size+0xce730>
    12ac:	2168200f 	cmncs	r8, pc
    12b0:	7a033424 	bvc	ce348 <__Stack_Size+0xcdf48>
    12b4:	7a03262e 	bvc	cab74 <__Stack_Size+0xca774>
    12b8:	331b2620 	tstcc	fp, #33554432	; 0x2000000
    12bc:	242a322a 	strtcs	r3, [sl], #-554
    12c0:	682e4503 	stmdavs	lr!, {r0, r1, r8, sl, lr}
    12c4:	2a402421 	bcs	100a350 <__Stack_Size+0x1009f50>
    12c8:	1c321c24 	ldcne	12, cr1, [r2], #-144
    12cc:	23242a32 	teqcs	r4, #204800	; 0x32000
    12d0:	729f0321 	addsvc	r0, pc, #-2080374784	; 0x84000000
    12d4:	314d2320 	cmpcc	sp, r0, lsr #6
    12d8:	207e9a03 	rsbscs	r9, lr, r3, lsl #20
    12dc:	2e180359 	mrccs	3, 0, r0, cr8, cr9, {2}
    12e0:	0100df03 	tsteq	r0, r3, lsl #30
    12e4:	a5038534 	strge	r8, [r3, #-1332]
    12e8:	4e25207f 	mcrmi	0, 1, r2, cr5, cr15, {3}
    12ec:	18032131 	stmdane	r3, {r0, r4, r5, r8, sp}
    12f0:	012d0320 	teqeq	sp, r0, lsr #6
    12f4:	55038534 	strpl	r8, [r3, #-1332]
    12f8:	18035920 	stmdane	r3, {r5, r8, fp, ip, lr}
    12fc:	0109032e 	tsteq	r9, lr, lsr #6
    1300:	03218534 	teqeq	r1, #218103808	; 0xd000000
    1304:	23182011 	tstcs	r8, #17	; 0x11
    1308:	2e120321 	cdpcs	3, 1, cr0, cr2, cr1, {1}
    130c:	234d2319 	movtcs	r2, #54041	; 0xd319
    1310:	20150321 	andscs	r0, r5, r1, lsr #6
    1314:	234d231a 	movtcs	r2, #54042	; 0xd31a
    1318:	201c0321 	andscs	r0, ip, r1, lsr #6
    131c:	03010c03 	movweq	r0, #7171	; 0x1c03
    1320:	0f032e74 	svceq	0x00032e74
    1324:	33272320 	teqcc	r7, #-2147483648	; 0x80000000
    1328:	77033329 	strvc	r3, [r3, -r9, lsr #6]
    132c:	03253220 	teqeq	r5, #2	; 0x2
    1330:	25322077 	ldrcs	r2, [r2, #-119]!
    1334:	33207703 	teqcc	r0, #786432	; 0xc0000
    1338:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    133c:	23233232 	teqcs	r3, #536870915	; 0x20000003
    1340:	11032123 	tstne	r3, r3, lsr #2
    1344:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    1348:	11032123 	tstne	r3, r3, lsr #2
    134c:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1350:	1103213f 	tstne	r3, pc, lsr r1
    1354:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1358:	11032123 	tstne	r3, r3, lsr #2
    135c:	4d231820 	stcmi	8, cr1, [r3, #-128]!
    1360:	0d03213f 	stfeqs	f2, [r3, #-252]
    1364:	5d231720 	stcpl	7, cr1, [r3, #-128]!
    1368:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    136c:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1370:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    1374:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1378:	23172e0d 	tstcs	r7, #208	; 0xd0
    137c:	1003685d 	andne	r6, r3, sp, asr r8
    1380:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    1384:	10032123 	andne	r2, r3, r3, lsr #2
    1388:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    138c:	1003213f 	andne	r2, r3, pc, lsr r1
    1390:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1394:	10032123 	andne	r2, r3, r3, lsr #2
    1398:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    139c:	0f03213f 	svceq	0x0003213f
    13a0:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    13a4:	0f032123 	svceq	0x00032123
    13a8:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    13ac:	0f03213f 	svceq	0x0003213f
    13b0:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    13b4:	0f032123 	svceq	0x00032123
    13b8:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    13bc:	0f03213f 	svceq	0x0003213f
    13c0:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    13c4:	0f032123 	svceq	0x00032123
    13c8:	31231920 	teqcc	r3, r0, lsr #18
    13cc:	0f03213f 	svceq	0x0003213f
    13d0:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    13d4:	0f032123 	svceq	0x00032123
    13d8:	31231920 	teqcc	r3, r0, lsr #18
    13dc:	0f03213f 	svceq	0x0003213f
    13e0:	4b231920 	blmi	8c7868 <__Stack_Size+0x8c7468>
    13e4:	0e032123 	adfeqsp	f2, f3, f3
    13e8:	4b231920 	blmi	8c7870 <__Stack_Size+0x8c7470>
    13ec:	0f032123 	svceq	0x00032123
    13f0:	4b231920 	blmi	8c7878 <__Stack_Size+0x8c7478>
    13f4:	0e03213f 	mcreq	1, 0, r2, cr3, cr15, {1}
    13f8:	4b231920 	blmi	8c7880 <__Stack_Size+0x8c7480>
    13fc:	0f03213f 	svceq	0x0003213f
    1400:	4b231920 	blmi	8c7888 <__Stack_Size+0x8c7488>
    1404:	0e03213f 	mcreq	1, 0, r2, cr3, cr15, {1}
    1408:	4b231920 	blmi	8c7890 <__Stack_Size+0x8c7490>
    140c:	0f03213f 	svceq	0x0003213f
    1410:	4b231920 	blmi	8c7898 <__Stack_Size+0x8c7498>
    1414:	1303213f 	movwne	r2, #12607	; 0x313f
    1418:	1d311920 	ldcne	9, cr1, [r1, #-128]!
    141c:	11034b85 	smlabbne	r3, r5, fp, r4
    1420:	1d311920 	ldcne	9, cr1, [r1, #-128]!
    1424:	1d034b85 	vstrne	d4, [r3, #-532]
    1428:	79031920 	stmdbvc	r3, {r5, r8, fp, ip}
    142c:	7903272e 	stmdbvc	r3, {r1, r2, r3, r5, r8, r9, sl, sp}
    1430:	033e2720 	teqeq	lr, #8388608	; 0x800000
    1434:	22278277 	eorcs	r8, r7, #1879048199	; 0x70000007
    1438:	af5e9323 	svcge	0x005e9323
    143c:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    1440:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1444:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    1448:	03685d23 	cmneq	r8, #2240	; 0x8c0
    144c:	23172e0c 	tstcs	r7, #192	; 0xc0
    1450:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    1454:	4b69182e 	blmi	1a47514 <__Stack_Size+0x1a47114>
    1458:	192e1703 	stmdbne	lr!, {r0, r1, r8, r9, sl, ip}
    145c:	11034b69 	tstne	r3, r9, ror #22
    1460:	4b69182e 	blmi	1a47520 <__Stack_Size+0x1a47120>
    1464:	182e1003 	stmdane	lr!, {r0, r1, ip}
    1468:	0b034b69 	bleq	d4214 <__Stack_Size+0xd3e14>
    146c:	0321172e 	teqeq	r1, #12058624	; 0xb80000
    1470:	2117200b 	tstcs	r7, fp
    1474:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    1478:	200c0321 	andcs	r0, ip, r1, lsr #6
    147c:	0c032117 	stfeqs	f2, [r3], {23}
    1480:	03211720 	teqeq	r1, #8388608	; 0x800000
    1484:	2f17200c 	svccs	0x0017200c
    1488:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    148c:	12034b69 	andne	r4, r3, #107520	; 0x1a400
    1490:	6769182e 	strbvs	r1, [r9, -lr, lsr #16]!
    1494:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    1498:	12034b69 	andne	r4, r3, #107520	; 0x1a400
    149c:	6769182e 	strbvs	r1, [r9, -lr, lsr #16]!
    14a0:	182e1003 	stmdane	lr!, {r0, r1, ip}
    14a4:	0a034b3f 	beq	d41a8 <__Stack_Size+0xd3da8>
    14a8:	032f1720 	teqeq	pc, #8388608	; 0x800000
    14ac:	2f172e0b 	svccs	0x00172e0b
    14b0:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    14b4:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    14b8:	0a033d17 	beq	d091c <__Stack_Size+0xd051c>
    14bc:	032f1720 	teqeq	pc, #8388608	; 0x800000
    14c0:	2f172e0a 	svccs	0x00172e0a
    14c4:	1a2e1803 	bne	b874d8 <__Stack_Size+0xb870d8>
    14c8:	03580903 	cmpeq	r8, #49152	; 0xc000
    14cc:	4b182018 	blmi	609534 <__Stack_Size+0x609134>
    14d0:	032e1503 	teqeq	lr, #12582912	; 0xc00000
    14d4:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    14d8:	03900903 	orrseq	r0, r0, #49152	; 0xc000
    14dc:	4b182015 	blmi	609538 <__Stack_Size+0x609138>
    14e0:	2e69b203 	cdpcs	2, 6, cr11, cr9, cr3, {0}
    14e4:	1c241c24 	stcne	12, cr1, [r4], #-144
    14e8:	59d90824 	ldmibpl	r9, {r2, r5, fp}^
    14ec:	4b324b40 	blmi	c941f4 <__Stack_Size+0xc93df4>
    14f0:	4b324b32 	blmi	c941c0 <__Stack_Size+0xc93dc0>
    14f4:	4b324b32 	blmi	c941c4 <__Stack_Size+0xc93dc4>
    14f8:	025e595c 	subseq	r5, lr, #1507328	; 0x170000
    14fc:	01010009 	tsteq	r1, r9
    1500:	000001fa 	strdeq	r0, [r0], -sl
    1504:	009b0002 	addseq	r0, fp, r2
    1508:	01020000 	tsteq	r2, r0
    150c:	000d0efb 	strdeq	r0, [sp], -fp
    1510:	01010101 	tsteq	r1, r1, lsl #2
    1514:	01000000 	tsteq	r0, r0
    1518:	73010000 	movwvc	r0, #4096	; 0x1000
    151c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1520:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1524:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1528:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    152c:	6d747300 	ldclvs	3, cr7, [r4]
    1530:	31663233 	cmncc	r6, r3, lsr r2
    1534:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1538:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    153c:	0000636e 	andeq	r6, r0, lr, ror #6
    1540:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1544:	30316632 	eorscc	r6, r1, r2, lsr r6
    1548:	73755f78 	cmnvc	r5, #480	; 0x1e0
    154c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    1550:	00010063 	andeq	r0, r1, r3, rrx
    1554:	6d747300 	ldclvs	3, cr7, [r4]
    1558:	31663233 	cmncc	r6, r3, lsr r2
    155c:	745f7830 	ldrbvc	r7, [pc], #2096	; 1564 <__Stack_Size+0x1164>
    1560:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1564:	00020068 	andeq	r0, r2, r8, rrx
    1568:	6d747300 	ldclvs	3, cr7, [r4]
    156c:	31663233 	cmncc	r6, r3, lsr r2
    1570:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    1574:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1578:	00000200 	andeq	r0, r0, r0, lsl #4
    157c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1580:	30316632 	eorscc	r6, r1, r2, lsr r6
    1584:	73755f78 	cmnvc	r5, #480	; 0x1e0
    1588:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    158c:	00020068 	andeq	r0, r2, r8, rrx
    1590:	6d747300 	ldclvs	3, cr7, [r4]
    1594:	31663233 	cmncc	r6, r3, lsr r2
    1598:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    159c:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    15a0:	00000200 	andeq	r0, r0, r0, lsl #4
    15a4:	02050000 	andeq	r0, r5, #0	; 0x0
    15a8:	080056e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip, lr}
    15ac:	0101e803 	tsteq	r1, r3, lsl #16
    15b0:	213d3d14 	teqcs	sp, r4, lsl sp
    15b4:	033d3d21 	teqeq	sp, #2112	; 0x840
    15b8:	18032e0f 	stmdane	r3, {r0, r1, r2, r3, r9, sl, fp, sp}
    15bc:	3c730301 	ldclcc	3, cr0, [r3], #-4
    15c0:	03200d03 	teqeq	r0, #192	; 0xc0
    15c4:	0b035875 	bleq	d77a0 <__Stack_Size+0xd73a0>
    15c8:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    15cc:	03200b03 	teqeq	r0, #3072	; 0xc00
    15d0:	0b032075 	bleq	c97ac <__Stack_Size+0xc93ac>
    15d4:	0b033d20 	bleq	d0a5c <__Stack_Size+0xd065c>
    15d8:	213d1420 	teqcs	sp, r0, lsr #8
    15dc:	0e032121 	adfeqsp	f2, f3, f1
    15e0:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    15e4:	2e1c0368 	cdpcs	3, 1, cr0, cr12, cr8, {3}
    15e8:	41010d03 	tstmi	r1, r3, lsl #26
    15ec:	033c6e03 	teqeq	ip, #48	; 0x30
    15f0:	03302012 	teqeq	r0, #18	; 0x12
    15f4:	14032e6c 	strne	r2, [r3], #-3692
    15f8:	3e302220 	cdpcc	2, 3, cr2, cr0, cr0, {1}
    15fc:	40222232 	eormi	r2, r2, r2, lsr r2
    1600:	3c13034c 	ldccc	3, cr0, [r3], {76}
    1604:	5a5e2418 	bpl	178a66c <__Stack_Size+0x178a26c>
    1608:	18200d03 	stmdane	r0!, {r0, r1, r8, sl, fp}
    160c:	10034b68 	andne	r4, r3, r8, ror #22
    1610:	4b67172e 	blmi	19c72d0 <__Stack_Size+0x19c6ed0>
    1614:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    1618:	03685d23 	cmneq	r8, #2240	; 0x8c0
    161c:	67172e11 	undefined
    1620:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    1624:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1628:	182e0d03 	stmdane	lr!, {r0, r1, r8, sl, fp}
    162c:	200c033d 	andcs	r0, ip, sp, lsr r3
    1630:	0c033d17 	stceq	13, cr3, [r3], {23}
    1634:	03591720 	cmpeq	r9, #8388608	; 0x800000
    1638:	3e17200d 	wxorcc	wr2, wr7, wr13
    163c:	2e0e0359 	mcrcs	3, 0, r0, cr14, cr9, {2}
    1640:	034b4c17 	movteq	r4, #48151	; 0xbc17
    1644:	23172e0e 	tstcs	r7, #224	; 0xe0
    1648:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    164c:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1650:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    1654:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1658:	172e1003 	strne	r1, [lr, -r3]!
    165c:	0e034b67 	fnmacdeq	d4, d3, d23
    1660:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1664:	2e190368 	cdpcs	3, 1, cr0, cr9, cr8, {3}
    1668:	5809031a 	stmdapl	r9, {r1, r3, r4, r8, r9}
    166c:	18202303 	stmdane	r0!, {r0, r1, r8, r9, sp}
    1670:	2e1a034b 	cdpcs	3, 1, cr0, cr10, cr11, {2}
    1674:	41010a03 	tstmi	r1, r3, lsl #20
    1678:	242c305a 	strtcs	r3, [ip], #-90
    167c:	3d4f3230 	sfmcc	f3, 2, [pc, #-192]
    1680:	9e0a0330 	mcrls	3, 0, r0, cr10, cr0, {1}
    1684:	032e2303 	teqeq	lr, #201326592	; 0xc000000
    1688:	0375010b 	cmneq	r5, #-1073741822	; 0xc0000002
    168c:	032079a6 	teqeq	r0, #2719744	; 0x298000
    1690:	09030115 	stmdbeq	r3, {r0, r2, r4, r8}
    1694:	20790320 	rsbscs	r0, r9, r0, lsr #6
    1698:	5f033151 	svcpl	0x00033151
    169c:	202d0320 	eorcs	r0, sp, r0, lsr #6
    16a0:	03205303 	teqeq	r0, #201326592	; 0xc000000
    16a4:	7603202d 	strvc	r2, [r3], -sp, lsr #32
    16a8:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    16ac:	032e7603 	teqeq	lr, #3145728	; 0x300000
    16b0:	76032e0a 	strvc	r2, [r3], -sl, lsl #28
    16b4:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    16b8:	2009033f 	andcs	r0, r9, pc, lsr r3
    16bc:	03207903 	teqeq	r0, #49152	; 0xc000
    16c0:	39034a4e 	stmdbcc	r3, {r1, r2, r3, r6, r9, fp, lr}
    16c4:	20470320 	subcs	r0, r7, r0, lsr #6
    16c8:	03203903 	teqeq	r0, #49152	; 0xc000
    16cc:	12032047 	andne	r2, r3, #71	; 0x47
    16d0:	202b0320 	eorcs	r0, fp, r0, lsr #6
    16d4:	200b033d 	andcs	r0, fp, sp, lsr r3
    16d8:	22207503 	eorcs	r7, r0, #12582912	; 0xc00000
    16dc:	32832432 	addcc	r2, r3, #838860800	; 0x32000000
    16e0:	4b93321c 	blmi	fe4cdf58 <SCS_BASE+0x1e4bff58>
    16e4:	667efd03 	ldrbtvs	pc, [lr], -r3, lsl #26
    16e8:	1c241c24 	stcne	12, cr1, [r4], #-144
    16ec:	59230824 	stmdbpl	r3!, {r2, r5, fp}
    16f0:	5940596a 	stmdbpl	r0, {r1, r3, r5, r6, r8, fp, ip, lr}^
    16f4:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    16f8:	0006025e 	andeq	r0, r6, lr, asr r2
    16fc:	00a00101 	adceq	r0, r0, r1, lsl #2
    1700:	00020000 	andeq	r0, r2, r0
    1704:	00000039 	andeq	r0, r0, r9, lsr r0
    1708:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    170c:	0101000d 	tsteq	r1, sp
    1710:	00000101 	andeq	r0, r0, r1, lsl #2
    1714:	00000100 	andeq	r0, r0, r0, lsl #2
    1718:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    171c:	31663233 	cmncc	r6, r3, lsr r2
    1720:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1724:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1728:	00006372 	andeq	r6, r0, r2, ror r3
    172c:	74726f63 	ldrbtvc	r6, [r2], #-3939
    1730:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1734:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    1738:	732e6f72 	teqvc	lr, #456	; 0x1c8
    173c:	00000100 	andeq	r0, r0, r0, lsl #2
    1740:	02050000 	andeq	r0, r5, #0	; 0x0
    1744:	08005aa0 	stmdaeq	r0, {r5, r7, r9, fp, ip, lr}
    1748:	21013403 	tstcs	r1, r3, lsl #8
    174c:	21200b03 	teqcs	r0, r3, lsl #22
    1750:	21200b03 	teqcs	r0, r3, lsl #22
    1754:	2f200b03 	svccs	0x00200b03
    1758:	2f200b03 	svccs	0x00200b03
    175c:	2f200b03 	svccs	0x00200b03
    1760:	21200b03 	teqcs	r0, r3, lsl #22
    1764:	2f200b03 	svccs	0x00200b03
    1768:	2f200b03 	svccs	0x00200b03
    176c:	200a032f 	andcs	r0, sl, pc, lsr #6
    1770:	200b032f 	andcs	r0, fp, pc, lsr #6
    1774:	200b032f 	andcs	r0, fp, pc, lsr #6
    1778:	200b032f 	andcs	r0, fp, pc, lsr #6
    177c:	200a032f 	andcs	r0, sl, pc, lsr #6
    1780:	200b0321 	andcs	r0, fp, r1, lsr #6
    1784:	200b0321 	andcs	r0, fp, r1, lsr #6
    1788:	200b0321 	andcs	r0, fp, r1, lsr #6
    178c:	200b0321 	andcs	r0, fp, r1, lsr #6
    1790:	200b032f 	andcs	r0, fp, pc, lsr #6
    1794:	200a032f 	andcs	r0, sl, pc, lsr #6
    1798:	200b0321 	andcs	r0, fp, r1, lsr #6
    179c:	00010221 	andeq	r0, r1, r1, lsr #4
    17a0:	005a0101 	subseq	r0, sl, r1, lsl #2
    17a4:	00020000 	andeq	r0, r2, r0
    17a8:	0000003b 	andeq	r0, r0, fp, lsr r0
    17ac:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    17b0:	0101000d 	tsteq	r1, sp
    17b4:	00000101 	andeq	r0, r0, r1, lsl #2
    17b8:	00000100 	andeq	r0, r0, r0, lsl #2
    17bc:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    17c0:	31663233 	cmncc	r6, r3, lsr r2
    17c4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    17c8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    17cc:	00006372 	andeq	r6, r0, r2, ror r3
    17d0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    17d4:	30316632 	eorscc	r6, r1, r2, lsr r6
    17d8:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    17dc:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    17e0:	0100632e 	tsteq	r0, lr, lsr #6
    17e4:	00000000 	andeq	r0, r0, r0
    17e8:	5b100205 	blpl	402004 <__Stack_Size+0x401c04>
    17ec:	91030800 	tstls	r3, r0, lsl #16
    17f0:	27580101 	ldrbcs	r0, [r8, -r1, lsl #2]
    17f4:	2260563e 	rsbcs	r5, r0, #65011712	; 0x3e00000
    17f8:	022f3648 	eoreq	r3, pc, #75497472	; 0x4800000
    17fc:	0101000e 	tsteq	r1, lr
    1800:	00000070 	andeq	r0, r0, r0, ror r0
    1804:	00570002 	subseq	r0, r7, r2
    1808:	01020000 	tsteq	r2, r0
    180c:	000d0efb 	strdeq	r0, [sp], -fp
    1810:	01010101 	tsteq	r1, r1, lsl #2
    1814:	01000000 	tsteq	r0, r0
    1818:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    181c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1820:	2f2e2e2f 	svccs	0x002e2e2f
    1824:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1828:	63672f2e 	cmnvs	r7, #184	; 0xb8
    182c:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1830:	2f302e33 	svccs	0x00302e33
    1834:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1838:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    183c:	2f636269 	svccs	0x00636269
    1840:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1844:	00006269 	andeq	r6, r0, r9, ror #4
    1848:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    184c:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1850:	00000100 	andeq	r0, r0, r0, lsl #2
    1854:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1858:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    185c:	00000100 	andeq	r0, r0, r0, lsl #2
    1860:	02050000 	andeq	r0, r5, #0	; 0x0
    1864:	00000000 	andeq	r0, r0, r0
    1868:	4b013f03 	blmi	5147c <__Stack_Size+0x5107c>
    186c:	02672f2d 	rsbeq	r2, r7, #180	; 0xb4
    1870:	01010006 	tsteq	r1, r6
    1874:	000000eb 	andeq	r0, r0, fp, ror #1
    1878:	00d00002 	sbcseq	r0, r0, r2
    187c:	01020000 	tsteq	r2, r0
    1880:	000d0efb 	strdeq	r0, [sp], -fp
    1884:	01010101 	tsteq	r1, r1, lsl #2
    1888:	01000000 	tsteq	r0, r0
    188c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1890:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1894:	2f2e2e2f 	svccs	0x002e2e2f
    1898:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    189c:	63672f2e 	cmnvs	r7, #184	; 0xb8
    18a0:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    18a4:	2f302e33 	svccs	0x00302e33
    18a8:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    18ac:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    18b0:	2f636269 	svccs	0x00636269
    18b4:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    18b8:	63006269 	movwvs	r6, #617	; 0x269
    18bc:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    18c0:	6d72616e 	ldfvse	f6, [r2, #-440]!
    18c4:	75622f73 	strbvc	r2, [r2, #-3955]!
    18c8:	2f646c69 	svccs	0x00646c69
    18cc:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    18d0:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    18d4:	656e2f30 	strbvs	r2, [lr, #-3888]!
    18d8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    18dc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    18e0:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    18e4:	64756c63 	ldrbtvs	r6, [r5], #-3171
    18e8:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    18ec:	3a630073 	bcc	18c1ac0 <__Stack_Size+0x18c16c0>
    18f0:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    18f4:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    18f8:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    18fc:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1900:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1904:	646c6975 	strbtvs	r6, [ip], #-2421
    1908:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    190c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1910:	6564756c 	strbvs	r7, [r4, #-1388]!
    1914:	78650000 	stmdavc	r5!, {}^
    1918:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    191c:	00000100 	andeq	r0, r0, r0, lsl #2
    1920:	6b636f6c 	blvs	18dd6d8 <__Stack_Size+0x18dd2d8>
    1924:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1928:	745f0000 	ldrbvc	r0, [pc], #0	; 1930 <__Stack_Size+0x1530>
    192c:	73657079 	cmnvc	r5, #121	; 0x79
    1930:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1934:	74730000 	ldrbtvc	r0, [r3]
    1938:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    193c:	0300682e 	movweq	r6, #2094	; 0x82e
    1940:	65720000 	ldrbvs	r0, [r2]!
    1944:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    1948:	00020068 	andeq	r0, r2, r8, rrx
    194c:	05000000 	streq	r0, [r0]
    1950:	00000002 	andeq	r0, r0, r2
    1954:	013b0300 	teqeq	fp, r0, lsl #6
    1958:	302f2d13 	eorcc	r2, pc, r3, lsl sp
    195c:	06024b83 	streq	r4, [r2], -r3, lsl #23
    1960:	d7010100 	strle	r0, [r1, -r0, lsl #2]
    1964:	02000000 	andeq	r0, r0, #0	; 0x0
    1968:	0000d100 	andeq	sp, r0, r0, lsl #2
    196c:	fb010200 	blx	42176 <__Stack_Size+0x41d76>
    1970:	01000d0e 	tsteq	r0, lr, lsl #26
    1974:	00010101 	andeq	r0, r1, r1, lsl #2
    1978:	00010000 	andeq	r0, r1, r0
    197c:	3a630100 	bcc	18c1d84 <__Stack_Size+0x18c1984>
    1980:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1984:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1988:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    198c:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1990:	342d6363 	strtcc	r6, [sp], #-867
    1994:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1998:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    199c:	2f62696c 	svccs	0x0062696c
    19a0:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    19a4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    19a8:	6564756c 	strbvs	r7, [r4, #-1388]!
    19ac:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    19b0:	2f3a6300 	svccs	0x003a6300
    19b4:	616e6977 	smcvs	59031
    19b8:	2f736d72 	svccs	0x00736d72
    19bc:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    19c0:	63672f64 	cmnvs	r7, #400	; 0x190
    19c4:	75622d63 	strbvc	r2, [r2, #-3427]!
    19c8:	2f646c69 	svccs	0x00646c69
    19cc:	2f636367 	svccs	0x00636367
    19d0:	6c636e69 	stclvs	14, cr6, [r3], #-420
    19d4:	00656475 	rsbeq	r6, r5, r5, ror r4
    19d8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    19dc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    19e0:	2f2e2e2f 	svccs	0x002e2e2f
    19e4:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    19e8:	342d6363 	strtcc	r6, [sp], #-867
    19ec:	302e332e 	eorcc	r3, lr, lr, lsr #6
    19f0:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    19f4:	2f62696c 	svccs	0x0062696c
    19f8:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    19fc:	6565722f 	strbvs	r7, [r5, #-559]!
    1a00:	0000746e 	andeq	r7, r0, lr, ror #8
    1a04:	6b636f6c 	blvs	18dd7bc <__Stack_Size+0x18dd3bc>
    1a08:	0100682e 	tsteq	r0, lr, lsr #16
    1a0c:	745f0000 	ldrbvc	r0, [pc], #0	; 1a14 <__Stack_Size+0x1614>
    1a10:	73657079 	cmnvc	r5, #121	; 0x79
    1a14:	0100682e 	tsteq	r0, lr, lsr #16
    1a18:	74730000 	ldrbtvc	r0, [r3]
    1a1c:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1a20:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1a24:	65720000 	ldrbvs	r0, [r2]!
    1a28:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    1a2c:	00010068 	andeq	r0, r1, r8, rrx
    1a30:	706d6900 	rsbvc	r6, sp, r0, lsl #18
    1a34:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    1a38:	00030063 	andeq	r0, r3, r3, rrx
    1a3c:	00a20000 	adceq	r0, r2, r0
    1a40:	00020000 	andeq	r0, r2, r0
    1a44:	0000007a 	andeq	r0, r0, sl, ror r0
    1a48:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1a4c:	0101000d 	tsteq	r1, sp
    1a50:	00000101 	andeq	r0, r0, r1, lsl #2
    1a54:	00000100 	andeq	r0, r0, r0, lsl #2
    1a58:	2f2e2e01 	svccs	0x002e2e01
    1a5c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1a60:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1a64:	2f2e2e2f 	svccs	0x002e2e2f
    1a68:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1a6c:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1a70:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1a74:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1a78:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1a7c:	696d2f63 	stmdbvs	sp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    1a80:	63006373 	movwvs	r6, #883	; 0x373
    1a84:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1a88:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1a8c:	75622f73 	strbvc	r2, [r2, #-3955]!
    1a90:	2f646c69 	svccs	0x00646c69
    1a94:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1a98:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1a9c:	63672f64 	cmnvs	r7, #400	; 0x190
    1aa0:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1aa4:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1aa8:	69000065 	stmdbvs	r0, {r0, r2, r5, r6}
    1aac:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    1ab0:	00010063 	andeq	r0, r1, r3, rrx
    1ab4:	64747300 	ldrbtvs	r7, [r4], #-768
    1ab8:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1abc:	00020068 	andeq	r0, r2, r8, rrx
    1ac0:	05000000 	streq	r0, [r0]
    1ac4:	00000002 	andeq	r0, r0, r2
    1ac8:	01310300 	teqeq	r1, r0, lsl #6
    1acc:	65676732 	strbvs	r6, [r7, #-1842]!
    1ad0:	65032f69 	strvs	r2, [r3, #-3945]
    1ad4:	67673282 	strbvs	r3, [r7, -r2, lsl #5]!
    1ad8:	67306965 	ldrvs	r6, [r0, -r5, ror #18]!
    1adc:	02686567 	rsbeq	r6, r8, #432013312	; 0x19c00000
    1ae0:	0101000c 	tsteq	r1, ip
    1ae4:	000000d8 	ldrdeq	r0, [r0], -r8
    1ae8:	007e0002 	rsbseq	r0, lr, r2
    1aec:	01020000 	tsteq	r2, r0
    1af0:	000d0efb 	strdeq	r0, [sp], -fp
    1af4:	01010101 	tsteq	r1, r1, lsl #2
    1af8:	01000000 	tsteq	r0, r0
    1afc:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1b00:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1b04:	2f2e2e2f 	svccs	0x002e2e2f
    1b08:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1b0c:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1b10:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1b14:	2f302e33 	svccs	0x00302e33
    1b18:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1b1c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1b20:	2f636269 	svccs	0x00636269
    1b24:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1b28:	6300676e 	movwvs	r6, #1902	; 0x76e
    1b2c:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1b30:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1b34:	75622f73 	strbvc	r2, [r2, #-3955]!
    1b38:	2f646c69 	svccs	0x00646c69
    1b3c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1b40:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1b44:	63672f64 	cmnvs	r7, #400	; 0x190
    1b48:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1b4c:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1b50:	6d000065 	stcvs	0, cr0, [r0, #-404]
    1b54:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    1b58:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1b5c:	73000001 	movwvc	r0, #1	; 0x1
    1b60:	65646474 	strbvs	r6, [r4, #-1140]!
    1b64:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1b68:	00000002 	andeq	r0, r0, r2
    1b6c:	00020500 	andeq	r0, r2, r0, lsl #10
    1b70:	03000000 	movweq	r0, #0	; 0x0
    1b74:	1203012e 	andne	r0, r3, #-2147483637	; 0x8000000b
    1b78:	2e6e0301 	cdpcs	3, 6, cr0, cr14, cr1, {0}
    1b7c:	032e0b03 	teqeq	lr, #3072	; 0xc00
    1b80:	0f032e75 	svceq	0x00032e75
    1b84:	1303312e 	movwne	r3, #12590	; 0x312e
    1b88:	2e760366 	cdpcs	3, 7, cr0, cr6, cr6, {3}
    1b8c:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
    1b90:	2e7a036c 	cdpcs	3, 7, cr0, cr10, cr12, {3}
    1b94:	2f2f2f30 	svccs	0x002f2f30
    1b98:	032e5603 	teqeq	lr, #3145728	; 0x300000
    1b9c:	5b032e25 	blpl	cd438 <__Stack_Size+0xcd038>
    1ba0:	822e032e 	eorhi	r0, lr, #-1207959552	; 0xb8000000
    1ba4:	032e5203 	teqeq	lr, #805306368	; 0x30000000
    1ba8:	77032e2e 	strvc	r2, [r3, -lr, lsr #28]
    1bac:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    1bb0:	66520348 	ldrbvs	r0, [r2], -r8, asr #6
    1bb4:	319e3403 	orrscc	r3, lr, r3, lsl #8
    1bb8:	02514884 	subseq	r4, r1, #8650752	; 0x840000
    1bbc:	01010006 	tsteq	r1, r6
    1bc0:	00000123 	andeq	r0, r0, r3, lsr #2
    1bc4:	00e00002 	rsceq	r0, r0, r2
    1bc8:	01020000 	tsteq	r2, r0
    1bcc:	000d0efb 	strdeq	r0, [sp], -fp
    1bd0:	01010101 	tsteq	r1, r1, lsl #2
    1bd4:	01000000 	tsteq	r0, r0
    1bd8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1bdc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1be0:	2f2e2e2f 	svccs	0x002e2e2f
    1be4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1be8:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1bec:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1bf0:	2f302e33 	svccs	0x00302e33
    1bf4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1bf8:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1bfc:	2f636269 	svccs	0x00636269
    1c00:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1c04:	63006269 	movwvs	r6, #617	; 0x269
    1c08:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1c0c:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1c10:	75622f73 	strbvc	r2, [r2, #-3955]!
    1c14:	2f646c69 	svccs	0x00646c69
    1c18:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1c1c:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1c20:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1c24:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1c28:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1c2c:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1c30:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1c34:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1c38:	3a630073 	bcc	18c1e0c <__Stack_Size+0x18c1a0c>
    1c3c:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1c40:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1c44:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1c48:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1c4c:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1c50:	646c6975 	strbtvs	r6, [ip], #-2421
    1c54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1c58:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1c5c:	6564756c 	strbvs	r7, [r4, #-1388]!
    1c60:	5f5f0000 	svcpl	0x005f0000
    1c64:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1c68:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1c6c:	00000100 	andeq	r0, r0, r0, lsl #2
    1c70:	6b636f6c 	blvs	18dda28 <__Stack_Size+0x18dd628>
    1c74:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1c78:	745f0000 	ldrbvc	r0, [pc], #0	; 1c80 <__Stack_Size+0x1880>
    1c7c:	73657079 	cmnvc	r5, #121	; 0x79
    1c80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1c84:	74730000 	ldrbtvc	r0, [r3]
    1c88:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1c8c:	0300682e 	movweq	r6, #2094	; 0x82e
    1c90:	65720000 	ldrbvs	r0, [r2]!
    1c94:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    1c98:	00020068 	andeq	r0, r2, r8, rrx
    1c9c:	65746100 	ldrbvs	r6, [r4, #-256]!
    1ca0:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1ca4:	00010068 	andeq	r0, r1, r8, rrx
    1ca8:	05000000 	streq	r0, [r0]
    1cac:	00000002 	andeq	r0, r0, r2
    1cb0:	01160300 	tsteq	r6, r0, lsl #6
    1cb4:	03010a03 	movweq	r0, #6659	; 0x1a03
    1cb8:	0a032e76 	beq	cd698 <__Stack_Size+0xcd298>
    1cbc:	032f4b2e 	teqeq	pc, #47104	; 0xb800
    1cc0:	0d032e74 	stceq	14, cr2, [r3, #-464]
    1cc4:	032f2d2e 	teqeq	pc, #2944	; 0xb80
    1cc8:	0d032e73 	stceq	14, cr2, [r3, #-460]
    1ccc:	4a170366 	bmi	5c2a6c <__Stack_Size+0x5c266c>
    1cd0:	a34a1b03 	movtge	r1, #43779	; 0xab03
    1cd4:	4c4a7603 	mcrrmi	6, 0, r7, sl, cr3
    1cd8:	322d2f2b 	eorcc	r2, sp, #172	; 0xac
    1cdc:	2c302f2b 	ldccs	15, cr2, [r0], #-172
    1ce0:	0602312d 	streq	r3, [r2], -sp, lsr #2
    1ce4:	1b010100 	blne	420ec <__Stack_Size+0x41cec>
    1ce8:	02000001 	andeq	r0, r0, #1	; 0x1
    1cec:	0000d900 	andeq	sp, r0, r0, lsl #18
    1cf0:	fb010200 	blx	424fa <__Stack_Size+0x420fa>
    1cf4:	01000d0e 	tsteq	r0, lr, lsl #26
    1cf8:	00010101 	andeq	r0, r1, r1, lsl #2
    1cfc:	00010000 	andeq	r0, r1, r0
    1d00:	2e2e0100 	sufcse	f0, f6, f0
    1d04:	2f2e2e2f 	svccs	0x002e2e2f
    1d08:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d0c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1d10:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1d14:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1d18:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1d1c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1d20:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1d24:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    1d28:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    1d2c:	3a630062 	bcc	18c1ebc <__Stack_Size+0x18c1abc>
    1d30:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1d34:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1d38:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1d3c:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1d40:	342d6363 	strtcc	r6, [sp], #-867
    1d44:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1d48:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1d4c:	2f62696c 	svccs	0x0062696c
    1d50:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1d54:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d58:	6564756c 	strbvs	r7, [r4, #-1388]!
    1d5c:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    1d60:	2f3a6300 	svccs	0x003a6300
    1d64:	616e6977 	smcvs	59031
    1d68:	2f736d72 	svccs	0x00736d72
    1d6c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1d70:	63672f64 	cmnvs	r7, #400	; 0x190
    1d74:	75622d63 	strbvc	r2, [r2, #-3427]!
    1d78:	2f646c69 	svccs	0x00646c69
    1d7c:	2f636367 	svccs	0x00636367
    1d80:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1d84:	00656475 	rsbeq	r6, r5, r5, ror r4
    1d88:	635f5f00 	cmpvs	pc, #0	; 0x0
    1d8c:	5f6c6c61 	svcpl	0x006c6c61
    1d90:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1d94:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1d98:	00000100 	andeq	r0, r0, r0, lsl #2
    1d9c:	6b636f6c 	blvs	18ddb54 <__Stack_Size+0x18dd754>
    1da0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1da4:	745f0000 	ldrbvc	r0, [pc], #0	; 1dac <__Stack_Size+0x19ac>
    1da8:	73657079 	cmnvc	r5, #121	; 0x79
    1dac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1db0:	74730000 	ldrbtvc	r0, [r3]
    1db4:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1db8:	0300682e 	movweq	r6, #2094	; 0x82e
    1dbc:	65720000 	ldrbvs	r0, [r2]!
    1dc0:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    1dc4:	00020068 	andeq	r0, r2, r8, rrx
    1dc8:	05000000 	streq	r0, [r0]
    1dcc:	00000002 	andeq	r0, r0, r2
    1dd0:	01110300 	tsteq	r1, r0, lsl #6
    1dd4:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1dd8:	034a4a76 	movteq	r4, #43638	; 0xaa76
    1ddc:	77034a2c 	strvc	r4, [r3, -ip, lsr #20]
    1de0:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
    1de4:	7903c151 	stmdbvc	r3, {r0, r4, r6, r8, lr, pc}
    1de8:	663e039e 	undefined
    1dec:	2d664f03 	stclcs	15, cr4, [r6, #-12]!
    1df0:	31304b2f 	teqcc	r0, pc, lsr #22
    1df4:	30316350 	eorscc	r6, r1, r0, asr r3
    1df8:	77038967 	strvc	r8, [r3, -r7, ror #18]
    1dfc:	4a09039e 	bmi	242c7c <__Stack_Size+0x24287c>
    1e00:	000a02d1 	ldrdeq	r0, [sl], -r1
    1e04:	00450101 	subeq	r0, r5, r1, lsl #2
    1e08:	00020000 	andeq	r0, r2, r0
    1e0c:	0000001f 	andeq	r0, r0, pc, lsl r0
    1e10:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1e14:	0101000d 	tsteq	r1, sp
    1e18:	00000101 	andeq	r0, r0, r1, lsl #2
    1e1c:	00000100 	andeq	r0, r0, r0, lsl #2
    1e20:	72630001 	rsbvc	r0, r3, #1	; 0x1
    1e24:	612e6e74 	teqvs	lr, r4, ror lr
    1e28:	00006d73 	andeq	r6, r0, r3, ror sp
    1e2c:	00000000 	andeq	r0, r0, r0
    1e30:	00000205 	andeq	r0, r0, r5, lsl #4
    1e34:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    1e38:	06020100 	streq	r0, [r2], -r0, lsl #2
    1e3c:	00010100 	andeq	r0, r1, r0, lsl #2
    1e40:	00000205 	andeq	r0, r0, r5, lsl #4
    1e44:	d2030000 	andle	r0, r3, #0	; 0x0
    1e48:	06020100 	streq	r0, [r2], -r0, lsl #2
    1e4c:	Address 0x00001e4c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000014 	andeq	r0, r0, r4, lsl r0
      20:	00000014 	andeq	r0, r0, r4, lsl r0
      24:	00000000 	andeq	r0, r0, r0
      28:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      2c:	00000028 	andeq	r0, r0, r8, lsr #32
      30:	8e080e42 	cdphi	14, 0, cr0, cr8, cr2, {2}
      34:	00028401 	andeq	r8, r2, r1, lsl #8
      38:	00000018 	andeq	r0, r0, r8, lsl r0
      3c:	00000000 	andeq	r0, r0, r0
      40:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
      44:	000000a4 	andeq	r0, r0, r4, lsr #1
      48:	8e100e42 	cdphi	14, 1, cr0, cr0, cr2, {2}
      4c:	85028601 	strhi	r8, [r2, #-1537]
      50:	00048403 	andeq	r8, r4, r3, lsl #8
      54:	0000000c 	.word	0x0000000c
      58:	ffffffff 	.word	0xffffffff
      5c:	7c010001 	.word	0x7c010001
      60:	000d0c0e 	.word	0x000d0c0e
      64:	0000000c 	.word	0x0000000c
      68:	00000054 	.word	0x00000054
      6c:	08003214 	.word	0x08003214
      70:	00000002 	.word	0x00000002
      74:	0000000c 	.word	0x0000000c
      78:	00000054 	.word	0x00000054
      7c:	08003218 	.word	0x08003218
      80:	00000002 	.word	0x00000002
      84:	0000000c 	.word	0x0000000c
      88:	00000054 	.word	0x00000054
      8c:	0800321c 	.word	0x0800321c
      90:	00000002 	.word	0x00000002
      94:	0000000c 	.word	0x0000000c
      98:	00000054 	.word	0x00000054
      9c:	08003220 	.word	0x08003220
      a0:	00000002 	.word	0x00000002
      a4:	0000000c 	.word	0x0000000c
      a8:	00000054 	.word	0x00000054
      ac:	08003224 	.word	0x08003224
      b0:	00000002 	.word	0x00000002
      b4:	0000000c 	.word	0x0000000c
      b8:	00000054 	.word	0x00000054
      bc:	08003228 	.word	0x08003228
      c0:	00000002 	.word	0x00000002
      c4:	0000000c 	.word	0x0000000c
      c8:	00000054 	.word	0x00000054
      cc:	0800322c 	.word	0x0800322c
      d0:	00000002 	.word	0x00000002
      d4:	0000000c 	.word	0x0000000c
      d8:	00000054 	.word	0x00000054
      dc:	08003230 	.word	0x08003230
      e0:	00000002 	.word	0x00000002
      e4:	0000000c 	.word	0x0000000c
      e8:	00000054 	.word	0x00000054
      ec:	08003234 	.word	0x08003234
      f0:	00000002 	.word	0x00000002
      f4:	0000000c 	.word	0x0000000c
      f8:	00000054 	.word	0x00000054
      fc:	08003238 	.word	0x08003238
     100:	00000002 	.word	0x00000002
     104:	0000000c 	.word	0x0000000c
     108:	00000054 	.word	0x00000054
     10c:	0800323c 	.word	0x0800323c
     110:	00000002 	.word	0x00000002
     114:	0000000c 	.word	0x0000000c
     118:	00000054 	.word	0x00000054
     11c:	08003240 	.word	0x08003240
     120:	00000002 	.word	0x00000002
     124:	0000000c 	.word	0x0000000c
     128:	00000054 	.word	0x00000054
     12c:	08003244 	.word	0x08003244
     130:	00000002 	.word	0x00000002
     134:	0000000c 	.word	0x0000000c
     138:	00000054 	.word	0x00000054
     13c:	08003248 	.word	0x08003248
     140:	00000002 	.word	0x00000002
     144:	0000000c 	.word	0x0000000c
     148:	00000054 	.word	0x00000054
     14c:	0800324c 	.word	0x0800324c
     150:	00000002 	.word	0x00000002
     154:	0000000c 	.word	0x0000000c
     158:	00000054 	.word	0x00000054
     15c:	08003250 	.word	0x08003250
     160:	00000002 	.word	0x00000002
     164:	0000000c 	.word	0x0000000c
     168:	00000054 	.word	0x00000054
     16c:	08003254 	.word	0x08003254
     170:	00000002 	.word	0x00000002
     174:	0000000c 	.word	0x0000000c
     178:	00000054 	.word	0x00000054
     17c:	08003258 	.word	0x08003258
     180:	00000002 	.word	0x00000002
     184:	0000000c 	.word	0x0000000c
     188:	00000054 	.word	0x00000054
     18c:	0800325c 	.word	0x0800325c
     190:	00000002 	.word	0x00000002
     194:	0000000c 	.word	0x0000000c
     198:	00000054 	.word	0x00000054
     19c:	08003260 	.word	0x08003260
     1a0:	00000002 	.word	0x00000002
     1a4:	0000000c 	.word	0x0000000c
     1a8:	00000054 	.word	0x00000054
     1ac:	08003264 	.word	0x08003264
     1b0:	00000002 	.word	0x00000002
     1b4:	0000000c 	.word	0x0000000c
     1b8:	00000054 	.word	0x00000054
     1bc:	08003268 	.word	0x08003268
     1c0:	00000002 	.word	0x00000002
     1c4:	0000000c 	.word	0x0000000c
     1c8:	00000054 	.word	0x00000054
     1cc:	0800326c 	.word	0x0800326c
     1d0:	00000002 	.word	0x00000002
     1d4:	0000000c 	.word	0x0000000c
     1d8:	00000054 	.word	0x00000054
     1dc:	08003270 	.word	0x08003270
     1e0:	00000002 	.word	0x00000002
     1e4:	0000000c 	.word	0x0000000c
     1e8:	00000054 	.word	0x00000054
     1ec:	08003274 	.word	0x08003274
     1f0:	00000002 	.word	0x00000002
     1f4:	0000000c 	.word	0x0000000c
     1f8:	00000054 	.word	0x00000054
     1fc:	08003278 	.word	0x08003278
     200:	00000002 	.word	0x00000002
     204:	0000000c 	.word	0x0000000c
     208:	00000054 	.word	0x00000054
     20c:	0800327c 	.word	0x0800327c
     210:	00000002 	.word	0x00000002
     214:	0000000c 	.word	0x0000000c
     218:	00000054 	.word	0x00000054
     21c:	08003280 	.word	0x08003280
     220:	00000002 	.word	0x00000002
     224:	0000000c 	.word	0x0000000c
     228:	00000054 	.word	0x00000054
     22c:	08003284 	.word	0x08003284
     230:	00000002 	.word	0x00000002
     234:	0000000c 	.word	0x0000000c
     238:	00000054 	.word	0x00000054
     23c:	08003288 	.word	0x08003288
     240:	00000002 	.word	0x00000002
     244:	0000000c 	.word	0x0000000c
     248:	00000054 	.word	0x00000054
     24c:	0800328c 	.word	0x0800328c
     250:	00000002 	.word	0x00000002
     254:	0000000c 	.word	0x0000000c
     258:	00000054 	.word	0x00000054
     25c:	08003290 	.word	0x08003290
     260:	00000002 	.word	0x00000002
     264:	0000000c 	.word	0x0000000c
     268:	00000054 	.word	0x00000054
     26c:	08003294 	.word	0x08003294
     270:	00000002 	.word	0x00000002
     274:	0000000c 	.word	0x0000000c
     278:	00000054 	.word	0x00000054
     27c:	08003298 	.word	0x08003298
     280:	00000002 	.word	0x00000002
     284:	0000000c 	.word	0x0000000c
     288:	00000054 	.word	0x00000054
     28c:	0800329c 	.word	0x0800329c
     290:	00000002 	.word	0x00000002
     294:	0000000c 	.word	0x0000000c
     298:	00000054 	.word	0x00000054
     29c:	080032a0 	.word	0x080032a0
     2a0:	00000002 	.word	0x00000002
     2a4:	0000000c 	.word	0x0000000c
     2a8:	00000054 	.word	0x00000054
     2ac:	080032a4 	.word	0x080032a4
     2b0:	00000002 	.word	0x00000002
     2b4:	0000000c 	.word	0x0000000c
     2b8:	00000054 	.word	0x00000054
     2bc:	080032a8 	.word	0x080032a8
     2c0:	00000002 	.word	0x00000002
     2c4:	0000000c 	.word	0x0000000c
     2c8:	00000054 	.word	0x00000054
     2cc:	080032ac 	.word	0x080032ac
     2d0:	00000002 	.word	0x00000002
     2d4:	0000000c 	.word	0x0000000c
     2d8:	00000054 	.word	0x00000054
     2dc:	080032b0 	.word	0x080032b0
     2e0:	00000002 	.word	0x00000002
     2e4:	0000000c 	.word	0x0000000c
     2e8:	00000054 	.word	0x00000054
     2ec:	080032b4 	.word	0x080032b4
     2f0:	00000002 	.word	0x00000002
     2f4:	0000000c 	.word	0x0000000c
     2f8:	00000054 	.word	0x00000054
     2fc:	080032b8 	.word	0x080032b8
     300:	00000002 	.word	0x00000002
     304:	0000000c 	.word	0x0000000c
     308:	00000054 	.word	0x00000054
     30c:	080032bc 	.word	0x080032bc
     310:	00000002 	.word	0x00000002
     314:	0000000c 	.word	0x0000000c
     318:	00000054 	.word	0x00000054
     31c:	080032c0 	.word	0x080032c0
     320:	00000002 	.word	0x00000002
     324:	0000000c 	.word	0x0000000c
     328:	00000054 	.word	0x00000054
     32c:	080032c4 	.word	0x080032c4
     330:	00000002 	.word	0x00000002
     334:	0000000c 	.word	0x0000000c
     338:	00000054 	.word	0x00000054
     33c:	080032c8 	.word	0x080032c8
     340:	00000002 	.word	0x00000002
     344:	0000000c 	.word	0x0000000c
     348:	00000054 	.word	0x00000054
     34c:	080032cc 	.word	0x080032cc
     350:	00000002 	.word	0x00000002
     354:	0000000c 	.word	0x0000000c
     358:	00000054 	.word	0x00000054
     35c:	080032d0 	.word	0x080032d0
     360:	00000002 	.word	0x00000002
     364:	0000000c 	.word	0x0000000c
     368:	00000054 	.word	0x00000054
     36c:	080032d4 	.word	0x080032d4
     370:	00000002 	.word	0x00000002
     374:	0000000c 	.word	0x0000000c
     378:	00000054 	.word	0x00000054
     37c:	080032d8 	.word	0x080032d8
     380:	00000002 	.word	0x00000002
     384:	0000000c 	.word	0x0000000c
     388:	00000054 	.word	0x00000054
     38c:	080032dc 	.word	0x080032dc
     390:	00000002 	.word	0x00000002
     394:	0000000c 	.word	0x0000000c
     398:	00000054 	.word	0x00000054
     39c:	080032e0 	.word	0x080032e0
     3a0:	00000002 	.word	0x00000002
     3a4:	0000000c 	.word	0x0000000c
     3a8:	00000054 	.word	0x00000054
     3ac:	080032e4 	.word	0x080032e4
     3b0:	00000002 	.word	0x00000002
     3b4:	0000000c 	.word	0x0000000c
     3b8:	00000054 	.word	0x00000054
     3bc:	080032e8 	.word	0x080032e8
     3c0:	00000002 	.word	0x00000002
     3c4:	0000000c 	.word	0x0000000c
     3c8:	00000054 	.word	0x00000054
     3cc:	080032ec 	.word	0x080032ec
     3d0:	00000002 	.word	0x00000002
     3d4:	0000000c 	.word	0x0000000c
     3d8:	00000054 	.word	0x00000054
     3dc:	080032f0 	.word	0x080032f0
     3e0:	00000002 	.word	0x00000002
     3e4:	0000000c 	.word	0x0000000c
     3e8:	00000054 	.word	0x00000054
     3ec:	080032f4 	.word	0x080032f4
     3f0:	00000002 	.word	0x00000002
     3f4:	0000000c 	.word	0x0000000c
     3f8:	00000054 	.word	0x00000054
     3fc:	080032f8 	.word	0x080032f8
     400:	00000002 	.word	0x00000002
     404:	0000000c 	.word	0x0000000c
     408:	00000054 	.word	0x00000054
     40c:	080032fc 	.word	0x080032fc
     410:	00000002 	.word	0x00000002
     414:	0000000c 	.word	0x0000000c
     418:	00000054 	.word	0x00000054
     41c:	08003300 	.word	0x08003300
     420:	00000002 	.word	0x00000002
     424:	0000000c 	.word	0x0000000c
     428:	00000054 	.word	0x00000054
     42c:	08003304 	.word	0x08003304
     430:	00000002 	.word	0x00000002
     434:	0000000c 	.word	0x0000000c
     438:	00000054 	.word	0x00000054
     43c:	08003308 	.word	0x08003308
     440:	00000002 	.word	0x00000002
     444:	0000000c 	.word	0x0000000c
     448:	00000054 	.word	0x00000054
     44c:	0800330c 	.word	0x0800330c
     450:	00000002 	.word	0x00000002
     454:	0000000c 	.word	0x0000000c
     458:	00000054 	.word	0x00000054
     45c:	08003310 	.word	0x08003310
     460:	00000002 	.word	0x00000002
     464:	0000000c 	.word	0x0000000c
     468:	00000054 	.word	0x00000054
     46c:	08003314 	.word	0x08003314
     470:	00000002 	.word	0x00000002
     474:	00000014 	.word	0x00000014
     478:	00000054 	.word	0x00000054
     47c:	08003318 	.word	0x08003318
     480:	0000000c 	.word	0x0000000c
     484:	42040e42 	.word	0x42040e42
     488:	018e080e 	.word	0x018e080e
     48c:	00000014 	.word	0x00000014
     490:	00000054 	.word	0x00000054
     494:	08003324 	.word	0x08003324
     498:	0000000c 	.word	0x0000000c
     49c:	42040e42 	.word	0x42040e42
     4a0:	018e080e 	.word	0x018e080e
     4a4:	00000014 	.word	0x00000014
     4a8:	00000054 	.word	0x00000054
     4ac:	08003330 	.word	0x08003330
     4b0:	0000000c 	.word	0x0000000c
     4b4:	42040e42 	.word	0x42040e42
     4b8:	018e080e 	.word	0x018e080e
     4bc:	00000014 	.word	0x00000014
     4c0:	00000054 	.word	0x00000054
     4c4:	0800333c 	.word	0x0800333c
     4c8:	0000000c 	.word	0x0000000c
     4cc:	42040e42 	.word	0x42040e42
     4d0:	018e080e 	.word	0x018e080e
     4d4:	0000000c 	.word	0x0000000c
     4d8:	ffffffff 	.word	0xffffffff
     4dc:	7c010001 	.word	0x7c010001
     4e0:	000d0c0e 	.word	0x000d0c0e
     4e4:	0000000c 	.word	0x0000000c
     4e8:	000004d4 	.word	0x000004d4
     4ec:	08003348 	.word	0x08003348
     4f0:	00000030 	.word	0x00000030
     4f4:	00000014 	.word	0x00000014
     4f8:	000004d4 	.word	0x000004d4
     4fc:	08003378 	.word	0x08003378
     500:	00000014 	.word	0x00000014
     504:	44040e42 	.word	0x44040e42
     508:	018e080e 	.word	0x018e080e
     50c:	0000001c 	.word	0x0000001c
     510:	000004d4 	.word	0x000004d4
     514:	0800338c 	.word	0x0800338c
     518:	00000088 	.word	0x00000088
     51c:	42100e42 	.word	0x42100e42
     520:	018e180e 	.word	0x018e180e
     524:	03850286 	.word	0x03850286
     528:	00000484 	.word	0x00000484
     52c:	0000001c 	.word	0x0000001c
     530:	000004d4 	.word	0x000004d4
     534:	08003414 	.word	0x08003414
     538:	00000052 	.word	0x00000052
     53c:	46100e42 	.word	0x46100e42
     540:	018e180e 	.word	0x018e180e
     544:	03850286 	.word	0x03850286
     548:	00000484 	.word	0x00000484
     54c:	00000014 	.word	0x00000014
     550:	000004d4 	.word	0x000004d4
     554:	08003468 	.word	0x08003468
     558:	00000084 	.word	0x00000084
     55c:	42040e42 	.word	0x42040e42
     560:	018e080e 	.word	0x018e080e
     564:	0000000c 	.word	0x0000000c
     568:	ffffffff 	.word	0xffffffff
     56c:	7c010001 	.word	0x7c010001
     570:	000d0c0e 	.word	0x000d0c0e
     574:	00000014 	.word	0x00000014
     578:	00000564 	.word	0x00000564
     57c:	080034ec 	.word	0x080034ec
     580:	00000038 	.word	0x00000038
     584:	8e080e42 	.word	0x8e080e42
     588:	00028401 	.word	0x00028401
     58c:	00000014 	.word	0x00000014
     590:	00000564 	.word	0x00000564
     594:	08003524 	.word	0x08003524
     598:	0000002c 	.word	0x0000002c
     59c:	8e080e42 	.word	0x8e080e42
     5a0:	00028401 	.word	0x00028401
     5a4:	00000014 	.word	0x00000014
     5a8:	00000564 	.word	0x00000564
     5ac:	08003550 	.word	0x08003550
     5b0:	00000016 	.word	0x00000016
     5b4:	4a040e42 	.word	0x4a040e42
     5b8:	018e080e 	.word	0x018e080e
     5bc:	00000014 	.word	0x00000014
     5c0:	00000564 	.word	0x00000564
     5c4:	08003568 	.word	0x08003568
     5c8:	00000020 	.word	0x00000020
     5cc:	44040e42 	.word	0x44040e42
     5d0:	018e080e 	.word	0x018e080e
     5d4:	00000018 	.word	0x00000018
     5d8:	00000564 	.word	0x00000564
     5dc:	08003588 	.word	0x08003588
     5e0:	00000018 	.word	0x00000018
     5e4:	8e100e42 	.word	0x8e100e42
     5e8:	85028601 	.word	0x85028601
     5ec:	00048403 	.word	0x00048403
     5f0:	00000018 	.word	0x00000018
     5f4:	00000564 	.word	0x00000564
     5f8:	080035a0 	.word	0x080035a0
     5fc:	0000001a 	.word	0x0000001a
     600:	8e0c0e42 	.word	0x8e0c0e42
     604:	84028501 	.word	0x84028501
     608:	100e4403 	.word	0x100e4403
     60c:	0000001c 	.word	0x0000001c
     610:	00000564 	.word	0x00000564
     614:	080035bc 	.word	0x080035bc
     618:	0000008c 	.word	0x0000008c
     61c:	42100e42 	.word	0x42100e42
     620:	018e200e 	.word	0x018e200e
     624:	03850286 	.word	0x03850286
     628:	00000484 	.word	0x00000484
     62c:	0000000c 	.word	0x0000000c
     630:	ffffffff 	.word	0xffffffff
     634:	7c010001 	.word	0x7c010001
     638:	000d0c0e 	.word	0x000d0c0e
     63c:	00000018 	.word	0x00000018
     640:	0000062c 	.word	0x0000062c
     644:	08003648 	.word	0x08003648
     648:	00000060 	.word	0x00000060
     64c:	420c0e42 	.word	0x420c0e42
     650:	018e200e 	.word	0x018e200e
     654:	03840285 	.word	0x03840285
     658:	00000014 	.word	0x00000014
     65c:	0000062c 	.word	0x0000062c
     660:	080036a8 	.word	0x080036a8
     664:	0000000c 	.word	0x0000000c
     668:	42040e42 	.word	0x42040e42
     66c:	018e080e 	.word	0x018e080e
     670:	00000018 	.word	0x00000018
     674:	0000062c 	.word	0x0000062c
     678:	080036b4 	.word	0x080036b4
     67c:	00000038 	.word	0x00000038
     680:	440c0e42 	.word	0x440c0e42
     684:	018e100e 	.word	0x018e100e
     688:	03840285 	.word	0x03840285
     68c:	00000014 	.word	0x00000014
     690:	0000062c 	.word	0x0000062c
     694:	080036ec 	.word	0x080036ec
     698:	00000044 	.word	0x00000044
     69c:	8e080e42 	.word	0x8e080e42
     6a0:	00028401 	.word	0x00028401
     6a4:	00000018 	.word	0x00000018
     6a8:	0000062c 	.word	0x0000062c
     6ac:	08003730 	.word	0x08003730
     6b0:	00000074 	.word	0x00000074
     6b4:	5a0c0e42 	.word	0x5a0c0e42
     6b8:	018e100e 	.word	0x018e100e
     6bc:	03840285 	.word	0x03840285
     6c0:	00000018 	.word	0x00000018
     6c4:	0000062c 	.word	0x0000062c
     6c8:	080037a4 	.word	0x080037a4
     6cc:	0000008c 	.word	0x0000008c
     6d0:	680c0e42 	.word	0x680c0e42
     6d4:	018e100e 	.word	0x018e100e
     6d8:	03840285 	.word	0x03840285
     6dc:	0000000c 	.word	0x0000000c
     6e0:	ffffffff 	.word	0xffffffff
     6e4:	7c010001 	.word	0x7c010001
     6e8:	000d0c0e 	.word	0x000d0c0e
     6ec:	0000000c 	.word	0x0000000c
     6f0:	000006dc 	.word	0x000006dc
     6f4:	08003830 	.word	0x08003830
     6f8:	00000002 	.word	0x00000002
     6fc:	00000014 	.word	0x00000014
     700:	000006dc 	.word	0x000006dc
     704:	08003834 	.word	0x08003834
     708:	00000030 	.word	0x00000030
     70c:	8e080e42 	.word	0x8e080e42
     710:	00028401 	.word	0x00028401
     714:	00000018 	.word	0x00000018
     718:	000006dc 	.word	0x000006dc
     71c:	08003864 	.word	0x08003864
     720:	00000038 	.word	0x00000038
     724:	8e0c0e42 	.word	0x8e0c0e42
     728:	84028501 	.word	0x84028501
     72c:	100e5e03 	.word	0x100e5e03
     730:	00000014 	.word	0x00000014
     734:	000006dc 	.word	0x000006dc
     738:	0800389c 	.word	0x0800389c
     73c:	00000034 	.word	0x00000034
     740:	8e080e42 	.word	0x8e080e42
     744:	00028401 	.word	0x00028401
     748:	00000014 	.word	0x00000014
     74c:	000006dc 	.word	0x000006dc
     750:	080038d0 	.word	0x080038d0
     754:	00000030 	.word	0x00000030
     758:	8e080e42 	.word	0x8e080e42
     75c:	00028401 	.word	0x00028401
     760:	0000000c 	.word	0x0000000c
     764:	ffffffff 	.word	0xffffffff
     768:	7c010001 	.word	0x7c010001
     76c:	000d0c0e 	.word	0x000d0c0e
     770:	0000000c 	.word	0x0000000c
     774:	00000760 	.word	0x00000760
     778:	08003900 	.word	0x08003900
     77c:	00000018 	.word	0x00000018
     780:	0000000c 	.word	0x0000000c
     784:	00000760 	.word	0x00000760
     788:	08003918 	.word	0x08003918
     78c:	00000018 	.word	0x00000018
     790:	0000000c 	.word	0x0000000c
     794:	00000760 	.word	0x00000760
     798:	08003930 	.word	0x08003930
     79c:	00000018 	.word	0x00000018
     7a0:	0000000c 	.word	0x0000000c
     7a4:	00000760 	.word	0x00000760
     7a8:	08003948 	.word	0x08003948
     7ac:	00000018 	.word	0x00000018
     7b0:	0000000c 	.word	0x0000000c
     7b4:	00000760 	.word	0x00000760
     7b8:	08003960 	.word	0x08003960
     7bc:	00000010 	.word	0x00000010
     7c0:	0000000c 	.word	0x0000000c
     7c4:	00000760 	.word	0x00000760
     7c8:	08003970 	.word	0x08003970
     7cc:	0000000c 	.word	0x0000000c
     7d0:	0000000c 	.word	0x0000000c
     7d4:	00000760 	.word	0x00000760
     7d8:	0800397c 	.word	0x0800397c
     7dc:	0000000c 	.word	0x0000000c
     7e0:	0000000c 	.word	0x0000000c
     7e4:	00000760 	.word	0x00000760
     7e8:	08003988 	.word	0x08003988
     7ec:	00000010 	.word	0x00000010
     7f0:	0000000c 	.word	0x0000000c
     7f4:	00000760 	.word	0x00000760
     7f8:	08003998 	.word	0x08003998
     7fc:	00000010 	.word	0x00000010
     800:	0000000c 	.word	0x0000000c
     804:	00000760 	.word	0x00000760
     808:	080039a8 	.word	0x080039a8
     80c:	0000001c 	.word	0x0000001c
     810:	0000000c 	.word	0x0000000c
     814:	00000760 	.word	0x00000760
     818:	080039c4 	.word	0x080039c4
     81c:	00000020 	.word	0x00000020
     820:	0000000c 	.word	0x0000000c
     824:	00000760 	.word	0x00000760
     828:	080039e4 	.word	0x080039e4
     82c:	0000000c 	.word	0x0000000c
     830:	0000000c 	.word	0x0000000c
     834:	00000760 	.word	0x00000760
     838:	080039f0 	.word	0x080039f0
     83c:	0000002c 	.word	0x0000002c
     840:	00000018 	.word	0x00000018
     844:	00000760 	.word	0x00000760
     848:	08003a1c 	.word	0x08003a1c
     84c:	00000094 	.word	0x00000094
     850:	44080e42 	.word	0x44080e42
     854:	018e100e 	.word	0x018e100e
     858:	00000284 	.word	0x00000284
     85c:	0000001c 	.word	0x0000001c
     860:	00000760 	.word	0x00000760
     864:	08003ab0 	.word	0x08003ab0
     868:	0000005c 	.word	0x0000005c
     86c:	8e140e42 	.word	0x8e140e42
     870:	86028701 	.word	0x86028701
     874:	84048503 	.word	0x84048503
     878:	180e4605 	.word	0x180e4605
     87c:	00000018 	.word	0x00000018
     880:	00000760 	.word	0x00000760
     884:	08003b0c 	.word	0x08003b0c
     888:	0000009c 	.word	0x0000009c
     88c:	8e0c0e42 	.word	0x8e0c0e42
     890:	84028501 	.word	0x84028501
     894:	100e4403 	.word	0x100e4403
     898:	00000014 	.word	0x00000014
     89c:	00000760 	.word	0x00000760
     8a0:	08003ba8 	.word	0x08003ba8
     8a4:	000000c0 	.word	0x000000c0
     8a8:	8e080e42 	.word	0x8e080e42
     8ac:	00028401 	.word	0x00028401
     8b0:	00000018 	.word	0x00000018
     8b4:	00000760 	.word	0x00000760
     8b8:	08003c68 	.word	0x08003c68
     8bc:	00000044 	.word	0x00000044
     8c0:	8e100e42 	.word	0x8e100e42
     8c4:	85028601 	.word	0x85028601
     8c8:	00048403 	.word	0x00048403
     8cc:	00000018 	.word	0x00000018
     8d0:	00000760 	.word	0x00000760
     8d4:	08003cac 	.word	0x08003cac
     8d8:	00000038 	.word	0x00000038
     8dc:	8e100e42 	.word	0x8e100e42
     8e0:	85028601 	.word	0x85028601
     8e4:	00048403 	.word	0x00048403
     8e8:	00000018 	.word	0x00000018
     8ec:	00000760 	.word	0x00000760
     8f0:	08003ce4 	.word	0x08003ce4
     8f4:	00000048 	.word	0x00000048
     8f8:	8e100e42 	.word	0x8e100e42
     8fc:	85028601 	.word	0x85028601
     900:	00048403 	.word	0x00048403
     904:	00000014 	.word	0x00000014
     908:	00000760 	.word	0x00000760
     90c:	08003d2c 	.word	0x08003d2c
     910:	00000078 	.word	0x00000078
     914:	8e080e42 	.word	0x8e080e42
     918:	00028401 	.word	0x00028401
     91c:	00000014 	.word	0x00000014
     920:	00000760 	.word	0x00000760
     924:	08003da4 	.word	0x08003da4
     928:	0000003c 	.word	0x0000003c
     92c:	8e080e42 	.word	0x8e080e42
     930:	00028401 	.word	0x00028401
     934:	00000018 	.word	0x00000018
     938:	00000760 	.word	0x00000760
     93c:	08003de0 	.word	0x08003de0
     940:	00000048 	.word	0x00000048
     944:	8e0c0e42 	.word	0x8e0c0e42
     948:	84028501 	.word	0x84028501
     94c:	100e4403 	.word	0x100e4403
     950:	0000000c 	.word	0x0000000c
     954:	ffffffff 	.word	0xffffffff
     958:	7c010001 	.word	0x7c010001
     95c:	000d0c0e 	.word	0x000d0c0e
     960:	0000001c 	.word	0x0000001c
     964:	00000950 	.word	0x00000950
     968:	08003e28 	.word	0x08003e28
     96c:	000000a6 	.word	0x000000a6
     970:	8e140e42 	.word	0x8e140e42
     974:	86028701 	.word	0x86028701
     978:	84048503 	.word	0x84048503
     97c:	200e5a05 	.word	0x200e5a05
     980:	0000000c 	.word	0x0000000c
     984:	00000950 	.word	0x00000950
     988:	08003ed0 	.word	0x08003ed0
     98c:	00000010 	.word	0x00000010
     990:	0000000c 	.word	0x0000000c
     994:	00000950 	.word	0x00000950
     998:	08003ee0 	.word	0x08003ee0
     99c:	0000000c 	.word	0x0000000c
     9a0:	0000000c 	.word	0x0000000c
     9a4:	00000950 	.word	0x00000950
     9a8:	08003eec 	.word	0x08003eec
     9ac:	00000006 	.word	0x00000006
     9b0:	0000000c 	.word	0x0000000c
     9b4:	00000950 	.word	0x00000950
     9b8:	08003ef4 	.word	0x08003ef4
     9bc:	0000000c 	.word	0x0000000c
     9c0:	0000000c 	.word	0x0000000c
     9c4:	00000950 	.word	0x00000950
     9c8:	08003f00 	.word	0x08003f00
     9cc:	00000006 	.word	0x00000006
     9d0:	0000000c 	.word	0x0000000c
     9d4:	00000950 	.word	0x00000950
     9d8:	08003f08 	.word	0x08003f08
     9dc:	00000004 	.word	0x00000004
     9e0:	0000000c 	.word	0x0000000c
     9e4:	00000950 	.word	0x00000950
     9e8:	08003f0c 	.word	0x08003f0c
     9ec:	00000004 	.word	0x00000004
     9f0:	0000000c 	.word	0x0000000c
     9f4:	00000950 	.word	0x00000950
     9f8:	08003f10 	.word	0x08003f10
     9fc:	0000000a 	.word	0x0000000a
     a00:	0000000c 	.word	0x0000000c
     a04:	00000950 	.word	0x00000950
     a08:	08003f1c 	.word	0x08003f1c
     a0c:	00000004 	.word	0x00000004
     a10:	0000000c 	.word	0x0000000c
     a14:	00000950 	.word	0x00000950
     a18:	08003f20 	.word	0x08003f20
     a1c:	00000010 	.word	0x00000010
     a20:	0000000c 	.word	0x0000000c
     a24:	00000950 	.word	0x00000950
     a28:	08003f30 	.word	0x08003f30
     a2c:	00000020 	.word	0x00000020
     a30:	0000000c 	.word	0x0000000c
     a34:	00000950 	.word	0x00000950
     a38:	08003f50 	.word	0x08003f50
     a3c:	0000000c 	.word	0x0000000c
     a40:	00000018 	.word	0x00000018
     a44:	00000950 	.word	0x00000950
     a48:	08003f5c 	.word	0x08003f5c
     a4c:	00000060 	.word	0x00000060
     a50:	8e0c0e42 	.word	0x8e0c0e42
     a54:	84028501 	.word	0x84028501
     a58:	00000003 	.word	0x00000003
     a5c:	00000014 	.word	0x00000014
     a60:	00000950 	.word	0x00000950
     a64:	08003fbc 	.word	0x08003fbc
     a68:	00000034 	.word	0x00000034
     a6c:	8e080e42 	.word	0x8e080e42
     a70:	00028401 	.word	0x00028401
     a74:	00000014 	.word	0x00000014
     a78:	00000950 	.word	0x00000950
     a7c:	08003ff0 	.word	0x08003ff0
     a80:	00000018 	.word	0x00000018
     a84:	46040e42 	.word	0x46040e42
     a88:	018e080e 	.word	0x018e080e
     a8c:	00000014 	.word	0x00000014
     a90:	00000950 	.word	0x00000950
     a94:	08004008 	.word	0x08004008
     a98:	000000a8 	.word	0x000000a8
     a9c:	44040e42 	.word	0x44040e42
     aa0:	018e100e 	.word	0x018e100e
     aa4:	0000000c 	.word	0x0000000c
     aa8:	ffffffff 	.word	0xffffffff
     aac:	7c010001 	.word	0x7c010001
     ab0:	000d0c0e 	.word	0x000d0c0e
     ab4:	0000000c 	.word	0x0000000c
     ab8:	00000aa4 	.word	0x00000aa4
     abc:	080040b0 	.word	0x080040b0
     ac0:	00000034 	.word	0x00000034
     ac4:	0000000c 	.word	0x0000000c
     ac8:	00000aa4 	.word	0x00000aa4
     acc:	080040e4 	.word	0x080040e4
     ad0:	00000030 	.word	0x00000030
     ad4:	0000000c 	.word	0x0000000c
     ad8:	00000aa4 	.word	0x00000aa4
     adc:	08004114 	.word	0x08004114
     ae0:	00000014 	.word	0x00000014
     ae4:	00000018 	.word	0x00000018
     ae8:	00000aa4 	.word	0x00000aa4
     aec:	08004128 	.word	0x08004128
     af0:	0000007c 	.word	0x0000007c
     af4:	8e0c0e42 	.word	0x8e0c0e42
     af8:	84028501 	.word	0x84028501
     afc:	00000003 	.word	0x00000003
     b00:	0000000c 	.word	0x0000000c
     b04:	00000aa4 	.word	0x00000aa4
     b08:	080041a4 	.word	0x080041a4
     b0c:	0000000c 	.word	0x0000000c
     b10:	0000000c 	.word	0x0000000c
     b14:	00000aa4 	.word	0x00000aa4
     b18:	080041b0 	.word	0x080041b0
     b1c:	00000018 	.word	0x00000018
     b20:	0000000c 	.word	0x0000000c
     b24:	00000aa4 	.word	0x00000aa4
     b28:	080041c8 	.word	0x080041c8
     b2c:	00000024 	.word	0x00000024
     b30:	0000000c 	.word	0x0000000c
     b34:	00000aa4 	.word	0x00000aa4
     b38:	080041ec 	.word	0x080041ec
     b3c:	0000000c 	.word	0x0000000c
     b40:	0000000c 	.word	0x0000000c
     b44:	00000aa4 	.word	0x00000aa4
     b48:	080041f8 	.word	0x080041f8
     b4c:	00000018 	.word	0x00000018
     b50:	0000000c 	.word	0x0000000c
     b54:	00000aa4 	.word	0x00000aa4
     b58:	08004210 	.word	0x08004210
     b5c:	00000010 	.word	0x00000010
     b60:	0000000c 	.word	0x0000000c
     b64:	00000aa4 	.word	0x00000aa4
     b68:	08004220 	.word	0x08004220
     b6c:	00000024 	.word	0x00000024
     b70:	0000000c 	.word	0x0000000c
     b74:	00000aa4 	.word	0x00000aa4
     b78:	08004244 	.word	0x08004244
     b7c:	0000000c 	.word	0x0000000c
     b80:	0000000c 	.word	0x0000000c
     b84:	00000aa4 	.word	0x00000aa4
     b88:	08004250 	.word	0x08004250
     b8c:	00000014 	.word	0x00000014
     b90:	0000000c 	.word	0x0000000c
     b94:	00000aa4 	.word	0x00000aa4
     b98:	08004264 	.word	0x08004264
     b9c:	00000010 	.word	0x00000010
     ba0:	0000000c 	.word	0x0000000c
     ba4:	00000aa4 	.word	0x00000aa4
     ba8:	08004274 	.word	0x08004274
     bac:	00000010 	.word	0x00000010
     bb0:	0000000c 	.word	0x0000000c
     bb4:	00000aa4 	.word	0x00000aa4
     bb8:	08004284 	.word	0x08004284
     bbc:	0000001c 	.word	0x0000001c
     bc0:	0000000c 	.word	0x0000000c
     bc4:	00000aa4 	.word	0x00000aa4
     bc8:	080042a0 	.word	0x080042a0
     bcc:	00000028 	.word	0x00000028
     bd0:	00000014 	.word	0x00000014
     bd4:	00000aa4 	.word	0x00000aa4
     bd8:	080042c8 	.word	0x080042c8
     bdc:	00000058 	.word	0x00000058
     be0:	8e080e42 	.word	0x8e080e42
     be4:	00028401 	.word	0x00028401
     be8:	0000000c 	.word	0x0000000c
     bec:	00000aa4 	.word	0x00000aa4
     bf0:	08004320 	.word	0x08004320
     bf4:	00000020 	.word	0x00000020
     bf8:	0000000c 	.word	0x0000000c
     bfc:	00000aa4 	.word	0x00000aa4
     c00:	08004340 	.word	0x08004340
     c04:	00000018 	.word	0x00000018
     c08:	0000000c 	.word	0x0000000c
     c0c:	00000aa4 	.word	0x00000aa4
     c10:	08004358 	.word	0x08004358
     c14:	00000018 	.word	0x00000018
     c18:	0000000c 	.word	0x0000000c
     c1c:	00000aa4 	.word	0x00000aa4
     c20:	08004370 	.word	0x08004370
     c24:	00000020 	.word	0x00000020
     c28:	0000000c 	.word	0x0000000c
     c2c:	00000aa4 	.word	0x00000aa4
     c30:	08004390 	.word	0x08004390
     c34:	00000044 	.word	0x00000044
     c38:	0000000c 	.word	0x0000000c
     c3c:	00000aa4 	.word	0x00000aa4
     c40:	080043d4 	.word	0x080043d4
     c44:	00000014 	.word	0x00000014
     c48:	00000014 	.word	0x00000014
     c4c:	00000aa4 	.word	0x00000aa4
     c50:	080043e8 	.word	0x080043e8
     c54:	0000000c 	.word	0x0000000c
     c58:	42040e42 	.word	0x42040e42
     c5c:	018e080e 	.word	0x018e080e
     c60:	00000014 	.word	0x00000014
     c64:	00000aa4 	.word	0x00000aa4
     c68:	080043f4 	.word	0x080043f4
     c6c:	0000000e 	.word	0x0000000e
     c70:	44040e42 	.word	0x44040e42
     c74:	018e080e 	.word	0x018e080e
     c78:	00000014 	.word	0x00000014
     c7c:	00000aa4 	.word	0x00000aa4
     c80:	08004404 	.word	0x08004404
     c84:	0000000c 	.word	0x0000000c
     c88:	42040e42 	.word	0x42040e42
     c8c:	018e080e 	.word	0x018e080e
     c90:	00000014 	.word	0x00000014
     c94:	00000aa4 	.word	0x00000aa4
     c98:	08004410 	.word	0x08004410
     c9c:	0000000c 	.word	0x0000000c
     ca0:	42040e42 	.word	0x42040e42
     ca4:	018e080e 	.word	0x018e080e
     ca8:	00000014 	.word	0x00000014
     cac:	00000aa4 	.word	0x00000aa4
     cb0:	0800441c 	.word	0x0800441c
     cb4:	0000000c 	.word	0x0000000c
     cb8:	42040e42 	.word	0x42040e42
     cbc:	018e080e 	.word	0x018e080e
     cc0:	00000014 	.word	0x00000014
     cc4:	00000aa4 	.word	0x00000aa4
     cc8:	08004428 	.word	0x08004428
     ccc:	0000000c 	.word	0x0000000c
     cd0:	42040e42 	.word	0x42040e42
     cd4:	018e080e 	.word	0x018e080e
     cd8:	0000000c 	.word	0x0000000c
     cdc:	ffffffff 	.word	0xffffffff
     ce0:	7c010001 	.word	0x7c010001
     ce4:	000d0c0e 	.word	0x000d0c0e
     ce8:	0000000c 	.word	0x0000000c
     cec:	00000cd8 	.word	0x00000cd8
     cf0:	08004434 	.word	0x08004434
     cf4:	0000000c 	.word	0x0000000c
     cf8:	0000000c 	.word	0x0000000c
     cfc:	00000cd8 	.word	0x00000cd8
     d00:	08004440 	.word	0x08004440
     d04:	0000000c 	.word	0x0000000c
     d08:	0000000c 	.word	0x0000000c
     d0c:	00000cd8 	.word	0x00000cd8
     d10:	0800444c 	.word	0x0800444c
     d14:	00000014 	.word	0x00000014
     d18:	0000000c 	.word	0x0000000c
     d1c:	00000cd8 	.word	0x00000cd8
     d20:	08004460 	.word	0x08004460
     d24:	0000000c 	.word	0x0000000c
     d28:	0000000c 	.word	0x0000000c
     d2c:	00000cd8 	.word	0x00000cd8
     d30:	0800446c 	.word	0x0800446c
     d34:	00000014 	.word	0x00000014
     d38:	0000000c 	.word	0x0000000c
     d3c:	00000cd8 	.word	0x00000cd8
     d40:	08004480 	.word	0x08004480
     d44:	00000010 	.word	0x00000010
     d48:	00000014 	.word	0x00000014
     d4c:	00000cd8 	.word	0x00000cd8
     d50:	08004490 	.word	0x08004490
     d54:	00000034 	.word	0x00000034
     d58:	44040e44 	.word	0x44040e44
     d5c:	018e080e 	.word	0x018e080e
     d60:	00000014 	.word	0x00000014
     d64:	00000cd8 	.word	0x00000cd8
     d68:	080044c4 	.word	0x080044c4
     d6c:	00000038 	.word	0x00000038
     d70:	44040e44 	.word	0x44040e44
     d74:	018e080e 	.word	0x018e080e
     d78:	00000014 	.word	0x00000014
     d7c:	00000cd8 	.word	0x00000cd8
     d80:	080044fc 	.word	0x080044fc
     d84:	00000018 	.word	0x00000018
     d88:	8e080e42 	.word	0x8e080e42
     d8c:	00028401 	.word	0x00028401
     d90:	0000000c 	.word	0x0000000c
     d94:	ffffffff 	.word	0xffffffff
     d98:	7c010001 	.word	0x7c010001
     d9c:	000d0c0e 	.word	0x000d0c0e
     da0:	0000000c 	.word	0x0000000c
     da4:	00000d90 	.word	0x00000d90
     da8:	08004514 	.word	0x08004514
     dac:	00000040 	.word	0x00000040
     db0:	0000000c 	.word	0x0000000c
     db4:	00000d90 	.word	0x00000d90
     db8:	08004554 	.word	0x08004554
     dbc:	00000034 	.word	0x00000034
     dc0:	00000010 	.word	0x00000010
     dc4:	00000d90 	.word	0x00000d90
     dc8:	08004588 	.word	0x08004588
     dcc:	00000030 	.word	0x00000030
     dd0:	00080e42 	.word	0x00080e42
     dd4:	0000000c 	.word	0x0000000c
     dd8:	00000d90 	.word	0x00000d90
     ddc:	080045b8 	.word	0x080045b8
     de0:	00000014 	.word	0x00000014
     de4:	0000000c 	.word	0x0000000c
     de8:	00000d90 	.word	0x00000d90
     dec:	080045cc 	.word	0x080045cc
     df0:	0000000c 	.word	0x0000000c
     df4:	0000000c 	.word	0x0000000c
     df8:	00000d90 	.word	0x00000d90
     dfc:	080045d8 	.word	0x080045d8
     e00:	00000014 	.word	0x00000014
     e04:	0000000c 	.word	0x0000000c
     e08:	00000d90 	.word	0x00000d90
     e0c:	080045ec 	.word	0x080045ec
     e10:	0000000c 	.word	0x0000000c
     e14:	0000000c 	.word	0x0000000c
     e18:	00000d90 	.word	0x00000d90
     e1c:	080045f8 	.word	0x080045f8
     e20:	00000014 	.word	0x00000014
     e24:	0000000c 	.word	0x0000000c
     e28:	00000d90 	.word	0x00000d90
     e2c:	0800460c 	.word	0x0800460c
     e30:	00000010 	.word	0x00000010
     e34:	0000000c 	.word	0x0000000c
     e38:	00000d90 	.word	0x00000d90
     e3c:	0800461c 	.word	0x0800461c
     e40:	00000014 	.word	0x00000014
     e44:	0000000c 	.word	0x0000000c
     e48:	00000d90 	.word	0x00000d90
     e4c:	08004630 	.word	0x08004630
     e50:	00000014 	.word	0x00000014
     e54:	0000000c 	.word	0x0000000c
     e58:	00000d90 	.word	0x00000d90
     e5c:	08004644 	.word	0x08004644
     e60:	00000014 	.word	0x00000014
     e64:	0000000c 	.word	0x0000000c
     e68:	00000d90 	.word	0x00000d90
     e6c:	08004658 	.word	0x08004658
     e70:	0000001c 	.word	0x0000001c
     e74:	0000000c 	.word	0x0000000c
     e78:	00000d90 	.word	0x00000d90
     e7c:	08004674 	.word	0x08004674
     e80:	0000000c 	.word	0x0000000c
     e84:	0000000c 	.word	0x0000000c
     e88:	00000d90 	.word	0x00000d90
     e8c:	08004680 	.word	0x08004680
     e90:	00000014 	.word	0x00000014
     e94:	0000000c 	.word	0x0000000c
     e98:	00000d90 	.word	0x00000d90
     e9c:	08004694 	.word	0x08004694
     ea0:	00000020 	.word	0x00000020
     ea4:	0000000c 	.word	0x0000000c
     ea8:	00000d90 	.word	0x00000d90
     eac:	080046b4 	.word	0x080046b4
     eb0:	0000000c 	.word	0x0000000c
     eb4:	0000000c 	.word	0x0000000c
     eb8:	00000d90 	.word	0x00000d90
     ebc:	080046c0 	.word	0x080046c0
     ec0:	00000010 	.word	0x00000010
     ec4:	0000000c 	.word	0x0000000c
     ec8:	00000d90 	.word	0x00000d90
     ecc:	080046d0 	.word	0x080046d0
     ed0:	0000000c 	.word	0x0000000c
     ed4:	0000000c 	.word	0x0000000c
     ed8:	00000d90 	.word	0x00000d90
     edc:	080046dc 	.word	0x080046dc
     ee0:	000000b8 	.word	0x000000b8
     ee4:	0000000c 	.word	0x0000000c
     ee8:	00000d90 	.word	0x00000d90
     eec:	08004794 	.word	0x08004794
     ef0:	0000001c 	.word	0x0000001c
     ef4:	0000000c 	.word	0x0000000c
     ef8:	00000d90 	.word	0x00000d90
     efc:	080047b0 	.word	0x080047b0
     f00:	0000001c 	.word	0x0000001c
     f04:	0000000c 	.word	0x0000000c
     f08:	00000d90 	.word	0x00000d90
     f0c:	080047cc 	.word	0x080047cc
     f10:	0000001c 	.word	0x0000001c
     f14:	0000000c 	.word	0x0000000c
     f18:	00000d90 	.word	0x00000d90
     f1c:	080047e8 	.word	0x080047e8
     f20:	0000001c 	.word	0x0000001c
     f24:	0000000c 	.word	0x0000000c
     f28:	00000d90 	.word	0x00000d90
     f2c:	08004804 	.word	0x08004804
     f30:	0000001c 	.word	0x0000001c
     f34:	0000000c 	.word	0x0000000c
     f38:	00000d90 	.word	0x00000d90
     f3c:	08004820 	.word	0x08004820
     f40:	0000000c 	.word	0x0000000c
     f44:	0000000c 	.word	0x0000000c
     f48:	00000d90 	.word	0x00000d90
     f4c:	0800482c 	.word	0x0800482c
     f50:	0000000c 	.word	0x0000000c
     f54:	0000000c 	.word	0x0000000c
     f58:	00000d90 	.word	0x00000d90
     f5c:	08004838 	.word	0x08004838
     f60:	0000000c 	.word	0x0000000c
     f64:	0000000c 	.word	0x0000000c
     f68:	00000d90 	.word	0x00000d90
     f6c:	08004844 	.word	0x08004844
     f70:	00000044 	.word	0x00000044
     f74:	0000000c 	.word	0x0000000c
     f78:	00000d90 	.word	0x00000d90
     f7c:	08004888 	.word	0x08004888
     f80:	00000010 	.word	0x00000010
     f84:	0000000c 	.word	0x0000000c
     f88:	00000d90 	.word	0x00000d90
     f8c:	08004898 	.word	0x08004898
     f90:	00000014 	.word	0x00000014
     f94:	0000000c 	.word	0x0000000c
     f98:	00000d90 	.word	0x00000d90
     f9c:	080048ac 	.word	0x080048ac
     fa0:	0000000c 	.word	0x0000000c
     fa4:	0000000c 	.word	0x0000000c
     fa8:	ffffffff 	.word	0xffffffff
     fac:	7c010001 	.word	0x7c010001
     fb0:	000d0c0e 	.word	0x000d0c0e
     fb4:	0000000c 	.word	0x0000000c
     fb8:	00000fa4 	.word	0x00000fa4
     fbc:	080048b8 	.word	0x080048b8
     fc0:	0000001c 	.word	0x0000001c
     fc4:	0000000c 	.word	0x0000000c
     fc8:	00000fa4 	.word	0x00000fa4
     fcc:	080048d4 	.word	0x080048d4
     fd0:	0000000c 	.word	0x0000000c
     fd4:	0000000c 	.word	0x0000000c
     fd8:	00000fa4 	.word	0x00000fa4
     fdc:	080048e0 	.word	0x080048e0
     fe0:	0000002c 	.word	0x0000002c
     fe4:	0000000c 	.word	0x0000000c
     fe8:	00000fa4 	.word	0x00000fa4
     fec:	0800490c 	.word	0x0800490c
     ff0:	0000001c 	.word	0x0000001c
     ff4:	0000000c 	.word	0x0000000c
     ff8:	00000fa4 	.word	0x00000fa4
     ffc:	08004928 	.word	0x08004928
    1000:	0000000c 	.word	0x0000000c
    1004:	0000000c 	.word	0x0000000c
    1008:	00000fa4 	.word	0x00000fa4
    100c:	08004934 	.word	0x08004934
    1010:	00000028 	.word	0x00000028
    1014:	0000000c 	.word	0x0000000c
    1018:	ffffffff 	.word	0xffffffff
    101c:	7c010001 	.word	0x7c010001
    1020:	000d0c0e 	.word	0x000d0c0e
    1024:	00000010 	.word	0x00000010
    1028:	00001014 	.word	0x00001014
    102c:	0800495c 	.word	0x0800495c
    1030:	00000054 	.word	0x00000054
    1034:	00080e44 	.word	0x00080e44
    1038:	0000001c 	.word	0x0000001c
    103c:	00001014 	.word	0x00001014
    1040:	080049b0 	.word	0x080049b0
    1044:	000000b0 	.word	0x000000b0
    1048:	8e140e54 	.word	0x8e140e54
    104c:	86028701 	.word	0x86028701
    1050:	84048503 	.word	0x84048503
    1054:	200e7605 	.word	0x200e7605
    1058:	00000020 	.word	0x00000020
    105c:	00001014 	.word	0x00001014
    1060:	08004a60 	.word	0x08004a60
    1064:	000000b8 	.word	0x000000b8
    1068:	8e140e44 	.word	0x8e140e44
    106c:	86028701 	.word	0x86028701
    1070:	84048503 	.word	0x84048503
    1074:	0e400205 	.word	0x0e400205
    1078:	00000020 	.word	0x00000020
    107c:	00000020 	.word	0x00000020
    1080:	00001014 	.word	0x00001014
    1084:	08004b18 	.word	0x08004b18
    1088:	000000b4 	.word	0x000000b4
    108c:	8e140e44 	.word	0x8e140e44
    1090:	86028701 	.word	0x86028701
    1094:	84048503 	.word	0x84048503
    1098:	0e400205 	.word	0x0e400205
    109c:	00000020 	.word	0x00000020
    10a0:	0000001c 	.word	0x0000001c
    10a4:	00001014 	.word	0x00001014
    10a8:	08004bcc 	.word	0x08004bcc
    10ac:	00000094 	.word	0x00000094
    10b0:	4e140e44 	.word	0x4e140e44
    10b4:	018e280e 	.word	0x018e280e
    10b8:	03860287 	.word	0x03860287
    10bc:	05840485 	.word	0x05840485
    10c0:	00000018 	.word	0x00000018
    10c4:	00001014 	.word	0x00001014
    10c8:	08004c60 	.word	0x08004c60
    10cc:	0000016c 	.word	0x0000016c
    10d0:	8e0c0e44 	.word	0x8e0c0e44
    10d4:	84028501 	.word	0x84028501
    10d8:	00000003 	.word	0x00000003
    10dc:	0000001c 	.word	0x0000001c
    10e0:	00001014 	.word	0x00001014
    10e4:	08004dcc 	.word	0x08004dcc
    10e8:	0000015a 	.word	0x0000015a
    10ec:	8e140e44 	.word	0x8e140e44
    10f0:	86028701 	.word	0x86028701
    10f4:	84048503 	.word	0x84048503
    10f8:	00000005 	.word	0x00000005
    10fc:	0000000c 	.word	0x0000000c
    1100:	00001014 	.word	0x00001014
    1104:	08004f28 	.word	0x08004f28
    1108:	00000022 	.word	0x00000022
    110c:	0000000c 	.word	0x0000000c
    1110:	00001014 	.word	0x00001014
    1114:	08004f4c 	.word	0x08004f4c
    1118:	00000016 	.word	0x00000016
    111c:	0000000c 	.word	0x0000000c
    1120:	00001014 	.word	0x00001014
    1124:	08004f64 	.word	0x08004f64
    1128:	00000016 	.word	0x00000016
    112c:	0000000c 	.word	0x0000000c
    1130:	00001014 	.word	0x00001014
    1134:	08004f7c 	.word	0x08004f7c
    1138:	00000018 	.word	0x00000018
    113c:	0000000c 	.word	0x0000000c
    1140:	00001014 	.word	0x00001014
    1144:	08004f94 	.word	0x08004f94
    1148:	00000014 	.word	0x00000014
    114c:	0000000c 	.word	0x0000000c
    1150:	00001014 	.word	0x00001014
    1154:	08004fa8 	.word	0x08004fa8
    1158:	0000001a 	.word	0x0000001a
    115c:	0000000c 	.word	0x0000000c
    1160:	00001014 	.word	0x00001014
    1164:	08004fc4 	.word	0x08004fc4
    1168:	0000001c 	.word	0x0000001c
    116c:	0000000c 	.word	0x0000000c
    1170:	00001014 	.word	0x00001014
    1174:	08004fe0 	.word	0x08004fe0
    1178:	00000018 	.word	0x00000018
    117c:	0000000c 	.word	0x0000000c
    1180:	00001014 	.word	0x00001014
    1184:	08004ff8 	.word	0x08004ff8
    1188:	00000004 	.word	0x00000004
    118c:	0000000c 	.word	0x0000000c
    1190:	00001014 	.word	0x00001014
    1194:	08004ffc 	.word	0x08004ffc
    1198:	00000008 	.word	0x00000008
    119c:	0000000c 	.word	0x0000000c
    11a0:	00001014 	.word	0x00001014
    11a4:	08005004 	.word	0x08005004
    11a8:	00000018 	.word	0x00000018
    11ac:	0000000c 	.word	0x0000000c
    11b0:	00001014 	.word	0x00001014
    11b4:	0800501c 	.word	0x0800501c
    11b8:	0000000e 	.word	0x0000000e
    11bc:	0000000c 	.word	0x0000000c
    11c0:	00001014 	.word	0x00001014
    11c4:	0800502c 	.word	0x0800502c
    11c8:	0000001a 	.word	0x0000001a
    11cc:	00000014 	.word	0x00000014
    11d0:	00001014 	.word	0x00001014
    11d4:	08005048 	.word	0x08005048
    11d8:	00000092 	.word	0x00000092
    11dc:	8e080e42 	.word	0x8e080e42
    11e0:	00028401 	.word	0x00028401
    11e4:	0000000c 	.word	0x0000000c
    11e8:	00001014 	.word	0x00001014
    11ec:	080050dc 	.word	0x080050dc
    11f0:	00000028 	.word	0x00000028
    11f4:	0000000c 	.word	0x0000000c
    11f8:	00001014 	.word	0x00001014
    11fc:	08005104 	.word	0x08005104
    1200:	00000022 	.word	0x00000022
    1204:	0000000c 	.word	0x0000000c
    1208:	00001014 	.word	0x00001014
    120c:	08005128 	.word	0x08005128
    1210:	00000018 	.word	0x00000018
    1214:	0000000c 	.word	0x0000000c
    1218:	00001014 	.word	0x00001014
    121c:	08005140 	.word	0x08005140
    1220:	00000006 	.word	0x00000006
    1224:	0000000c 	.word	0x0000000c
    1228:	00001014 	.word	0x00001014
    122c:	08005148 	.word	0x08005148
    1230:	00000010 	.word	0x00000010
    1234:	0000000c 	.word	0x0000000c
    1238:	00001014 	.word	0x00001014
    123c:	08005158 	.word	0x08005158
    1240:	00000010 	.word	0x00000010
    1244:	00000018 	.word	0x00000018
    1248:	00001014 	.word	0x00001014
    124c:	08005168 	.word	0x08005168
    1250:	00000046 	.word	0x00000046
    1254:	8e0c0e46 	.word	0x8e0c0e46
    1258:	84028501 	.word	0x84028501
    125c:	00000003 	.word	0x00000003
    1260:	0000000c 	.word	0x0000000c
    1264:	00001014 	.word	0x00001014
    1268:	080051b0 	.word	0x080051b0
    126c:	00000010 	.word	0x00000010
    1270:	0000000c 	.word	0x0000000c
    1274:	00001014 	.word	0x00001014
    1278:	080051c0 	.word	0x080051c0
    127c:	00000014 	.word	0x00000014
    1280:	0000000c 	.word	0x0000000c
    1284:	00001014 	.word	0x00001014
    1288:	080051d4 	.word	0x080051d4
    128c:	00000010 	.word	0x00000010
    1290:	0000000c 	.word	0x0000000c
    1294:	00001014 	.word	0x00001014
    1298:	080051e4 	.word	0x080051e4
    129c:	00000014 	.word	0x00000014
    12a0:	0000000c 	.word	0x0000000c
    12a4:	00001014 	.word	0x00001014
    12a8:	080051f8 	.word	0x080051f8
    12ac:	0000001a 	.word	0x0000001a
    12b0:	0000000c 	.word	0x0000000c
    12b4:	00001014 	.word	0x00001014
    12b8:	08005214 	.word	0x08005214
    12bc:	0000001a 	.word	0x0000001a
    12c0:	0000000c 	.word	0x0000000c
    12c4:	00001014 	.word	0x00001014
    12c8:	5230      	.short	0x5230
    12ca:	00          	.byte	0x00
    12cb:	08          	.byte	0x08
    12cc:	0000001a 	.word	0x0000001a
    12d0:	0000000c 	.word	0x0000000c
    12d4:	00001014 	.word	0x00001014
    12d8:	0800524c 	.word	0x0800524c
    12dc:	0000001a 	.word	0x0000001a
    12e0:	0000000c 	.word	0x0000000c
    12e4:	00001014 	.word	0x00001014
    12e8:	08005268 	.word	0x08005268
    12ec:	00000010 	.word	0x00000010
    12f0:	0000000c 	.word	0x0000000c
    12f4:	00001014 	.word	0x00001014
    12f8:	08005278 	.word	0x08005278
    12fc:	00000014 	.word	0x00000014
    1300:	0000000c 	.word	0x0000000c
    1304:	00001014 	.word	0x00001014
    1308:	0800528c 	.word	0x0800528c
    130c:	00000010 	.word	0x00000010
    1310:	0000000c 	.word	0x0000000c
    1314:	00001014 	.word	0x00001014
    1318:	0800529c 	.word	0x0800529c
    131c:	00000014 	.word	0x00000014
    1320:	0000000c 	.word	0x0000000c
    1324:	00001014 	.word	0x00001014
    1328:	080052b0 	.word	0x080052b0
    132c:	00000010 	.word	0x00000010
    1330:	0000000c 	.word	0x0000000c
    1334:	00001014 	.word	0x00001014
    1338:	080052c0 	.word	0x080052c0
    133c:	00000014 	.word	0x00000014
    1340:	0000000c 	.word	0x0000000c
    1344:	00001014 	.word	0x00001014
    1348:	080052d4 	.word	0x080052d4
    134c:	00000010 	.word	0x00000010
    1350:	0000000c 	.word	0x0000000c
    1354:	00001014 	.word	0x00001014
    1358:	080052e4 	.word	0x080052e4
    135c:	00000014 	.word	0x00000014
    1360:	0000000c 	.word	0x0000000c
    1364:	00001014 	.word	0x00001014
    1368:	080052f8 	.word	0x080052f8
    136c:	00000010 	.word	0x00000010
    1370:	0000000c 	.word	0x0000000c
    1374:	00001014 	.word	0x00001014
    1378:	08005308 	.word	0x08005308
    137c:	00000010 	.word	0x00000010
    1380:	0000000c 	.word	0x0000000c
    1384:	00001014 	.word	0x00001014
    1388:	08005318 	.word	0x08005318
    138c:	00000010 	.word	0x00000010
    1390:	0000000c 	.word	0x0000000c
    1394:	00001014 	.word	0x00001014
    1398:	08005328 	.word	0x08005328
    139c:	00000010 	.word	0x00000010
    13a0:	0000000c 	.word	0x0000000c
    13a4:	00001014 	.word	0x00001014
    13a8:	08005338 	.word	0x08005338
    13ac:	00000010 	.word	0x00000010
    13b0:	0000000c 	.word	0x0000000c
    13b4:	00001014 	.word	0x00001014
    13b8:	08005348 	.word	0x08005348
    13bc:	00000010 	.word	0x00000010
    13c0:	0000000c 	.word	0x0000000c
    13c4:	00001014 	.word	0x00001014
    13c8:	08005358 	.word	0x08005358
    13cc:	00000014 	.word	0x00000014
    13d0:	0000000c 	.word	0x0000000c
    13d4:	00001014 	.word	0x00001014
    13d8:	0800536c 	.word	0x0800536c
    13dc:	00000014 	.word	0x00000014
    13e0:	0000000c 	.word	0x0000000c
    13e4:	00001014 	.word	0x00001014
    13e8:	08005380 	.word	0x08005380
    13ec:	00000014 	.word	0x00000014
    13f0:	0000000c 	.word	0x0000000c
    13f4:	00001014 	.word	0x00001014
    13f8:	08005394 	.word	0x08005394
    13fc:	00000014 	.word	0x00000014
    1400:	0000000c 	.word	0x0000000c
    1404:	00001014 	.word	0x00001014
    1408:	080053a8 	.word	0x080053a8
    140c:	00000014 	.word	0x00000014
    1410:	0000000c 	.word	0x0000000c
    1414:	00001014 	.word	0x00001014
    1418:	080053bc 	.word	0x080053bc
    141c:	00000020 	.word	0x00000020
    1420:	0000000c 	.word	0x0000000c
    1424:	00001014 	.word	0x00001014
    1428:	080053dc 	.word	0x080053dc
    142c:	00000020 	.word	0x00000020
    1430:	00000010 	.word	0x00000010
    1434:	00001014 	.word	0x00001014
    1438:	080053fc 	.word	0x080053fc
    143c:	00000068 	.word	0x00000068
    1440:	00080e4a 	.word	0x00080e4a
    1444:	0000000c 	.word	0x0000000c
    1448:	00001014 	.word	0x00001014
    144c:	08005464 	.word	0x08005464
    1450:	0000001a 	.word	0x0000001a
    1454:	0000000c 	.word	0x0000000c
    1458:	00001014 	.word	0x00001014
    145c:	08005480 	.word	0x08005480
    1460:	0000001a 	.word	0x0000001a
    1464:	0000000c 	.word	0x0000000c
    1468:	00001014 	.word	0x00001014
    146c:	0800549c 	.word	0x0800549c
    1470:	0000001a 	.word	0x0000001a
    1474:	0000000c 	.word	0x0000000c
    1478:	00001014 	.word	0x00001014
    147c:	080054b8 	.word	0x080054b8
    1480:	00000016 	.word	0x00000016
    1484:	0000000c 	.word	0x0000000c
    1488:	00001014 	.word	0x00001014
    148c:	080054d0 	.word	0x080054d0
    1490:	00000016 	.word	0x00000016
    1494:	0000000c 	.word	0x0000000c
    1498:	00001014 	.word	0x00001014
    149c:	080054e8 	.word	0x080054e8
    14a0:	00000016 	.word	0x00000016
    14a4:	0000000c 	.word	0x0000000c
    14a8:	00001014 	.word	0x00001014
    14ac:	08005500 	.word	0x08005500
    14b0:	00000016 	.word	0x00000016
    14b4:	0000000c 	.word	0x0000000c
    14b8:	00001014 	.word	0x00001014
    14bc:	08005518 	.word	0x08005518
    14c0:	00000004 	.word	0x00000004
    14c4:	0000000c 	.word	0x0000000c
    14c8:	00001014 	.word	0x00001014
    14cc:	0800551c 	.word	0x0800551c
    14d0:	00000004 	.word	0x00000004
    14d4:	0000000c 	.word	0x0000000c
    14d8:	00001014 	.word	0x00001014
    14dc:	08005520 	.word	0x08005520
    14e0:	00000004 	.word	0x00000004
    14e4:	0000000c 	.word	0x0000000c
    14e8:	00001014 	.word	0x00001014
    14ec:	08005524 	.word	0x08005524
    14f0:	00000004 	.word	0x00000004
    14f4:	0000000c 	.word	0x0000000c
    14f8:	00001014 	.word	0x00001014
    14fc:	08005528 	.word	0x08005528
    1500:	00000004 	.word	0x00000004
    1504:	0000000c 	.word	0x0000000c
    1508:	00001014 	.word	0x00001014
    150c:	0800552c 	.word	0x0800552c
    1510:	00000006 	.word	0x00000006
    1514:	0000000c 	.word	0x0000000c
    1518:	00001014 	.word	0x00001014
    151c:	08005534 	.word	0x08005534
    1520:	00000016 	.word	0x00000016
    1524:	0000000c 	.word	0x0000000c
    1528:	00001014 	.word	0x00001014
    152c:	0800554c 	.word	0x0800554c
    1530:	0000001a 	.word	0x0000001a
    1534:	0000000c 	.word	0x0000000c
    1538:	00001014 	.word	0x00001014
    153c:	08005568 	.word	0x08005568
    1540:	00000016 	.word	0x00000016
    1544:	0000000c 	.word	0x0000000c
    1548:	00001014 	.word	0x00001014
    154c:	08005580 	.word	0x08005580
    1550:	0000001a 	.word	0x0000001a
    1554:	0000000c 	.word	0x0000000c
    1558:	00001014 	.word	0x00001014
    155c:	0800559c 	.word	0x0800559c
    1560:	00000010 	.word	0x00000010
    1564:	0000000c 	.word	0x0000000c
    1568:	00001014 	.word	0x00001014
    156c:	080055ac 	.word	0x080055ac
    1570:	00000006 	.word	0x00000006
    1574:	0000000c 	.word	0x0000000c
    1578:	00001014 	.word	0x00001014
    157c:	080055b4 	.word	0x080055b4
    1580:	00000006 	.word	0x00000006
    1584:	0000000c 	.word	0x0000000c
    1588:	00001014 	.word	0x00001014
    158c:	080055bc 	.word	0x080055bc
    1590:	00000006 	.word	0x00000006
    1594:	0000000c 	.word	0x0000000c
    1598:	00001014 	.word	0x00001014
    159c:	080055c4 	.word	0x080055c4
    15a0:	00000008 	.word	0x00000008
    15a4:	0000000c 	.word	0x0000000c
    15a8:	00001014 	.word	0x00001014
    15ac:	080055cc 	.word	0x080055cc
    15b0:	00000006 	.word	0x00000006
    15b4:	0000000c 	.word	0x0000000c
    15b8:	00001014 	.word	0x00001014
    15bc:	080055d4 	.word	0x080055d4
    15c0:	00000006 	.word	0x00000006
    15c4:	0000000c 	.word	0x0000000c
    15c8:	00001014 	.word	0x00001014
    15cc:	080055dc 	.word	0x080055dc
    15d0:	0000000c 	.word	0x0000000c
    15d4:	0000000c 	.word	0x0000000c
    15d8:	00001014 	.word	0x00001014
    15dc:	080055e8 	.word	0x080055e8
    15e0:	0000000a 	.word	0x0000000a
    15e4:	0000000c 	.word	0x0000000c
    15e8:	00001014 	.word	0x00001014
    15ec:	080055f4 	.word	0x080055f4
    15f0:	00000018 	.word	0x00000018
    15f4:	0000000c 	.word	0x0000000c
    15f8:	00001014 	.word	0x00001014
    15fc:	0800560c 	.word	0x0800560c
    1600:	0000000a 	.word	0x0000000a
    1604:	00000014 	.word	0x00000014
    1608:	00001014 	.word	0x00001014
    160c:	08005618 	.word	0x08005618
    1610:	000000cc 	.word	0x000000cc
    1614:	44040e42 	.word	0x44040e42
    1618:	018e100e 	.word	0x018e100e
    161c:	0000000c 	.word	0x0000000c
    1620:	ffffffff 	.word	0xffffffff
    1624:	7c010001 	.word	0x7c010001
    1628:	000d0c0e 	.word	0x000d0c0e
    162c:	0000000c 	.word	0x0000000c
    1630:	0000161c 	.word	0x0000161c
    1634:	080056e4 	.word	0x080056e4
    1638:	0000001e 	.word	0x0000001e
    163c:	0000000c 	.word	0x0000000c
    1640:	0000161c 	.word	0x0000161c
    1644:	08005704 	.word	0x08005704
    1648:	00000028 	.word	0x00000028
    164c:	0000000c 	.word	0x0000000c
    1650:	0000161c 	.word	0x0000161c
    1654:	0800572c 	.word	0x0800572c
    1658:	0000000e 	.word	0x0000000e
    165c:	0000000c 	.word	0x0000000c
    1660:	0000161c 	.word	0x0000161c
    1664:	0800573c 	.word	0x0800573c
    1668:	0000001a 	.word	0x0000001a
    166c:	00000010 	.word	0x00000010
    1670:	0000161c 	.word	0x0000161c
    1674:	08005758 	.word	0x08005758
    1678:	0000003e 	.word	0x0000003e
    167c:	00080e4e 	.word	0x00080e4e
    1680:	0000000c 	.word	0x0000000c
    1684:	0000161c 	.word	0x0000161c
    1688:	08005798 	.word	0x08005798
    168c:	00000018 	.word	0x00000018
    1690:	0000000c 	.word	0x0000000c
    1694:	0000161c 	.word	0x0000161c
    1698:	080057b0 	.word	0x080057b0
    169c:	00000016 	.word	0x00000016
    16a0:	0000000c 	.word	0x0000000c
    16a4:	0000161c 	.word	0x0000161c
    16a8:	080057c8 	.word	0x080057c8
    16ac:	00000016 	.word	0x00000016
    16b0:	0000000c 	.word	0x0000000c
    16b4:	0000161c 	.word	0x0000161c
    16b8:	080057e0 	.word	0x080057e0
    16bc:	0000001a 	.word	0x0000001a
    16c0:	0000000c 	.word	0x0000000c
    16c4:	0000161c 	.word	0x0000161c
    16c8:	080057fc 	.word	0x080057fc
    16cc:	00000016 	.word	0x00000016
    16d0:	0000000c 	.word	0x0000000c
    16d4:	0000161c 	.word	0x0000161c
    16d8:	08005814 	.word	0x08005814
    16dc:	0000001a 	.word	0x0000001a
    16e0:	0000000c 	.word	0x0000000c
    16e4:	0000161c 	.word	0x0000161c
    16e8:	08005830 	.word	0x08005830
    16ec:	00000008 	.word	0x00000008
    16f0:	0000000c 	.word	0x0000000c
    16f4:	0000161c 	.word	0x0000161c
    16f8:	08005838 	.word	0x08005838
    16fc:	00000008 	.word	0x00000008
    1700:	0000000c 	.word	0x0000000c
    1704:	0000161c 	.word	0x0000161c
    1708:	08005840 	.word	0x08005840
    170c:	0000000c 	.word	0x0000000c
    1710:	0000000c 	.word	0x0000000c
    1714:	0000161c 	.word	0x0000161c
    1718:	0800584c 	.word	0x0800584c
    171c:	00000012 	.word	0x00000012
    1720:	0000000c 	.word	0x0000000c
    1724:	0000161c 	.word	0x0000161c
    1728:	08005860 	.word	0x08005860
    172c:	00000012 	.word	0x00000012
    1730:	0000000c 	.word	0x0000000c
    1734:	0000161c 	.word	0x0000161c
    1738:	08005874 	.word	0x08005874
    173c:	0000001a 	.word	0x0000001a
    1740:	0000000c 	.word	0x0000000c
    1744:	0000161c 	.word	0x0000161c
    1748:	08005890 	.word	0x08005890
    174c:	0000001a 	.word	0x0000001a
    1750:	0000000c 	.word	0x0000000c
    1754:	0000161c 	.word	0x0000161c
    1758:	080058ac 	.word	0x080058ac
    175c:	0000001a 	.word	0x0000001a
    1760:	0000000c 	.word	0x0000000c
    1764:	0000161c 	.word	0x0000161c
    1768:	080058c8 	.word	0x080058c8
    176c:	00000016 	.word	0x00000016
    1770:	0000000c 	.word	0x0000000c
    1774:	0000161c 	.word	0x0000161c
    1778:	080058e0 	.word	0x080058e0
    177c:	0000001a 	.word	0x0000001a
    1780:	0000000c 	.word	0x0000000c
    1784:	0000161c 	.word	0x0000161c
    1788:	080058fc 	.word	0x080058fc
    178c:	0000000c 	.word	0x0000000c
    1790:	0000000c 	.word	0x0000000c
    1794:	0000161c 	.word	0x0000161c
    1798:	08005908 	.word	0x08005908
    179c:	0000000a 	.word	0x0000000a
    17a0:	0000000c 	.word	0x0000000c
    17a4:	0000161c 	.word	0x0000161c
    17a8:	08005914 	.word	0x08005914
    17ac:	0000004a 	.word	0x0000004a
    17b0:	0000000c 	.word	0x0000000c
    17b4:	0000161c 	.word	0x0000161c
    17b8:	08005960 	.word	0x08005960
    17bc:	00000010 	.word	0x00000010
    17c0:	0000001c 	.word	0x0000001c
    17c4:	0000161c 	.word	0x0000161c
    17c8:	08005970 	.word	0x08005970
    17cc:	0000009c 	.word	0x0000009c
    17d0:	8e100e54 	.word	0x8e100e54
    17d4:	85028601 	.word	0x85028601
    17d8:	6c048403 	.word	0x6c048403
    17dc:	0000300e 	.word	0x0000300e
    17e0:	00000014 	.word	0x00000014
    17e4:	0000161c 	.word	0x0000161c
    17e8:	08005a0c 	.word	0x08005a0c
    17ec:	00000094 	.word	0x00000094
    17f0:	44040e42 	.word	0x44040e42
    17f4:	018e100e 	.word	0x018e100e
    17f8:	0000000c 	.word	0x0000000c
    17fc:	ffffffff 	.word	0xffffffff
    1800:	7c010001 	.word	0x7c010001
    1804:	000d0c0e 	.word	0x000d0c0e
    1808:	00000018 	.word	0x00000018
    180c:	000017f8 	.word	0x000017f8
    1810:	08005b10 	.word	0x08005b10
    1814:	00000054 	.word	0x00000054
    1818:	000d0946 	.word	0x000d0946
    181c:	8e080e44 	.word	0x8e080e44
    1820:	00028d01 	.word	0x00028d01
    1824:	0000000c 	.word	0x0000000c
    1828:	ffffffff 	.word	0xffffffff
    182c:	7c010001 	.word	0x7c010001
    1830:	000d0c0e 	.word	0x000d0c0e
    1834:	00000014 	.word	0x00000014
    1838:	00001824 	.word	0x00001824
    183c:	00000000 	.word	0x00000000
    1840:	00000028 	.word	0x00000028
    1844:	4c040e44 	.word	0x4c040e44
    1848:	018e080e 	.word	0x018e080e
    184c:	0000000c 	.word	0x0000000c
    1850:	ffffffff 	.word	0xffffffff
    1854:	7c010001 	.word	0x7c010001
    1858:	000d0c0e 	.word	0x000d0c0e
    185c:	0000000c 	.word	0x0000000c
    1860:	0000184c 	.word	0x0000184c
    1864:	00000000 	.word	0x00000000
    1868:	00000030 	.word	0x00000030
    186c:	0000000c 	.word	0x0000000c
    1870:	ffffffff 	.word	0xffffffff
    1874:	7c010001 	.word	0x7c010001
    1878:	000d0c0e 	.word	0x000d0c0e
    187c:	00000018 	.word	0x00000018
    1880:	0000186c 	.word	0x0000186c
    1884:	00000000 	.word	0x00000000
    1888:	00000048 	.word	0x00000048
    188c:	8e100e44 	.word	0x8e100e44
    1890:	85028601 	.word	0x85028601
    1894:	00048403 	.word	0x00048403
    1898:	00000018 	.word	0x00000018
    189c:	0000186c 	.word	0x0000186c
    18a0:	00000000 	.word	0x00000000
    18a4:	00000080 	.word	0x00000080
    18a8:	8e100e44 	.word	0x8e100e44
    18ac:	85028601 	.word	0x85028601
    18b0:	00048403 	.word	0x00048403
    18b4:	0000000c 	.word	0x0000000c
    18b8:	ffffffff 	.word	0xffffffff
    18bc:	7c010001 	.word	0x7c010001
    18c0:	000d0c0e 	.word	0x000d0c0e
    18c4:	00000014 	.word	0x00000014
    18c8:	000018b4 	.word	0x000018b4
    18cc:	00000000 	.word	0x00000000
    18d0:	000000d0 	.word	0x000000d0
    18d4:	85080e48 	.word	0x85080e48
    18d8:	00028401 	.word	0x00028401
    18dc:	0000000c 	.word	0x0000000c
    18e0:	ffffffff 	.word	0xffffffff
    18e4:	7c010001 	.word	0x7c010001
    18e8:	000d0c0e 	.word	0x000d0c0e
    18ec:	0000001c 	.word	0x0000001c
    18f0:	000018dc 	.word	0x000018dc
    18f4:	00000000 	.word	0x00000000
    18f8:	0000009c 	.word	0x0000009c
    18fc:	88140e48 	.word	0x88140e48
    1900:	86028701 	.word	0x86028701
    1904:	84048503 	.word	0x84048503
    1908:	00000005 	.word	0x00000005
    190c:	0000000c 	.word	0x0000000c
    1910:	ffffffff 	.word	0xffffffff
    1914:	7c010001 	.word	0x7c010001
    1918:	000d0c0e 	.word	0x000d0c0e
    191c:	00000024 	.word	0x00000024
    1920:	0000190c 	.word	0x0000190c
    1924:	00000000 	.word	0x00000000
    1928:	0000010c 	.word	0x0000010c
    192c:	8e240e44 	.word	0x8e240e44
    1930:	8a028b01 	.word	0x8a028b01
    1934:	88048903 	.word	0x88048903
    1938:	86068705 	.word	0x86068705
    193c:	84088507 	.word	0x84088507
    1940:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	20554e47 	subscs	r4, r5, r7, asr #28
       4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
       8:	00302e33 	eorseq	r2, r0, r3, lsr lr
       c:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
      10:	414d4400 	cmpmi	sp, r0, lsl #8
      14:	43430052 	movtmi	r0, #12370	; 0x3052
      18:	0031524d 	eorseq	r5, r1, sp, asr #4
      1c:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
      20:	77670032 	undefined
      24:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
      28:	6544676e 	strbvs	r6, [r4, #-1902]
      2c:	0079616c 	rsbseq	r6, r9, ip, ror #2
      30:	6e69616d 	powvsez	f6, f1, #5.0
      34:	6f687300 	svcvs	0x00687300
      38:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
      3c:	4300746e 	movwmi	r7, #1134	; 0x46e
      40:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
      44:	5c737265 	lfmpl	f7, 2, [r3], #-404
      48:	6372614d 	cmnvs	r2, #1073741843	; 0x40000013
      4c:	636f445c 	cmnvs	pc, #1543503872	; 0x5c000000
      50:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
      54:	475c7374 	undefined
      58:	75487469 	strbvc	r7, [r8, #-1129]
      5c:	6d435c62 	stclvs	12, cr5, [r3, #-392]
      60:	61745f33 	cmnvs	r4, r3, lsr pc
      64:	5c316b73 	ldcpl	11, cr6, [r1], #-460
      68:	65656857 	strbvs	r6, [r5, #-2135]!
      6c:	5264656c 	rsbpl	r6, r4, #452984832	; 0x1b000000
      70:	746f626f 	strbtvc	r6, [pc], #623	; 78 <_Minimum_Stack_Size-0x88>
      74:	6f6d6552 	svcvs	0x006d6552
      78:	6f436574 	svcvs	0x00436574
      7c:	6f72746e 	svcvs	0x0072746e
      80:	0031566c 	eorseq	r5, r1, ip, ror #12
      84:	45534552 	ldrbmi	r4, [r3, #-1362]
      88:	44455652 	strbmi	r5, [r5], #-1618
      8c:	45520032 	ldrbmi	r0, [r2, #-50]
      90:	56524553 	undefined
      94:	00334445 	eorseq	r4, r3, r5, asr #8
      98:	45534552 	ldrbmi	r4, [r3, #-1362]
      9c:	44455652 	strbmi	r5, [r5], #-1618
      a0:	5f5f0034 	svcpl	0x005f0034
      a4:	5f525349 	svcpl	0x00525349
      a8:	414c4544 	cmpmi	ip, r4, asr #10
      ac:	61420059 	qdaddvs	r0, r9, r2
      b0:	61726475 	cmnvs	r2, r5, ror r4
      b4:	505f6574 	subspl	r6, pc, r4, ror r5
      b8:	43430043 	movtmi	r0, #12355	; 0x3043
      bc:	43003152 	movwmi	r3, #338	; 0x152
      c0:	00325243 	eorseq	r5, r2, r3, asr #4
      c4:	33524343 	cmpcc	r2, #201326593	; 0xc000001
      c8:	52434300 	subpl	r4, r3, #0	; 0x0
      cc:	5f5f0034 	svcpl	0x005f0034
      d0:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
      d4:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      d8:	4c584400 	cfldrdmi	mvd4, [r8], {0}
      dc:	5f58525f 	svcpl	0x0058525f
      e0:	5f6d6f63 	svcpl	0x006d6f63
      e4:	00667562 	rsbeq	r7, r6, r2, ror #10
      e8:	525f4350 	subspl	r4, pc, #1073741825	; 0x40000001
      ec:	6f635f58 	svcvs	0x00635f58
      f0:	75625f6d 	strbvc	r5, [r2, #-3949]!
      f4:	4d530066 	ldclmi	0, cr0, [r3, #-408]
      f8:	75005243 	strvc	r5, [r0, #-579]
      fc:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     100:	2064656e 	rsbcs	r6, r4, lr, ror #10
     104:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
     108:	53455200 	movtpl	r5, #20992	; 0x5200
     10c:	45565245 	ldrbmi	r5, [r6, #-581]
     110:	00303144 	eorseq	r3, r0, r4, asr #2
     114:	45534552 	ldrbmi	r4, [r3, #-1362]
     118:	44455652 	strbmi	r5, [r5], #-1618
     11c:	52003131 	andpl	r3, r0, #1073741836	; 0x4000000c
     120:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     124:	31444556 	cmpcc	r4, r6, asr r5
     128:	45520032 	ldrbmi	r0, [r2, #-50]
     12c:	56524553 	undefined
     130:	33314445 	teqcc	r1, #1157627904	; 0x45000000
     134:	53455200 	movtpl	r5, #20992	; 0x5200
     138:	45565245 	ldrbmi	r5, [r6, #-581]
     13c:	00343144 	eorseq	r3, r4, r4, asr #2
     140:	45534552 	ldrbmi	r4, [r3, #-1362]
     144:	44455652 	strbmi	r5, [r5], #-1618
     148:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
     14c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     150:	31444556 	cmpcc	r4, r6, asr r5
     154:	45520036 	ldrbmi	r0, [r2, #-54]
     158:	56524553 	undefined
     15c:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
     160:	53455200 	movtpl	r5, #20992	; 0x5200
     164:	45565245 	ldrbmi	r5, [r6, #-581]
     168:	00383144 	eorseq	r3, r8, r4, asr #2
     16c:	45534552 	ldrbmi	r4, [r3, #-1362]
     170:	44455652 	strbmi	r5, [r5], #-1618
     174:	50003931 	andpl	r3, r0, r1, lsr r9
     178:	61645f43 	cmnvs	r4, r3, asr #30
     17c:	725f6174 	subsvc	r6, pc, #29	; 0x1d
     180:	44007964 	strmi	r7, [r0], #-2404
     184:	00524549 	subseq	r4, r2, r9, asr #10
     188:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     18c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     190:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     194:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     198:	4200746e 	andmi	r7, r0, #1845493760	; 0x6e000000
     19c:	00525444 	subseq	r5, r2, r4, asr #8
     1a0:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     1a4:	746e4978 	strbtvc	r4, [lr], #-2424
     1a8:	75727265 	ldrbvc	r7, [r2, #-613]!
     1ac:	75427470 	strbvc	r7, [r2, #-1136]
     1b0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     1b4:	53455200 	movtpl	r5, #20992	; 0x5200
     1b8:	45565245 	ldrbmi	r5, [r6, #-581]
     1bc:	52003044 	andpl	r3, r0, #68	; 0x44
     1c0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1c4:	31444556 	cmpcc	r4, r6, asr r5
     1c8:	52626700 	rsbpl	r6, r2, #0	; 0x0
     1cc:	66754278 	undefined
     1d0:	57726566 	ldrbpl	r6, [r2, -r6, ror #10]!
     1d4:	65746972 	ldrbvs	r6, [r4, #-2418]!
     1d8:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     1dc:	00726574 	rsbseq	r6, r2, r4, ror r5
     1e0:	64756142 	ldrbtvs	r6, [r5], #-322
     1e4:	65746172 	ldrbvs	r6, [r4, #-370]!
     1e8:	4c58445f 	cfldrdmi	mvd4, [r8], {95}
     1ec:	53455200 	movtpl	r5, #20992	; 0x5200
     1f0:	45565245 	ldrbmi	r5, [r6, #-581]
     1f4:	52003544 	andpl	r3, r0, #285212672	; 0x11000000
     1f8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1fc:	36444556 	undefined
     200:	53455200 	movtpl	r5, #20992	; 0x5200
     204:	45565245 	ldrbmi	r5, [r6, #-581]
     208:	52003744 	andpl	r3, r0, #17825792	; 0x1100000
     20c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     210:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     214:	53455200 	movtpl	r5, #20992	; 0x5200
     218:	45565245 	ldrbmi	r5, [r6, #-581]
     21c:	67003944 	strvs	r3, [r0, -r4, asr #18]
     220:	42785262 	rsbsmi	r5, r8, #536870918	; 0x20000006
     224:	65666675 	strbvs	r6, [r6, #-1653]!
     228:	61655272 	smcvs	21794
     22c:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^
     230:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     234:	50504100 	subspl	r4, r0, r0, lsl #2
     238:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     23c:	69616d2f 	stmdbvs	r1!, {r0, r1, r2, r3, r5, r8, sl, fp, sp, lr}^
     240:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     244:	31433249 	cmpcc	r3, r9, asr #4
     248:	5f52455f 	svcpl	0x0052455f
     24c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     250:	6c646e61 	stclvs	14, cr6, [r4], #-388
     254:	41007265 	tstmi	r0, r5, ror #4
     258:	732f5050 	teqvc	pc, #80	; 0x50
     25c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
     260:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     264:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     268:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
     26c:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
     270:	425f314d 	subsmi	r3, pc, #1073741843	; 0x40000013
     274:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     278:	61485152 	cmpvs	r8, r2, asr r1
     27c:	656c646e 	strbvs	r6, [ip, #-1134]!
     280:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     284:	545f314d 	ldrbpl	r3, [pc], #333	; 28c <_Minimum_Stack_Size+0x18c>
     288:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     28c:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
     290:	61485152 	cmpvs	r8, r2, asr r1
     294:	656c646e 	strbvs	r6, [ip, #-1134]!
     298:	73550072 	cmpvc	r5, #114	; 0x72
     29c:	46656761 	strbtmi	r6, [r5], -r1, ror #14
     2a0:	746c7561 	strbtvc	r7, [ip], #-1377
     2a4:	65637845 	strbvs	r7, [r3, #-2117]!
     2a8:	6f697470 	svcvs	0x00697470
     2ac:	4d44006e 	stclmi	0, cr0, [r4, #-440]
     2b0:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     2b4:	6e6e6168 	powvsez	f6, f6, #0.0
     2b8:	5f356c65 	svcpl	0x00356c65
     2bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2c4:	54007265 	strpl	r7, [r0], #-613
     2c8:	5f324d49 	svcpl	0x00324d49
     2cc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2d0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2d4:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     2d8:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^
     2dc:	61485152 	cmpvs	r8, r2, asr r1
     2e0:	656c646e 	strbvs	r6, [ip, #-1134]!
     2e4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     2e8:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^
     2ec:	61485152 	cmpvs	r8, r2, asr r1
     2f0:	656c646e 	strbvs	r6, [ip, #-1134]!
     2f4:	53460072 	movtpl	r0, #24690	; 0x6072
     2f8:	495f434d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, lr}^
     2fc:	61485152 	cmpvs	r8, r2, asr r1
     300:	656c646e 	strbvs	r6, [ip, #-1134]!
     304:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
     308:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     30c:	6e61486b 	cdpvs	8, 6, cr4, cr1, cr11, {3}
     310:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     314:	4d495400 	cfstrdmi	mvd5, [r9]
     318:	52495f34 	subpl	r5, r9, #208	; 0xd0
     31c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     320:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     324:	42535500 	subsmi	r5, r3, #0	; 0x0
     328:	656b6157 	strbvs	r6, [fp, #-343]!
     32c:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^
     330:	61485152 	cmpvs	r8, r2, asr r1
     334:	656c646e 	strbvs	r6, [ip, #-1134]!
     338:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     33c:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^
     340:	61485152 	cmpvs	r8, r2, asr r1
     344:	656c646e 	strbvs	r6, [ip, #-1134]!
     348:	50530072 	subspl	r0, r3, r2, ror r0
     34c:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     350:	61485152 	cmpvs	r8, r2, asr r1
     354:	656c646e 	strbvs	r6, [ip, #-1134]!
     358:	75420072 	strbvc	r0, [r2, #-114]
     35c:	75614673 	strbvc	r4, [r1, #-1651]!
     360:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     364:	74706563 	ldrbtvc	r6, [r0], #-1379
     368:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     36c:	32495053 	subcc	r5, r9, #83	; 0x53
     370:	5152495f 	cmppl	r2, pc, asr r9
     374:	646e6148 	strbtvs	r6, [lr], #-328
     378:	0072656c 	rsbseq	r6, r2, ip, ror #10
     37c:	5f425355 	svcpl	0x00425355
     380:	435f5048 	cmpmi	pc, #72	; 0x48
     384:	545f4e41 	ldrbpl	r4, [pc], #3649	; 38c <_Minimum_Stack_Size+0x28c>
     388:	52495f58 	subpl	r5, r9, #352	; 0x160
     38c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     390:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     394:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     398:	52495f33 	subpl	r5, r9, #204	; 0xcc
     39c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3a0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3a4:	44565000 	ldrbmi	r5, [r6]
     3a8:	5152495f 	cmppl	r2, pc, asr r9
     3ac:	646e6148 	strbtvs	r6, [lr], #-328
     3b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3b4:	314d4954 	cmpcc	sp, r4, asr r9
     3b8:	5f43435f 	svcpl	0x0043435f
     3bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3c4:	55007265 	strpl	r7, [r0, #-613]
     3c8:	34545241 	ldrbcc	r5, [r4], #-577
     3cc:	5152495f 	cmppl	r2, pc, asr r9
     3d0:	646e6148 	strbtvs	r6, [lr], #-328
     3d4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3d8:	31434441 	cmpcc	r3, r1, asr #8
     3dc:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     3e0:	61485152 	cmpvs	r8, r2, asr r1
     3e4:	656c646e 	strbvs	r6, [ip, #-1134]!
     3e8:	41550072 	cmpmi	r5, r2, ror r0
     3ec:	5f355452 	svcpl	0x00355452
     3f0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3f4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3f8:	44007265 	strmi	r7, [r0], #-613
     3fc:	5f32414d 	svcpl	0x0032414d
     400:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     404:	316c656e 	cmncc	ip, lr, ror #10
     408:	5152495f 	cmppl	r2, pc, asr r9
     40c:	646e6148 	strbtvs	r6, [lr], #-328
     410:	0072656c 	rsbseq	r6, r2, ip, ror #10
     414:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     418:	5f56455f 	svcpl	0x0056455f
     41c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     420:	6c646e61 	stclvs	14, cr6, [r4], #-388
     424:	44007265 	strmi	r7, [r0], #-613
     428:	5f32414d 	svcpl	0x0032414d
     42c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     430:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     434:	5152495f 	cmppl	r2, pc, asr r9
     438:	646e6148 	strbtvs	r6, [lr], #-328
     43c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     440:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     444:	52495f31 	subpl	r5, r9, #196	; 0xc4
     448:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     44c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     450:	414d4400 	cmpmi	sp, r0, lsl #8
     454:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     458:	656e6e61 	strbvs	r6, [lr, #-3681]!
     45c:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^
     460:	61485152 	cmpvs	r8, r2, asr r1
     464:	656c646e 	strbvs	r6, [ip, #-1134]!
     468:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     46c:	5f324954 	svcpl	0x00324954
     470:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     474:	6c646e61 	stclvs	14, cr6, [r4], #-388
     478:	44007265 	strmi	r7, [r0], #-613
     47c:	5f31414d 	svcpl	0x0031414d
     480:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     484:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     488:	5152495f 	cmppl	r2, pc, asr r9
     48c:	646e6148 	strbtvs	r6, [lr], #-328
     490:	0072656c 	rsbseq	r6, r2, ip, ror #10
     494:	4f494453 	svcmi	0x00494453
     498:	5152495f 	cmppl	r2, pc, asr r9
     49c:	646e6148 	strbtvs	r6, [lr], #-328
     4a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4a4:	5f425355 	svcpl	0x00425355
     4a8:	435f504c 	cmpmi	pc, #76	; 0x4c
     4ac:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     4b0:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^
     4b4:	61485152 	cmpvs	r8, r2, asr r1
     4b8:	656c646e 	strbvs	r6, [ip, #-1134]!
     4bc:	56530072 	undefined
     4c0:	6e614843 	cdpvs	8, 6, cr4, cr1, cr3, {2}
     4c4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4c8:	54584500 	ldrbpl	r4, [r8], #-1280
     4cc:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
     4d0:	61485152 	cmpvs	r8, r2, asr r1
     4d4:	656c646e 	strbvs	r6, [ip, #-1134]!
     4d8:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     4dc:	5f394954 	svcpl	0x00394954
     4e0:	52495f35 	subpl	r5, r9, #212	; 0xd4
     4e4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4e8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4ec:	4d495400 	cfstrdmi	mvd5, [r9]
     4f0:	52545f38 	subspl	r5, r4, #224	; 0xe0
     4f4:	4f435f47 	svcmi	0x00435f47
     4f8:	52495f4d 	subpl	r5, r9, #308	; 0x134
     4fc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     500:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     504:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     508:	3158525f 	cmpcc	r8, pc, asr r2
     50c:	5152495f 	cmppl	r2, pc, asr r9
     510:	646e6148 	strbtvs	r6, [lr], #-328
     514:	0072656c 	rsbseq	r6, r2, ip, ror #10
     518:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     51c:	52495f34 	subpl	r5, r9, #208	; 0xd0
     520:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     524:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     528:	4d495400 	cfstrdmi	mvd5, [r9]
     52c:	50555f31 	subspl	r5, r5, r1, lsr pc
     530:	5152495f 	cmppl	r2, pc, asr r9
     534:	646e6148 	strbtvs	r6, [lr], #-328
     538:	0072656c 	rsbseq	r6, r2, ip, ror #10
     53c:	64726148 	ldrbtvs	r6, [r2], #-328
     540:	6c756146 	ldfvse	f6, [r5], #-280
     544:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     548:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     54c:	52006e6f 	andpl	r6, r0, #1776	; 0x6f0
     550:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     554:	61485152 	cmpvs	r8, r2, asr r1
     558:	656c646e 	strbvs	r6, [ip, #-1134]!
     55c:	4d440072 	stclmi	0, cr0, [r4, #-456]
     560:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     564:	6e6e6168 	powvsez	f6, f6, #0.0
     568:	5f366c65 	svcpl	0x00366c65
     56c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     570:	6c646e61 	stclvs	14, cr6, [r4], #-388
     574:	54007265 	strpl	r7, [r0], #-613
     578:	5f384d49 	svcpl	0x00384d49
     57c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     580:	61485152 	cmpvs	r8, r2, asr r1
     584:	656c646e 	strbvs	r6, [ip, #-1134]!
     588:	57570072 	undefined
     58c:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^
     590:	61485152 	cmpvs	r8, r2, asr r1
     594:	656c646e 	strbvs	r6, [ip, #-1134]!
     598:	41540072 	cmpmi	r4, r2, ror r0
     59c:	5245504d 	subpl	r5, r5, #77	; 0x4d
     5a0:	5152495f 	cmppl	r2, pc, asr r9
     5a4:	646e6148 	strbtvs	r6, [lr], #-328
     5a8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5ac:	31433249 	cmpcc	r3, r9, asr #4
     5b0:	5f56455f 	svcpl	0x0056455f
     5b4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5b8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5bc:	54007265 	strpl	r7, [r0], #-613
     5c0:	5f384d49 	svcpl	0x00384d49
     5c4:	5f4b5242 	svcpl	0x004b5242
     5c8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5cc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5d0:	46007265 	strmi	r7, [r0], -r5, ror #4
     5d4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     5d8:	5152495f 	cmppl	r2, pc, asr r9
     5dc:	646e6148 	strbtvs	r6, [lr], #-328
     5e0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5e4:	364d4954 	undefined
     5e8:	5152495f 	cmppl	r2, pc, asr r9
     5ec:	646e6148 	strbtvs	r6, [lr], #-328
     5f0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5f4:	41435452 	cmpmi	r3, r2, asr r4
     5f8:	6d72616c 	ldfvse	f6, [r2, #-432]!
     5fc:	5152495f 	cmppl	r2, pc, asr r9
     600:	646e6148 	strbtvs	r6, [lr], #-328
     604:	0072656c 	rsbseq	r6, r2, ip, ror #10
     608:	374d4954 	smlsldcc	r4, sp, r4, r9
     60c:	5152495f 	cmppl	r2, pc, asr r9
     610:	646e6148 	strbtvs	r6, [lr], #-328
     614:	0072656c 	rsbseq	r6, r2, ip, ror #10
     618:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     61c:	5f52455f 	svcpl	0x0052455f
     620:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     624:	6c646e61 	stclvs	14, cr6, [r4], #-388
     628:	41007265 	tstmi	r0, r5, ror #4
     62c:	5f334344 	svcpl	0x00334344
     630:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     634:	6c646e61 	stclvs	14, cr6, [r4], #-388
     638:	44007265 	strmi	r7, [r0], #-613
     63c:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
     640:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
     644:	00726f74 	rsbseq	r6, r2, r4, ror pc
     648:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     64c:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^
     650:	61485152 	cmpvs	r8, r2, asr r1
     654:	656c646e 	strbvs	r6, [ip, #-1134]!
     658:	4d440072 	stclmi	0, cr0, [r4, #-456]
     65c:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     660:	6e6e6168 	powvsez	f6, f6, #0.0
     664:	5f346c65 	svcpl	0x00346c65
     668:	52495f35 	subpl	r5, r9, #212	; 0xd4
     66c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     670:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     674:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
     678:	43565364 	cmpmi	r6, #-1879048191	; 0x90000001
     67c:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
     680:	65637845 	strbvs	r7, [r3, #-2117]!
     684:	6f697470 	svcvs	0x00697470
     688:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     68c:	555f384d 	ldrbpl	r3, [pc, #-2125]	; fffffe47 <SCS_BASE+0x1fff1e47>
     690:	52495f50 	subpl	r5, r9, #320	; 0x140
     694:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     698:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     69c:	41535500 	cmpmi	r3, r0, lsl #10
     6a0:	5f325452 	svcpl	0x00325452
     6a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6ac:	44007265 	strmi	r7, [r0], #-613
     6b0:	5f31414d 	svcpl	0x0031414d
     6b4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     6b8:	346c656e 	strbtcc	r6, [ip], #-1390
     6bc:	5152495f 	cmppl	r2, pc, asr r9
     6c0:	646e6148 	strbtvs	r6, [lr], #-328
     6c4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6c8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     6cc:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^
     6d0:	61485152 	cmpvs	r8, r2, asr r1
     6d4:	656c646e 	strbvs	r6, [ip, #-1134]!
     6d8:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     6dc:	5f304954 	svcpl	0x00304954
     6e0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6e4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6e8:	45007265 	strmi	r7, [r0, #-613]
     6ec:	31495458 	cmpcc	r9, r8, asr r4
     6f0:	30315f35 	eorscc	r5, r1, r5, lsr pc
     6f4:	5152495f 	cmppl	r2, pc, asr r9
     6f8:	646e6148 	strbtvs	r6, [lr], #-328
     6fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     700:	31414d44 	cmpcc	r1, r4, asr #26
     704:	6168435f 	cmnvs	r8, pc, asr r3
     708:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     70c:	52495f31 	subpl	r5, r9, #196	; 0xc4
     710:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     714:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     718:	414d4400 	cmpmi	sp, r0, lsl #8
     71c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     720:	656e6e61 	strbvs	r6, [lr, #-3681]!
     724:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     728:	61485152 	cmpvs	r8, r2, asr r1
     72c:	656c646e 	strbvs	r6, [ip, #-1134]!
     730:	41430072 	cmpmi	r3, r2, ror r0
     734:	43535f4e 	cmpmi	r3, #312	; 0x138
     738:	52495f45 	subpl	r5, r9, #276	; 0x114
     73c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     740:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     744:	414d4400 	cmpmi	sp, r0, lsl #8
     748:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     74c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     750:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^
     754:	61485152 	cmpvs	r8, r2, asr r1
     758:	656c646e 	strbvs	r6, [ip, #-1134]!
     75c:	654d0072 	strbvs	r0, [sp, #-114]
     760:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
     764:	45656761 	strbmi	r6, [r5, #-1889]!
     768:	70656378 	rsbvc	r6, r5, r8, ror r3
     76c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     770:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     774:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     778:	564e006e 	strbpl	r0, [lr], -lr, rrx
     77c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     780:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     784:	656e6e61 	strbvs	r6, [lr, #-3681]!
     788:	646d436c 	strbtvs	r4, [sp], #-876
     78c:	50504100 	subspl	r4, r0, r0, lsl #2
     790:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     794:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
     798:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     79c:	00632e74 	rsbeq	r2, r3, r4, ror lr
     7a0:	41534944 	cmpmi	r3, r4, asr #18
     7a4:	00454c42 	subeq	r4, r5, r2, asr #24
     7a8:	4f495047 	svcmi	0x00495047
     7ac:	646f4d5f 	strbtvs	r4, [pc], #3423	; 7b4 <__Stack_Size+0x3b4>
     7b0:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     7b4:	0050505f 	subseq	r5, r0, pc, asr r0
     7b8:	43435553 	movtmi	r5, #13651	; 0x3553
     7bc:	00535345 	subseq	r5, r3, r5, asr #6
     7c0:	42414e45 	submi	r4, r1, #1104	; 0x450
     7c4:	4800454c 	stmdami	r0, {r2, r3, r6, r8, sl, lr}
     7c8:	74534553 	ldrbvc	r4, [r3], #-1363
     7cc:	55747261 	ldrbpl	r7, [r4, #-609]!
     7d0:	61745370 	cmnvs	r4, r0, ror r3
     7d4:	00737574 	rsbseq	r7, r3, r4, ror r5
     7d8:	6f727245 	svcvs	0x00727245
     7dc:	61745372 	cmnvs	r4, r2, ror r3
     7e0:	00737574 	rsbseq	r7, r3, r4, ror r5
     7e4:	4349564e 	movtmi	r5, #38478	; 0x964e
     7e8:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     7ec:	75676966 	strbvc	r6, [r7, #-2406]!
     7f0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     7f4:	42006e6f 	andmi	r6, r0, #1776	; 0x6f0
     7f8:	00525253 	subseq	r5, r2, r3, asr r2
     7fc:	5f434352 	svcpl	0x00434352
     800:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     804:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     808:	6f697461 	svcvs	0x00697461
     80c:	5245006e 	subpl	r0, r5, #110	; 0x6e
     810:	00524f52 	subseq	r4, r2, r2, asr pc
     814:	4f495047 	svcmi	0x00495047
     818:	6570535f 	ldrbvs	r5, [r0, #-863]!
     81c:	315f6465 	cmpcc	pc, r5, ror #8
     820:	7a484d30 	bvc	1213ce8 <__Stack_Size+0x12138e8>
     824:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     828:	6f4d5f4f 	svcvs	0x004d5f4f
     82c:	4f5f6564 	svcmi	0x005f6564
     830:	4f5f7475 	svcmi	0x005f7475
     834:	50470044 	subpl	r0, r7, r4, asr #32
     838:	535f4f49 	cmppl	pc, #292	; 0x124
     83c:	64656570 	strbtvs	r6, [r5], #-1392
     840:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     844:	5047007a 	subpl	r0, r7, sl, ror r0
     848:	435f4f49 	cmpmi	pc, #292	; 0x124
     84c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     850:	61727567 	cmnvs	r2, r7, ror #10
     854:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     858:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     85c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     860:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     864:	65446570 	strbvs	r6, [r4, #-1392]
     868:	564e0066 	strbpl	r0, [lr], -r6, rrx
     86c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     870:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     874:	656e6e61 	strbvs	r6, [lr, #-3681]!
     878:	6572506c 	ldrbvs	r5, [r2, #-108]!
     87c:	74706d65 	ldrbtvc	r6, [r0], #-3429
     880:	506e6f69 	rsbpl	r6, lr, r9, ror #30
     884:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     888:	00797469 	rsbseq	r7, r9, r9, ror #8
     88c:	4f495047 	svcmi	0x00495047
     890:	6570535f 	ldrbvs	r5, [r0, #-863]!
     894:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
     898:	5f74696e 	svcpl	0x0074696e
     89c:	656d6954 	strbvs	r6, [sp, #-2388]!
     8a0:	4e003272 	mcrmi	2, 0, r3, cr0, cr2, {3}
     8a4:	5f434956 	svcpl	0x00434956
     8a8:	74696e49 	strbtvc	r6, [r9], #-3657
     8ac:	75727453 	ldrbvc	r7, [r2, #-1107]!
     8b0:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     8b4:	564e0065 	strbpl	r0, [lr], -r5, rrx
     8b8:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     8bc:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     8c0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     8c4:	564e006c 	strbpl	r0, [lr], -ip, rrx
     8c8:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     8cc:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     8d0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     8d4:	6275536c 	rsbsvs	r5, r5, #-1342177279	; 0xb0000001
     8d8:	6f697250 	svcvs	0x00697250
     8dc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     8e0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     8e4:	6f4d5f4f 	svcvs	0x004d5f4f
     8e8:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
     8ec:	47005550 	smlsdmi	r0, r0, r5, r5
     8f0:	5f4f4950 	svcpl	0x004f4950
     8f4:	65646f4d 	strbvs	r6, [r4, #-3917]!
     8f8:	4e49415f 	mcrmi	1, 2, r4, cr9, cr15, {2}
     8fc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     900:	6f4d5f4f 	svcvs	0x004d5f4f
     904:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
     908:	47004450 	smlsdmi	r0, r0, r4, r4
     90c:	5f4f4950 	svcpl	0x004f4950
     910:	65646f4d 	strbvs	r6, [r4, #-3917]!
     914:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     918:	6570534f 	ldrbvs	r5, [r0, #-847]!
     91c:	545f6465 	ldrbpl	r6, [pc], #1125	; 924 <__Stack_Size+0x524>
     920:	44657079 	strbtmi	r7, [r5], #-121
     924:	46006665 	strmi	r6, [r0], -r5, ror #12
     928:	74636e75 	strbtvc	r6, [r3], #-3701
     92c:	616e6f69 	cmnvs	lr, r9, ror #30
     930:	6174536c 	cmnvs	r4, ip, ror #6
     934:	4e006574 	cfrshl64mi	mvdx0, mvdx4, r6
     938:	5f434956 	svcpl	0x00434956
     93c:	74696e49 	strbtvc	r6, [r9], #-3657
     940:	65707954 	ldrbvs	r7, [r0, #-2388]!
     944:	00666544 	rsbeq	r6, r6, r4, asr #10
     948:	4f495047 	svcmi	0x00495047
     94c:	646f4d5f 	strbtvs	r4, [pc], #3423	; 954 <__Stack_Size+0x554>
     950:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff9f3 <SCS_BASE+0x1fff19f3>
     954:	50505f74 	subspl	r5, r0, r4, ror pc
     958:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     95c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     960:	74537469 	ldrbvc	r7, [r3], #-1129
     964:	74637572 	strbtvc	r7, [r3], #-1394
     968:	00657275 	rsbeq	r7, r5, r5, ror r2
     96c:	4f495047 	svcmi	0x00495047
     970:	6570535f 	ldrbvs	r5, [r0, #-863]!
     974:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 517 <__Stack_Size+0x117>
     978:	7a484d30 	bvc	1213e40 <__Stack_Size+0x1213a40>
     97c:	73795300 	cmnvc	r9, #0	; 0x0
     980:	6b636954 	blvs	18daed8 <__Stack_Size+0x18daad8>
     984:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     988:	75676966 	strbvc	r6, [r7, #-2406]!
     98c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     990:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
     994:	4d4f4950 	stclmi	9, cr4, [pc, #-320]
     998:	5f65646f 	svcpl	0x0065646f
     99c:	65707954 	ldrbvs	r7, [r0, #-2388]!
     9a0:	00666544 	rsbeq	r6, r6, r4, asr #10
     9a4:	4f495047 	svcmi	0x00495047
     9a8:	646f4d5f 	strbtvs	r4, [pc], #3423	; 9b0 <__Stack_Size+0x5b0>
     9ac:	4e495f65 	cdpmi	15, 4, cr5, cr9, cr5, {3}
     9b0:	4f4c465f 	svcmi	0x004c465f
     9b4:	4e495441 	cdpmi	4, 4, cr5, cr9, cr1, {2}
     9b8:	434c0047 	movtmi	r0, #49223	; 0xc047
     9bc:	4700524b 	strmi	r5, [r0, -fp, asr #4]
     9c0:	5f4f4950 	svcpl	0x004f4950
     9c4:	65646f4d 	strbvs	r6, [r4, #-3917]!
     9c8:	5f46415f 	svcpl	0x0046415f
     9cc:	5400444f 	strpl	r4, [r0], #-1103
     9d0:	72724178 	rsbsvc	r4, r2, #30	; 0x1e
     9d4:	67007961 	strvs	r7, [r0, -r1, ror #18]
     9d8:	736d3177 	cmnvc	sp, #-1073741795	; 0xc000001d
     9dc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     9e0:	00726574 	rsbseq	r6, r2, r4, ror r5
     9e4:	6c65446d 	cfstrdvs	mvd4, [r5], #-436
     9e8:	55007961 	strpl	r7, [r0, #-2401]
     9ec:	54524153 	ldrbpl	r4, [r2], #-339
     9f0:	7261505f 	rsbvc	r5, r1, #95	; 0x5f
     9f4:	00797469 	rsbseq	r7, r9, r9, ror #8
     9f8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     9fc:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     a00:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     a04:	65446570 	strbvs	r6, [r4, #-1392]
     a08:	78540066 	ldmdavc	r4, {r1, r2, r5, r6}^
     a0c:	72745344 	rsbsvc	r5, r4, #268435457	; 0x10000001
     a10:	00676e69 	rsbeq	r6, r7, r9, ror #28
     a14:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     a18:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     a1c:	74537469 	ldrbvc	r7, [r3], #-1129
     a20:	74637572 	strbtvc	r7, [r3], #-1394
     a24:	00657275 	rsbeq	r7, r5, r5, ror r2
     a28:	52505447 	subspl	r5, r0, #1191182336	; 0x47000000
     a2c:	41535500 	cmpmi	r3, r0, lsl #10
     a30:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
     a34:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
     a38:	46657261 	strbtmi	r7, [r5], -r1, ror #4
     a3c:	43776f6c 	cmnmi	r7, #432	; 0x1b0
     a40:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     a44:	55006c6f 	strpl	r6, [r0, #-3183]
     a48:	54524153 	ldrbpl	r4, [r2], #-339
     a4c:	726f575f 	rsbvc	r5, pc, #24903680	; 0x17c0000
     a50:	6e654c64 	cdpvs	12, 6, cr4, cr5, cr4, {3}
     a54:	00687467 	rsbeq	r7, r8, r7, ror #8
     a58:	6c654475 	cfstrdvs	mvd4, [r5], #-468
     a5c:	55007961 	strpl	r7, [r0, #-2401]
     a60:	54524153 	ldrbpl	r4, [r2], #-339
     a64:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     a68:	75676966 	strbvc	r6, [r7, #-2406]!
     a6c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     a70:	62006e6f 	andvs	r6, r0, #1776	; 0x6f0
     a74:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
     a78:	00657461 	rsbeq	r7, r5, r1, ror #8
     a7c:	54524f50 	ldrbpl	r4, [r2], #-3920
     a80:	505f5f00 	subspl	r5, pc, r0, lsl #30
     a84:	6f635f43 	svcvs	0x00635f43
     a88:	58525f6d 	ldmdapl	r2, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     a8c:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     a90:	78546200 	ldmdavc	r4, {r9, sp, lr}^
     a94:	74614464 	strbtvc	r4, [r1], #-1124
     a98:	44620061 	strbtmi	r0, [r2], #-97
     a9c:	00617461 	rsbeq	r7, r1, r1, ror #8
     aa0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     aa4:	61425f54 	cmpvs	r2, r4, asr pc
     aa8:	61526475 	cmpvs	r2, r5, ror r4
     aac:	55006574 	strpl	r6, [r0, #-1396]
     ab0:	54524153 	ldrbpl	r4, [r2], #-339
     ab4:	6f74535f 	svcvs	0x0074535f
     ab8:	74694270 	strbtvc	r4, [r9], #-624
     abc:	50410073 	subpl	r0, r1, r3, ror r0
     ac0:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     ac4:	43502f63 	cmpmi	r0, #396	; 0x18c
     ac8:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     acc:	5400632e 	strpl	r6, [r0], #-814
     ad0:	79424478 	stmdbvc	r2, {r3, r4, r5, r6, sl, lr}^
     ad4:	505f6574 	subspl	r6, pc, r4, ror r5
     ad8:	53550043 	cmppl	r5, #67	; 0x43
     adc:	5f545241 	svcpl	0x00545241
     ae0:	65646f4d 	strbvs	r6, [r4, #-3917]!
     ae4:	5f435000 	svcpl	0x00435000
     ae8:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     aec:	5f666675 	svcpl	0x00666675
     af0:	65646e69 	strbvs	r6, [r4, #-3689]!
     af4:	546e0078 	strbtpl	r0, [lr], #-120
     af8:	00656d69 	rsbeq	r6, r5, r9, ror #26
     afc:	5f4c5844 	svcpl	0x004c5844
     b00:	695f5852 	ldmdbvs	pc, {r1, r4, r6, fp, ip, lr}^
     b04:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     b08:	74707572 	ldrbtvc	r7, [r0], #-1394
     b0c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     b10:	6165725f 	cmnvs	r5, pc, asr r2
     b14:	79625f64 	stmdbvc	r2!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     b18:	44006574 	strmi	r6, [r0], #-1396
     b1c:	545f4c58 	ldrbpl	r4, [pc], #3160	; b24 <__Stack_Size+0x724>
     b20:	75625f58 	strbvc	r5, [r2, #-3928]!
     b24:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     b28:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     b2c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     b30:	0058545f 	subseq	r5, r8, pc, asr r4
     b34:	63656863 	cmnvs	r5, #6488064	; 0x630000
     b38:	6d75736b 	ldclvs	3, cr7, [r5, #-428]!
     b3c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     b40:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     b44:	61620074 	smcvs	8196
     b48:	44006475 	strmi	r6, [r0], #-1141
     b4c:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
     b50:	75625f58 	strbvc	r5, [r2, #-3928]!
     b54:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     b58:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     b5c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     b60:	6e65735f 	mcrvs	3, 3, r7, cr5, cr15, {2}
     b64:	6f775f64 	svcvs	0x00775f64
     b68:	55006472 	strpl	r6, [r0, #-1138]
     b6c:	54524153 	ldrbpl	r4, [r2], #-339
     b70:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     b74:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     b78:	6f697461 	svcvs	0x00697461
     b7c:	5844006e 	stmdapl	r4, {r1, r2, r3, r5, r6}^
     b80:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b84:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     b88:	6675625f 	undefined
     b8c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     b90:	41006449 	tstmi	r0, r9, asr #8
     b94:	732f5050 	teqvc	pc, #80	; 0x50
     b98:	442f6372 	strtmi	r6, [pc], #882	; ba0 <__Stack_Size+0x7a0>
     b9c:	632e4c58 	teqvs	lr, #22528	; 0x5800
     ba0:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
     ba4:	6f6d5f74 	svcvs	0x006d5f74
     ba8:	73726f74 	cmnvc	r2, #464	; 0x1d0
     bac:	6d657400 	cfstrdvs	mvd7, [r5]
     bb0:	6f6d0070 	svcvs	0x006d0070
     bb4:	625f6576 	subsvs	r6, pc, #494927872	; 0x1d800000
     bb8:	776b6361 	strbvc	r6, [fp, -r1, ror #6]!
     bbc:	00647261 	rsbeq	r7, r4, r1, ror #4
     bc0:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     bc4:	66656c5f 	undefined
     bc8:	6f6d0074 	svcvs	0x006d0074
     bcc:	725f6576 	subsvc	r6, pc, #494927872	; 0x1d800000
     bd0:	74686769 	strbtvc	r6, [r8], #-1897
     bd4:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     bd8:	6f665f65 	svcvs	0x00665f65
     bdc:	72617772 	rsbvc	r7, r1, #29884416	; 0x1c80000
     be0:	6c6f0064 	stclvs	0, cr0, [pc], #-400
     be4:	70735f64 	rsbsvc	r5, r3, r4, ror #30
     be8:	00646565 	rsbeq	r6, r4, r5, ror #10
     bec:	2f505041 	svccs	0x00505041
     bf0:	2f637273 	svccs	0x00637273
     bf4:	6f746f4d 	svcvs	0x00746f4d
     bf8:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
     bfc:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
     c00:	4600632e 	strmi	r6, [r0], -lr, lsr #6
     c04:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     c08:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     c0c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c10:	424f0067 	submi	r0, pc, #103	; 0x67
     c14:	4457495f 	ldrbmi	r4, [r7], #-2399
     c18:	52570047 	subspl	r0, r7, #71	; 0x47
     c1c:	445f3250 	ldrbmi	r3, [pc], #592	; c24 <__Stack_Size+0x824>
     c20:	00617461 	rsbeq	r7, r1, r1, ror #8
     c24:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
     c28:	00504f54 	subseq	r4, r0, r4, asr pc
     c2c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     c30:	72455f48 	subvc	r5, r5, #288	; 0x120
     c34:	4f657361 	svcmi	0x00657361
     c38:	6f697470 	svcvs	0x00697470
     c3c:	7479426e 	ldrbtvc	r4, [r9], #-622
     c40:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
     c44:	6f646165 	svcvs	0x00646165
     c48:	74737475 	ldrbtvc	r7, [r3], #-1141
     c4c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     c50:	414c4600 	cmpmi	ip, r0, lsl #12
     c54:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 409 <__Stack_Size+0x9>
     c58:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
     c5c:	5052575f 	subspl	r5, r2, pc, asr r7
     c60:	414c4600 	cmpmi	ip, r0, lsl #12
     c64:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 419 <__Stack_Size+0x19>
     c68:	65736172 	ldrbvs	r6, [r3, #-370]!
     c6c:	65676150 	strbvs	r6, [r7, #-336]!
     c70:	414c4600 	cmpmi	ip, r0, lsl #12
     c74:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3
     c78:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
     c7c:	46007963 	strmi	r7, [r0], -r3, ror #18
     c80:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     c84:	7465475f 	strbtvc	r4, [r5], #-1887
     c88:	66657250 	undefined
     c8c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     c90:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     c94:	74537265 	ldrbvc	r7, [r3], #-613
     c98:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     c9c:	6c656400 	cfstrdvs	mvd6, [r5]
     ca0:	46007961 	strmi	r7, [r0], -r1, ror #18
     ca4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ca8:	6c6e555f 	cfstr64vs	mvdx5, [lr], #-380
     cac:	006b636f 	rsbeq	r6, fp, pc, ror #6
     cb0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     cb4:	72455f48 	subvc	r5, r5, #288	; 0x120
     cb8:	41657361 	cmnmi	r5, r1, ror #6
     cbc:	61506c6c 	cmpvs	r0, ip, ror #24
     cc0:	00736567 	rsbseq	r6, r3, r7, ror #10
     cc4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     cc8:	74535f48 	ldrbvc	r5, [r3], #-3912
     ccc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     cd0:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
     cd4:	74617453 	strbtvc	r7, [r1], #-1107
     cd8:	52570065 	subspl	r0, r7, #101	; 0x65
     cdc:	57003050 	smlsdpl	r0, r0, r0, r3
     ce0:	00315052 	eorseq	r5, r1, r2, asr r0
     ce4:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
     ce8:	50525700 	subspl	r5, r2, r0, lsl #14
     cec:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
     cf0:	5f485341 	svcpl	0x00485341
     cf4:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
     cf8:	65746972 	ldrbvs	r6, [r4, #-2418]!
     cfc:	746f7250 	strbtvc	r7, [pc], #592	; d04 <__Stack_Size+0x904>
     d00:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     d04:	704f6e6f 	subvc	r6, pc, pc, ror #28
     d08:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     d0c:	65747942 	ldrbvs	r7, [r4, #-2370]!
     d10:	54504f00 	ldrbpl	r4, [r0], #-3840
     d14:	5259454b 	subspl	r4, r9, #314572800	; 0x12c00000
     d18:	414c4600 	cmpmi	ip, r0, lsl #12
     d1c:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 4d1 <__Stack_Size+0xd1>
     d20:	4f726573 	svcmi	0x00726573
     d24:	6f697470 	svcvs	0x00697470
     d28:	7479426e 	ldrbtvc	r4, [r9], #-622
     d2c:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
     d30:	00676966 	rsbeq	r6, r7, r6, ror #18
     d34:	53414c46 	movtpl	r4, #7238	; 0x1c46
     d38:	65525f48 	ldrbvs	r5, [r2, #-3912]
     d3c:	754f6461 	strbvc	r6, [pc, #-1121]	; 8e3 <__Stack_Size+0x4e3>
     d40:	6f725074 	svcvs	0x00725074
     d44:	74636574 	strbtvc	r6, [r3], #-1396
     d48:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     d4c:	73616c66 	cmnvc	r1, #26112	; 0x6600
     d50:	61747368 	cmnvs	r4, r8, ror #6
     d54:	00737574 	rsbseq	r7, r3, r4, ror r5
     d58:	73746962 	cmnvc	r4, #1605632	; 0x188000
     d5c:	75746174 	ldrbvc	r6, [r4, #-372]!
     d60:	61500073 	cmpvs	r0, r3, ror r0
     d64:	415f6567 	cmpmi	pc, r7, ror #10
     d68:	65726464 	ldrbvs	r6, [r2, #-1124]!
     d6c:	46007373 	undefined
     d70:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     d74:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
     d78:	505f524f 	subspl	r5, pc, pc, asr #4
     d7c:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
     d80:	5f485341 	svcpl	0x00485341
     d84:	6b636f4c 	blvs	18dcabc <__Stack_Size+0x18dc6bc>
     d88:	50525700 	subspl	r5, r2, r0, lsl #14
     d8c:	61445f33 	cmpvs	r4, r3, lsr pc
     d90:	73006174 	movwvc	r6, #372	; 0x174
     d94:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     d98:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d9c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     da0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     da4:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
     da8:	31663233 	cmncc	r6, r3, lsr r2
     dac:	665f7830 	undefined
     db0:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     db4:	4600632e 	strmi	r6, [r0], -lr, lsr #6
     db8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     dbc:	6572505f 	ldrbvs	r5, [r2, #-95]!
     dc0:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     dc4:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     dc8:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     dcc:	4600646d 	strmi	r6, [r0], -sp, ror #8
     dd0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     dd4:	7465475f 	strbtvc	r4, [r5], #-1887
     dd8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     ddc:	74617453 	strbtvc	r7, [r1], #-1107
     de0:	46007375 	undefined
     de4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     de8:	656c435f 	strbvs	r4, [ip, #-863]!
     dec:	6c467261 	sfmvs	f7, 2, [r6], {97}
     df0:	46006761 	strmi	r6, [r0], -r1, ror #14
     df4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     df8:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     dfc:	54454c50 	strbpl	r4, [r5], #-3152
     e00:	4c460045 	mcrrmi	0, 4, r0, r6, cr5
     e04:	5f485341 	svcpl	0x00485341
     e08:	59535542 	ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^
     e0c:	50525700 	subspl	r5, r2, r0, lsl #14
     e10:	61445f31 	cmpvs	r4, r1, lsr pc
     e14:	46006174 	undefined
     e18:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e1c:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
     e20:	54554f45 	ldrbpl	r4, [r5], #-3909
     e24:	6d695400 	cfstrdvs	mvd5, [r9]
     e28:	74756f65 	ldrbtvc	r6, [r5], #-3941
     e2c:	414c4600 	cmpmi	ip, r0, lsl #12
     e30:	475f4853 	undefined
     e34:	65527465 	ldrbvs	r7, [r2, #-1125]
     e38:	754f6461 	strbvc	r6, [pc, #-1121]	; 9df <__Stack_Size+0x5df>
     e3c:	6f725074 	svcvs	0x00725074
     e40:	74636574 	strbtvc	r6, [r3], #-1396
     e44:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     e48:	75746174 	ldrbvc	r6, [r4, #-372]!
     e4c:	424f0073 	submi	r0, pc, #115	; 0x73
     e50:	4454535f 	ldrbmi	r5, [r4], #-863
     e54:	57005942 	strpl	r5, [r0, -r2, asr #18]
     e58:	5f305052 	svcpl	0x00305052
     e5c:	61746144 	cmnvs	r4, r4, asr #2
     e60:	414c4600 	cmpmi	ip, r0, lsl #12
     e64:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^
     e68:	43666c61 	cmnmi	r6, #24832	; 0x6100
     e6c:	656c6379 	strbvs	r6, [ip, #-889]!
     e70:	65636341 	strbvs	r6, [r3, #-833]!
     e74:	46007373 	undefined
     e78:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e7c:	7465475f 	strbtvc	r4, [r5], #-1887
     e80:	74617453 	strbtvc	r7, [r1], #-1107
     e84:	46007375 	undefined
     e88:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e8c:	616e455f 	cmnvs	lr, pc, asr r5
     e90:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
     e94:	65746972 	ldrbvs	r6, [r4, #-2418]!
     e98:	746f7250 	strbtvc	r7, [pc], #592	; ea0 <__Stack_Size+0xaa0>
     e9c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     ea0:	46006e6f 	strmi	r6, [r0], -pc, ror #28
     ea4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ea8:	7465535f 	strbtvc	r5, [r5], #-863
     eac:	6574614c 	ldrbvs	r6, [r4, #-332]!
     eb0:	0079636e 	rsbseq	r6, r9, lr, ror #6
     eb4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     eb8:	61485f48 	cmpvs	r8, r8, asr #30
     ebc:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
     ec0:	41656c63 	cmnmi	r5, r3, ror #24
     ec4:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
     ec8:	646d4373 	strbtvs	r4, [sp], #-883
     ecc:	414c4600 	cmpmi	ip, r0, lsl #12
     ed0:	505f4853 	subspl	r4, pc, r3, asr r8
     ed4:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     ed8:	704f6d61 	subvc	r6, pc, r1, ror #26
     edc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ee0:	65747942 	ldrbvs	r7, [r4, #-2370]!
     ee4:	61746144 	cmnvs	r4, r4, asr #2
     ee8:	414c4600 	cmpmi	ip, r0, lsl #12
     eec:	475f4853 	undefined
     ef0:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
     ef4:	704f7265 	subvc	r7, pc, r5, ror #4
     ef8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     efc:	65747942 	ldrbvs	r7, [r4, #-2370]!
     f00:	414c4600 	cmpmi	ip, r0, lsl #12
     f04:	505f4853 	subspl	r4, pc, r3, asr r8
     f08:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     f0c:	61486d61 	cmpvs	r8, r1, ror #26
     f10:	6f57666c 	svcvs	0x0057666c
     f14:	46006472 	undefined
     f18:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f1c:	414c465f 	cmpmi	ip, pc, asr r6
     f20:	53550047 	cmppl	r5, #71	; 0x47
     f24:	44005245 	strmi	r5, [r0], #-581
     f28:	30617461 	rsbcc	r7, r1, r1, ror #8
     f2c:	74614400 	strbtvc	r4, [r1], #-1024
     f30:	46003161 	strmi	r3, [r0], -r1, ror #2
     f34:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f38:	6761505f 	undefined
     f3c:	46007365 	strmi	r7, [r0], -r5, ror #6
     f40:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f44:	0054495f 	subseq	r4, r4, pc, asr r9
     f48:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f4c:	72505f48 	subsvc	r5, r0, #288	; 0x120
     f50:	6172676f 	cmnvs	r2, pc, ror #14
     f54:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
     f58:	45520064 	ldrbmi	r0, [r2, #-100]
     f5c:	56524553 	undefined
     f60:	46004445 	strmi	r4, [r0], -r5, asr #8
     f64:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f68:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     f6c:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
     f70:	7473614c 	ldrbtvc	r6, [r3], #-332
     f74:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
     f78:	6f697461 	svcvs	0x00697461
     f7c:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
     f80:	5f485341 	svcpl	0x00485341
     f84:	66657250 	undefined
     f88:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     f8c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     f90:	57007265 	strpl	r7, [r0, -r5, ror #4]
     f94:	00525052 	subseq	r5, r2, r2, asr r0
     f98:	4f495047 	svcmi	0x00495047
     f9c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     fa0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     fa4:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
     fa8:	00736f70 	rsbseq	r6, r3, r0, ror pc
     fac:	5f746942 	svcpl	0x00746942
     fb0:	00544553 	subseq	r4, r4, r3, asr r5
     fb4:	4f495047 	svcmi	0x00495047
     fb8:	6165525f 	cmnvs	r5, pc, asr r2
     fbc:	74754f64 	ldrbtvc	r4, [r5], #-3940
     fc0:	44747570 	ldrbtmi	r7, [r4], #-1392
     fc4:	00617461 	rsbeq	r7, r1, r1, ror #8
     fc8:	4f495047 	svcmi	0x00495047
     fcc:	6576455f 	ldrbvs	r4, [r6, #-1375]!
     fd0:	754f746e 	strbvc	r7, [pc, #-1134]	; b6a <__Stack_Size+0x76a>
     fd4:	74757074 	ldrbtvc	r7, [r5], #-116
     fd8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     fdc:	4f495047 	svcmi	0x00495047
     fe0:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     fe4:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     fe8:	0074696e 	rsbseq	r6, r4, lr, ror #18
     fec:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
     ff0:	42006c61 	andmi	r6, r0, #24832	; 0x6100
     ff4:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
     ff8:	54455345 	strbpl	r5, [r5], #-837
     ffc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1000:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1004:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1008:	47007469 	strmi	r7, [r0, -r9, ror #8]
    100c:	5f4f4950 	svcpl	0x004f4950
    1010:	42746553 	rsbsmi	r6, r4, #348127232	; 0x14c00000
    1014:	00737469 	rsbseq	r7, r3, r9, ror #8
    1018:	4f495047 	svcmi	0x00495047
    101c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1020:	58450074 	stmdapl	r5, {r2, r4, r5, r6}^
    1024:	52434954 	subpl	r4, r3, #1376256	; 0x150000
    1028:	6d747300 	ldclvs	3, cr7, [r4]
    102c:	31663233 	cmncc	r6, r3, lsr r2
    1030:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1034:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1038:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    103c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1040:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1044:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1048:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    104c:	6d6e6970 	stclvs	9, cr6, [lr, #-448]!
    1050:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1054:	4f495047 	svcmi	0x00495047
    1058:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    105c:	756f5374 	strbvc	r5, [pc, #-884]!	; cf0 <__Stack_Size+0x8f0>
    1060:	00656372 	rsbeq	r6, r5, r2, ror r3
    1064:	4f495047 	svcmi	0x00495047
    1068:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    106c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1070:	4f495047 	svcmi	0x00495047
    1074:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    1078:	754f746e 	strbvc	r7, [pc, #-1134]	; c12 <__Stack_Size+0x812>
    107c:	74757074 	ldrbtvc	r7, [r5], #-116
    1080:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1084:	47006769 	strmi	r6, [r0, -r9, ror #14]
    1088:	5f4f4950 	svcpl	0x004f4950
    108c:	616d6552 	cmnvs	sp, r2, asr r5
    1090:	50470070 	subpl	r0, r7, r0, ror r0
    1094:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1098:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    109c:	7475706e 	ldrbtvc	r7, [r5], #-110
    10a0:	61746144 	cmnvs	r4, r4, asr #2
    10a4:	00746942 	rsbseq	r6, r4, r2, asr #18
    10a8:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
    10ac:	47006765 	strmi	r6, [r0, -r5, ror #14]
    10b0:	5f4f4950 	svcpl	0x004f4950
    10b4:	65736552 	ldrbvs	r6, [r3, #-1362]!
    10b8:	74694274 	strbtvc	r4, [r9], #-628
    10bc:	6f500073 	svcvs	0x00500073
    10c0:	61567472 	cmpvs	r6, r2, ror r4
    10c4:	7563006c 	strbvc	r0, [r3, #-108]!
    10c8:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    10cc:	646f6d74 	strbtvs	r6, [pc], #3444	; 10d4 <__Stack_Size+0xcd4>
    10d0:	50470065 	subpl	r0, r7, r5, rrx
    10d4:	505f4f49 	subspl	r4, pc, r9, asr #30
    10d8:	65526e69 	ldrbvs	r6, [r2, #-3689]
    10dc:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
    10e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    10e4:	50470067 	subpl	r0, r7, r7, rrx
    10e8:	505f4f49 	subspl	r4, pc, r9, asr #30
    10ec:	6f536e69 	svcvs	0x00536e69
    10f0:	65637275 	strbvs	r7, [r3, #-629]!
    10f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10f8:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    10fc:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1100:	44747570 	ldrbtmi	r7, [r4], #-1392
    1104:	00617461 	rsbeq	r7, r1, r1, ror #8
    1108:	6d706d74 	ldclvs	13, cr6, [r0, #-464]!
    110c:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1110:	4f495047 	svcmi	0x00495047
    1114:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1118:	6b636f4c 	blvs	18dce50 <__Stack_Size+0x18dca50>
    111c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1120:	63006769 	movwvs	r6, #1897	; 0x769
    1124:	65727275 	ldrbvs	r7, [r2, #-629]!
    1128:	6970746e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    112c:	5047006e 	subpl	r0, r7, lr, rrx
    1130:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    1134:	65746972 	ldrbvs	r6, [r4, #-2418]!
    1138:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    113c:	50470031 	subpl	r0, r7, r1, lsr r0
    1140:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1ff <_Minimum_Stack_Size+0xff>
    1144:	4c495458 	cfstrdmi	mvd5, [r9], {88}
    1148:	43656e69 	cmnmi	r5, #1680	; 0x690
    114c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1150:	69420067 	stmdbvs	r2, {r0, r1, r2, r5, r6}^
    1154:	74634174 	strbtvc	r4, [r3], #-372
    1158:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    115c:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
    1160:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1164:	4700784f 	strmi	r7, [r0, -pc, asr #16]
    1168:	5f4f4950 	svcpl	0x004f4950
    116c:	74696e49 	strbtvc	r6, [r9], #-3657
    1170:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1174:	45007463 	strmi	r7, [r0, #-1123]
    1178:	00524356 	subseq	r4, r2, r6, asr r3
    117c:	4f495047 	svcmi	0x00495047
    1180:	6165525f 	cmnvs	r5, pc, asr r2
    1184:	74754f64 	ldrbtvc	r4, [r5], #-3940
    1188:	44747570 	ldrbtmi	r7, [r4], #-1392
    118c:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    1190:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1194:	5f4f4950 	svcpl	0x004f4950
    1198:	4f494641 	svcmi	0x00494641
    119c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    11a0:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    11a4:	00524241 	subseq	r4, r2, r1, asr #4
    11a8:	4349564e 	movtmi	r5, #38478	; 0x964e
    11ac:	656c435f 	strbvs	r4, [ip, #-863]!
    11b0:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    11b4:	61684351 	cmnvs	r8, r1, asr r3
    11b8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    11bc:	646e6550 	strbtvs	r6, [lr], #-1360
    11c0:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    11c4:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    11c8:	5f434956 	svcpl	0x00434956
    11cc:	74696e49 	strbtvc	r6, [r9], #-3657
    11d0:	75727453 	ldrbvc	r7, [r2, #-1107]!
    11d4:	4e007463 	cdpmi	4, 0, cr7, cr0, cr3, {3}
    11d8:	5f434956 	svcpl	0x00434956
    11dc:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    11e0:	65727275 	ldrbvs	r7, [r2, #-629]!
    11e4:	6550746e 	ldrbvs	r7, [r0, #-1134]
    11e8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    11ec:	51524967 	cmppl	r2, r7, ror #18
    11f0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    11f4:	006c656e 	rsbeq	r6, ip, lr, ror #10
    11f8:	4349564e 	movtmi	r5, #38478	; 0x964e
    11fc:	7465475f 	strbtvc	r4, [r5], #-1887
    1200:	6c756146 	ldfvse	f6, [r5], #-280
    1204:	64644174 	strbtvs	r4, [r4], #-372
    1208:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    120c:	73795300 	cmnvc	r9, #0	; 0x0
    1210:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1214:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1218:	75537265 	ldrbvc	r7, [r3, #-613]
    121c:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
    1220:	7469726f 	strbtvc	r7, [r9], #-623
    1224:	564e0079 	undefined
    1228:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    122c:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1230:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1234:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    1238:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    123c:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1240:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    1244:	65747379 	ldrbvs	r7, [r4, #-889]!
    1248:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
    124c:	74007465 	strvc	r7, [r0], #-1125
    1250:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1254:	564e0065 	strbpl	r0, [lr], -r5, rrx
    1258:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    125c:	54455345 	strbpl	r5, [r5], #-837
    1260:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    1264:	004b5341 	subeq	r5, fp, r1, asr #6
    1268:	6c756166 	ldfvse	f6, [r5], #-408
    126c:	64646174 	strbtvs	r6, [r4], #-372
    1270:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1274:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1278:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    127c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1280:	646e6148 	strbtvs	r6, [lr], #-328
    1284:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1288:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    128c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1290:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1294:	74730067 	ldrbtvc	r0, [r3], #-103
    1298:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    129c:	5f783031 	svcpl	0x00783031
    12a0:	2f62696c 	svccs	0x0062696c
    12a4:	2f637273 	svccs	0x00637273
    12a8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    12ac:	30316632 	eorscc	r6, r1, r2, lsr r6
    12b0:	766e5f78 	uqsub16vc	r5, lr, r8
    12b4:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    12b8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    12bc:	65475f43 	strbvs	r5, [r7, #-3907]
    12c0:	55504374 	ldrbpl	r4, [r0, #-884]
    12c4:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    12c8:	5f434956 	svcpl	0x00434956
    12cc:	6f697250 	svcvs	0x00697250
    12d0:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    12d4:	756f7247 	strbvc	r7, [pc, #-583]!	; 1095 <__Stack_Size+0xc95>
    12d8:	564e0070 	undefined
    12dc:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    12e0:	54455345 	strbpl	r5, [r5], #-837
    12e4:	4c554146 	ldfmie	f4, [r5], {70}
    12e8:	53414d54 	movtpl	r4, #7508	; 0x1d54
    12ec:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    12f0:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    12f4:	75437465 	strbvc	r7, [r3, #-1125]
    12f8:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    12fc:	74634174 	strbtvc	r4, [r3], #-372
    1300:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    1304:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1308:	53007265 	movwpl	r7, #613	; 0x265
    130c:	65747379 	ldrbvs	r7, [r4, #-889]!
    1310:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1314:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1318:	53434900 	movtpl	r4, #14592	; 0x3900
    131c:	53520052 	cmppl	r2, #82	; 0x52
    1320:	45565245 	ldrbmi	r5, [r6, #-581]
    1324:	4e003144 	adfmism	f3, f0, f4
    1328:	5f434956 	svcpl	0x00434956
    132c:	656e6547 	strbvs	r6, [lr, #-1351]!
    1330:	65746172 	ldrbvs	r6, [r4, #-370]!
    1334:	65726f43 	ldrbvs	r6, [r2, #-3907]!
    1338:	65736552 	ldrbvs	r6, [r3, #-1362]!
    133c:	564e0074 	undefined
    1340:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1344:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1348:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    134c:	646e6148 	strbtvs	r6, [lr], #-328
    1350:	4172656c 	cmnmi	r2, ip, ror #10
    1354:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1358:	74694265 	strbtvc	r4, [r9], #-613
    135c:	74617453 	strbtvc	r7, [r1], #-1107
    1360:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1364:	5f434956 	svcpl	0x00434956
    1368:	45534142 	ldrbmi	r4, [r3, #-322]
    136c:	43495250 	movtmi	r5, #37456	; 0x9250
    1370:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    1374:	46420047 	strbmi	r0, [r2], -r7, asr #32
    1378:	4e005241 	cdpmi	2, 0, cr5, cr0, cr1, {2}
    137c:	5f434956 	svcpl	0x00434956
    1380:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1384:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1388:	656e6e61 	strbvs	r6, [lr, #-3681]!
    138c:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    1390:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1394:	00746942 	rsbseq	r6, r4, r2, asr #18
    1398:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    139c:	4300736f 	movwmi	r7, #879	; 0x36f
    13a0:	00525346 	subseq	r5, r2, r6, asr #6
    13a4:	4349564e 	movtmi	r5, #38478	; 0x964e
    13a8:	7465535f 	strbtvc	r5, [r5], #-863
    13ac:	74737953 	ldrbtvc	r7, [r3], #-2387
    13b0:	61486d65 	cmpvs	r8, r5, ror #26
    13b4:	656c646e 	strbvs	r6, [ip, #-1134]!
    13b8:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    13bc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    13c0:	00746942 	rsbseq	r6, r4, r2, asr #18
    13c4:	43524941 	cmpmi	r2, #1064960	; 0x104000
    13c8:	564e0052 	undefined
    13cc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    13d0:	65567465 	ldrbvs	r7, [r6, #-1125]
    13d4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    13d8:	6c626154 	stfvse	f6, [r2], #-336
    13dc:	43490065 	movtmi	r0, #36965	; 0x9065
    13e0:	4e005250 	mcrmi	2, 0, r5, cr0, cr0, {2}
    13e4:	5f434956 	svcpl	0x00434956
    13e8:	74696e49 	strbtvc	r6, [r9], #-3657
    13ec:	50485300 	subpl	r5, r8, r0, lsl #6
    13f0:	48530052 	ldmdami	r3, {r1, r4, r6}^
    13f4:	00525343 	subseq	r5, r2, r3, asr #6
    13f8:	4349564e 	movtmi	r5, #38478	; 0x964e
    13fc:	7465475f 	strbtvc	r4, [r5], #-1887
    1400:	45534142 	ldrbmi	r4, [r3, #-322]
    1404:	00495250 	subeq	r5, r9, r0, asr r2
    1408:	41464d4d 	cmpmi	r6, sp, asr #26
    140c:	6d740052 	ldclvs	0, cr0, [r4, #-328]!
    1410:	62757370 	rsbsvs	r7, r5, #-1073741823	; 0xc0000001
    1414:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1418:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    141c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1420:	646e6148 	strbtvs	r6, [lr], #-328
    1424:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    1428:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    142c:	564e0067 	strbpl	r0, [lr], -r7, rrx
    1430:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1434:	65747379 	ldrbvs	r7, [r4, #-889]!
    1438:	43504c6d 	cmpmi	r0, #27904	; 0x6d00
    143c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1440:	664f0067 	strbvs	r0, [pc], -r7, rrx
    1444:	74657366 	strbtvc	r7, [r5], #-870
    1448:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    144c:	74535f43 	ldrbvc	r5, [r3], #-3907
    1450:	74637572 	strbtvc	r7, [r3], #-1394
    1454:	74696e49 	strbtvc	r6, [r9], #-3657
    1458:	45434900 	strbmi	r4, [r3, #-2304]
    145c:	6d740052 	ldclvs	0, cr0, [r4, #-328]!
    1460:	69727070 	ldmdbvs	r2!, {r4, r5, r6, ip, sp, lr}^
    1464:	7469726f 	strbtvc	r7, [r9], #-623
    1468:	54560079 	ldrbpl	r0, [r6], #-121
    146c:	4900524f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, ip, lr}
    1470:	00525053 	subseq	r5, r2, r3, asr r0
    1474:	52534644 	subspl	r4, r3, #71303168	; 0x4400000
    1478:	53464800 	movtpl	r4, #26624	; 0x6800
    147c:	564e0052 	undefined
    1480:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1484:	41465445 	cmpmi	r6, r5, asr #8
    1488:	4d544c55 	ldclmi	12, cr4, [r4, #-340]
    148c:	004b5341 	subeq	r5, fp, r1, asr #6
    1490:	52534641 	subspl	r4, r3, #68157440	; 0x4100000
    1494:	45534900 	ldrbmi	r4, [r3, #-2304]
    1498:	564e0052 	undefined
    149c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    14a0:	61467465 	cmpvs	r6, r5, ror #8
    14a4:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    14a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
    14ac:	6f537265 	svcvs	0x00537265
    14b0:	65637275 	strbvs	r7, [r3, #-629]!
    14b4:	6d740073 	ldclvs	0, cr0, [r4, #-460]!
    14b8:	4e003270 	mcrmi	2, 0, r3, cr0, cr0, {3}
    14bc:	5f434956 	svcpl	0x00434956
    14c0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    14c4:	65747379 	ldrbvs	r7, [r4, #-889]!
    14c8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    14cc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    14d0:	646e6550 	strbtvs	r6, [lr], #-1360
    14d4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    14d8:	74537469 	ldrbvc	r7, [r3], #-1129
    14dc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    14e0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14e4:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    14e8:	53726165 	cmnpl	r2, #1073741849	; 0x40000019
    14ec:	65747379 	ldrbvs	r7, [r4, #-889]!
    14f0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    14f4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    14f8:	646e6550 	strbtvs	r6, [lr], #-1360
    14fc:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1500:	66007469 	strvs	r7, [r0], -r9, ror #8
    1504:	746c7561 	strbtvc	r7, [ip], #-1377
    1508:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    150c:	00736563 	rsbseq	r6, r3, r3, ror #10
    1510:	74737953 	ldrbtvc	r7, [r3], #-2387
    1514:	61486d65 	cmpvs	r8, r5, ror #26
    1518:	656c646e 	strbvs	r6, [ip, #-1134]!
    151c:	65725072 	ldrbvs	r5, [r2, #-114]!
    1520:	74706d65 	ldrbtvc	r6, [r0], #-3429
    1524:	506e6f69 	rsbpl	r6, lr, r9, ror #30
    1528:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    152c:	00797469 	rsbseq	r7, r9, r9, ror #8
    1530:	4349564e 	movtmi	r5, #38478	; 0x964e
    1534:	7465475f 	strbtvc	r4, [r5], #-1887
    1538:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    153c:	6e6e6168 	powvsez	f6, f6, #0.0
    1540:	65506c65 	ldrbvs	r6, [r0, #-3173]
    1544:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1548:	74694267 	strbtvc	r4, [r9], #-615
    154c:	74617453 	strbtvc	r7, [r1], #-1107
    1550:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1554:	5f434956 	svcpl	0x00434956
    1558:	44424353 	strbmi	r4, [r2], #-851
    155c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1560:	654e0074 	strbvs	r0, [lr, #-116]
    1564:	69725077 	ldmdbvs	r2!, {r0, r1, r2, r4, r5, r6, ip, lr}^
    1568:	7469726f 	strbtvc	r7, [r9], #-623
    156c:	564e0079 	undefined
    1570:	565f4349 	ldrbpl	r4, [pc], -r9, asr #6
    1574:	54746365 	ldrbtpl	r6, [r4], #-869
    1578:	61006261 	tstvs	r0, r1, ror #4
    157c:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1580:	71726965 	cmnvc	r2, r5, ror #18
    1584:	74617473 	strbtvc	r7, [r1], #-1139
    1588:	68007375 	stmdavs	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
    158c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1590:	616d7265 	cmnvs	sp, r5, ror #4
    1594:	4c006b73 	stcmi	11, cr6, [r0], {115}
    1598:	6f50776f 	svcvs	0x0050776f
    159c:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!
    15a0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    15a4:	4349564e 	movtmi	r5, #38478	; 0x964e
    15a8:	7465475f 	strbtvc	r4, [r5], #-1887
    15ac:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    15b0:	6e6e6168 	powvsez	f6, f6, #0.0
    15b4:	63416c65 	movtvs	r6, #7269	; 0x1c65
    15b8:	65766974 	ldrbvs	r6, [r6, #-2420]!
    15bc:	53746942 	cmnpl	r4, #1081344	; 0x108000
    15c0:	75746174 	ldrbvc	r6, [r4, #-372]!
    15c4:	564e0073 	undefined
    15c8:	445f4349 	ldrbmi	r4, [pc], #841	; 15d0 <__Stack_Size+0x11d0>
    15cc:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    15d0:	564e0074 	undefined
    15d4:	505f4349 	subspl	r4, pc, r9, asr #6
    15d8:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    15dc:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    15e0:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    15e4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    15e8:	70006769 	andvc	r6, r0, r9, ror #14
    15ec:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    15f0:	7269676e 	rsbvc	r6, r9, #28835840	; 0x1b80000
    15f4:	61747371 	cmnvs	r4, r1, ror r3
    15f8:	00737574 	rsbseq	r7, r3, r4, ror r5
    15fc:	5f525750 	svcpl	0x00525750
    1600:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    1604:	41545372 	cmpmi	r4, r2, ror r3
    1608:	5942444e 	stmdbpl	r2, {r1, r2, r3, r6, sl, lr}^
    160c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1610:	52575000 	subspl	r5, r7, #0	; 0x0
    1614:	656c435f 	strbvs	r4, [ip, #-863]!
    1618:	6c467261 	sfmvs	f7, 2, [r6], {97}
    161c:	50006761 	andpl	r6, r0, r1, ror #14
    1620:	445f5257 	ldrbmi	r5, [pc], #599	; 1628 <__Stack_Size+0x1228>
    1624:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1628:	57500074 	undefined
    162c:	65525f52 	ldrbvs	r5, [r2, #-3922]
    1630:	616c7567 	cmnvs	ip, r7, ror #10
    1634:	00726f74 	rsbseq	r6, r2, r4, ror pc
    1638:	5f525750 	svcpl	0x00525750
    163c:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    1640:	6c657665 	stclvs	6, cr7, [r5], #-404
    1644:	52575000 	subspl	r5, r7, #0	; 0x0
    1648:	414c465f 	cmpmi	ip, pc, asr r6
    164c:	57500047 	ldrbpl	r0, [r0, -r7, asr #32]
    1650:	56505f52 	usubaddxpl	r5, r0, r2
    1654:	646d4344 	strbtvs	r4, [sp], #-836
    1658:	6d747300 	ldclvs	3, cr7, [r4]
    165c:	31663233 	cmncc	r6, r3, lsr r2
    1660:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1664:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1668:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    166c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1670:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1674:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    1678:	5000632e 	andpl	r6, r0, lr, lsr #6
    167c:	455f5257 	ldrbmi	r5, [pc, #-599]	; 142d <__Stack_Size+0x102d>
    1680:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1684:	504f5453 	subpl	r5, pc, r3, asr r4
    1688:	65646f4d 	strbvs	r6, [r4, #-3917]!
    168c:	52575000 	subspl	r5, r7, #0	; 0x0
    1690:	4456505f 	ldrbmi	r5, [r6], #-95
    1694:	6576654c 	ldrbvs	r6, [r6, #-1356]!
    1698:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
    169c:	00676966 	rsbeq	r6, r7, r6, ror #18
    16a0:	5f525750 	svcpl	0x00525750
    16a4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    16a8:	5367616c 	cmnpl	r7, #27	; 0x1b
    16ac:	75746174 	ldrbvc	r6, [r4, #-372]!
    16b0:	57500073 	undefined
    16b4:	54535f52 	ldrbpl	r5, [r3], #-3922
    16b8:	6e45504f 	cdpvs	0, 4, cr5, cr5, cr15, {2}
    16bc:	00797274 	rsbseq	r7, r9, r4, ror r2
    16c0:	5f525750 	svcpl	0x00525750
    16c4:	6b636142 	blvs	18d9bd4 <__Stack_Size+0x18d97d4>
    16c8:	63417075 	movtvs	r7, #4213	; 0x1075
    16cc:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    16d0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    16d4:	5f525750 	svcpl	0x00525750
    16d8:	656b6157 	strbvs	r6, [fp, #-343]!
    16dc:	69507055 	ldmdbvs	r0, {r0, r2, r4, r6, ip, sp, lr}^
    16e0:	646d436e 	strbtvs	r4, [sp], #-878
    16e4:	42504100 	subsmi	r4, r0, #0	; 0x0
    16e8:	54535231 	ldrbpl	r5, [r3], #-561
    16ec:	43520052 	cmpmi	r2, #82	; 0x52
    16f0:	43485f43 	movtmi	r5, #36675	; 0x8f43
    16f4:	52004b4c 	andpl	r4, r0, #77824	; 0x13000
    16f8:	415f4343 	cmpmi	pc, r3, asr #6
    16fc:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1700:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1704:	00676966 	rsbeq	r6, r7, r6, ror #18
    1708:	5f434352 	svcpl	0x00434352
    170c:	61656c43 	cmnvs	r5, r3, asr #24
    1710:	50544972 	subspl	r4, r4, r2, ror r9
    1714:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1718:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    171c:	43520074 	cmpmi	r2, #116	; 0x74
    1720:	50415f43 	subpl	r5, r1, r3, asr #30
    1724:	65503242 	ldrbvs	r3, [r0, #-578]
    1728:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    172c:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1730:	646d4374 	strbtvs	r4, [sp], #-884
    1734:	43435200 	movtmi	r5, #12800	; 0x3200
    1738:	45534c5f 	ldrbmi	r4, [r3, #-3167]
    173c:	43435200 	movtmi	r5, #12800	; 0x3200
    1740:	7465475f 	strbtvc	r4, [r5], #-1887
    1744:	74535449 	ldrbvc	r5, [r3], #-1097
    1748:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    174c:	43444200 	movtmi	r4, #16896	; 0x4200
    1750:	43520052 	cmpmi	r2, #82	; 0x52
    1754:	50415f43 	subpl	r5, r1, r3, asr #30
    1758:	65503242 	ldrbvs	r3, [r0, #-578]
    175c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1760:	43435200 	movtmi	r5, #12800	; 0x3200
    1764:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1768:	5200324b 	andpl	r3, r0, #-1342177276	; 0xb0000004
    176c:	505f4343 	subspl	r4, pc, r3, asr #6
    1770:	6d434c4c 	stclvs	12, cr4, [r3, #-304]
    1774:	43520064 	cmpmi	r2, #100	; 0x64
    1778:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    177c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1780:	65707954 	ldrbvs	r7, [r0, #-2388]!
    1784:	00666544 	rsbeq	r6, r6, r4, asr #10
    1788:	5f434352 	svcpl	0x00434352
    178c:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]
    1790:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    1794:	415f4343 	cmpmi	pc, r3, asr #6
    1798:	65504248 	ldrbvs	r4, [r0, #-584]
    179c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    17a0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    17a4:	646d436b 	strbtvs	r4, [sp], #-875
    17a8:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    17ac:	43480052 	movtmi	r0, #32850	; 0x8052
    17b0:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    17b4:	75716572 	ldrbvc	r6, [r1, #-1394]!
    17b8:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    17bc:	42504100 	subsmi	r4, r0, #0	; 0x0
    17c0:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    17c4:	65727000 	ldrbvs	r7, [r2]!
    17c8:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    17cc:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]
    17d0:	6f434f43 	svcvs	0x00434f43
    17d4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    17d8:	43435200 	movtmi	r5, #12800	; 0x3200
    17dc:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    17e0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    17e4:	5f434352 	svcpl	0x00434352
    17e8:	74696157 	strbtvc	r6, [r9], #-343
    17ec:	48726f46 	ldmdami	r2!, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
    17f0:	74534553 	ldrbvc	r4, [r3], #-1363
    17f4:	55747261 	ldrbpl	r7, [r4, #-609]!
    17f8:	43520070 	cmpmi	r2, #112	; 0x70
    17fc:	54525f43 	ldrbpl	r5, [r2], #-3907
    1800:	4b4c4343 	blmi	1312514 <__Stack_Size+0x1312114>
    1804:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1808:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    180c:	415f4343 	cmpmi	pc, r3, asr #6
    1810:	50314250 	eorspl	r4, r1, r0, asr r2
    1814:	70697265 	rsbvc	r7, r9, r5, ror #4
    1818:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    181c:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1820:	43520064 	cmpmi	r2, #100	; 0x64
    1824:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1828:	6e6f434c 	cdpvs	3, 6, cr4, cr15, cr12, {2}
    182c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1830:	6d6c6c70 	stclvs	12, cr6, [ip, #-448]!
    1834:	006c6c75 	rsbeq	r6, ip, r5, ror ip
    1838:	5f434352 	svcpl	0x00434352
    183c:	43425355 	movtmi	r5, #9045	; 0x2355
    1840:	6f434b4c 	svcvs	0x00434b4c
    1844:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1848:	43435200 	movtmi	r5, #12800	; 0x3200
    184c:	49534c5f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, sl, fp, lr}^
    1850:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1854:	5f434352 	svcpl	0x00434352
    1858:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    185c:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1860:	756f534b 	strbvc	r5, [pc, #-843]!	; 151d <__Stack_Size+0x111d>
    1864:	00656372 	rsbeq	r6, r5, r2, ror r3
    1868:	32425041 	subcc	r5, r2, #65	; 0x41
    186c:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
    1870:	43435200 	movtmi	r5, #12800	; 0x3200
    1874:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1878:	72655031 	rsbvc	r5, r5, #49	; 0x31
    187c:	00687069 	rsbeq	r7, r8, r9, rrx
    1880:	736c6c70 	cmnvc	ip, #28672	; 0x7000
    1884:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1888:	48410065 	stmdami	r1, {r0, r2, r5, r6}^
    188c:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
    1890:	43435200 	movtmi	r5, #12800	; 0x3200
    1894:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1898:	6f43314b 	svcvs	0x0043314b
    189c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    18a0:	61747300 	cmnvs	r4, r0, lsl #6
    18a4:	72737574 	rsbsvc	r7, r3, #486539264	; 0x1d000000
    18a8:	52006765 	andpl	r6, r0, #26476544	; 0x1940000
    18ac:	415f4343 	cmpmi	pc, r3, asr #6
    18b0:	50314250 	eorspl	r4, r1, r0, asr r2
    18b4:	70697265 	rsbvc	r7, r9, r5, ror #4
    18b8:	6f6c4368 	svcvs	0x006c4368
    18bc:	6d436b63 	vstrvs	d22, [r3, #-396]
    18c0:	50410064 	subpl	r0, r1, r4, rrx
    18c4:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
    18c8:	74530052 	ldrbvc	r0, [r3], #-82
    18cc:	55747261 	ldrbpl	r7, [r4, #-609]!
    18d0:	756f4370 	strbvc	r4, [pc, #-880]!	; 1568 <__Stack_Size+0x1168>
    18d4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    18d8:	43435200 	movtmi	r5, #12800	; 0x3200
    18dc:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    18e0:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    18e4:	74657365 	strbtvc	r7, [r5], #-869
    18e8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    18ec:	5f434352 	svcpl	0x00434352
    18f0:	756a6441 	strbvc	r6, [sl, #-1089]!
    18f4:	53487473 	movtpl	r7, #33907	; 0x8473
    18f8:	6c614349 	stclvs	3, cr4, [r1], #-292
    18fc:	61726269 	cmnvs	r2, r9, ror #4
    1900:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1904:	756c6156 	strbvc	r6, [ip, #-342]!
    1908:	44410065 	strbmi	r0, [r1], #-101
    190c:	4b4c4343 	blmi	1312620 <__Stack_Size+0x1312220>
    1910:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    1914:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1918:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    191c:	465f4343 	ldrbmi	r4, [pc], -r3, asr #6
    1920:	0047414c 	subeq	r4, r7, ip, asr #2
    1924:	5f434352 	svcpl	0x00434352
    1928:	534c4c50 	movtpl	r4, #52304	; 0xcc50
    192c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1930:	43520065 	cmpmi	r2, #101	; 0x65
    1934:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1938:	4b4c4353 	blmi	131268c <__Stack_Size+0x131228c>
    193c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1940:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1944:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1948:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    194c:	74536761 	ldrbvc	r6, [r3], #-1889
    1950:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1954:	43435200 	movtmi	r5, #12800	; 0x3200
    1958:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    195c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1960:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1964:	43520067 	cmpmi	r2, #103	; 0x67
    1968:	53555f43 	cmppl	r5, #268	; 0x10c
    196c:	4b4c4342 	blmi	131267c <__Stack_Size+0x131227c>
    1970:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1974:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1978:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    197c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1980:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1984:	43435200 	movtmi	r5, #12800	; 0x3200
    1988:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    198c:	004b4c43 	subeq	r4, fp, r3, asr #24
    1990:	53455348 	movtpl	r5, #21320	; 0x5348
    1994:	75746174 	ldrbvc	r6, [r4, #-372]!
    1998:	43520073 	cmpmi	r2, #115	; 0x73
    199c:	53485f43 	movtpl	r5, #36675	; 0x8f43
    19a0:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    19a4:	00676966 	rsbeq	r6, r7, r6, ror #18
    19a8:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    19ac:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    19b0:	75716572 	ldrbvc	r6, [r1, #-1394]!
    19b4:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    19b8:	43435200 	movtmi	r5, #12800	; 0x3200
    19bc:	6f6c435f 	svcvs	0x006c435f
    19c0:	00736b63 	rsbseq	r6, r3, r3, ror #22
    19c4:	4b4c4350 	blmi	131270c <__Stack_Size+0x131230c>
    19c8:	72465f32 	subvc	r5, r6, #200	; 0xc8
    19cc:	65757165 	ldrbvs	r7, [r5, #-357]!
    19d0:	0079636e 	rsbseq	r6, r9, lr, ror #6
    19d4:	5f434352 	svcpl	0x00434352
    19d8:	6f435449 	svcvs	0x00435449
    19dc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19e0:	43435200 	movtmi	r5, #12800	; 0x3200
    19e4:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    19e8:	72655032 	rsbvc	r5, r5, #50	; 0x32
    19ec:	43687069 	cmnmi	r8, #105	; 0x69
    19f0:	6b636f6c 	blvs	18dd7a8 <__Stack_Size+0x18dd3a8>
    19f4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    19f8:	5f434352 	svcpl	0x00434352
    19fc:	00455348 	subeq	r5, r5, r8, asr #6
    1a00:	5f434352 	svcpl	0x00434352
    1a04:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1a08:	6f534b4c 	svcvs	0x00534b4c
    1a0c:	65637275 	strbvs	r7, [r3, #-629]!
    1a10:	4c435000 	marmi	acc0, r5, r3
    1a14:	465f314b 	ldrbmi	r3, [pc], -fp, asr #2
    1a18:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1a1c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1a20:	43435200 	movtmi	r5, #12800	; 0x3200
    1a24:	45534c5f 	ldrbmi	r4, [r3, #-3167]
    1a28:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a2c:	41006769 	tstmi	r0, r9, ror #14
    1a30:	48414250 	stmdami	r1, {r4, r6, r9, lr}^
    1a34:	65725042 	ldrbvs	r5, [r2, #-66]!
    1a38:	61546373 	cmpvs	r4, r3, ror r3
    1a3c:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1a40:	5f434352 	svcpl	0x00434352
    1a44:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1a48:	6b636f6c 	blvs	18dd800 <__Stack_Size+0x18dd400>
    1a4c:	65724673 	ldrbvs	r4, [r2, #-1651]!
    1a50:	74730071 	ldrbtvc	r0, [r3], #-113
    1a54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1a58:	5f783031 	svcpl	0x00783031
    1a5c:	2f62696c 	svccs	0x0062696c
    1a60:	2f637273 	svccs	0x00637273
    1a64:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a68:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a6c:	63725f78 	cmnvs	r2, #480	; 0x1e0
    1a70:	00632e63 	rsbeq	r2, r3, r3, ror #28
    1a74:	5f434352 	svcpl	0x00434352
    1a78:	43435452 	movtmi	r5, #13394	; 0x3452
    1a7c:	6d434b4c 	vstrvs	d20, [r3, #-304]
    1a80:	43520064 	cmpmi	r2, #100	; 0x64
    1a84:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1a88:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    1a8c:	72756365 	rsbsvc	r6, r5, #-1811939327	; 0x94000001
    1a90:	53797469 	cmnpl	r9, #1761607680	; 0x69000000
    1a94:	65747379 	ldrbvs	r7, [r4, #-889]!
    1a98:	646d436d 	strbtvs	r4, [sp], #-877
    1a9c:	43435200 	movtmi	r5, #12800	; 0x3200
    1aa0:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
    1aa4:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1aa8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1aac:	5f434352 	svcpl	0x00434352
    1ab0:	43495348 	movtmi	r5, #37704	; 0x9348
    1ab4:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1ab8:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]
    1abc:	52004f43 	andpl	r4, r0, #268	; 0x10c
    1ac0:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
    1ac4:	43520054 	cmpmi	r2, #84	; 0x54
    1ac8:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1acc:	72655042 	rsbvc	r5, r5, #66	; 0x42
    1ad0:	00687069 	rsbeq	r7, r8, r9, rrx
    1ad4:	5f434352 	svcpl	0x00434352
    1ad8:	4b4c4350 	blmi	1312820 <__Stack_Size+0x1312420>
    1adc:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    1ae0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ae4:	50434441 	subpl	r4, r3, r1, asr #8
    1ae8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1aec:	6c626154 	stfvse	f6, [r2], #-336
    1af0:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
    1af4:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1af8:	65475f6b 	strbvs	r5, [r7, #-3947]
    1afc:	756f4374 	strbvc	r4, [pc, #-884]!	; 1790 <__Stack_Size+0x1390>
    1b00:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1b04:	73795300 	cmnvc	r9, #0	; 0x0
    1b08:	6b636954 	blvs	18dc060 <__Stack_Size+0x18dbc60>
    1b0c:	7465535f 	strbtvc	r5, [r5], #-863
    1b10:	6f6c6552 	svcvs	0x006c6552
    1b14:	53006461 	movwpl	r6, #1121	; 0x461
    1b18:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1b1c:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    1b20:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1b24:	74536761 	ldrbvc	r6, [r3], #-1889
    1b28:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b2c:	73795300 	cmnvc	r9, #0	; 0x0
    1b30:	6b636954 	blvs	18dc088 <__Stack_Size+0x18dbc88>
    1b34:	414c465f 	cmpmi	ip, pc, asr r6
    1b38:	41430047 	cmpmi	r3, r7, asr #32
    1b3c:	0042494c 	subeq	r4, r2, ip, asr #18
    1b40:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1b44:	30316632 	eorscc	r6, r1, r2, lsr r6
    1b48:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1b4c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1b50:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1b54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b58:	5f783031 	svcpl	0x00783031
    1b5c:	74737973 	ldrbtvc	r7, [r3], #-2419
    1b60:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
    1b64:	54430063 	strbpl	r0, [r3], #-99
    1b68:	53004c52 	movwpl	r4, #3154	; 0xc52
    1b6c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1b70:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    1b74:	746e756f 	strbtvc	r7, [lr], #-1391
    1b78:	6d437265 	sfmvs	f7, 2, [r3, #-404]
    1b7c:	79530064 	ldmdbvc	r3, {r2, r5, r6}^
    1b80:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1b84:	6f435f6b 	svcvs	0x00435f6b
    1b88:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1b8c:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    1b90:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1b94:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    1b98:	756f534b 	strbvc	r5, [pc, #-843]!	; 1855 <__Stack_Size+0x1455>
    1b9c:	43656372 	cmnmi	r5, #-939524095	; 0xc8000001
    1ba0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ba4:	4f4c0067 	svcmi	0x004c0067
    1ba8:	53004441 	movwpl	r4, #1089	; 0x441
    1bac:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1bb0:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    1bb4:	6f534b4c 	svcvs	0x00534b4c
    1bb8:	65637275 	strbvs	r7, [r3, #-629]!
    1bbc:	73795300 	cmnvc	r9, #0	; 0x0
    1bc0:	6b636954 	blvs	18dc118 <__Stack_Size+0x18dbd18>
    1bc4:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1bc8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bcc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1bd0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1bd4:	73614634 	cmnvc	r1, #54525952	; 0x3400000
    1bd8:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1bdc:	00676966 	rsbeq	r6, r7, r6, ror #18
    1be0:	5f4d4954 	svcpl	0x004d4954
    1be4:	5031434f 	eorspl	r4, r1, pc, asr #6
    1be8:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1bec:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1bf0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bf4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1bf8:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    1bfc:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1c00:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1c04:	54007469 	strpl	r7, [r0], #-1129
    1c08:	4f5f4d49 	svcmi	0x005f4d49
    1c0c:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    1c10:	616f6c65 	cmnvs	pc, r5, ror #24
    1c14:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1c18:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c1c:	5f4d4954 	svcpl	0x004d4954
    1c20:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1c24:	61706d6f 	cmnvs	r0, pc, ror #26
    1c28:	00316572 	eorseq	r6, r1, r2, ror r5
    1c2c:	5f4d4954 	svcpl	0x004d4954
    1c30:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1c34:	61706d6f 	cmnvs	r0, pc, ror #26
    1c38:	00326572 	eorseq	r6, r2, r2, ror r5
    1c3c:	5f4d4954 	svcpl	0x004d4954
    1c40:	73657250 	cmnvc	r5, #5	; 0x5
    1c44:	656c6163 	strbvs	r6, [ip, #-355]!
    1c48:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1c4c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1c50:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    1c54:	65726170 	ldrbvs	r6, [r2, #-368]!
    1c58:	49540034 	ldmdbmi	r4, {r2, r4, r5}^
    1c5c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1c60:	6f504e33 	svcvs	0x00504e33
    1c64:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1c68:	6f437974 	svcvs	0x00437974
    1c6c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c70:	4d495400 	cfstrdmi	mvd5, [r9]
    1c74:	50434f5f 	subpl	r4, r3, pc, asr pc
    1c78:	6f6c6572 	svcvs	0x006c6572
    1c7c:	54006461 	strpl	r6, [r0], #-1121
    1c80:	4f5f4d49 	svcmi	0x005f4d49
    1c84:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    1c88:	70795474 	rsbsvc	r5, r9, r4, ror r4
    1c8c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1c90:	4d495400 	cfstrdmi	mvd5, [r9]
    1c94:	50434f5f 	subpl	r4, r3, pc, asr pc
    1c98:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1c9c:	00797469 	rsbseq	r7, r9, r9, ror #8
    1ca0:	5f4d4954 	svcpl	0x004d4954
    1ca4:	5033434f 	eorspl	r4, r3, pc, asr #6
    1ca8:	6f6c6572 	svcvs	0x006c6572
    1cac:	6f436461 	svcvs	0x00436461
    1cb0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1cb4:	4d495400 	cfstrdmi	mvd5, [r9]
    1cb8:	7465475f 	strbtvc	r4, [r5], #-1887
    1cbc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1cc0:	74617453 	strbtvc	r7, [r1], #-1107
    1cc4:	54007375 	strpl	r7, [r0], #-885
    1cc8:	435f3249 	cmpmi	pc, #-1879048188	; 0x90000004
    1ccc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1cd0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1cd4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1cd8:	74736146 	ldrbtvc	r6, [r3], #-326
    1cdc:	4d495400 	cfstrdmi	mvd5, [r9]
    1ce0:	444b435f 	strbmi	r4, [fp], #-863
    1ce4:	4d495400 	cfstrdmi	mvd5, [r9]
    1ce8:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1cec:	5474696e 	ldrbtpl	r6, [r4], #-2414
    1cf0:	44657079 	strbtmi	r7, [r5], #-121
    1cf4:	54006665 	strpl	r6, [r0], #-1637
    1cf8:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1cfc:	7475706e 	ldrbtvc	r7, [r5], #-110
    1d00:	67697254 	undefined
    1d04:	53726567 	cmnpl	r2, #432013312	; 0x19c00000
    1d08:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1d0c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1d10:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    1d14:	73614241 	cmnvc	r1, #268435460	; 0x10000004
    1d18:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1d1c:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1d20:	47525474 	undefined
    1d24:	73657250 	cmnvc	r5, #5	; 0x5
    1d28:	656c6163 	strbvs	r6, [ip, #-355]!
    1d2c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1d30:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    1d34:	6d434e78 	stclvs	14, cr4, [r3, #-480]
    1d38:	74690064 	strbtvc	r0, [r9], #-100
    1d3c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
    1d40:	5400656c 	strpl	r6, [r0], #-1388
    1d44:	4f5f4d49 	svcmi	0x005f4d49
    1d48:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    1d4c:	616f6c65 	cmnvs	pc, r5, ror #24
    1d50:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1d54:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d58:	5f4d4954 	svcpl	0x004d4954
    1d5c:	63726f46 	cmnvs	r2, #280	; 0x118
    1d60:	434f6465 	movtmi	r6, #62565	; 0xf465
    1d64:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    1d68:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d6c:	5f4d4954 	svcpl	0x004d4954
    1d70:	7453434f 	ldrbvc	r4, [r3], #-847
    1d74:	74637572 	strbtvc	r7, [r3], #-1394
    1d78:	74696e49 	strbtvc	r6, [r9], #-3657
    1d7c:	4d495400 	cfstrdmi	mvd5, [r9]
    1d80:	6470555f 	ldrbtvs	r5, [r0], #-1375
    1d84:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    1d88:	65757165 	ldrbvs	r7, [r5, #-357]!
    1d8c:	6f437473 	svcvs	0x00437473
    1d90:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d94:	4d495400 	cfstrdmi	mvd5, [r9]
    1d98:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1d9c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1da0:	5f4d4954 	svcpl	0x004d4954
    1da4:	656c6553 	strbvs	r6, [ip, #-1363]!
    1da8:	43437463 	movtmi	r7, #13411	; 0x3463
    1dac:	00414d44 	subeq	r4, r1, r4, asr #26
    1db0:	5f4d4954 	svcpl	0x004d4954
    1db4:	6f4d504f 	svcvs	0x004d504f
    1db8:	54006564 	strpl	r6, [r0], #-1380
    1dbc:	4f5f4d49 	svcmi	0x005f4d49
    1dc0:	6e493143 	dvfvsem	f3, f1, f3
    1dc4:	54007469 	strpl	r7, [r0], #-1129
    1dc8:	4f5f4d49 	svcmi	0x005f4d49
    1dcc:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    1dd0:	616f6c65 	cmnvs	pc, r5, ror #24
    1dd4:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1dd8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ddc:	5f4d4954 	svcpl	0x004d4954
    1de0:	50314349 	eorspl	r4, r1, r9, asr #6
    1de4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1de8:	00797469 	rsbseq	r7, r9, r9, ror #8
    1dec:	5f4d4954 	svcpl	0x004d4954
    1df0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1df4:	75747061 	ldrbvc	r7, [r4, #-97]!
    1df8:	00316572 	eorseq	r6, r1, r2, ror r5
    1dfc:	5f4d4954 	svcpl	0x004d4954
    1e00:	6449434f 	strbvs	r4, [r9], #-847
    1e04:	7453656c 	ldrbvc	r6, [r3], #-1388
    1e08:	00657461 	rsbeq	r7, r5, r1, ror #8
    1e0c:	73706d74 	cmnvc	r0, #7424	; 0x1d00
    1e10:	0072636d 	rsbseq	r6, r2, sp, ror #6
    1e14:	5f4d4954 	svcpl	0x004d4954
    1e18:	4633434f 	ldrtmi	r4, [r3], -pc, asr #6
    1e1c:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    1e20:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e24:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1e28:	5400784d 	strpl	r7, [r0], #-2125
    1e2c:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1e30:	6563726f 	strbvs	r7, [r3, #-623]!
    1e34:	74634164 	strbtvc	r4, [r3], #-356
    1e38:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1e3c:	5f4d4954 	svcpl	0x004d4954
    1e40:	50324349 	eorspl	r4, r2, r9, asr #6
    1e44:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1e48:	00797469 	rsbseq	r7, r9, r9, ror #8
    1e4c:	5f4d4954 	svcpl	0x004d4954
    1e50:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1e54:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    1e58:	61637365 	cmnvs	r3, r5, ror #6
    1e5c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1e60:	5f4d4954 	svcpl	0x004d4954
    1e64:	76616c53 	undefined
    1e68:	646f4d65 	strbtvs	r4, [pc], #3429	; 1e70 <__Stack_Size+0x1a70>
    1e6c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1e70:	534f5f4d 	movtpl	r5, #65357	; 0xff4d
    1e74:	74534953 	ldrbvc	r4, [r3], #-2387
    1e78:	00657461 	rsbeq	r7, r5, r1, ror #8
    1e7c:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    1e80:	54003172 	strpl	r3, [r0], #-370
    1e84:	545f4d49 	ldrbpl	r4, [pc], #3401	; 1e8c <__Stack_Size+0x1a8c>
    1e88:	44657079 	strbtmi	r7, [r5], #-121
    1e8c:	54006665 	strpl	r6, [r0], #-1637
    1e90:	4f5f4d49 	svcmi	0x005f4d49
    1e94:	6e493243 	cdpvs	2, 4, cr3, cr9, cr3, {2}
    1e98:	54007469 	strpl	r7, [r0], #-1129
    1e9c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 115b <__Stack_Size+0xd5b>
    1ea0:	6c435254 	sfmvs	f5, 2, [r3], {84}
    1ea4:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    1ea8:	3265646f 	rsbcc	r6, r5, #1862270976	; 0x6f000000
    1eac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1eb0:	54006769 	strpl	r6, [r0], #-1897
    1eb4:	435f3149 	cmpmi	pc, #1073741842	; 0x40000012
    1eb8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ebc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1ec0:	65475f4d 	strbvs	r5, [r7, #-3917]
    1ec4:	70614374 	rsbvc	r4, r1, r4, ror r3
    1ec8:	65727574 	ldrbvs	r7, [r2, #-1396]!
    1ecc:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    1ed0:	65475f4d 	strbvs	r5, [r7, #-3917]
    1ed4:	70614374 	rsbvc	r4, r1, r4, ror r3
    1ed8:	65727574 	ldrbvs	r7, [r2, #-1396]!
    1edc:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    1ee0:	65475f4d 	strbvs	r5, [r7, #-3917]
    1ee4:	70614374 	rsbvc	r4, r1, r4, ror r3
    1ee8:	65727574 	ldrbvs	r7, [r2, #-1396]!
    1eec:	49540034 	ldmdbmi	r4, {r2, r4, r5}^
    1ef0:	75505f4d 	ldrbvc	r5, [r0, #-3917]
    1ef4:	0065736c 	rsbeq	r7, r5, ip, ror #6
    1ef8:	5f4d4954 	svcpl	0x004d4954
    1efc:	42414d44 	submi	r4, r1, #4352	; 0x1100
    1f00:	74737275 	ldrbtvc	r7, [r3], #-629
    1f04:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1f08:	54006874 	strpl	r6, [r0], #-2164
    1f0c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1f10:	6b636f6c 	blvs	18ddcc8 <__Stack_Size+0x18dd8c8>
    1f14:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    1f18:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    1f1c:	4d495400 	cfstrdmi	mvd5, [r9]
    1f20:	74754f5f 	ldrbtvc	r4, [r5], #-3935
    1f24:	53747570 	cmnpl	r4, #469762048	; 0x1c000000
    1f28:	65746174 	ldrbvs	r6, [r4, #-372]!
    1f2c:	4d495400 	cfstrdmi	mvd5, [r9]
    1f30:	656c435f 	strbvs	r4, [ip, #-863]!
    1f34:	6c467261 	sfmvs	f7, 2, [r6], {97}
    1f38:	54006761 	strpl	r6, [r0], #-1889
    1f3c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1f40:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1f44:	5234434f 	eorspl	r4, r4, #1006632961	; 0x3c000001
    1f48:	54006665 	strpl	r6, [r0], #-1637
    1f4c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1f50:	45785254 	ldrbmi	r5, [r8, #-596]!
    1f54:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    1f58:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    1f5c:	6b636f6c 	blvs	18ddd14 <__Stack_Size+0x18dd914>
    1f60:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1f64:	54006769 	strpl	r6, [r0], #-1897
    1f68:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1f6c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1f70:	65505449 	ldrbvs	r5, [r0, #-1097]
    1f74:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1f78:	74694267 	strbtvc	r4, [r9], #-615
    1f7c:	4d495400 	cfstrdmi	mvd5, [r9]
    1f80:	414d445f 	cmpmi	sp, pc, asr r4
    1f84:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1f88:	54006769 	strpl	r6, [r0], #-1897
    1f8c:	415f4d49 	cmpmi	pc, r9, asr #26
    1f90:	72505252 	subsvc	r5, r0, #536870917	; 0x20000005
    1f94:	616f6c65 	cmnvs	pc, r5, ror #24
    1f98:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1f9c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fa0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1fa4:	30316632 	eorscc	r6, r1, r2, lsr r6
    1fa8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1fac:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1fb0:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1fb4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1fb8:	5f783031 	svcpl	0x00783031
    1fbc:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1fc0:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    1fc4:	44425f4d 	strbmi	r5, [r2], #-3917
    1fc8:	6e495254 	mcrvs	2, 2, r5, cr9, cr4, {2}
    1fcc:	74537469 	ldrbvc	r7, [r3], #-1129
    1fd0:	74637572 	strbtvc	r7, [r3], #-1394
    1fd4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1fd8:	72656363 	rsbvc	r6, r5, #-1946157055	; 0x8c000001
    1fdc:	4d495400 	cfstrdmi	mvd5, [r9]
    1fe0:	7465535f 	strbtvc	r5, [r5], #-863
    1fe4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1fe8:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    1fec:	6f697369 	svcvs	0x00697369
    1ff0:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    1ff4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1ff8:	73614632 	cmnvc	r1, #52428800	; 0x3200000
    1ffc:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    2000:	00676966 	rsbeq	r6, r7, r6, ror #18
    2004:	5f4d4954 	svcpl	0x004d4954
    2008:	61657242 	cmnvs	r5, r2, asr #4
    200c:	6c6f506b 	stclvs	0, cr5, [pc], #-428
    2010:	74697261 	strbtvc	r7, [r9], #-609
    2014:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    2018:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    201c:	7463656c 	strbtvc	r6, [r3], #-1388
    2020:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2024:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    2028:	65676769 	strbvs	r6, [r7, #-1897]!
    202c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2030:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2034:	6142656d 	cmpvs	r2, sp, ror #10
    2038:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    203c:	74537469 	ldrbvc	r7, [r3], #-1129
    2040:	74637572 	strbtvc	r7, [r3], #-1394
    2044:	4d495400 	cfstrdmi	mvd5, [r9]
    2048:	6c65535f 	stclvs	3, cr5, [r5], #-380
    204c:	4f746365 	svcmi	0x00746365
    2050:	004d7843 	subeq	r7, sp, r3, asr #16
    2054:	5f4d4954 	svcpl	0x004d4954
    2058:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    205c:	4d495400 	cfstrdmi	mvd5, [r9]
    2060:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
    2064:	76654c4b 	strbtvc	r4, [r5], -fp, asr #24
    2068:	54006c65 	strpl	r6, [r0], #-3173
    206c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2070:	6f437465 	svcvs	0x00437465
    2074:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2078:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    207c:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    2080:	756f5341 	strbvc	r5, [pc, #-833]!	; 1d47 <__Stack_Size+0x1947>
    2084:	00656372 	rsbeq	r6, r5, r2, ror r3
    2088:	5f4d4954 	svcpl	0x004d4954
    208c:	6f636e45 	svcvs	0x00636e45
    2090:	4d726564 	cfldr64mi	mvdx6, [r2, #-400]!
    2094:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2098:	5f4d4954 	svcpl	0x004d4954
    209c:	72504349 	subsvc	r4, r0, #603979777	; 0x24000001
    20a0:	61637365 	cmnvs	r3, r5, ror #6
    20a4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    20a8:	5f4d4954 	svcpl	0x004d4954
    20ac:	6c43434f 	mcrrvs	3, 4, r4, r3, cr15
    20b0:	00726165 	rsbseq	r6, r2, r5, ror #2
    20b4:	5f4d4954 	svcpl	0x004d4954
    20b8:	52435350 	subpl	r5, r3, #1073741825	; 0x40000001
    20bc:	616f6c65 	cmnvs	pc, r5, ror #24
    20c0:	646f4d64 	strbtvs	r4, [pc], #3428	; 20c8 <__Stack_Size+0x1cc8>
    20c4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    20c8:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    20cc:	646d4378 	strbtvs	r4, [sp], #-888
    20d0:	4d495400 	cfstrdmi	mvd5, [r9]
    20d4:	7465475f 	strbtvc	r4, [r5], #-1887
    20d8:	73657250 	cmnvc	r5, #5	; 0x5
    20dc:	656c6163 	strbvs	r6, [ip, #-355]!
    20e0:	78450072 	stmdavc	r5, {r1, r4, r5, r6}^
    20e4:	47525474 	undefined
    20e8:	746c6946 	strbtvc	r6, [ip], #-2374
    20ec:	54007265 	strpl	r7, [r0], #-613
    20f0:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    20f4:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    20f8:	5474696e 	ldrbtpl	r6, [r4], #-2414
    20fc:	44657079 	strbtmi	r7, [r5], #-121
    2100:	54006665 	strpl	r6, [r0], #-1637
    2104:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2108:	63656c65 	cmnvs	r5, #25856	; 0x6500
    210c:	6c614874 	stclvs	8, cr4, [r1], #-464
    2110:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2114:	00726f73 	rsbseq	r6, r2, r3, ror pc
    2118:	5f4d4954 	svcpl	0x004d4954
    211c:	656e6547 	strbvs	r6, [lr, #-1351]!
    2120:	65746172 	ldrbvs	r6, [r4, #-370]!
    2124:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2128:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    212c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2130:	32434974 	subcc	r4, r3, #1900544	; 0x1d0000
    2134:	73657250 	cmnvc	r5, #5	; 0x5
    2138:	656c6163 	strbvs	r6, [ip, #-355]!
    213c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2140:	65525f4d 	ldrbvs	r5, [r2, #-3917]
    2144:	69746570 	ldmdbvs	r4!, {r4, r5, r6, r8, sl, sp, lr}^
    2148:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    214c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2150:	00726574 	rsbseq	r6, r2, r4, ror r5
    2154:	5f4d4954 	svcpl	0x004d4954
    2158:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    215c:	4d495400 	cfstrdmi	mvd5, [r9]
    2160:	6572425f 	ldrbvs	r4, [r2, #-607]!
    2164:	54006b61 	strpl	r6, [r0], #-2913
    2168:	4f5f4d49 	svcmi	0x005f4d49
    216c:	6f504e43 	svcvs	0x00504e43
    2170:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2174:	54007974 	strpl	r7, [r0], #-2420
    2178:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2180 <__Stack_Size+0x1d80>
    217c:	78457849 	stmdavc	r5, {r0, r3, r6, fp, ip, sp, lr}^
    2180:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2184:	4c436c61 	mcrrmi	12, 6, r6, r3, cr1
    2188:	756f534b 	strbvc	r5, [pc, #-843]!	; 1e45 <__Stack_Size+0x1a45>
    218c:	00656372 	rsbeq	r6, r5, r2, ror r3
    2190:	5f4d4954 	svcpl	0x004d4954
    2194:	656d6954 	strbvs	r6, [sp, #-2388]!
    2198:	65736142 	ldrbvs	r6, [r3, #-322]!
    219c:	74696e49 	strbtvc	r6, [r9], #-3657
    21a0:	4d495400 	cfstrdmi	mvd5, [r9]
    21a4:	6470555f 	ldrbtvs	r5, [r0], #-1375
    21a8:	44657461 	strbtmi	r7, [r5], #-1121
    21ac:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    21b0:	6f43656c 	svcvs	0x0043656c
    21b4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    21b8:	4d495400 	cfstrdmi	mvd5, [r9]
    21bc:	6470555f 	ldrbtvs	r5, [r0], #-1375
    21c0:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    21c4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    21c8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    21cc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    21d0:	74696e49 	strbtvc	r6, [r9], #-3657
    21d4:	75727453 	ldrbvc	r7, [r2, #-1107]!
    21d8:	54007463 	strpl	r7, [r0], #-1123
    21dc:	435f3349 	cmpmi	pc, #603979777	; 0x24000001
    21e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21e4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    21e8:	6f435f4d 	svcvs	0x00435f4d
    21ec:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    21f0:	646f4d72 	strbtvs	r4, [pc], #3442	; 21f8 <__Stack_Size+0x1df8>
    21f4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    21f8:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    21fc:	65646f63 	strbvs	r6, [r4, #-3939]!
    2200:	746e4972 	strbtvc	r4, [lr], #-2418
    2204:	61667265 	cmnvs	r6, r5, ror #4
    2208:	6f436563 	svcvs	0x00436563
    220c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2210:	4d495400 	cfstrdmi	mvd5, [r9]
    2214:	756f435f 	strbvc	r4, [pc, #-863]!	; 1ebd <__Stack_Size+0x1abd>
    2218:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    221c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2220:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2224:	54006769 	strpl	r6, [r0], #-1897
    2228:	535f4d49 	cmppl	pc, #4672	; 0x1240
    222c:	6f437465 	svcvs	0x00437465
    2230:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    2234:	54003365 	strpl	r3, [r0], #-869
    2238:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    223c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2240:	5233434f 	eorspl	r4, r3, #1006632961	; 0x3c000001
    2244:	54006665 	strpl	r6, [r0], #-1637
    2248:	4f5f4d49 	svcmi	0x005f4d49
    224c:	6e493443 	cdpvs	4, 4, cr3, cr9, cr3, {2}
    2250:	54007469 	strpl	r7, [r0], #-1129
    2254:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2258:	6563726f 	strbvs	r7, [r3, #-623]!
    225c:	34434f64 	strbcc	r4, [r3], #-3940
    2260:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2264:	54006769 	strpl	r6, [r0], #-1897
    2268:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    226c:	6f437465 	svcvs	0x00437465
    2270:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2274:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2278:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    227c:	74696e49 	strbtvc	r6, [r9], #-3657
    2280:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2284:	54007463 	strpl	r7, [r0], #-1123
    2288:	535f4d49 	cmppl	pc, #4672	; 0x1240
    228c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2290:	616c5374 	smcvs	50484
    2294:	6f4d6576 	svcvs	0x004d6576
    2298:	54006564 	strpl	r6, [r0], #-1380
    229c:	4f5f4d49 	svcmi	0x005f4d49
    22a0:	61463143 	cmpvs	r6, r3, asr #2
    22a4:	6f437473 	svcvs	0x00437473
    22a8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    22ac:	4d495400 	cfstrdmi	mvd5, [r9]
    22b0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    22b4:	656c6449 	strbvs	r6, [ip, #-1097]!
    22b8:	74617453 	strbtvc	r7, [r1], #-1107
    22bc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    22c0:	54455f4d 	strbpl	r5, [r5], #-3917
    22c4:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    22c8:	00676966 	rsbeq	r6, r7, r6, ror #18
    22cc:	5f4d4954 	svcpl	0x004d4954
    22d0:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    22d4:	616c6f50 	cmnvs	ip, r0, asr pc
    22d8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    22dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22e0:	54006769 	strpl	r6, [r0], #-1897
    22e4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    22e8:	43535043 	cmpmi	r3, #67	; 0x43
    22ec:	4d495400 	cfstrdmi	mvd5, [r9]
    22f0:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    22f4:	6f53746e 	svcvs	0x0053746e
    22f8:	65637275 	strbvs	r7, [r3, #-629]!
    22fc:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2300:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2304:	6d740031 	ldclvs	0, cr0, [r4, #-196]!
    2308:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    230c:	54003272 	strpl	r3, [r0], #-626
    2310:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2314:	6e6e6168 	powvsez	f6, f6, #0.0
    2318:	54006c65 	strpl	r6, [r0], #-3173
    231c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2320:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2324:	4d4f4374 	stclmi	3, cr4, [pc, #-464]
    2328:	4d495400 	cfstrdmi	mvd5, [r9]
    232c:	5043435f 	subpl	r4, r3, pc, asr r3
    2330:	6f6c6572 	svcvs	0x006c6572
    2334:	6f436461 	svcvs	0x00436461
    2338:	6f72746e 	svcvs	0x0072746e
    233c:	6369006c 	cmnvs	r9, #108	; 0x6c
    2340:	6f70706f 	svcvs	0x0070706f
    2344:	65746973 	ldrbvs	r6, [r4, #-2419]!
    2348:	656c6573 	strbvs	r6, [ip, #-1395]!
    234c:	6f697463 	svcvs	0x00697463
    2350:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2354:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    2358:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    235c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2360:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2364:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2368:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    236c:	65505f4d 	ldrbvs	r5, [r0, #-3917]
    2370:	646f6972 	strbtvs	r6, [pc], #2418	; 2378 <__Stack_Size+0x1f78>
    2374:	4d495400 	cfstrdmi	mvd5, [r9]
    2378:	7465535f 	strbtvc	r5, [r5], #-863
    237c:	50314349 	eorspl	r4, r1, r9, asr #6
    2380:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2384:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2388:	4d495400 	cfstrdmi	mvd5, [r9]
    238c:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2390:	4d495400 	cfstrdmi	mvd5, [r9]
    2394:	7465535f 	strbtvc	r5, [r5], #-863
    2398:	50334349 	eorspl	r4, r3, r9, asr #6
    239c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    23a0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    23a4:	4d495400 	cfstrdmi	mvd5, [r9]
    23a8:	5343495f 	movtpl	r4, #14687	; 0x395f
    23ac:	63656c65 	cmnvs	r5, #25856	; 0x6500
    23b0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    23b4:	4d495400 	cfstrdmi	mvd5, [r9]
    23b8:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    23bc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    23c0:	646f4d6b 	strbtvs	r4, [pc], #3435	; 23c8 <__Stack_Size+0x1fc8>
    23c4:	6f433165 	svcvs	0x00433165
    23c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    23cc:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    23d0:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    23d4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    23d8:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    23dc:	7463656c 	strbtvc	r6, [r3], #-1388
    23e0:	50656e4f 	rsbpl	r6, r5, pc, asr #28
    23e4:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    23e8:	65646f4d 	strbvs	r6, [r4, #-3917]!
    23ec:	4d495400 	cfstrdmi	mvd5, [r9]
    23f0:	4d434f5f 	stclmi	15, cr4, [r3, #-380]
    23f4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    23f8:	5f4d4954 	svcpl	0x004d4954
    23fc:	4f475254 	svcmi	0x00475254
    2400:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2404:	54006563 	strpl	r6, [r0], #-1379
    2408:	4f5f4d49 	svcmi	0x005f4d49
    240c:	53525353 	cmppl	r2, #1275068417	; 0x4c000001
    2410:	65746174 	ldrbvs	r6, [r4, #-372]!
    2414:	4d495400 	cfstrdmi	mvd5, [r9]
    2418:	5043495f 	subpl	r4, r3, pc, asr r9
    241c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2420:	00797469 	rsbseq	r7, r9, r9, ror #8
    2424:	5f4d4954 	svcpl	0x004d4954
    2428:	6c727443 	cfldrdvs	mvd7, [r2], #-268
    242c:	4f4d5750 	svcmi	0x004d5750
    2430:	75707475 	ldrbvc	r7, [r0, #-1141]!
    2434:	69007374 	stmdbvs	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
    2438:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    243c:	7469736f 	strbtvc	r7, [r9], #-879
    2440:	6c6f7065 	stclvs	0, cr7, [pc], #-404
    2444:	74697261 	strbtvc	r7, [r9], #-609
    2448:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    244c:	44425f4d 	strbmi	r5, [r2], #-3917
    2450:	6f435254 	svcvs	0x00435254
    2454:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2458:	4d495400 	cfstrdmi	mvd5, [r9]
    245c:	656c435f 	strbvs	r4, [ip, #-863]!
    2460:	434f7261 	movtmi	r7, #62049	; 0xf261
    2464:	66655232 	undefined
    2468:	4d495400 	cfstrdmi	mvd5, [r9]
    246c:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    2470:	65747845 	ldrbvs	r7, [r4, #-2117]!
    2474:	6c616e72 	stclvs	14, cr6, [r1], #-456
    2478:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    247c:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2480:	00676966 	rsbeq	r6, r7, r6, ror #18
    2484:	5f4d4954 	svcpl	0x004d4954
    2488:	7473614d 	ldrbtvc	r6, [r3], #-333
    248c:	6c537265 	lfmvs	f7, 2, [r3], {101}
    2490:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    2494:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2498:	5f4d4954 	svcpl	0x004d4954
    249c:	6f747541 	svcvs	0x00747541
    24a0:	6974616d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, sp, lr}^
    24a4:	74754f63 	ldrbtvc	r4, [r5], #-3939
    24a8:	00747570 	rsbseq	r7, r4, r0, ror r5
    24ac:	5f4d4954 	svcpl	0x004d4954
    24b0:	41746553 	cmnmi	r4, r3, asr r5
    24b4:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
    24b8:	616f6c65 	cmnvs	pc, r5, ror #24
    24bc:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    24c0:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 157b <__Stack_Size+0x117b>
    24c4:	74757074 	ldrbtvc	r7, [r5], #-116
    24c8:	6174534e 	cmnvs	r4, lr, asr #6
    24cc:	54006574 	strpl	r6, [r0], #-1396
    24d0:	445f4d49 	ldrbmi	r4, [pc], #3401	; 24d8 <__Stack_Size+0x20d8>
    24d4:	6d43414d 	stfvse	f4, [r3, #-308]
    24d8:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    24dc:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    24e0:	6142656d 	cmpvs	r2, sp, ror #10
    24e4:	74536573 	ldrbvc	r6, [r3], #-1395
    24e8:	74637572 	strbtvc	r7, [r3], #-1394
    24ec:	74696e49 	strbtvc	r6, [r9], #-3657
    24f0:	4d495400 	cfstrdmi	mvd5, [r9]
    24f4:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    24f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24fc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2500:	6f465f4d 	svcvs	0x00465f4d
    2504:	64656372 	strbtvs	r6, [r5], #-882
    2508:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    250c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2510:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2514:	6f435f34 	svcvs	0x00435f34
    2518:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    251c:	4d495400 	cfstrdmi	mvd5, [r9]
    2520:	6165445f 	cmnvs	r5, pc, asr r4
    2524:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    2528:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    252c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2530:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2534:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2538:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    253c:	6f504e32 	svcvs	0x00504e32
    2540:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2544:	6f437974 	svcvs	0x00437974
    2548:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    254c:	4d495400 	cfstrdmi	mvd5, [r9]
    2550:	34434f5f 	strbcc	r4, [r3], #-3935
    2554:	616c6f50 	cmnvs	ip, r0, asr pc
    2558:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    255c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2560:	54006769 	strpl	r6, [r0], #-1897
    2564:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2568:	53525444 	cmppl	r2, #1140850688	; 0x44000000
    256c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2570:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2574:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2578:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    257c:	4f726165 	svcmi	0x00726165
    2580:	65523143 	ldrbvs	r3, [r2, #-323]
    2584:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2588:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    258c:	6c6f5033 	stclvs	0, cr5, [pc], #-204
    2590:	74697261 	strbtvc	r7, [r9], #-609
    2594:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2598:	00676966 	rsbeq	r6, r7, r6, ror #18
    259c:	5f4d4954 	svcpl	0x004d4954
    25a0:	54747845 	ldrbtpl	r7, [r4], #-2117
    25a4:	6f504752 	svcvs	0x00504752
    25a8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    25ac:	54007974 	strpl	r7, [r0], #-2420
    25b0:	505f4d49 	subspl	r4, pc, r9, asr #26
    25b4:	43494d57 	movtmi	r4, #40279	; 0x9d57
    25b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    25bc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    25c0:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    25c4:	6142656d 	cmpvs	r2, sp, ror #10
    25c8:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    25cc:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    25d0:	65446570 	strbvs	r6, [r4, #-1392]
    25d4:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    25d8:	65475f4d 	strbvs	r5, [r7, #-3917]
    25dc:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    25e0:	75746174 	ldrbvc	r6, [r4, #-372]!
    25e4:	6d740073 	ldclvs	0, cr0, [r4, #-460]!
    25e8:	32726370 	rsbscc	r6, r2, #-1073741823	; 0xc0000001
    25ec:	4d495400 	cfstrdmi	mvd5, [r9]
    25f0:	0054495f 	subseq	r4, r4, pc, asr r9
    25f4:	5f4d4954 	svcpl	0x004d4954
    25f8:	63726f46 	cmnvs	r2, #280	; 0x118
    25fc:	434f6465 	movtmi	r6, #62565	; 0xf465
    2600:	6e6f4333 	mcrvs	3, 3, r4, cr15, cr3, {1}
    2604:	00676966 	rsbeq	r6, r7, r6, ror #18
    2608:	5f4d4954 	svcpl	0x004d4954
    260c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2610:	5f4d4954 	svcpl	0x004d4954
    2614:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2618:	54007469 	strpl	r7, [r0], #-1129
    261c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2620:	6c694643 	stclvs	6, cr4, [r9], #-268
    2624:	00726574 	rsbseq	r6, r2, r4, ror r5
    2628:	5f4d4954 	svcpl	0x004d4954
    262c:	656c6553 	strbvs	r6, [ip, #-1363]!
    2630:	614d7463 	cmpvs	sp, r3, ror #8
    2634:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    2638:	76616c53 	undefined
    263c:	646f4d65 	strbtvs	r4, [pc], #3429	; 2644 <__Stack_Size+0x2244>
    2640:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2644:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2648:	7463656c 	strbtvc	r6, [r3], #-1388
    264c:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    2650:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2654:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2658:	4d495400 	cfstrdmi	mvd5, [r9]
    265c:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2660:	6c616373 	stclvs	3, cr6, [r1], #-460
    2664:	6f437265 	svcvs	0x00437265
    2668:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    266c:	4d495400 	cfstrdmi	mvd5, [r9]
    2670:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2674:	616c6f50 	cmnvs	ip, r0, asr pc
    2678:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    267c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2680:	69006769 	stmdbvs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    2684:	6765746e 	strbvs	r7, [r5, -lr, ror #8]!
    2688:	69647265 	stmdbvs	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    268c:	65646976 	strbvs	r6, [r4, #-2422]!
    2690:	53550072 	cmppl	r5, #114	; 0x72
    2694:	5f545241 	svcpl	0x00545241
    2698:	41485043 	cmpmi	r8, r3, asr #32
    269c:	41535500 	cmpmi	r3, r0, lsl #10
    26a0:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    26a4:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    26a8:	61637365 	cmnvs	r3, r5, ror #6
    26ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
    26b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    26b4:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    26b8:	55007469 	strpl	r7, [r0, #-1129]
    26bc:	54524153 	ldrbpl	r4, [r2], #-339
    26c0:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    26c4:	61657242 	cmnvs	r5, r2, asr #4
    26c8:	7465446b 	strbtvc	r4, [r5], #-1131
    26cc:	4c746365 	ldclmi	3, cr6, [r4], #-404
    26d0:	74676e65 	strbtvc	r6, [r7], #-3685
    26d4:	53550068 	cmppl	r5, #104	; 0x68
    26d8:	5f545241 	svcpl	0x00545241
    26dc:	65707954 	ldrbvs	r7, [r0, #-2388]!
    26e0:	00666544 	rsbeq	r6, r6, r4, asr #10
    26e4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    26e8:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    26ec:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    26f0:	5474696e 	ldrbtpl	r6, [r4], #-2414
    26f4:	44657079 	strbtmi	r7, [r5], #-121
    26f8:	55006665 	strpl	r6, [r0, #-1637]
    26fc:	54524153 	ldrbpl	r4, [r2], #-339
    2700:	646d435f 	strbtvs	r4, [sp], #-863
    2704:	41535500 	cmpmi	r3, r0, lsl #10
    2708:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    270c:	44646e65 	strbtmi	r6, [r4], #-3685
    2710:	00617461 	rsbeq	r7, r1, r1, ror #8
    2714:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2718:	61485f54 	cmpvs	r8, r4, asr pc
    271c:	7544666c 	strbvc	r6, [r4, #-1644]
    2720:	78656c70 	stmdavc	r5!, {r4, r5, r6, sl, fp, sp, lr}^
    2724:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2728:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    272c:	61575f54 	cmpvs	r7, r4, asr pc
    2730:	7055656b 	subsvc	r6, r5, fp, ror #10
    2734:	41535500 	cmpmi	r3, r0, lsl #10
    2738:	445f5452 	ldrbmi	r5, [pc], #1106	; 2740 <__Stack_Size+0x2340>
    273c:	6d43414d 	stfvse	f4, [r3, #-308]
    2740:	53550064 	cmppl	r5, #100	; 0x64
    2744:	5f545241 	svcpl	0x00545241
    2748:	7473614c 	ldrbtvc	r6, [r3], #-332
    274c:	00746942 	rsbseq	r6, r4, r2, asr #18
    2750:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2754:	72495f54 	subvc	r5, r9, #336	; 0x150
    2758:	6f4d4144 	svcvs	0x004d4144
    275c:	61006564 	tstvs	r0, r4, ror #10
    2760:	6c636270 	sfmvs	f6, 2, [r3], #-448
    2764:	006b636f 	rsbeq	r6, fp, pc, ror #6
    2768:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    276c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2770:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2774:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    2778:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    277c:	00746942 	rsbseq	r6, r4, r2, asr #18
    2780:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2784:	75475f54 	strbvc	r5, [r7, #-3924]
    2788:	54647261 	strbtpl	r7, [r4], #-609
    278c:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2790:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2794:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2798:	6572424e 	ldrbvs	r4, [r2, #-590]!
    279c:	65446b61 	strbvs	r6, [r4, #-2913]
    27a0:	74636574 	strbtvc	r6, [r3], #-1396
    27a4:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    27a8:	6f436874 	svcvs	0x00436874
    27ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    27b0:	41535500 	cmpmi	r3, r0, lsl #10
    27b4:	465f5452 	undefined
    27b8:	0047414c 	subeq	r4, r7, ip, asr #2
    27bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    27c0:	65445f54 	strbvs	r5, [r4, #-3924]
    27c4:	74696e49 	strbtvc	r6, [r9], #-3657
    27c8:	41535500 	cmpmi	r3, r0, lsl #10
    27cc:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    27d0:	6b636f6c 	blvs	18de588 <__Stack_Size+0x18de188>
    27d4:	74696e49 	strbtvc	r6, [r9], #-3657
    27d8:	75727453 	ldrbvc	r7, [r2, #-1107]!
    27dc:	55007463 	strpl	r7, [r0, #-1123]
    27e0:	54524153 	ldrbpl	r4, [r2], #-339
    27e4:	414d445f 	cmpmi	sp, pc, asr r4
    27e8:	00716552 	rsbseq	r6, r1, r2, asr r5
    27ec:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    27f0:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    27f4:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    27f8:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    27fc:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2800:	73750074 	cmnvc	r5, #116	; 0x74
    2804:	78747261 	ldmdavc	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    2808:	65736162 	ldrbvs	r6, [r3, #-354]!
    280c:	43435200 	movtmi	r5, #12800	; 0x3200
    2810:	6f6c435f 	svcvs	0x006c435f
    2814:	53736b63 	cmnpl	r3, #101376	; 0x18c00
    2818:	75746174 	ldrbvc	r6, [r4, #-372]!
    281c:	53550073 	cmppl	r5, #115	; 0x73
    2820:	5f545241 	svcpl	0x00545241
    2824:	41746553 	cmnmi	r4, r3, asr r5
    2828:	65726464 	ldrbvs	r6, [r2, #-1124]!
    282c:	55007373 	strpl	r7, [r0, #-883]
    2830:	54524153 	ldrbpl	r4, [r2], #-339
    2834:	7465535f 	strbtvc	r5, [r5], #-863
    2838:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    283c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    2840:	53550065 	cmppl	r5, #101	; 0x65
    2844:	5f545241 	svcpl	0x00545241
    2848:	646e6553 	strbtvs	r6, [lr], #-1363
    284c:	61657242 	cmnvs	r5, r2, asr #4
    2850:	5355006b 	cmppl	r5, #107	; 0x6b
    2854:	5f545241 	svcpl	0x00545241
    2858:	6f435449 	svcvs	0x00435449
    285c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2860:	41535500 	cmpmi	r3, r0, lsl #10
    2864:	00785452 	rsbseq	r5, r8, r2, asr r4
    2868:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    286c:	6d535f54 	ldclvs	15, cr5, [r3, #-336]
    2870:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    2874:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    2878:	5500646d 	strpl	r6, [r0, #-1133]
    287c:	54524153 	ldrbpl	r4, [r2], #-339
    2880:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2884:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2888:	00746375 	rsbseq	r6, r4, r5, ror r3
    288c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2890:	64415f54 	strbvs	r5, [r1], #-3924
    2894:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    2898:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    289c:	736f7074 	cmnvc	pc, #116	; 0x74
    28a0:	41535500 	cmpmi	r3, r0, lsl #10
    28a4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    28a8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    28ac:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    28b0:	41535500 	cmpmi	r3, r0, lsl #10
    28b4:	475f5452 	undefined
    28b8:	54497465 	strbpl	r7, [r9], #-1125
    28bc:	74617453 	strbtvc	r7, [r1], #-1107
    28c0:	55007375 	strpl	r7, [r0, #-885]
    28c4:	54524153 	ldrbpl	r4, [r2], #-339
    28c8:	4472495f 	ldrbtmi	r4, [r2], #-2399
    28cc:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    28d0:	00676966 	rsbeq	r6, r7, r6, ror #18
    28d4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    28d8:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    28dc:	006b636f 	rsbeq	r6, fp, pc, ror #6
    28e0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    28e4:	65525f54 	ldrbvs	r5, [r2, #-3924]
    28e8:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    28ec:	61577265 	cmpvs	r7, r5, ror #4
    28f0:	7055656b 	subsvc	r6, r5, fp, ror #10
    28f4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    28f8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    28fc:	72495f54 	subvc	r5, r9, #336	; 0x150
    2900:	6d434144 	stfvse	f4, [r3, #-272]
    2904:	53550064 	cmppl	r5, #100	; 0x64
    2908:	5f545241 	svcpl	0x00545241
    290c:	434e494c 	movtmi	r4, #59724	; 0xe94c
    2910:	6600646d 	strvs	r6, [r0], -sp, ror #8
    2914:	74636172 	strbtvc	r6, [r3], #-370
    2918:	616e6f69 	cmnvs	lr, r9, ror #30
    291c:	7669646c 	strbtvc	r6, [r9], -ip, ror #8
    2920:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    2924:	41535500 	cmpmi	r3, r0, lsl #10
    2928:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    292c:	7472616d 	ldrbtvc	r6, [r2], #-365
    2930:	64726143 	ldrbtvs	r6, [r2], #-323
    2934:	4b43414e 	blmi	10d2e74 <__Stack_Size+0x10d2a74>
    2938:	00646d43 	rsbeq	r6, r4, r3, asr #26
    293c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2940:	65475f54 	strbvs	r5, [r7, #-3924]
    2944:	616c4674 	smcvs	50276
    2948:	61745367 	cmnvs	r4, r7, ror #6
    294c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2950:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2954:	54495f54 	strbpl	r5, [r9], #-3924
    2958:	41535500 	cmpmi	r3, r0, lsl #10
    295c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2960:	6b636f6c 	blvs	18de718 <__Stack_Size+0x18de318>
    2964:	74696e49 	strbtvc	r6, [r9], #-3657
    2968:	41535500 	cmpmi	r3, r0, lsl #10
    296c:	575f5452 	undefined
    2970:	55656b61 	strbpl	r6, [r5, #-2913]!
    2974:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    2978:	00676966 	rsbeq	r6, r7, r6, ror #18
    297c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2980:	65525f54 	ldrbvs	r5, [r2, #-3924]
    2984:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    2988:	74614465 	strbtvc	r4, [r1], #-1125
    298c:	53550061 	cmppl	r5, #97	; 0x61
    2990:	5f545241 	svcpl	0x00545241
    2994:	73657250 	cmnvc	r5, #5	; 0x5
    2998:	656c6163 	strbvs	r6, [ip, #-355]!
    299c:	53550072 	cmppl	r5, #114	; 0x72
    29a0:	5f545241 	svcpl	0x00545241
    29a4:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    29a8:	6d746900 	ldclvs	9, cr6, [r4]
    29ac:	006b7361 	rsbeq	r7, fp, r1, ror #6
    29b0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    29b4:	30316632 	eorscc	r6, r1, r2, lsr r6
    29b8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    29bc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    29c0:	74732f63 	ldrbtvc	r2, [r3], #-3939
    29c4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    29c8:	5f783031 	svcpl	0x00783031
    29cc:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    29d0:	00632e74 	rsbeq	r2, r3, r4, ror lr
    29d4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    29d8:	67657274 	undefined
    29dc:	41535500 	cmpmi	r3, r0, lsl #10
    29e0:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    29e4:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    29e8:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    29ec:	655f0074 	ldrbvs	r0, [pc, #-116]	; 2980 <__Stack_Size+0x2580>
    29f0:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    29f4:	735f006b 	cmpvc	pc, #107	; 0x6b
    29f8:	61746164 	cmnvs	r4, r4, ror #2
    29fc:	73655200 	cmnvc	r5, #0	; 0x0
    2a00:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2a04:	6c646e61 	stclvs	14, cr6, [r4], #-388
    2a08:	70007265 	andvc	r7, r0, r5, ror #4
    2a0c:	65446c75 	strbvs	r6, [r4, #-3189]
    2a10:	5f007473 	svcpl	0x00007473
    2a14:	61646973 	smcvs	18067
    2a18:	5f006174 	svcpl	0x00006174
    2a1c:	73736265 	cmnvc	r3, #1342177286	; 0x50000006
    2a20:	64655f00 	strbtvs	r5, [r5], #-3840
    2a24:	00617461 	rsbeq	r7, r1, r1, ror #8
    2a28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2a2c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2a30:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2a34:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2a38:	74732f63 	ldrbtvc	r2, [r3], #-3939
    2a3c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2a40:	5f783031 	svcpl	0x00783031
    2a44:	74636576 	strbtvc	r6, [r3], #-1398
    2a48:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
    2a4c:	705f6700 	subsvc	r6, pc, r0, lsl #14
    2a50:	65566e66 	ldrbvs	r6, [r6, #-3686]
    2a54:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    2a58:	75700073 	ldrbvc	r0, [r0, #-115]!
    2a5c:	6372536c 	cmnvs	r2, #-1342177279	; 0xb0000001
    2a60:	62735f00 	rsbsvs	r5, r3, #0	; 0x0
    2a64:	6c007373 	stcvs	3, cr7, [r0], {115}
    2a68:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    2a6c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    2a70:	746e6920 	strbtvc	r6, [lr], #-2336
    2a74:	5c3a6300 	ldcpl	3, cr6, [sl]
    2a78:	616e6977 	smcvs	59031
    2a7c:	5c736d72 	ldclpl	13, cr6, [r3], #-456
    2a80:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2a84:	63675c64 	cmnvs	r7, #25600	; 0x6400
    2a88:	75622d63 	strbvc	r2, [r2, #-3427]!
    2a8c:	5c646c69 	stclpl	12, cr6, [r4], #-420
    2a90:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!
    2a94:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2a98:	77656e5c 	undefined
    2a9c:	5c62696c 	stclpl	9, cr6, [r2], #-432
    2aa0:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    2aa4:	6474735c 	ldrbtvs	r7, [r4], #-860
    2aa8:	0062696c 	rsbeq	r6, r2, ip, ror #18
    2aac:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2ab0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2ab4:	2f2e2e2f 	svccs	0x002e2e2f
    2ab8:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    2abc:	342d6363 	strtcc	r6, [sp], #-867
    2ac0:	302e332e 	eorcc	r3, lr, lr, lsr #6
    2ac4:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    2ac8:	2f62696c 	svccs	0x0062696c
    2acc:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    2ad0:	6474732f 	ldrbtvs	r7, [r4], #-815
    2ad4:	2f62696c 	svccs	0x0062696c
    2ad8:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    2adc:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2ae0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
    2ae4:	6f6c2067 	svcvs	0x006c2067
    2ae8:	7520676e 	strvc	r6, [r0, #-1902]!
    2aec:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
    2af0:	2064656e 	rsbcs	r6, r4, lr, ror #10
    2af4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2af8:	74655f5f 	strbtvc	r5, [r5], #-3935
    2afc:	6178635f 	cmnvs	r8, pc, asr r3
    2b00:	655f5f00 	ldrbvs	r5, [pc, #-3840]	; 1c08 <__Stack_Size+0x1808>
    2b04:	6e6f5f74 	mcrvs	15, 3, r5, cr15, cr4, {3}
    2b08:	74697865 	strbtvc	r7, [r9], #-2149
    2b0c:	615f5f00 	cmpvs	pc, r0, lsl #30
    2b10:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2b14:	79745f74 	ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2b18:	00736570 	rsbseq	r6, r3, r0, ror r5
    2b1c:	74655f5f 	strbtvc	r5, [r5], #-3935
    2b20:	6574615f 	ldrbvs	r6, [r4, #-351]!
    2b24:	00746978 	rsbseq	r6, r4, r8, ror r9
    2b28:	6f73645f 	svcvs	0x0073645f
    2b2c:	6e61685f 	mcrvs	8, 3, r6, cr1, cr15, {2}
    2b30:	00656c64 	rsbeq	r6, r5, r4, ror #24
    2b34:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2b38:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2b3c:	2f2e2e2f 	svccs	0x002e2e2f
    2b40:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    2b44:	342d6363 	strtcc	r6, [sp], #-867
    2b48:	302e332e 	eorcc	r3, lr, lr, lsr #6
    2b4c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    2b50:	2f62696c 	svccs	0x0062696c
    2b54:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    2b58:	6474732f 	ldrbtvs	r7, [r4], #-815
    2b5c:	2f62696c 	svccs	0x0062696c
    2b60:	74697865 	strbtvc	r7, [r9], #-2149
    2b64:	5f00632e 	svcpl	0x0000632e
    2b68:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    2b6c:	61725f00 	cmnvs	r2, r0, lsl #30
    2b70:	3834646e 	ldmdacc	r4!, {r1, r2, r3, r5, r6, sl, sp, lr}
    2b74:	6d655f00 	stclvs	15, cr5, [r5]
    2b78:	65677265 	strbvs	r7, [r7, #-613]!
    2b7c:	0079636e 	rsbseq	r6, r9, lr, ror #6
    2b80:	7263775f 	rsbvc	r7, r3, #24903680	; 0x17c0000
    2b84:	626d6f74 	rsbvs	r6, sp, #464	; 0x1d0
    2b88:	6174735f 	cmnvs	r4, pc, asr r3
    2b8c:	5f006574 	svcpl	0x00006574
    2b90:	72736377 	rsbsvc	r6, r3, #-603979775	; 0xdc000001
    2b94:	626d6f74 	rsbvs	r6, sp, #464	; 0x1d0
    2b98:	74735f73 	ldrbtvc	r5, [r3], #-3955
    2b9c:	00657461 	rsbeq	r7, r5, r1, ror #8
    2ba0:	66626c5f 	undefined
    2ba4:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    2ba8:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    2bac:	776f7472 	undefined
    2bb0:	74735f63 	ldrbtvc	r5, [r3], #-3939
    2bb4:	00657461 	rsbeq	r7, r5, r1, ror #8
    2bb8:	7463775f 	strbtvc	r7, [r3], #-1887
    2bbc:	5f626d6f 	svcpl	0x00626d6f
    2bc0:	74617473 	strbtvc	r7, [r1], #-1139
    2bc4:	5f5f0065 	svcpl	0x005f0065
    2bc8:	735f6d74 	cmpvc	pc, #7424	; 0x1d00
    2bcc:	5f006365 	svcpl	0x00006365
    2bd0:	66756275 	undefined
    2bd4:	61625f00 	cmnvs	r2, r0, lsl #30
    2bd8:	5f006573 	svcpl	0x00006573
    2bdc:	5f6d745f 	svcpl	0x006d745f
    2be0:	72756f68 	rsbsvc	r6, r5, #416	; 0x1a0
    2be4:	735f5f00 	cmpvc	pc, #0	; 0x0
    2be8:	6f5f0066 	svcvs	0x005f0066
    2bec:	78655f6e 	stmdavc	r5!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    2bf0:	615f7469 	cmpvs	pc, r9, ror #8
    2bf4:	00736772 	rsbseq	r6, r3, r2, ror r7
    2bf8:	6f6f635f 	svcvs	0x006f635f
    2bfc:	0065696b 	rsbeq	r6, r5, fp, ror #18
    2c00:	67735f5f 	undefined
    2c04:	0065756c 	rsbeq	r7, r5, ip, ror #10
    2c08:	616c665f 	cmnvs	ip, pc, asr r6
    2c0c:	5f007367 	svcpl	0x00007367
    2c10:	635f7369 	cmpvs	pc, #-1543503871	; 0xa4000001
    2c14:	5f006178 	svcpl	0x00006178
    2c18:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    2c1c:	625f006e 	subsvs	r0, pc, #110	; 0x6e
    2c20:	69736b6c 	ldmdbvs	r3!, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
    2c24:	5f00657a 	svcpl	0x0000657a
    2c28:	62747663 	rsbsvs	r7, r4, #103809024	; 0x6300000
    2c2c:	5f006675 	svcpl	0x00006675
    2c30:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
    2c34:	5f007465 	svcpl	0x00007465
    2c38:	7273626d 	rsbsvc	r6, r3, #-805306362	; 0xd0000006
    2c3c:	63776f74 	cmnvs	r7, #464	; 0x1d0
    2c40:	74735f73 	ldrbtvc	r5, [r3], #-3955
    2c44:	00657461 	rsbeq	r7, r5, r1, ror #8
    2c48:	72626d5f 	rsbvc	r6, r2, #6080	; 0x17c0
    2c4c:	5f6e656c 	svcpl	0x006e656c
    2c50:	74617473 	strbtvc	r7, [r1], #-1139
    2c54:	665f0065 	ldrbvs	r0, [pc], -r5, rrx
    2c58:	6772616e 	ldrbvs	r6, [r2, -lr, ror #2]!
    2c5c:	665f0073 	undefined
    2c60:	5f00736e 	svcpl	0x0000736e
    2c64:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
    2c68:	6c665f00 	stclvs	15, cr5, [r6]
    2c6c:	5f6b636f 	svcpl	0x006b636f
    2c70:	735f0074 	cmpvc	pc, #116	; 0x74
    2c74:	72656474 	rsbvc	r6, r5, #1946157056	; 0x74000000
    2c78:	425f0072 	subsmi	r0, pc, #114	; 0x72
    2c7c:	6e696769 	cdpvs	7, 6, cr6, cr9, cr9, {3}
    2c80:	725f0074 	subsvc	r0, pc, #116	; 0x74
    2c84:	00646165 	rsbeq	r6, r4, r5, ror #2
    2c88:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
    2c8c:	5f746c75 	svcpl	0x00746c75
    2c90:	5f5f006b 	svcpl	0x005f006b
    2c94:	5f006d74 	svcpl	0x00006d74
    2c98:	6863775f 	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    2c9c:	735f0062 	cmpvc	pc, #98	; 0x62
    2ca0:	756f6474 	strbvc	r6, [pc, #-1140]!	; 2834 <__Stack_Size+0x2434>
    2ca4:	635f0074 	cmpvs	pc, #116	; 0x74
    2ca8:	656c7476 	strbvs	r7, [ip, #-1142]!
    2cac:	665f006e 	ldrbvs	r0, [pc], -lr, rrx
    2cb0:	00656c69 	rsbeq	r6, r5, r9, ror #24
    2cb4:	6f696e5f 	svcvs	0x00696e5f
    2cb8:	5f007362 	svcpl	0x00007362
    2cbc:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    2cc0:	00307469 	eorseq	r7, r0, r9, ror #8
    2cc4:	6769735f 	undefined
    2cc8:	5f6c616e 	svcpl	0x006c616e
    2ccc:	00667562 	rsbeq	r7, r6, r2, ror #10
    2cd0:	6373615f 	cmnvs	r3, #-1073741801	; 0xc0000017
    2cd4:	656d6974 	strbvs	r6, [sp, #-2420]!
    2cd8:	6675625f 	undefined
    2cdc:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    2ce0:	746c7573 	strbtvc	r7, [ip], #-1395
    2ce4:	775f5f00 	ldrbvc	r5, [pc, -r0, lsl #30]
    2ce8:	77006863 	strvc	r6, [r0, -r3, ror #16]
    2cec:	5f746e69 	svcpl	0x00746e69
    2cf0:	6c5f0074 	mrrcvs	0, 7, r0, pc, cr4
    2cf4:	006b636f 	rsbeq	r6, fp, pc, ror #6
    2cf8:	6c756d5f 	ldclvs	13, cr6, [r5], #-380
    2cfc:	775f0074 	undefined
    2d00:	65746972 	ldrbvs	r6, [r4, #-2418]!
    2d04:	745f5f00 	ldrbvc	r5, [pc], #3840	; 2d0c <__Stack_Size+0x290c>
    2d08:	65795f6d 	ldrbvs	r5, [r9, #-3949]!
    2d0c:	5f007261 	svcpl	0x00007261
    2d10:	7478656e 	ldrbtvc	r6, [r8], #-1390
    2d14:	5f5f0066 	svcpl	0x005f0066
    2d18:	6d5f6d74 	ldclvs	13, cr6, [pc, #-464]
    2d1c:	5f006e6f 	svcpl	0x00006e6f
    2d20:	6964735f 	stmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    2d24:	696e6964 	stmdbvs	lr!, {r2, r5, r6, r8, fp, sp, lr}^
    2d28:	675f0074 	undefined
    2d2c:	616d6d61 	cmnvs	sp, r1, ror #26
    2d30:	6769735f 	undefined
    2d34:	6d61676e 	stclvs	7, cr6, [r1, #-440]!
    2d38:	72665f00 	rsbvc	r5, r6, #0	; 0x0
    2d3c:	696c6565 	stmdbvs	ip!, {r0, r2, r5, r6, r8, sl, sp, lr}^
    2d40:	5f007473 	svcpl	0x00007473
    2d44:	4b434f4c 	blmi	10d6a7c <__Stack_Size+0x10d667c>
    2d48:	4345525f 	movtmi	r5, #21087	; 0x525f
    2d4c:	49535255 	ldmdbmi	r3, {r0, r2, r4, r6, r9, ip, lr}^
    2d50:	545f4556 	ldrbpl	r4, [pc], #1366	; 2d58 <__Stack_Size+0x2958>
    2d54:	656e5f00 	strbvs	r5, [lr, #-3840]!
    2d58:	5f5f0077 	svcpl	0x005f0077
    2d5c:	795f6d74 	ldmdbvc	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^
    2d60:	00796164 	rsbseq	r6, r9, r4, ror #2
    2d64:	62735f5f 	rsbsvs	r5, r3, #380	; 0x17c
    2d68:	5f006675 	svcpl	0x00006675
    2d6c:	73626f69 	cmnvc	r2, #420	; 0x1a4
    2d70:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
    2d74:	00454c49 	subeq	r4, r5, r9, asr #24
    2d78:	73626d5f 	cmnvc	r2, #6080	; 0x17c0
    2d7c:	65746174 	ldrbvs	r6, [r4, #-372]!
    2d80:	5f00745f 	svcpl	0x0000745f
    2d84:	4946735f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    2d88:	5f00454c 	svcpl	0x0000454c
    2d8c:	646e6172 	strbtvs	r6, [lr], #-370
    2d90:	78656e5f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    2d94:	6d5f0074 	ldclvs	0, cr0, [pc, #-464]
    2d98:	6e656c62 	cdpvs	12, 6, cr6, cr5, cr2, {3}
    2d9c:	6174735f 	cmnvs	r4, pc, asr r3
    2da0:	5f006574 	svcpl	0x00006574
    2da4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2da8:	646e695f 	strbtvs	r6, [lr], #-2399
    2dac:	75635f00 	strbvc	r5, [r3, #-3840]!
    2db0:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    2db4:	6f6c5f74 	svcvs	0x006c5f74
    2db8:	656c6163 	strbvs	r6, [ip, #-355]!
    2dbc:	635f5f00 	cmpvs	pc, #0	; 0x0
    2dc0:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
    2dc4:	5f007075 	svcpl	0x00007075
    2dc8:	7778616d 	ldrbvc	r6, [r8, -sp, ror #2]!
    2dcc:	5f007364 	svcpl	0x00007364
    2dd0:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    2dd4:	735f0074 	cmpvc	pc, #116	; 0x74
    2dd8:	00646565 	rsbeq	r6, r4, r5, ror #10
    2ddc:	6f635f5f 	svcvs	0x00635f5f
    2de0:	00746e75 	rsbseq	r6, r4, r5, ror lr
    2de4:	61765f5f 	cmnvs	r6, pc, asr pc
    2de8:	0065756c 	rsbeq	r7, r5, ip, ror #10
    2dec:	6565735f 	strbvs	r7, [r5, #-863]!
    2df0:	665f006b 	ldrbvs	r0, [pc], -fp, rrx
    2df4:	5f736f70 	svcpl	0x00736f70
    2df8:	655f0074 	ldrbvs	r0, [pc, #-116]	; 2d8c <__Stack_Size+0x298c>
    2dfc:	6f6e7272 	svcvs	0x006e7272
    2e00:	745f5f00 	ldrbvc	r5, [pc], #3840	; 2e08 <__Stack_Size+0x2a08>
    2e04:	696d5f6d 	stmdbvs	sp!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    2e08:	735f006e 	cmpvc	pc, #110	; 0x6e
    2e0c:	6f747274 	svcvs	0x00747274
    2e10:	616c5f6b 	cmnvs	ip, fp, ror #30
    2e14:	5f007473 	svcpl	0x00007473
    2e18:	79746e66 	ldmdbvc	r4!, {r1, r2, r5, r6, r9, sl, fp, sp, lr}^
    2e1c:	00736570 	rsbseq	r6, r3, r0, ror r5
    2e20:	6464615f 	strbtvs	r6, [r4], #-351
    2e24:	555f5f00 	ldrbpl	r5, [pc, #-3840]	; 1f2c <__Stack_Size+0x1b2c>
    2e28:	676e6f4c 	strbvs	r6, [lr, -ip, asr #30]!
    2e2c:	65675f00 	strbvs	r5, [r7, #-3840]!
    2e30:	74616474 	strbtvc	r6, [r1], #-1140
    2e34:	72655f65 	rsbvc	r5, r5, #404	; 0x194
    2e38:	675f0072 	undefined
    2e3c:	61626f6c 	cmnvs	r2, ip, ror #30
    2e40:	6d695f6c 	stclvs	15, cr5, [r9, #-432]!
    2e44:	65727570 	ldrbvs	r7, [r2, #-1392]!
    2e48:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
    2e4c:	75635f00 	strbvc	r5, [r3, #-3840]!
    2e50:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    2e54:	61635f74 	smcvs	13812
    2e58:	6f676574 	svcvs	0x00676574
    2e5c:	63007972 	movwvs	r7, #2418	; 0x972
    2e60:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2e64:	756e755f 	strbvc	r7, [lr, #-1375]!
    2e68:	5f646573 	svcpl	0x00646573
    2e6c:	646e6172 	strbtvs	r6, [lr], #-370
    2e70:	64775f00 	ldrbtvs	r5, [r7], #-3840
    2e74:	5f5f0073 	svcpl	0x005f0073
    2e78:	775f6d74 	undefined
    2e7c:	00796164 	rsbseq	r6, r9, r4, ror #2
    2e80:	756c675f 	strbvc	r6, [ip, #-1887]!
    2e84:	6e5f0065 	cdpvs	0, 5, cr0, cr15, cr5, {3}
    2e88:	6c6c616d 	stfvse	f6, [ip], #-436
    2e8c:	5f00636f 	svcpl	0x0000636f
    2e90:	6134366c 	teqvs	r4, ip, ror #12
    2e94:	6675625f 	undefined
    2e98:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    2e9c:	75665f67 	strbvc	r5, [r6, #-3943]!
    2ea0:	5f00636e 	svcpl	0x0000636e
    2ea4:	6675626e 	ldrbtvs	r6, [r5], -lr, ror #4
    2ea8:	6e755f00 	cdpvs	15, 7, cr5, cr5, cr0, {0}
    2eac:	64657375 	strbtvs	r7, [r5], #-885
    2eb0:	745f5f00 	ldrbvc	r5, [pc], #3840	; 2eb8 <__Stack_Size+0x2ab8>
    2eb4:	73695f6d 	cmnvc	r9, #436	; 0x1b4
    2eb8:	00747364 	rsbseq	r7, r4, r4, ror #6
    2ebc:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
    2ec0:	69746c61 	ldmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^
    2ec4:	625f656d 	subsvs	r6, pc, #457179136	; 0x1b400000
    2ec8:	5f006675 	svcpl	0x00006675
    2ecc:	736f6c63 	cmnvc	pc, #25344	; 0x6300
    2ed0:	725f0065 	subsvc	r0, pc, #101	; 0x65
    2ed4:	5f003834 	svcpl	0x00003834
    2ed8:	6f74626d 	svcvs	0x0074626d
    2edc:	735f6377 	cmpvc	pc, #-603979775	; 0xdc000001
    2ee0:	65746174 	ldrbvs	r6, [r4, #-372]!
    2ee4:	35705f00 	ldrbcc	r5, [r0, #-3840]!
    2ee8:	5f5f0073 	svcpl	0x005f0073
    2eec:	6d5f6d74 	ldclvs	13, cr6, [pc, #-464]
    2ef0:	00796164 	rsbseq	r6, r9, r4, ror #2
    2ef4:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    2ef8:	645f6572 	ldrbvs	r6, [pc], #1394	; 2f00 <__Stack_Size+0x2b00>
    2efc:	00617461 	rsbeq	r7, r1, r1, ror #8
    2f00:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2f04:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2f08:	2f2e2e2f 	svccs	0x002e2e2f
    2f0c:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    2f10:	342d6363 	strtcc	r6, [sp], #-867
    2f14:	302e332e 	eorcc	r3, lr, lr, lsr #6
    2f18:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    2f1c:	2f62696c 	svccs	0x0062696c
    2f20:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    2f24:	6565722f 	strbvs	r7, [r5, #-559]!
    2f28:	692f746e 	stmdbvs	pc!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    2f2c:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    2f30:	00632e65 	rsbeq	r2, r3, r5, ror #28
    2f34:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    2f38:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    2f3c:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    2f40:	646c6975 	strbtvs	r6, [ip], #-2421
    2f44:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    2f48:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    2f4c:	615c646c 	cmpvs	ip, ip, ror #8
    2f50:	652d6d72 	strvs	r6, [sp, #-3442]!
    2f54:	5c696261 	sfmpl	f6, 2, [r9], #-388
    2f58:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    2f5c:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    2f60:	5c636269 	sfmpl	f6, 2, [r3], #-420
    2f64:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    2f68:	5f5f0074 	svcpl	0x005f0074
    2f6c:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    2f70:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    2f74:	735f7961 	cmpvc	pc, #1589248	; 0x184000
    2f78:	74726174 	ldrbtvc	r6, [r2], #-372
    2f7c:	7a697300 	bvc	1a5fb84 <__Stack_Size+0x1a5f784>
    2f80:	00745f65 	rsbseq	r5, r4, r5, ror #30
    2f84:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    2f88:	615f696e 	cmpvs	pc, lr, ror #18
    2f8c:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    2f90:	646e655f 	strbtvs	r6, [lr], #-1375
    2f94:	705f5f00 	subsvc	r5, pc, r0, lsl #30
    2f98:	6e696572 	mcrvs	5, 3, r6, cr9, cr2, {3}
    2f9c:	615f7469 	cmpvs	pc, r9, ror #8
    2fa0:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    2fa4:	646e655f 	strbtvs	r6, [lr], #-1375
    2fa8:	2f2e2e00 	svccs	0x002e2e00
    2fac:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2fb0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2fb4:	2f2e2e2f 	svccs	0x002e2e2f
    2fb8:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2fbc:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    2fc0:	656e2f30 	strbvs	r2, [lr, #-3888]!
    2fc4:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    2fc8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2fcc:	696d2f63 	stmdbvs	sp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    2fd0:	692f6373 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}
    2fd4:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    2fd8:	5f5f0063 	svcpl	0x005f0063
    2fdc:	74696e69 	strbtvc	r6, [r9], #-3689
    2fe0:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    2fe4:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 268b <__Stack_Size+0x228b>
    2fe8:	5f00646e 	svcpl	0x0000646e
    2fec:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2ff0:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
    2ff4:	615f7469 	cmpvs	pc, r9, ror #8
    2ff8:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    2ffc:	5c3a6300 	ldcpl	3, cr6, [sl]
    3000:	616e6977 	smcvs	59031
    3004:	5c736d72 	ldclpl	13, cr6, [r3], #-456
    3008:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    300c:	63675c64 	cmnvs	r7, #25600	; 0x6400
    3010:	75622d63 	strbvc	r2, [r2, #-3427]!
    3014:	5c646c69 	stclpl	12, cr6, [r4], #-420
    3018:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!
    301c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    3020:	77656e5c 	undefined
    3024:	5c62696c 	stclpl	9, cr6, [r2], #-432
    3028:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    302c:	73696d5c 	cmnvc	r9, #5888	; 0x1700
    3030:	5f5f0063 	svcpl	0x005f0063
    3034:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    3038:	6e69665f 	mcrvs	6, 3, r6, cr9, cr15, {2}
    303c:	72615f69 	rsbvc	r5, r1, #420	; 0x1a4
    3040:	00796172 	rsbseq	r6, r9, r2, ror r1
    3044:	72705f5f 	rsbsvc	r5, r0, #380	; 0x17c
    3048:	696e6965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, sp, lr}^
    304c:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    3050:	5f796172 	svcpl	0x00796172
    3054:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
    3058:	5f5f0074 	svcpl	0x005f0074
    305c:	74696e69 	strbtvc	r6, [r9], #-3689
    3060:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    3064:	735f7961 	cmpvc	pc, #1589248	; 0x184000
    3068:	74726174 	ldrbtvc	r6, [r2], #-372
    306c:	696c6100 	stmdbvs	ip!, {r8, sp, lr}^
    3070:	64656e67 	strbtvs	r6, [r5], #-3687
    3074:	6464615f 	strbtvs	r6, [r4], #-351
    3078:	3a630072 	bcc	18c3248 <__Stack_Size+0x18c2e48>
    307c:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    3080:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    3084:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    3088:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    308c:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    3090:	646c6975 	strbtvs	r6, [ip], #-2421
    3094:	6d72615c 	ldfvse	f6, [r2, #-368]!
    3098:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    309c:	656e5c69 	strbvs	r5, [lr, #-3177]!
    30a0:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    30a4:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    30a8:	74735c63 	ldrbtvc	r5, [r3], #-3171
    30ac:	676e6972 	undefined
    30b0:	2f2e2e00 	svccs	0x002e2e00
    30b4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    30b8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    30bc:	2f2e2e2f 	svccs	0x002e2e2f
    30c0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    30c4:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    30c8:	656e2f30 	strbvs	r2, [lr, #-3888]!
    30cc:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    30d0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    30d4:	74732f63 	ldrbtvc	r2, [r3], #-3939
    30d8:	676e6972 	undefined
    30dc:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!
    30e0:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
    30e4:	656d0063 	strbvs	r0, [sp, #-99]!
    30e8:	7465736d 	strbtvc	r7, [r5], #-877
    30ec:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
    30f0:	00726566 	rsbseq	r6, r2, r6, ror #10
    30f4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    30f8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    30fc:	2f2e2e2f 	svccs	0x002e2e2f
    3100:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    3104:	342d6363 	strtcc	r6, [sp], #-867
    3108:	302e332e 	eorcc	r3, lr, lr, lsr #6
    310c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    3110:	2f62696c 	svccs	0x0062696c
    3114:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    3118:	6474732f 	ldrbtvs	r7, [r4], #-815
    311c:	2f62696c 	svccs	0x0062696c
    3120:	74615f5f 	strbtvc	r5, [r1], #-3935
    3124:	74697865 	strbtvc	r7, [r9], #-2149
    3128:	7400632e 	strvc	r6, [r0], #-814
    312c:	00657079 	rsbeq	r7, r5, r9, ror r0
    3130:	65725f5f 	ldrbvs	r5, [r2, #-3935]!
    3134:	74736967 	ldrbtvc	r6, [r3], #-2407
    3138:	655f7265 	ldrbvs	r7, [pc, #-613]	; 2edb <__Stack_Size+0x2adb>
    313c:	70746978 	rsbsvc	r6, r4, r8, ror r9
    3140:	00636f72 	rsbeq	r6, r3, r2, ror pc
    3144:	61635f5f 	cmnvs	r3, pc, asr pc
    3148:	655f6c6c 	ldrbvs	r6, [pc, #-3180]	; 24e4 <__Stack_Size+0x20e4>
    314c:	70746978 	rsbsvc	r6, r4, r8, ror r9
    3150:	73636f72 	cmnvc	r3, #456	; 0x1c8
    3154:	2f2e2e00 	svccs	0x002e2e00
    3158:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    315c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3160:	2f2e2e2f 	svccs	0x002e2e2f
    3164:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    3168:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    316c:	656e2f30 	strbvs	r2, [lr, #-3888]!
    3170:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    3174:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    3178:	74732f63 	ldrbtvc	r2, [r3], #-3939
    317c:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    3180:	635f5f2f 	cmpvs	pc, #188	; 0xbc
    3184:	5f6c6c61 	svcpl	0x006c6c61
    3188:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    318c:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    3190:	73616c00 	cmnvc	r1, #0	; 0x0
    3194:	72007074 	andvc	r7, r0, #116	; 0x74
    3198:	61747365 	cmnvs	r4, r5, ror #6
    319c:	Address 0x0000319c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000016 	andeq	r0, r0, r6, lsl r0
       8:	165d0001 	ldrbne	r0, [sp], -r1
       c:	3c000000 	stccc	0, cr0, [r0], {0}
      10:	02000000 	andeq	r0, r0, #0	; 0x0
      14:	00087d00 	andeq	r7, r8, r0, lsl #26
      18:	00000000 	andeq	r0, r0, r0
      1c:	3c000000 	stccc	0, cr0, [r0], {0}
      20:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
      24:	01000000 	tsteq	r0, r0
      28:	003e5d00 	eorseq	r5, lr, r0, lsl #26
      2c:	00e00000 	rsceq	r0, r0, r0
      30:	00020000 	andeq	r0, r2, r0
      34:	0000107d 	andeq	r1, r0, sp, ror r0
      38:	00000000 	andeq	r0, r0, r0
      3c:	01040000 	tsteq	r4, r0
      40:	01060000 	.word	0x01060000
      44:	00010000 	.word	0x00010000
      48:	0001065d 	.word	0x0001065d
      4c:	00010800 	.word	0x00010800
      50:	7d000200 	.word	0x7d000200
      54:	00010804 	.word	0x00010804
      58:	00011000 	.word	0x00011000
      5c:	7d000200 	.word	0x7d000200
      60:	00000008 	.word	0x00000008
      64:	00000000 	.word	0x00000000
      68:	00011000 	.word	0x00011000
      6c:	00011200 	.word	0x00011200
      70:	5d000100 	.word	0x5d000100
      74:	00000112 	.word	0x00000112
      78:	00000114 	.word	0x00000114
      7c:	047d0002 	.word	0x047d0002
      80:	00000114 	.word	0x00000114
      84:	0000011c 	.word	0x0000011c
      88:	087d0002 	.word	0x087d0002
	...
      94:	0000011c 	.word	0x0000011c
      98:	0000011e 	.word	0x0000011e
      9c:	1e5d0001 	.word	0x1e5d0001
      a0:	20000001 	.word	0x20000001
      a4:	02000001 	.word	0x02000001
      a8:	20047d00 	.word	0x20047d00
      ac:	28000001 	.word	0x28000001
      b0:	02000001 	.word	0x02000001
      b4:	00087d00 	.word	0x00087d00
      b8:	00000000 	.word	0x00000000
      bc:	28000000 	.word	0x28000000
      c0:	2a000001 	.word	0x2a000001
      c4:	01000001 	.word	0x01000001
      c8:	012a5d00 	.word	0x012a5d00
      cc:	012c0000 	.word	0x012c0000
      d0:	00020000 	.word	0x00020000
      d4:	012c047d 	.word	0x012c047d
      d8:	01340000 	.word	0x01340000
      dc:	00020000 	.word	0x00020000
      e0:	0000087d 	.word	0x0000087d
      e4:	00000000 	.word	0x00000000
      e8:	00300000 	.word	0x00300000
      ec:	00320000 	.word	0x00320000
      f0:	00010000 	.word	0x00010000
      f4:	0000325d 	.word	0x0000325d
      f8:	00003600 	.word	0x00003600
      fc:	7d000200 	.word	0x7d000200
     100:	00003604 	.word	0x00003604
     104:	00004400 	.word	0x00004400
     108:	7d000200 	.word	0x7d000200
     10c:	00000008 	.word	0x00000008
     110:	00000000 	.word	0x00000000
     114:	00004400 	.word	0x00004400
     118:	00004600 	.word	0x00004600
     11c:	5d000100 	.word	0x5d000100
     120:	00000046 	.word	0x00000046
     124:	00000048 	.word	0x00000048
     128:	107d0002 	.word	0x107d0002
     12c:	00000048 	.word	0x00000048
     130:	000000cc 	.word	0x000000cc
     134:	187d0002 	.word	0x187d0002
	...
     140:	000000cc 	.word	0x000000cc
     144:	000000ce 	.word	0x000000ce
     148:	ce5d0001 	.word	0xce5d0001
     14c:	d4000000 	.word	0xd4000000
     150:	02000000 	.word	0x02000000
     154:	d4107d00 	.word	0xd4107d00
     158:	1e000000 	.word	0x1e000000
     15c:	02000001 	.word	0x02000001
     160:	00187d00 	.word	0x00187d00
     164:	00000000 	.word	0x00000000
     168:	20000000 	.word	0x20000000
     16c:	22000001 	.word	0x22000001
     170:	01000001 	.word	0x01000001
     174:	01225d00 	.word	0x01225d00
     178:	01240000 	.word	0x01240000
     17c:	00020000 	.word	0x00020000
     180:	0124047d 	.word	0x0124047d
     184:	01a40000 	.word	0x01a40000
     188:	00020000 	.word	0x00020000
     18c:	0000087d 	.word	0x0000087d
	...
     198:	00020000 	.word	0x00020000
     19c:	00010000 	.word	0x00010000
     1a0:	0000025d 	.word	0x0000025d
     1a4:	00003800 	.word	0x00003800
     1a8:	7d000200 	.word	0x7d000200
     1ac:	00000008 	.word	0x00000008
     1b0:	00000000 	.word	0x00000000
     1b4:	00003800 	.word	0x00003800
     1b8:	00003a00 	.word	0x00003a00
     1bc:	5d000100 	.word	0x5d000100
     1c0:	0000003a 	.word	0x0000003a
     1c4:	00000064 	.word	0x00000064
     1c8:	087d0002 	.word	0x087d0002
	...
     1d4:	00000038 	.word	0x00000038
     1d8:	0000003e 	.word	0x0000003e
     1dc:	3e500001 	.word	0x3e500001
     1e0:	64000000 	.word	0x64000000
     1e4:	01000000 	.word	0x01000000
     1e8:	00005400 	.word	0x00005400
     1ec:	00000000 	.word	0x00000000
     1f0:	00640000 	.word	0x00640000
     1f4:	00660000 	.word	0x00660000
     1f8:	00010000 	.word	0x00010000
     1fc:	0000665d 	.word	0x0000665d
     200:	00007000 	.word	0x00007000
     204:	7d000200 	.word	0x7d000200
     208:	00007004 	.word	0x00007004
     20c:	00007a00 	.word	0x00007a00
     210:	7d000200 	.word	0x7d000200
     214:	00000008 	.word	0x00000008
     218:	00000000 	.word	0x00000000
     21c:	00006400 	.word	0x00006400
     220:	00006e00 	.word	0x00006e00
     224:	50000100 	.word	0x50000100
	...
     230:	0000007c 	.word	0x0000007c
     234:	0000007e 	.word	0x0000007e
     238:	7e5d0001 	.word	0x7e5d0001
     23c:	82000000 	.word	0x82000000
     240:	02000000 	.word	0x02000000
     244:	82047d00 	.word	0x82047d00
     248:	9c000000 	.word	0x9c000000
     24c:	02000000 	.word	0x02000000
     250:	00087d00 	.word	0x00087d00
     254:	00000000 	.word	0x00000000
     258:	7c000000 	.word	0x7c000000
     25c:	80000000 	.word	0x80000000
     260:	01000000 	.word	0x01000000
     264:	00805000 	.word	0x00805000
     268:	00880000 	.word	0x00880000
     26c:	00010000 	.word	0x00010000
     270:	00000051 	.word	0x00000051
     274:	00000000 	.word	0x00000000
     278:	00009c00 	.word	0x00009c00
     27c:	00009e00 	.word	0x00009e00
     280:	5d000100 	.word	0x5d000100
     284:	0000009e 	.word	0x0000009e
     288:	000000b4 	.word	0x000000b4
     28c:	107d0002 	.word	0x107d0002
	...
     298:	0000009c 	.word	0x0000009c
     29c:	000000a6 	.word	0x000000a6
     2a0:	a6500001 	.word	0xa6500001
     2a4:	b4000000 	.word	0xb4000000
     2a8:	01000000 	.word	0x01000000
     2ac:	00005600 	.word	0x00005600
     2b0:	00000000 	.word	0x00000000
     2b4:	009c0000 	.word	0x009c0000
     2b8:	00a60000 	.word	0x00a60000
     2bc:	00010000 	.word	0x00010000
     2c0:	0000a651 	.word	0x0000a651
     2c4:	0000b400 	.word	0x0000b400
     2c8:	55000100 	.word	0x55000100
	...
     2d4:	000000b4 	.word	0x000000b4
     2d8:	000000b6 	.word	0x000000b6
     2dc:	b65d0001 	.word	0xb65d0001
     2e0:	ba000000 	.word	0xba000000
     2e4:	02000000 	.word	0x02000000
     2e8:	ba0c7d00 	.word	0xba0c7d00
     2ec:	ce000000 	.word	0xce000000
     2f0:	02000000 	.word	0x02000000
     2f4:	00107d00 	.word	0x00107d00
     2f8:	00000000 	.word	0x00000000
     2fc:	b4000000 	.word	0xb4000000
     300:	be000000 	.word	0xbe000000
     304:	01000000 	.word	0x01000000
     308:	00be5000 	.word	0x00be5000
     30c:	00ce0000 	.word	0x00ce0000
     310:	00010000 	.word	0x00010000
     314:	00000055 	.word	0x00000055
     318:	00000000 	.word	0x00000000
     31c:	0000d000 	.word	0x0000d000
     320:	0000d200 	.word	0x0000d200
     324:	5d000100 	.word	0x5d000100
     328:	000000d2 	.word	0x000000d2
     32c:	000000d4 	.word	0x000000d4
     330:	107d0002 	.word	0x107d0002
     334:	000000d4 	.word	0x000000d4
     338:	0000015c 	.word	0x0000015c
     33c:	207d0002 	.word	0x207d0002
	...
     348:	000000d0 	.word	0x000000d0
     34c:	000000d8 	.word	0x000000d8
     350:	d8500001 	.word	0xd8500001
     354:	5c000000 	.word	0x5c000000
     358:	01000001 	.word	0x01000001
     35c:	00005500 	.word	0x00005500
     360:	00000000 	.word	0x00000000
     364:	00d00000 	.word	0x00d00000
     368:	00de0000 	.word	0x00de0000
     36c:	00010000 	.word	0x00010000
     370:	0000de51 	.word	0x0000de51
     374:	00015c00 	.word	0x00015c00
     378:	54000100 	.word	0x54000100
	...
     388:	00000002 	.word	0x00000002
     38c:	025d0001 	.word	0x025d0001
     390:	04000000 	.word	0x04000000
     394:	02000000 	.word	0x02000000
     398:	040c7d00 	.word	0x040c7d00
     39c:	60000000 	.word	0x60000000
     3a0:	02000000 	.word	0x02000000
     3a4:	00207d00 	.word	0x00207d00
	...
     3b0:	08000000 	.word	0x08000000
     3b4:	01000000 	.word	0x01000000
     3b8:	00085000 	.word	0x00085000
     3bc:	00100000 	.word	0x00100000
     3c0:	00010000 	.word	0x00010000
     3c4:	00000054 	.word	0x00000054
     3c8:	00000000 	.word	0x00000000
     3cc:	00006000 	.word	0x00006000
     3d0:	00006200 	.word	0x00006200
     3d4:	5d000100 	.word	0x5d000100
     3d8:	00000062 	.word	0x00000062
     3dc:	00000064 	.word	0x00000064
     3e0:	047d0002 	.word	0x047d0002
     3e4:	00000064 	.word	0x00000064
     3e8:	0000006c 	.word	0x0000006c
     3ec:	087d0002 	.word	0x087d0002
	...
     3f8:	00000060 	.word	0x00000060
     3fc:	00000068 	.word	0x00000068
     400:	00500001 	.word	0x00500001
     404:	00000000 	.word	0x00000000
     408:	6c000000 	.word	0x6c000000
     40c:	6e000000 	.word	0x6e000000
     410:	01000000 	.word	0x01000000
     414:	006e5d00 	.word	0x006e5d00
     418:	00720000 	.word	0x00720000
     41c:	00020000 	.word	0x00020000
     420:	00720c7d 	.word	0x00720c7d
     424:	00a40000 	.word	0x00a40000
     428:	00020000 	.word	0x00020000
     42c:	0000107d 	.word	0x0000107d
     430:	00000000 	.word	0x00000000
     434:	00a40000 	.word	0x00a40000
     438:	00a60000 	.word	0x00a60000
     43c:	00010000 	.word	0x00010000
     440:	0000a65d 	.word	0x0000a65d
     444:	0000e800 	.word	0x0000e800
     448:	7d000200 	.word	0x7d000200
     44c:	00000008 	.word	0x00000008
     450:	00000000 	.word	0x00000000
     454:	0000a400 	.word	0x0000a400
     458:	0000ac00 	.word	0x0000ac00
     45c:	50000100 	.word	0x50000100
     460:	000000ac 	.word	0x000000ac
     464:	000000e8 	.word	0x000000e8
     468:	00540001 	.word	0x00540001
     46c:	00000000 	.word	0x00000000
     470:	e8000000 	.word	0xe8000000
     474:	ea000000 	.word	0xea000000
     478:	01000000 	.word	0x01000000
     47c:	00ea5d00 	.word	0x00ea5d00
     480:	01040000 	.word	0x01040000
     484:	00020000 	.word	0x00020000
     488:	01040c7d 	.word	0x01040c7d
     48c:	015c0000 	.word	0x015c0000
     490:	00020000 	.word	0x00020000
     494:	0000107d 	.word	0x0000107d
     498:	00000000 	.word	0x00000000
     49c:	00e80000 	.word	0x00e80000
     4a0:	010e0000 	.word	0x010e0000
     4a4:	00010000 	.word	0x00010000
     4a8:	00000050 	.word	0x00000050
     4ac:	00000000 	.word	0x00000000
     4b0:	0000e800 	.word	0x0000e800
     4b4:	00010c00 	.word	0x00010c00
     4b8:	51000100 	.word	0x51000100
	...
     4c4:	0000010c 	.word	0x0000010c
     4c8:	00000144 	.word	0x00000144
     4cc:	00510001 	.word	0x00510001
     4d0:	00000000 	.word	0x00000000
     4d4:	0e000000 	.word	0x0e000000
     4d8:	3e000001 	.word	0x3e000001
     4dc:	01000001 	.word	0x01000001
     4e0:	00005000 	.word	0x00005000
     4e4:	00000000 	.word	0x00000000
     4e8:	015c0000 	.word	0x015c0000
     4ec:	015e0000 	.word	0x015e0000
     4f0:	00010000 	.word	0x00010000
     4f4:	00015e5d 	.word	0x00015e5d
     4f8:	00018600 	.word	0x00018600
     4fc:	7d000200 	.word	0x7d000200
     500:	0001860c 	.word	0x0001860c
     504:	0001e800 	.word	0x0001e800
     508:	7d000200 	.word	0x7d000200
     50c:	00000010 	.word	0x00000010
     510:	00000000 	.word	0x00000000
     514:	00015c00 	.word	0x00015c00
     518:	00019800 	.word	0x00019800
     51c:	50000100 	.word	0x50000100
     520:	000001a6 	.word	0x000001a6
     524:	000001aa 	.word	0x000001aa
     528:	00500001 	.word	0x00500001
     52c:	00000000 	.word	0x00000000
     530:	5c000000 	.word	0x5c000000
     534:	94000001 	.word	0x94000001
     538:	01000001 	.word	0x01000001
     53c:	00005100 	.word	0x00005100
     540:	00000000 	.word	0x00000000
     544:	015c0000 	.word	0x015c0000
     548:	017c0000 	.word	0x017c0000
     54c:	00010000 	.word	0x00010000
     550:	00000052 	.word	0x00000052
     554:	00000000 	.word	0x00000000
     558:	00019600 	.word	0x00019600
     55c:	0001b600 	.word	0x0001b600
     560:	52000100 	.word	0x52000100
     564:	000001cc 	.word	0x000001cc
     568:	000001d4 	.word	0x000001d4
     56c:	d6530001 	.word	0xd6530001
     570:	e8000001 	.word	0xe8000001
     574:	01000001 	.word	0x01000001
     578:	00005300 	.word	0x00005300
     57c:	00000000 	.word	0x00000000
     580:	01940000 	.word	0x01940000
     584:	01c60000 	.word	0x01c60000
     588:	00010000 	.word	0x00010000
     58c:	00000051 	.word	0x00000051
     590:	00000000 	.word	0x00000000
     594:	00000400 	.word	0x00000400
     598:	00000600 	.word	0x00000600
     59c:	5d000100 	.word	0x5d000100
     5a0:	00000006 	.word	0x00000006
     5a4:	00000034 	.word	0x00000034
     5a8:	087d0002 	.word	0x087d0002
	...
     5b4:	00000004 	.word	0x00000004
     5b8:	0000001a 	.word	0x0000001a
     5bc:	00500001 	.word	0x00500001
     5c0:	00000000 	.word	0x00000000
     5c4:	34000000 	.word	0x34000000
     5c8:	36000000 	.word	0x36000000
     5cc:	01000000 	.word	0x01000000
     5d0:	00365d00 	.word	0x00365d00
     5d4:	00540000 	.word	0x00540000
     5d8:	00020000 	.word	0x00020000
     5dc:	00540c7d 	.word	0x00540c7d
     5e0:	006c0000 	.word	0x006c0000
     5e4:	00020000 	.word	0x00020000
     5e8:	0000107d 	.word	0x0000107d
     5ec:	00000000 	.word	0x00000000
     5f0:	00340000 	.word	0x00340000
     5f4:	00420000 	.word	0x00420000
     5f8:	00010000 	.word	0x00010000
     5fc:	00004250 	.word	0x00004250
     600:	00006c00 	.word	0x00006c00
     604:	55000100 	.word	0x55000100
	...
     610:	0000006c 	.word	0x0000006c
     614:	0000006e 	.word	0x0000006e
     618:	6e5d0001 	.word	0x6e5d0001
     61c:	a0000000 	.word	0xa0000000
     620:	02000000 	.word	0x02000000
     624:	00087d00 	.word	0x00087d00
     628:	00000000 	.word	0x00000000
     62c:	6c000000 	.word	0x6c000000
     630:	7a000000 	.word	0x7a000000
     634:	01000000 	.word	0x01000000
     638:	007a5000 	.word	0x007a5000
     63c:	00840000 	.word	0x00840000
     640:	00010000 	.word	0x00010000
     644:	00008454 	.word	0x00008454
     648:	00008e00 	.word	0x00008e00
     64c:	52000100 	.word	0x52000100
	...
     658:	000000a0 	.word	0x000000a0
     65c:	000000a2 	.word	0x000000a2
     660:	a25d0001 	.word	0xa25d0001
     664:	d0000000 	.word	0xd0000000
     668:	02000000 	.word	0x02000000
     66c:	00087d00 	.word	0x00087d00
     670:	00000000 	.word	0x00000000
     674:	a0000000 	.word	0xa0000000
     678:	ae000000 	.word	0xae000000
     67c:	01000000 	.word	0x01000000
     680:	00ae5000 	.word	0x00ae5000
     684:	00d00000 	.word	0x00d00000
     688:	00010000 	.word	0x00010000
     68c:	00000054 	.word	0x00000054
     690:	00000000 	.word	0x00000000
     694:	0000b600 	.word	0x0000b600
     698:	0000c000 	.word	0x0000c000
     69c:	52000100 	.word	0x52000100
	...
     6ac:	0000000e 	.word	0x0000000e
     6b0:	00500001 	.word	0x00500001
     6b4:	00000000 	.word	0x00000000
     6b8:	18000000 	.word	0x18000000
     6bc:	26000000 	.word	0x26000000
     6c0:	01000000 	.word	0x01000000
     6c4:	00005000 	.word	0x00005000
     6c8:	00000000 	.word	0x00000000
     6cc:	00300000 	.word	0x00300000
     6d0:	003e0000 	.word	0x003e0000
     6d4:	00010000 	.word	0x00010000
     6d8:	00000050 	.word	0x00000050
     6dc:	00000000 	.word	0x00000000
     6e0:	0000c400 	.word	0x0000c400
     6e4:	0000d000 	.word	0x0000d000
     6e8:	50000100 	.word	0x50000100
     6ec:	000000d2 	.word	0x000000d2
     6f0:	000000de 	.word	0x000000de
     6f4:	00500001 	.word	0x00500001
     6f8:	00000000 	.word	0x00000000
     6fc:	d0000000 	.word	0xd0000000
     700:	d2000000 	.word	0xd2000000
     704:	01000000 	.word	0x01000000
     708:	00de5000 	.word	0x00de5000
     70c:	00de0000 	.word	0x00de0000
     710:	00010000 	.word	0x00010000
     714:	00000050 	.word	0x00000050
     718:	00000000 	.word	0x00000000
     71c:	0000fc00 	.word	0x0000fc00
     720:	0000fe00 	.word	0x0000fe00
     724:	50000100 	.word	0x50000100
     728:	00000108 	.word	0x00000108
     72c:	0000010a 	.word	0x0000010a
     730:	16500001 	.word	0x16500001
     734:	16000001 	.word	0x16000001
     738:	01000001 	.word	0x01000001
     73c:	00005000 	.word	0x00005000
     740:	00000000 	.word	0x00000000
     744:	011c0000 	.word	0x011c0000
     748:	011e0000 	.word	0x011e0000
     74c:	00010000 	.word	0x00010000
     750:	00011e5d 	.word	0x00011e5d
     754:	00012200 	.word	0x00012200
     758:	7d000200 	.word	0x7d000200
     75c:	00012208 	.word	0x00012208
     760:	0001b000 	.word	0x0001b000
     764:	7d000200 	.word	0x7d000200
     768:	00000010 	.word	0x00000010
     76c:	00000000 	.word	0x00000000
     770:	00011c00 	.word	0x00011c00
     774:	00012c00 	.word	0x00012c00
     778:	50000100 	.word	0x50000100
     77c:	0000012c 	.word	0x0000012c
     780:	000001b0 	.word	0x000001b0
     784:	00510001 	.word	0x00510001
     788:	00000000 	.word	0x00000000
     78c:	2e000000 	.word	0x2e000000
     790:	30000001 	.word	0x30000001
     794:	01000001 	.word	0x01000001
     798:	013a5000 	.word	0x013a5000
     79c:	013c0000 	.word	0x013c0000
     7a0:	00010000 	.word	0x00010000
     7a4:	00014850 	.word	0x00014850
     7a8:	0001a800 	.word	0x0001a800
     7ac:	50000100 	.word	0x50000100
	...
     7b8:	0000014a 	.word	0x0000014a
     7bc:	0000014c 	.word	0x0000014c
     7c0:	7c910002 	.word	0x7c910002
     7c4:	0000014c 	.word	0x0000014c
     7c8:	00000152 	.word	0x00000152
     7cc:	047d0002 	.word	0x047d0002
     7d0:	00000152 	.word	0x00000152
     7d4:	00000158 	.word	0x00000158
     7d8:	7c910002 	.word	0x7c910002
     7dc:	00000158 	.word	0x00000158
     7e0:	0000015e 	.word	0x0000015e
     7e4:	047d0002 	.word	0x047d0002
     7e8:	0000015e 	.word	0x0000015e
     7ec:	00000186 	.word	0x00000186
     7f0:	7c910002 	.word	0x7c910002
     7f4:	0000018e 	.word	0x0000018e
     7f8:	000001b0 	.word	0x000001b0
     7fc:	7c910002 	.word	0x7c910002
	...
     808:	000001b0 	.word	0x000001b0
     80c:	000001b2 	.word	0x000001b2
     810:	b25d0001 	.word	0xb25d0001
     814:	b8000001 	.word	0xb8000001
     818:	02000001 	.word	0x02000001
     81c:	b8147d00 	.word	0xb8147d00
     820:	0c000001 	.word	0x0c000001
     824:	02000002 	.word	0x02000002
     828:	00187d00 	.word	0x00187d00
     82c:	00000000 	.word	0x00000000
     830:	b0000000 	.word	0xb0000000
     834:	c4000001 	.word	0xc4000001
     838:	01000001 	.word	0x01000001
     83c:	01c45000 	.word	0x01c45000
     840:	020c0000 	.word	0x020c0000
     844:	00010000 	.word	0x00010000
     848:	00000055 	.word	0x00000055
     84c:	00000000 	.word	0x00000000
     850:	0001b000 	.word	0x0001b000
     854:	0001cc00 	.word	0x0001cc00
     858:	51000100 	.word	0x51000100
     85c:	000001cc 	.word	0x000001cc
     860:	0000020c 	.word	0x0000020c
     864:	00560001 	.word	0x00560001
     868:	00000000 	.word	0x00000000
     86c:	b0000000 	.word	0xb0000000
     870:	cc000001 	.word	0xcc000001
     874:	01000001 	.word	0x01000001
     878:	01cc5200 	.word	0x01cc5200
     87c:	020c0000 	.word	0x020c0000
     880:	00010000 	.word	0x00010000
     884:	00000057 	.word	0x00000057
     888:	00000000 	.word	0x00000000
     88c:	0001ce00 	.word	0x0001ce00
     890:	0001ea00 	.word	0x0001ea00
     894:	50000100 	.word	0x50000100
     898:	000001f0 	.word	0x000001f0
     89c:	000001fc 	.word	0x000001fc
     8a0:	00500001 	.word	0x00500001
     8a4:	00000000 	.word	0x00000000
     8a8:	0c000000 	.word	0x0c000000
     8ac:	0e000002 	.word	0x0e000002
     8b0:	01000002 	.word	0x01000002
     8b4:	020e5d00 	.word	0x020e5d00
     8b8:	02120000 	.word	0x02120000
     8bc:	00020000 	.word	0x00020000
     8c0:	02120c7d 	.word	0x02120c7d
     8c4:	02a80000 	.word	0x02a80000
     8c8:	00020000 	.word	0x00020000
     8cc:	0000107d 	.word	0x0000107d
     8d0:	00000000 	.word	0x00000000
     8d4:	020c0000 	.word	0x020c0000
     8d8:	02160000 	.word	0x02160000
     8dc:	00010000 	.word	0x00010000
     8e0:	00021650 	.word	0x00021650
     8e4:	0002a800 	.word	0x0002a800
     8e8:	55000100 	.word	0x55000100
	...
     8f4:	0000021c 	.word	0x0000021c
     8f8:	00000226 	.word	0x00000226
     8fc:	46500001 	.word	0x46500001
     900:	72000002 	.word	0x72000002
     904:	01000002 	.word	0x01000002
     908:	02785000 	.word	0x02785000
     90c:	02980000 	.word	0x02980000
     910:	00010000 	.word	0x00010000
     914:	00000050 	.word	0x00000050
     918:	00000000 	.word	0x00000000
     91c:	0002a800 	.word	0x0002a800
     920:	0002aa00 	.word	0x0002aa00
     924:	5d000100 	.word	0x5d000100
     928:	000002aa 	.word	0x000002aa
     92c:	00000368 	.word	0x00000368
     930:	087d0002 	.word	0x087d0002
	...
     93c:	000002a8 	.word	0x000002a8
     940:	000002ae 	.word	0x000002ae
     944:	ae500001 	.word	0xae500001
     948:	68000002 	.word	0x68000002
     94c:	01000003 	.word	0x01000003
     950:	00005400 	.word	0x00005400
     954:	00000000 	.word	0x00000000
     958:	02ca0000 	.word	0x02ca0000
     95c:	02de0000 	.word	0x02de0000
     960:	00010000 	.word	0x00010000
     964:	0002de51 	.word	0x0002de51
     968:	00030200 	.word	0x00030200
     96c:	51000100 	.word	0x51000100
     970:	00000302 	.word	0x00000302
     974:	00000326 	.word	0x00000326
     978:	26510001 	.word	0x26510001
     97c:	46000003 	.word	0x46000003
     980:	01000003 	.word	0x01000003
     984:	03465100 	.word	0x03465100
     988:	034c0000 	.word	0x034c0000
     98c:	00010000 	.word	0x00010000
     990:	00000051 	.word	0x00000051
     994:	00000000 	.word	0x00000000
     998:	0002e400 	.word	0x0002e400
     99c:	00030200 	.word	0x00030200
     9a0:	52000100 	.word	0x52000100
     9a4:	00000302 	.word	0x00000302
     9a8:	00000308 	.word	0x00000308
     9ac:	00520001 	.word	0x00520001
     9b0:	00000000 	.word	0x00000000
     9b4:	08000000 	.word	0x08000000
     9b8:	26000003 	.word	0x26000003
     9bc:	01000003 	.word	0x01000003
     9c0:	03265200 	.word	0x03265200
     9c4:	03280000 	.word	0x03280000
     9c8:	00010000 	.word	0x00010000
     9cc:	00000052 	.word	0x00000052
     9d0:	00000000 	.word	0x00000000
     9d4:	00032800 	.word	0x00032800
     9d8:	00034600 	.word	0x00034600
     9dc:	52000100 	.word	0x52000100
     9e0:	00000346 	.word	0x00000346
     9e4:	00000352 	.word	0x00000352
     9e8:	00520001 	.word	0x00520001
     9ec:	00000000 	.word	0x00000000
     9f0:	b4000000 	.word	0xb4000000
     9f4:	d8000002 	.word	0xd8000002
     9f8:	01000002 	.word	0x01000002
     9fc:	02de5000 	.word	0x02de5000
     a00:	02fc0000 	.word	0x02fc0000
     a04:	00010000 	.word	0x00010000
     a08:	00030250 	.word	0x00030250
     a0c:	00032000 	.word	0x00032000
     a10:	50000100 	.word	0x50000100
     a14:	00000326 	.word	0x00000326
     a18:	00000340 	.word	0x00000340
     a1c:	46500001 	.word	0x46500001
     a20:	58000003 	.word	0x58000003
     a24:	01000003 	.word	0x01000003
     a28:	00005000 	.word	0x00005000
     a2c:	00000000 	.word	0x00000000
     a30:	03680000 	.word	0x03680000
     a34:	036a0000 	.word	0x036a0000
     a38:	00010000 	.word	0x00010000
     a3c:	00036a5d 	.word	0x00036a5d
     a40:	0003ac00 	.word	0x0003ac00
     a44:	7d000200 	.word	0x7d000200
     a48:	00000010 	.word	0x00000010
     a4c:	00000000 	.word	0x00000000
     a50:	00036800 	.word	0x00036800
     a54:	00036e00 	.word	0x00036e00
     a58:	50000100 	.word	0x50000100
     a5c:	0000036e 	.word	0x0000036e
     a60:	000003ac 	.word	0x000003ac
     a64:	00560001 	.word	0x00560001
     a68:	00000000 	.word	0x00000000
     a6c:	68000000 	.word	0x68000000
     a70:	74000003 	.word	0x74000003
     a74:	01000003 	.word	0x01000003
     a78:	03745100 	.word	0x03745100
     a7c:	03ac0000 	.word	0x03ac0000
     a80:	00010000 	.word	0x00010000
     a84:	00000055 	.word	0x00000055
     a88:	00000000 	.word	0x00000000
     a8c:	00037600 	.word	0x00037600
     a90:	00037e00 	.word	0x00037e00
     a94:	50000100 	.word	0x50000100
     a98:	00000396 	.word	0x00000396
     a9c:	000003a2 	.word	0x000003a2
     aa0:	00500001 	.word	0x00500001
     aa4:	00000000 	.word	0x00000000
     aa8:	ac000000 	.word	0xac000000
     aac:	ae000003 	.word	0xae000003
     ab0:	01000003 	.word	0x01000003
     ab4:	03ae5d00 	.word	0x03ae5d00
     ab8:	03e40000 	.word	0x03e40000
     abc:	00020000 	.word	0x00020000
     ac0:	0000107d 	.word	0x0000107d
     ac4:	00000000 	.word	0x00000000
     ac8:	03ac0000 	.word	0x03ac0000
     acc:	03b20000 	.word	0x03b20000
     ad0:	00010000 	.word	0x00010000
     ad4:	0003b250 	.word	0x0003b250
     ad8:	0003e400 	.word	0x0003e400
     adc:	56000100 	.word	0x56000100
	...
     ae8:	000003ac 	.word	0x000003ac
     aec:	000003b8 	.word	0x000003b8
     af0:	b8510001 	.word	0xb8510001
     af4:	e4000003 	.word	0xe4000003
     af8:	01000003 	.word	0x01000003
     afc:	00005500 	.word	0x00005500
     b00:	00000000 	.word	0x00000000
     b04:	03ba0000 	.word	0x03ba0000
     b08:	03c00000 	.word	0x03c00000
     b0c:	00010000 	.word	0x00010000
     b10:	0003d050 	.word	0x0003d050
     b14:	0003dc00 	.word	0x0003dc00
     b18:	50000100 	.word	0x50000100
	...
     b24:	000003e4 	.word	0x000003e4
     b28:	000003e6 	.word	0x000003e6
     b2c:	e65d0001 	.word	0xe65d0001
     b30:	2c000003 	.word	0x2c000003
     b34:	02000004 	.word	0x02000004
     b38:	00107d00 	.word	0x00107d00
     b3c:	00000000 	.word	0x00000000
     b40:	e4000000 	.word	0xe4000000
     b44:	ea000003 	.word	0xea000003
     b48:	01000003 	.word	0x01000003
     b4c:	03ea5000 	.word	0x03ea5000
     b50:	042c0000 	.word	0x042c0000
     b54:	00010000 	.word	0x00010000
     b58:	00000056 	.word	0x00000056
     b5c:	00000000 	.word	0x00000000
     b60:	0003e400 	.word	0x0003e400
     b64:	0003f000 	.word	0x0003f000
     b68:	51000100 	.word	0x51000100
     b6c:	000003f0 	.word	0x000003f0
     b70:	0000042c 	.word	0x0000042c
     b74:	00550001 	.word	0x00550001
     b78:	00000000 	.word	0x00000000
     b7c:	f2000000 	.word	0xf2000000
     b80:	f8000003 	.word	0xf8000003
     b84:	01000003 	.word	0x01000003
     b88:	040a5000 	.word	0x040a5000
     b8c:	04120000 	.word	0x04120000
     b90:	00010000 	.word	0x00010000
     b94:	00041650 	.word	0x00041650
     b98:	00042400 	.word	0x00042400
     b9c:	50000100 	.word	0x50000100
	...
     ba8:	0000042c 	.word	0x0000042c
     bac:	0000042e 	.word	0x0000042e
     bb0:	2e5d0001 	.word	0x2e5d0001
     bb4:	a4000004 	.word	0xa4000004
     bb8:	02000004 	.word	0x02000004
     bbc:	00087d00 	.word	0x00087d00
     bc0:	00000000 	.word	0x00000000
     bc4:	38000000 	.word	0x38000000
     bc8:	42000004 	.word	0x42000004
     bcc:	01000004 	.word	0x01000004
     bd0:	04625000 	.word	0x04625000
     bd4:	04800000 	.word	0x04800000
     bd8:	00010000 	.word	0x00010000
     bdc:	00048650 	.word	0x00048650
     be0:	00049400 	.word	0x00049400
     be4:	50000100 	.word	0x50000100
	...
     bf0:	000004a4 	.word	0x000004a4
     bf4:	000004a6 	.word	0x000004a6
     bf8:	a65d0001 	.word	0xa65d0001
     bfc:	e0000004 	.word	0xe0000004
     c00:	02000004 	.word	0x02000004
     c04:	00087d00 	.word	0x00087d00
     c08:	00000000 	.word	0x00000000
     c0c:	b0000000 	.word	0xb0000000
     c10:	c0000004 	.word	0xc0000004
     c14:	01000004 	.word	0x01000004
     c18:	04ce5000 	.word	0x04ce5000
     c1c:	04da0000 	.word	0x04da0000
     c20:	00010000 	.word	0x00010000
     c24:	00000050 	.word	0x00000050
     c28:	00000000 	.word	0x00000000
     c2c:	0004e000 	.word	0x0004e000
     c30:	0004e200 	.word	0x0004e200
     c34:	5d000100 	.word	0x5d000100
     c38:	000004e2 	.word	0x000004e2
     c3c:	000004e6 	.word	0x000004e6
     c40:	0c7d0002 	.word	0x0c7d0002
     c44:	000004e6 	.word	0x000004e6
     c48:	00000528 	.word	0x00000528
     c4c:	107d0002 	.word	0x107d0002
	...
     c58:	000004e0 	.word	0x000004e0
     c5c:	000004ea 	.word	0x000004ea
     c60:	ea500001 	.word	0xea500001
     c64:	28000004 	.word	0x28000004
     c68:	01000005 	.word	0x01000005
     c6c:	00005500 	.word	0x00005500
     c70:	00000000 	.word	0x00000000
     c74:	04f00000 	.word	0x04f00000
     c78:	04f80000 	.word	0x04f80000
     c7c:	00010000 	.word	0x00010000
     c80:	00051250 	.word	0x00051250
     c84:	00051e00 	.word	0x00051e00
     c88:	50000100 	.word	0x50000100
	...
     c98:	00000002 	.word	0x00000002
     c9c:	025d0001 	.word	0x025d0001
     ca0:	1c000000 	.word	0x1c000000
     ca4:	02000000 	.word	0x02000000
     ca8:	1c147d00 	.word	0x1c147d00
     cac:	a6000000 	.word	0xa6000000
     cb0:	02000000 	.word	0x02000000
     cb4:	00207d00 	.word	0x00207d00
	...
     cc0:	22000000 	.word	0x22000000
     cc4:	01000000 	.word	0x01000000
     cc8:	005c5100 	.word	0x005c5100
     ccc:	00640000 	.word	0x00640000
     cd0:	00010000 	.word	0x00010000
     cd4:	0000a251 	.word	0x0000a251
     cd8:	0000a600 	.word	0x0000a600
     cdc:	51000100 	.word	0x51000100
	...
     ce8:	00000022 	.word	0x00000022
     cec:	00000034 	.word	0x00000034
     cf0:	54530001 	.word	0x54530001
     cf4:	6a000000 	.word	0x6a000000
     cf8:	01000000 	.word	0x01000000
     cfc:	006e5300 	.word	0x006e5300
     d00:	007a0000 	.word	0x007a0000
     d04:	00010000 	.word	0x00010000
     d08:	00009a53 	.word	0x00009a53
     d0c:	0000a600 	.word	0x0000a600
     d10:	53000100 	.word	0x53000100
	...
     d1c:	000000b8 	.word	0x000000b8
     d20:	000000c2 	.word	0x000000c2
     d24:	00500001 	.word	0x00500001
     d28:	00000000 	.word	0x00000000
     d2c:	c4000000 	.word	0xc4000000
     d30:	c6000000 	.word	0xc6000000
     d34:	01000000 	.word	0x01000000
     d38:	00005000 	.word	0x00005000
     d3c:	00000000 	.word	0x00000000
     d40:	00cc0000 	.word	0x00cc0000
     d44:	00d60000 	.word	0x00d60000
     d48:	00010000 	.word	0x00010000
     d4c:	00000050 	.word	0x00000050
     d50:	00000000 	.word	0x00000000
     d54:	0000d800 	.word	0x0000d800
     d58:	0000da00 	.word	0x0000da00
     d5c:	50000100 	.word	0x50000100
	...
     d68:	00000108 	.word	0x00000108
     d6c:	00000118 	.word	0x00000118
     d70:	00510001 	.word	0x00510001
     d74:	00000000 	.word	0x00000000
     d78:	10000000 	.word	0x10000000
     d7c:	14000001 	.word	0x14000001
     d80:	01000001 	.word	0x01000001
     d84:	01145300 	.word	0x01145300
     d88:	01180000 	.word	0x01180000
     d8c:	00010000 	.word	0x00010000
     d90:	00011852 	.word	0x00011852
     d94:	00011c00 	.word	0x00011c00
     d98:	51000100 	.word	0x51000100
     d9c:	0000011c 	.word	0x0000011c
     da0:	0000011e 	.word	0x0000011e
     da4:	1e530001 	.word	0x1e530001
     da8:	28000001 	.word	0x28000001
     dac:	01000001 	.word	0x01000001
     db0:	00005100 	.word	0x00005100
     db4:	00000000 	.word	0x00000000
     db8:	01340000 	.word	0x01340000
     dbc:	01360000 	.word	0x01360000
     dc0:	00010000 	.word	0x00010000
     dc4:	0001365d 	.word	0x0001365d
     dc8:	00019400 	.word	0x00019400
     dcc:	7d000200 	.word	0x7d000200
     dd0:	0000000c 	.word	0x0000000c
     dd4:	00000000 	.word	0x00000000
     dd8:	00013400 	.word	0x00013400
     ddc:	00014000 	.word	0x00014000
     de0:	51000100 	.word	0x51000100
     de4:	00000140 	.word	0x00000140
     de8:	00000194 	.word	0x00000194
     dec:	00550001 	.word	0x00550001
     df0:	00000000 	.word	0x00000000
     df4:	4a000000 	.word	0x4a000000
     df8:	52000001 	.word	0x52000001
     dfc:	01000001 	.word	0x01000001
     e00:	01525c00 	.word	0x01525c00
     e04:	015a0000 	.word	0x015a0000
     e08:	00010000 	.word	0x00010000
     e0c:	00015a52 	.word	0x00015a52
     e10:	00017800 	.word	0x00017800
     e14:	5c000100 	.word	0x5c000100
     e18:	00000178 	.word	0x00000178
     e1c:	0000017c 	.word	0x0000017c
     e20:	7c530001 	.word	0x7c530001
     e24:	94000001 	.word	0x94000001
     e28:	01000001 	.word	0x01000001
     e2c:	00005200 	.word	0x00005200
     e30:	00000000 	.word	0x00000000
     e34:	01940000 	.word	0x01940000
     e38:	01960000 	.word	0x01960000
     e3c:	00010000 	.word	0x00010000
     e40:	0001965d 	.word	0x0001965d
     e44:	0001c800 	.word	0x0001c800
     e48:	7d000200 	.word	0x7d000200
     e4c:	00000008 	.word	0x00000008
     e50:	00000000 	.word	0x00000000
     e54:	00019400 	.word	0x00019400
     e58:	0001a200 	.word	0x0001a200
     e5c:	50000100 	.word	0x50000100
	...
     e68:	00000194 	.word	0x00000194
     e6c:	000001a8 	.word	0x000001a8
     e70:	00510001 	.word	0x00510001
     e74:	00000000 	.word	0x00000000
     e78:	c8000000 	.word	0xc8000000
     e7c:	ca000001 	.word	0xca000001
     e80:	01000001 	.word	0x01000001
     e84:	01ca5d00 	.word	0x01ca5d00
     e88:	01d00000 	.word	0x01d00000
     e8c:	00020000 	.word	0x00020000
     e90:	01d0047d 	.word	0x01d0047d
     e94:	01e00000 	.word	0x01e00000
     e98:	00020000 	.word	0x00020000
     e9c:	0000087d 	.word	0x0000087d
     ea0:	00000000 	.word	0x00000000
     ea4:	01e00000 	.word	0x01e00000
     ea8:	01e20000 	.word	0x01e20000
     eac:	00010000 	.word	0x00010000
     eb0:	0001e25d 	.word	0x0001e25d
     eb4:	0001e600 	.word	0x0001e600
     eb8:	7d000200 	.word	0x7d000200
     ebc:	0001e604 	.word	0x0001e604
     ec0:	00028800 	.word	0x00028800
     ec4:	7d000200 	.word	0x7d000200
     ec8:	00000010 	.word	0x00000010
     ecc:	00000000 	.word	0x00000000
     ed0:	0001e000 	.word	0x0001e000
     ed4:	0001e800 	.word	0x0001e800
     ed8:	50000100 	.word	0x50000100
     edc:	000001ea 	.word	0x000001ea
     ee0:	00000288 	.word	0x00000288
     ee4:	047d0002 	.word	0x047d0002
	...
     ef0:	00000064 	.word	0x00000064
     ef4:	00000068 	.word	0x00000068
     ef8:	00500001 	.word	0x00500001
     efc:	00000000 	.word	0x00000000
     f00:	78000000 	.word	0x78000000
     f04:	7a000000 	.word	0x7a000000
     f08:	01000000 	.word	0x01000000
     f0c:	007a5d00 	.word	0x007a5d00
     f10:	00f40000 	.word	0x00f40000
     f14:	00020000 	.word	0x00020000
     f18:	00000c7d 	.word	0x00000c7d
     f1c:	00000000 	.word	0x00000000
     f20:	00780000 	.word	0x00780000
     f24:	00a20000 	.word	0x00a20000
     f28:	00010000 	.word	0x00010000
     f2c:	0000d850 	.word	0x0000d850
     f30:	0000f400 	.word	0x0000f400
     f34:	50000100 	.word	0x50000100
	...
     f40:	00000092 	.word	0x00000092
     f44:	00000098 	.word	0x00000098
     f48:	98520001 	.word	0x98520001
     f4c:	a6000000 	.word	0xa6000000
     f50:	01000000 	.word	0x01000000
     f54:	00a65100 	.word	0x00a65100
     f58:	00be0000 	.word	0x00be0000
     f5c:	00010000 	.word	0x00010000
     f60:	00000053 	.word	0x00000053
     f64:	00000000 	.word	0x00000000
     f68:	0000bc00 	.word	0x0000bc00
     f6c:	0000c400 	.word	0x0000c400
     f70:	51000100 	.word	0x51000100
     f74:	000000c4 	.word	0x000000c4
     f78:	000000ce 	.word	0x000000ce
     f7c:	00530001 	.word	0x00530001
     f80:	00000000 	.word	0x00000000
     f84:	ae000000 	.word	0xae000000
     f88:	cc000000 	.word	0xcc000000
     f8c:	01000000 	.word	0x01000000
     f90:	00005200 	.word	0x00005200
     f94:	00000000 	.word	0x00000000
     f98:	01180000 	.word	0x01180000
     f9c:	01220000 	.word	0x01220000
     fa0:	00010000 	.word	0x00010000
     fa4:	00000050 	.word	0x00000050
     fa8:	00000000 	.word	0x00000000
     fac:	00014800 	.word	0x00014800
     fb0:	00015000 	.word	0x00015000
     fb4:	50000100 	.word	0x50000100
	...
     fc0:	00000170 	.word	0x00000170
     fc4:	0000017a 	.word	0x0000017a
     fc8:	00500001 	.word	0x00500001
     fcc:	00000000 	.word	0x00000000
     fd0:	a0000000 	.word	0xa0000000
     fd4:	a4000001 	.word	0xa4000001
     fd8:	01000001 	.word	0x01000001
     fdc:	00005100 	.word	0x00005100
     fe0:	00000000 	.word	0x00000000
     fe4:	01f00000 	.word	0x01f00000
     fe8:	01f40000 	.word	0x01f40000
     fec:	00010000 	.word	0x00010000
     ff0:	00000050 	.word	0x00000050
     ff4:	00000000 	.word	0x00000000
     ff8:	00021800 	.word	0x00021800
     ffc:	00021a00 	.word	0x00021a00
    1000:	5d000100 	.word	0x5d000100
    1004:	0000021a 	.word	0x0000021a
    1008:	00000270 	.word	0x00000270
    100c:	087d0002 	.word	0x087d0002
	...
    1018:	00000218 	.word	0x00000218
    101c:	00000242 	.word	0x00000242
    1020:	00500001 	.word	0x00500001
    1024:	00000000 	.word	0x00000000
    1028:	18000000 	.word	0x18000000
    102c:	30000002 	.word	0x30000002
    1030:	01000002 	.word	0x01000002
    1034:	00005100 	.word	0x00005100
    1038:	00000000 	.word	0x00000000
    103c:	02180000 	.word	0x02180000
    1040:	023a0000 	.word	0x023a0000
    1044:	00010000 	.word	0x00010000
    1048:	00000052 	.word	0x00000052
    104c:	00000000 	.word	0x00000000
    1050:	00024000 	.word	0x00024000
    1054:	00025200 	.word	0x00025200
    1058:	51000100 	.word	0x51000100
	...
    1064:	00000228 	.word	0x00000228
    1068:	00000230 	.word	0x00000230
    106c:	30530001 	.word	0x30530001
    1070:	3c000002 	.word	0x3c000002
    1074:	01000002 	.word	0x01000002
    1078:	023c5100 	.word	0x023c5100
    107c:	024e0000 	.word	0x024e0000
    1080:	00010000 	.word	0x00010000
    1084:	00000052 	.word	0x00000052
    1088:	00000000 	.word	0x00000000
    108c:	00027000 	.word	0x00027000
    1090:	00027200 	.word	0x00027200
    1094:	50000100 	.word	0x50000100
	...
    10a0:	00000272 	.word	0x00000272
    10a4:	00000276 	.word	0x00000276
    10a8:	7a500001 	.word	0x7a500001
    10ac:	90000002 	.word	0x90000002
    10b0:	01000002 	.word	0x01000002
    10b4:	00005300 	.word	0x00005300
    10b8:	00000000 	.word	0x00000000
    10bc:	02900000 	.word	0x02900000
    10c0:	02940000 	.word	0x02940000
    10c4:	00010000 	.word	0x00010000
    10c8:	00000050 	.word	0x00000050
    10cc:	00000000 	.word	0x00000000
    10d0:	0002a800 	.word	0x0002a800
    10d4:	0002ac00 	.word	0x0002ac00
    10d8:	50000100 	.word	0x50000100
	...
    10e4:	000002c0 	.word	0x000002c0
    10e8:	000002c2 	.word	0x000002c2
    10ec:	00500001 	.word	0x00500001
    10f0:	00000000 	.word	0x00000000
    10f4:	e0000000 	.word	0xe0000000
    10f8:	ec000002 	.word	0xec000002
    10fc:	01000002 	.word	0x01000002
    1100:	02ee5000 	.word	0x02ee5000
    1104:	030c0000 	.word	0x030c0000
    1108:	00010000 	.word	0x00010000
    110c:	00031a50 	.word	0x00031a50
    1110:	00031e00 	.word	0x00031e00
    1114:	50000100 	.word	0x50000100
	...
    1120:	000002ec 	.word	0x000002ec
    1124:	000002ee 	.word	0x000002ee
    1128:	0c500001 	.word	0x0c500001
    112c:	1a000003 	.word	0x1a000003
    1130:	01000003 	.word	0x01000003
    1134:	031e5000 	.word	0x031e5000
    1138:	031e0000 	.word	0x031e0000
    113c:	00010000 	.word	0x00010000
    1140:	00000050 	.word	0x00000050
    1144:	00000000 	.word	0x00000000
    1148:	0002e600 	.word	0x0002e600
    114c:	0002ea00 	.word	0x0002ea00
    1150:	53000100 	.word	0x53000100
    1154:	000002ee 	.word	0x000002ee
    1158:	000002f6 	.word	0x000002f6
    115c:	1a530001 	.word	0x1a530001
    1160:	1c000003 	.word	0x1c000003
    1164:	01000003 	.word	0x01000003
    1168:	00005300 	.word	0x00005300
    116c:	00000000 	.word	0x00000000
    1170:	03040000 	.word	0x03040000
    1174:	031a0000 	.word	0x031a0000
    1178:	00010000 	.word	0x00010000
    117c:	00031e52 	.word	0x00031e52
    1180:	00032400 	.word	0x00032400
    1184:	52000100 	.word	0x52000100
	...
    1190:	00000324 	.word	0x00000324
    1194:	00000330 	.word	0x00000330
    1198:	00500001 	.word	0x00500001
    119c:	00000000 	.word	0x00000000
    11a0:	30000000 	.word	0x30000000
    11a4:	32000003 	.word	0x32000003
    11a8:	01000003 	.word	0x01000003
    11ac:	00005000 	.word	0x00005000
    11b0:	00000000 	.word	0x00000000
    11b4:	03380000 	.word	0x03380000
    11b8:	033a0000 	.word	0x033a0000
    11bc:	00010000 	.word	0x00010000
    11c0:	00033a5d 	.word	0x00033a5d
    11c4:	00033c00 	.word	0x00033c00
    11c8:	7d000200 	.word	0x7d000200
    11cc:	00033c04 	.word	0x00033c04
    11d0:	00034400 	.word	0x00034400
    11d4:	7d000200 	.word	0x7d000200
    11d8:	00000008 	.word	0x00000008
    11dc:	00000000 	.word	0x00000000
    11e0:	00034400 	.word	0x00034400
    11e4:	00034600 	.word	0x00034600
    11e8:	5d000100 	.word	0x5d000100
    11ec:	00000346 	.word	0x00000346
    11f0:	0000034a 	.word	0x0000034a
    11f4:	047d0002 	.word	0x047d0002
    11f8:	0000034a 	.word	0x0000034a
    11fc:	00000352 	.word	0x00000352
    1200:	087d0002 	.word	0x087d0002
	...
    120c:	00000344 	.word	0x00000344
    1210:	00000348 	.word	0x00000348
    1214:	00500001 	.word	0x00500001
    1218:	00000000 	.word	0x00000000
    121c:	54000000 	.word	0x54000000
    1220:	56000003 	.word	0x56000003
    1224:	01000003 	.word	0x01000003
    1228:	03565d00 	.word	0x03565d00
    122c:	03580000 	.word	0x03580000
    1230:	00020000 	.word	0x00020000
    1234:	0358047d 	.word	0x0358047d
    1238:	03600000 	.word	0x03600000
    123c:	00020000 	.word	0x00020000
    1240:	0000087d 	.word	0x0000087d
    1244:	00000000 	.word	0x00000000
    1248:	03600000 	.word	0x03600000
    124c:	03620000 	.word	0x03620000
    1250:	00010000 	.word	0x00010000
    1254:	0003625d 	.word	0x0003625d
    1258:	00036400 	.word	0x00036400
    125c:	7d000200 	.word	0x7d000200
    1260:	00036404 	.word	0x00036404
    1264:	00036c00 	.word	0x00036c00
    1268:	7d000200 	.word	0x7d000200
    126c:	00000008 	.word	0x00000008
    1270:	00000000 	.word	0x00000000
    1274:	00036c00 	.word	0x00036c00
    1278:	00036e00 	.word	0x00036e00
    127c:	5d000100 	.word	0x5d000100
    1280:	0000036e 	.word	0x0000036e
    1284:	00000370 	.word	0x00000370
    1288:	047d0002 	.word	0x047d0002
    128c:	00000370 	.word	0x00000370
    1290:	00000378 	.word	0x00000378
    1294:	087d0002 	.word	0x087d0002
	...
    12a0:	00000378 	.word	0x00000378
    12a4:	0000037a 	.word	0x0000037a
    12a8:	7a5d0001 	.word	0x7a5d0001
    12ac:	7c000003 	.word	0x7c000003
    12b0:	02000003 	.word	0x02000003
    12b4:	7c047d00 	.word	0x7c047d00
    12b8:	84000003 	.word	0x84000003
    12bc:	02000003 	.word	0x02000003
    12c0:	00087d00 	.word	0x00087d00
    12c4:	00000000 	.word	0x00000000
    12c8:	0000      	.short	0x0000
    12ca:	00          	.byte	0x00
    12cb:	18          	.byte	0x18
    12cc:	22000000 	.word	0x22000000
    12d0:	01000000 	.word	0x01000000
    12d4:	00005000 	.word	0x00005000
    12d8:	00000000 	.word	0x00000000
    12dc:	001c0000 	.word	0x001c0000
    12e0:	00220000 	.word	0x00220000
    12e4:	00010000 	.word	0x00010000
    12e8:	00002253 	.word	0x00002253
    12ec:	00002c00 	.word	0x00002c00
    12f0:	50000100 	.word	0x50000100
	...
    12fc:	00000038 	.word	0x00000038
    1300:	00000044 	.word	0x00000044
    1304:	00500001 	.word	0x00500001
    1308:	00000000 	.word	0x00000000
    130c:	5c000000 	.word	0x5c000000
    1310:	60000000 	.word	0x60000000
    1314:	01000000 	.word	0x01000000
    1318:	00605d00 	.word	0x00605d00
    131c:	00640000 	.word	0x00640000
    1320:	00020000 	.word	0x00020000
    1324:	0064047d 	.word	0x0064047d
    1328:	00900000 	.word	0x00900000
    132c:	00020000 	.word	0x00020000
    1330:	0000087d 	.word	0x0000087d
    1334:	00000000 	.word	0x00000000
    1338:	00900000 	.word	0x00900000
    133c:	00940000 	.word	0x00940000
    1340:	00010000 	.word	0x00010000
    1344:	0000945d 	.word	0x0000945d
    1348:	00009800 	.word	0x00009800
    134c:	7d000200 	.word	0x7d000200
    1350:	00009804 	.word	0x00009804
    1354:	0000c800 	.word	0x0000c800
    1358:	7d000200 	.word	0x7d000200
    135c:	00000008 	.word	0x00000008
    1360:	00000000 	.word	0x00000000
    1364:	00009000 	.word	0x00009000
    1368:	00009e00 	.word	0x00009e00
    136c:	50000100 	.word	0x50000100
	...
    1378:	00000090 	.word	0x00000090
    137c:	000000ba 	.word	0x000000ba
    1380:	bc510001 	.word	0xbc510001
    1384:	c0000000 	.word	0xc0000000
    1388:	01000000 	.word	0x01000000
    138c:	00005100 	.word	0x00005100
    1390:	00000000 	.word	0x00000000
    1394:	00960000 	.word	0x00960000
    1398:	009e0000 	.word	0x009e0000
    139c:	00010000 	.word	0x00010000
    13a0:	00009e53 	.word	0x00009e53
    13a4:	0000ba00 	.word	0x0000ba00
    13a8:	50000100 	.word	0x50000100
    13ac:	000000bc 	.word	0x000000bc
    13b0:	000000c0 	.word	0x000000c0
    13b4:	00500001 	.word	0x00500001
    13b8:	00000000 	.word	0x00000000
    13bc:	c8000000 	.word	0xc8000000
    13c0:	ca000000 	.word	0xca000000
    13c4:	01000000 	.word	0x01000000
    13c8:	00ca5d00 	.word	0x00ca5d00
    13cc:	00e00000 	.word	0x00e00000
    13d0:	00020000 	.word	0x00020000
    13d4:	0000087d 	.word	0x0000087d
    13d8:	00000000 	.word	0x00000000
    13dc:	00740000 	.word	0x00740000
    13e0:	00760000 	.word	0x00760000
    13e4:	00010000 	.word	0x00010000
    13e8:	0000765d 	.word	0x0000765d
    13ec:	0000a400 	.word	0x0000a400
    13f0:	7d000200 	.word	0x7d000200
    13f4:	00000008 	.word	0x00000008
    13f8:	00000000 	.word	0x00000000
    13fc:	00007c00 	.word	0x00007c00
    1400:	00008200 	.word	0x00008200
    1404:	7d000200 	.word	0x7d000200
    1408:	00008204 	.word	0x00008204
    140c:	00008a00 	.word	0x00008a00
    1410:	53000100 	.word	0x53000100
    1414:	0000008a 	.word	0x0000008a
    1418:	000000a4 	.word	0x000000a4
    141c:	047d0002 	.word	0x047d0002
	...
    1428:	00000096 	.word	0x00000096
    142c:	00000098 	.word	0x00000098
    1430:	00500001 	.word	0x00500001
    1434:	00000000 	.word	0x00000000
    1438:	c4000000 	.word	0xc4000000
    143c:	ce000000 	.word	0xce000000
    1440:	01000000 	.word	0x01000000
    1444:	00005000 	.word	0x00005000
    1448:	00000000 	.word	0x00000000
    144c:	00c80000 	.word	0x00c80000
    1450:	00cc0000 	.word	0x00cc0000
    1454:	00010000 	.word	0x00010000
    1458:	0000d053 	.word	0x0000d053
    145c:	0000d800 	.word	0x0000d800
    1460:	50000100 	.word	0x50000100
	...
    146c:	000000e4 	.word	0x000000e4
    1470:	000000ee 	.word	0x000000ee
    1474:	00500001 	.word	0x00500001
    1478:	00000000 	.word	0x00000000
    147c:	e8000000 	.word	0xe8000000
    1480:	ee000000 	.word	0xee000000
    1484:	01000000 	.word	0x01000000
    1488:	00ee5300 	.word	0x00ee5300
    148c:	00f80000 	.word	0x00f80000
    1490:	00010000 	.word	0x00010000
    1494:	00000050 	.word	0x00000050
    1498:	00000000 	.word	0x00000000
    149c:	00010800 	.word	0x00010800
    14a0:	00011200 	.word	0x00011200
    14a4:	50000100 	.word	0x50000100
	...
    14b0:	0000010c 	.word	0x0000010c
    14b4:	00000112 	.word	0x00000112
    14b8:	12530001 	.word	0x12530001
    14bc:	1c000001 	.word	0x1c000001
    14c0:	01000001 	.word	0x01000001
    14c4:	00005000 	.word	0x00005000
    14c8:	00000000 	.word	0x00000000
    14cc:	011c0000 	.word	0x011c0000
    14d0:	01260000 	.word	0x01260000
    14d4:	00010000 	.word	0x00010000
    14d8:	00000050 	.word	0x00000050
    14dc:	00000000 	.word	0x00000000
    14e0:	00012000 	.word	0x00012000
    14e4:	00012600 	.word	0x00012600
    14e8:	53000100 	.word	0x53000100
    14ec:	00000126 	.word	0x00000126
    14f0:	00000130 	.word	0x00000130
    14f4:	00500001 	.word	0x00500001
    14f8:	00000000 	.word	0x00000000
    14fc:	6c000000 	.word	0x6c000000
    1500:	76000001 	.word	0x76000001
    1504:	01000001 	.word	0x01000001
    1508:	00005000 	.word	0x00005000
    150c:	00000000 	.word	0x00000000
    1510:	01700000 	.word	0x01700000
    1514:	01760000 	.word	0x01760000
    1518:	00010000 	.word	0x00010000
    151c:	00017653 	.word	0x00017653
    1520:	00018000 	.word	0x00018000
    1524:	50000100 	.word	0x50000100
	...
    1530:	000001ac 	.word	0x000001ac
    1534:	000001b2 	.word	0x000001b2
    1538:	00500001 	.word	0x00500001
    153c:	00000000 	.word	0x00000000
    1540:	c8000000 	.word	0xc8000000
    1544:	d6000001 	.word	0xd6000001
    1548:	01000001 	.word	0x01000001
    154c:	01d65000 	.word	0x01d65000
    1550:	02800000 	.word	0x02800000
    1554:	00010000 	.word	0x00010000
    1558:	0000005c 	.word	0x0000005c
    155c:	00000000 	.word	0x00000000
    1560:	00022a00 	.word	0x00022a00
    1564:	00022c00 	.word	0x00022c00
    1568:	53000100 	.word	0x53000100
    156c:	0000023e 	.word	0x0000023e
    1570:	00000240 	.word	0x00000240
    1574:	50530001 	.word	0x50530001
    1578:	52000002 	.word	0x52000002
    157c:	01000002 	.word	0x01000002
    1580:	02625300 	.word	0x02625300
    1584:	02640000 	.word	0x02640000
    1588:	00010000 	.word	0x00010000
    158c:	00000053 	.word	0x00000053
    1590:	00000000 	.word	0x00000000
    1594:	0001e400 	.word	0x0001e400
    1598:	00021a00 	.word	0x00021a00
    159c:	52000100 	.word	0x52000100
    15a0:	0000021c 	.word	0x0000021c
    15a4:	00000226 	.word	0x00000226
    15a8:	00520001 	.word	0x00520001
    15ac:	00000000 	.word	0x00000000
    15b0:	30000000 	.word	0x30000000
    15b4:	66000003 	.word	0x66000003
    15b8:	01000003 	.word	0x01000003
    15bc:	00005000 	.word	0x00005000
    15c0:	00000000 	.word	0x00000000
    15c4:	03320000 	.word	0x03320000
    15c8:	033a0000 	.word	0x033a0000
    15cc:	00010000 	.word	0x00010000
    15d0:	00034853 	.word	0x00034853
    15d4:	00035000 	.word	0x00035000
    15d8:	53000100 	.word	0x53000100
    15dc:	0000035e 	.word	0x0000035e
    15e0:	00000360 	.word	0x00000360
    15e4:	00530001 	.word	0x00530001
    15e8:	00000000 	.word	0x00000000
    15ec:	46000000 	.word	0x46000000
    15f0:	48000003 	.word	0x48000003
    15f4:	01000003 	.word	0x01000003
    15f8:	035c5300 	.word	0x035c5300
    15fc:	035e0000 	.word	0x035e0000
    1600:	00010000 	.word	0x00010000
    1604:	00036253 	.word	0x00036253
    1608:	00037400 	.word	0x00037400
    160c:	53000100 	.word	0x53000100
	...
    1618:	00000384 	.word	0x00000384
    161c:	00000390 	.word	0x00000390
    1620:	00500001 	.word	0x00500001
    1624:	00000000 	.word	0x00000000
    1628:	7c000000 	.word	0x7c000000
    162c:	84000000 	.word	0x84000000
    1630:	01000000 	.word	0x01000000
    1634:	00845000 	.word	0x00845000
    1638:	00a40000 	.word	0x00a40000
    163c:	00010000 	.word	0x00010000
    1640:	00000052 	.word	0x00000052
    1644:	00000000 	.word	0x00000000
    1648:	00009000 	.word	0x00009000
    164c:	00009200 	.word	0x00009200
    1650:	50000100 	.word	0x50000100
    1654:	00000096 	.word	0x00000096
    1658:	00000098 	.word	0x00000098
    165c:	00500001 	.word	0x00500001
	...
    1668:	04000000 	.word	0x04000000
    166c:	01000000 	.word	0x01000000
    1670:	00045d00 	.word	0x00045d00
    1674:	00540000 	.word	0x00540000
    1678:	00020000 	.word	0x00020000
    167c:	0000087d 	.word	0x0000087d
	...
    1688:	00020000 	.word	0x00020000
    168c:	00010000 	.word	0x00010000
    1690:	00001650 	.word	0x00001650
    1694:	00005400 	.word	0x00005400
    1698:	7d000200 	.word	0x7d000200
    169c:	00000004 	.word	0x00000004
	...
    16a8:	00004200 	.word	0x00004200
    16ac:	51000100 	.word	0x51000100
    16b0:	00000042 	.word	0x00000042
    16b4:	00000054 	.word	0x00000054
    16b8:	005c0001 	.word	0x005c0001
    16bc:	00000000 	.word	0x00000000
    16c0:	54000000 	.word	0x54000000
    16c4:	68000000 	.word	0x68000000
    16c8:	01000000 	.word	0x01000000
    16cc:	00685d00 	.word	0x00685d00
    16d0:	009e0000 	.word	0x009e0000
    16d4:	00020000 	.word	0x00020000
    16d8:	009e147d 	.word	0x009e147d
    16dc:	01040000 	.word	0x01040000
    16e0:	00020000 	.word	0x00020000
    16e4:	0000207d 	.word	0x0000207d
    16e8:	00000000 	.word	0x00000000
    16ec:	00540000 	.word	0x00540000
    16f0:	00560000 	.word	0x00560000
    16f4:	00010000 	.word	0x00010000
    16f8:	0000a850 	.word	0x0000a850
    16fc:	00010400 	.word	0x00010400
    1700:	7d000200 	.word	0x7d000200
    1704:	00000004 	.word	0x00000004
    1708:	00000000 	.word	0x00000000
    170c:	00005400 	.word	0x00005400
    1710:	00006400 	.word	0x00006400
    1714:	51000100 	.word	0x51000100
    1718:	00000064 	.word	0x00000064
    171c:	00000104 	.word	0x00000104
    1720:	005c0001 	.word	0x005c0001
    1724:	00000000 	.word	0x00000000
    1728:	72000000 	.word	0x72000000
    172c:	ea000000 	.word	0xea000000
    1730:	01000000 	.word	0x01000000
    1734:	00ea5600 	.word	0x00ea5600
    1738:	01040000 	.word	0x01040000
    173c:	00010000 	.word	0x00010000
    1740:	00000053 	.word	0x00000053
    1744:	00000000 	.word	0x00000000
    1748:	00007a00 	.word	0x00007a00
    174c:	00008000 	.word	0x00008000
    1750:	51000100 	.word	0x51000100
    1754:	00000080 	.word	0x00000080
    1758:	00000082 	.word	0x00000082
    175c:	82530001 	.word	0x82530001
    1760:	86000000 	.word	0x86000000
    1764:	01000000 	.word	0x01000000
    1768:	00865100 	.word	0x00865100
    176c:	00ae0000 	.word	0x00ae0000
    1770:	00010000 	.word	0x00010000
    1774:	0000ae54 	.word	0x0000ae54
    1778:	0000c200 	.word	0x0000c200
    177c:	52000100 	.word	0x52000100
    1780:	000000c2 	.word	0x000000c2
    1784:	000000d2 	.word	0x000000d2
    1788:	d2530001 	.word	0xd2530001
    178c:	04000000 	.word	0x04000000
    1790:	01000001 	.word	0x01000001
    1794:	00005400 	.word	0x00005400
    1798:	00000000 	.word	0x00000000
    179c:	006a0000 	.word	0x006a0000
    17a0:	00ce0000 	.word	0x00ce0000
    17a4:	00010000 	.word	0x00010000
    17a8:	0000ce55 	.word	0x0000ce55
    17ac:	0000e200 	.word	0x0000e200
    17b0:	51000100 	.word	0x51000100
    17b4:	000000e2 	.word	0x000000e2
    17b8:	000000e6 	.word	0x000000e6
    17bc:	e6530001 	.word	0xe6530001
    17c0:	04000000 	.word	0x04000000
    17c4:	01000001 	.word	0x01000001
    17c8:	00005500 	.word	0x00005500
    17cc:	00000000 	.word	0x00000000
    17d0:	01040000 	.word	0x01040000
    17d4:	01080000 	.word	0x01080000
    17d8:	00010000 	.word	0x00010000
    17dc:	0001085d 	.word	0x0001085d
    17e0:	00014800 	.word	0x00014800
    17e4:	7d000200 	.word	0x7d000200
    17e8:	00014814 	.word	0x00014814
    17ec:	0001bc00 	.word	0x0001bc00
    17f0:	7d000200 	.word	0x7d000200
    17f4:	00000020 	.word	0x00000020
    17f8:	00000000 	.word	0x00000000
    17fc:	00010400 	.word	0x00010400
    1800:	00010600 	.word	0x00010600
    1804:	50000100 	.word	0x50000100
    1808:	00000152 	.word	0x00000152
    180c:	000001bc 	.word	0x000001bc
    1810:	047d0002 	.word	0x047d0002
	...
    181c:	00000104 	.word	0x00000104
    1820:	00000156 	.word	0x00000156
    1824:	56510001 	.word	0x56510001
    1828:	bc000001 	.word	0xbc000001
    182c:	01000001 	.word	0x01000001
    1830:	00005c00 	.word	0x00005c00
    1834:	00000000 	.word	0x00000000
    1838:	01220000 	.word	0x01220000
    183c:	019e0000 	.word	0x019e0000
    1840:	00010000 	.word	0x00010000
    1844:	00019e56 	.word	0x00019e56
    1848:	0001a600 	.word	0x0001a600
    184c:	53000100 	.word	0x53000100
    1850:	000001a8 	.word	0x000001a8
    1854:	000001bc 	.word	0x000001bc
    1858:	00530001 	.word	0x00530001
    185c:	00000000 	.word	0x00000000
    1860:	1a000000 	.word	0x1a000000
    1864:	2a000001 	.word	0x2a000001
    1868:	01000001 	.word	0x01000001
    186c:	012e5300 	.word	0x012e5300
    1870:	01320000 	.word	0x01320000
    1874:	00010000 	.word	0x00010000
    1878:	00013453 	.word	0x00013453
    187c:	00015a00 	.word	0x00015a00
    1880:	54000100 	.word	0x54000100
    1884:	0000015a 	.word	0x0000015a
    1888:	0000016c 	.word	0x0000016c
    188c:	70520001 	.word	0x70520001
    1890:	7c000001 	.word	0x7c000001
    1894:	01000001 	.word	0x01000001
    1898:	017e5300 	.word	0x017e5300
    189c:	01bc0000 	.word	0x01bc0000
    18a0:	00010000 	.word	0x00010000
    18a4:	00000054 	.word	0x00000054
    18a8:	00000000 	.word	0x00000000
    18ac:	00011c00 	.word	0x00011c00
    18b0:	00018600 	.word	0x00018600
    18b4:	55000100 	.word	0x55000100
    18b8:	00000186 	.word	0x00000186
    18bc:	0000018e 	.word	0x0000018e
    18c0:	94530001 	.word	0x94530001
    18c4:	98000001 	.word	0x98000001
    18c8:	01000001 	.word	0x01000001
    18cc:	019a5300 	.word	0x019a5300
    18d0:	01bc0000 	.word	0x01bc0000
    18d4:	00010000 	.word	0x00010000
    18d8:	00000055 	.word	0x00000055
    18dc:	00000000 	.word	0x00000000
    18e0:	0001bc00 	.word	0x0001bc00
    18e4:	0001c000 	.word	0x0001c000
    18e8:	5d000100 	.word	0x5d000100
    18ec:	000001c0 	.word	0x000001c0
    18f0:	00000200 	.word	0x00000200
    18f4:	147d0002 	.word	0x147d0002
    18f8:	00000200 	.word	0x00000200
    18fc:	00000270 	.word	0x00000270
    1900:	207d0002 	.word	0x207d0002
	...
    190c:	000001bc 	.word	0x000001bc
    1910:	000001be 	.word	0x000001be
    1914:	0a500001 	.word	0x0a500001
    1918:	70000002 	.word	0x70000002
    191c:	02000002 	.word	0x02000002
    1920:	00047d00 	.word	0x00047d00
    1924:	00000000 	.word	0x00000000
    1928:	bc000000 	.word	0xbc000000
    192c:	0e000001 	.word	0x0e000001
    1930:	01000002 	.word	0x01000002
    1934:	020e5100 	.word	0x020e5100
    1938:	02700000 	.word	0x02700000
    193c:	00010000 	.word	0x00010000
    1940:	0000005c 	.word	0x0000005c
    1944:	00000000 	.word	0x00000000
    1948:	0001da00 	.word	0x0001da00
    194c:	00025600 	.word	0x00025600
    1950:	56000100 	.word	0x56000100
    1954:	00000256 	.word	0x00000256
    1958:	00000270 	.word	0x00000270
    195c:	00530001 	.word	0x00530001
    1960:	00000000 	.word	0x00000000
    1964:	d2000000 	.word	0xd2000000
    1968:	e2000001 	.word	0xe2000001
    196c:	01000001 	.word	0x01000001
    1970:	01e65300 	.word	0x01e65300
    1974:	01ea0000 	.word	0x01ea0000
    1978:	00010000 	.word	0x00010000
    197c:	0001ec53 	.word	0x0001ec53
    1980:	00021200 	.word	0x00021200
    1984:	54000100 	.word	0x54000100
    1988:	00000212 	.word	0x00000212
    198c:	00000224 	.word	0x00000224
    1990:	28520001 	.word	0x28520001
    1994:	34000002 	.word	0x34000002
    1998:	01000002 	.word	0x01000002
    199c:	02365300 	.word	0x02365300
    19a0:	02700000 	.word	0x02700000
    19a4:	00010000 	.word	0x00010000
    19a8:	00000054 	.word	0x00000054
    19ac:	00000000 	.word	0x00000000
    19b0:	0001d400 	.word	0x0001d400
    19b4:	00023e00 	.word	0x00023e00
    19b8:	55000100 	.word	0x55000100
    19bc:	0000023e 	.word	0x0000023e
    19c0:	00000246 	.word	0x00000246
    19c4:	4c530001 	.word	0x4c530001
    19c8:	50000002 	.word	0x50000002
    19cc:	01000002 	.word	0x01000002
    19d0:	02525300 	.word	0x02525300
    19d4:	02700000 	.word	0x02700000
    19d8:	00010000 	.word	0x00010000
    19dc:	00000055 	.word	0x00000055
    19e0:	00000000 	.word	0x00000000
    19e4:	00027000 	.word	0x00027000
    19e8:	00027400 	.word	0x00027400
    19ec:	5d000100 	.word	0x5d000100
    19f0:	00000274 	.word	0x00000274
    19f4:	00000282 	.word	0x00000282
    19f8:	147d0002 	.word	0x147d0002
    19fc:	00000282 	.word	0x00000282
    1a00:	00000304 	.word	0x00000304
    1a04:	287d0002 	.word	0x287d0002
	...
    1a10:	00000270 	.word	0x00000270
    1a14:	00000272 	.word	0x00000272
    1a18:	b4500001 	.word	0xb4500001
    1a1c:	04000002 	.word	0x04000002
    1a20:	02000003 	.word	0x02000003
    1a24:	000c7d00 	.word	0x000c7d00
    1a28:	00000000 	.word	0x00000000
    1a2c:	70000000 	.word	0x70000000
    1a30:	b8000002 	.word	0xb8000002
    1a34:	01000002 	.word	0x01000002
    1a38:	02b85100 	.word	0x02b85100
    1a3c:	03040000 	.word	0x03040000
    1a40:	00010000 	.word	0x00010000
    1a44:	00000054 	.word	0x00000054
    1a48:	00000000 	.word	0x00000000
    1a4c:	00029400 	.word	0x00029400
    1a50:	0002cc00 	.word	0x0002cc00
    1a54:	55000100 	.word	0x55000100
    1a58:	000002cc 	.word	0x000002cc
    1a5c:	000002d4 	.word	0x000002d4
    1a60:	d6530001 	.word	0xd6530001
    1a64:	e2000002 	.word	0xe2000002
    1a68:	01000002 	.word	0x01000002
    1a6c:	00005300 	.word	0x00005300
    1a70:	00000000 	.word	0x00000000
    1a74:	02860000 	.word	0x02860000
    1a78:	02e20000 	.word	0x02e20000
    1a7c:	00020000 	.word	0x00020000
    1a80:	02e2087d 	.word	0x02e2087d
    1a84:	02ea0000 	.word	0x02ea0000
    1a88:	00010000 	.word	0x00010000
    1a8c:	0002ee53 	.word	0x0002ee53
    1a90:	0002f200 	.word	0x0002f200
    1a94:	53000100 	.word	0x53000100
    1a98:	000002f4 	.word	0x000002f4
    1a9c:	00000304 	.word	0x00000304
    1aa0:	00530001 	.word	0x00530001
    1aa4:	00000000 	.word	0x00000000
    1aa8:	8e000000 	.word	0x8e000000
    1aac:	bc000002 	.word	0xbc000002
    1ab0:	01000002 	.word	0x01000002
    1ab4:	02bc5c00 	.word	0x02bc5c00
    1ab8:	02c40000 	.word	0x02c40000
    1abc:	00010000 	.word	0x00010000
    1ac0:	0002c853 	.word	0x0002c853
    1ac4:	00030400 	.word	0x00030400
    1ac8:	5c000100 	.word	0x5c000100
	...
    1ad4:	00000304 	.word	0x00000304
    1ad8:	00000308 	.word	0x00000308
    1adc:	085d0001 	.word	0x085d0001
    1ae0:	70000003 	.word	0x70000003
    1ae4:	02000004 	.word	0x02000004
    1ae8:	000c7d00 	.word	0x000c7d00
    1aec:	00000000 	.word	0x00000000
    1af0:	04000000 	.word	0x04000000
    1af4:	0e000003 	.word	0x0e000003
    1af8:	01000003 	.word	0x01000003
    1afc:	030e5000 	.word	0x030e5000
    1b00:	04700000 	.word	0x04700000
    1b04:	00010000 	.word	0x00010000
    1b08:	00000054 	.word	0x00000054
    1b0c:	00000000 	.word	0x00000000
    1b10:	00030400 	.word	0x00030400
    1b14:	00030e00 	.word	0x00030e00
    1b18:	51000100 	.word	0x51000100
    1b1c:	0000030e 	.word	0x0000030e
    1b20:	00000470 	.word	0x00000470
    1b24:	00550001 	.word	0x00550001
    1b28:	00000000 	.word	0x00000000
    1b2c:	44000000 	.word	0x44000000
    1b30:	4c000003 	.word	0x4c000003
    1b34:	01000003 	.word	0x01000003
    1b38:	00005300 	.word	0x00005300
    1b3c:	00000000 	.word	0x00000000
    1b40:	03320000 	.word	0x03320000
    1b44:	034e0000 	.word	0x034e0000
    1b48:	00010000 	.word	0x00010000
    1b4c:	00000052 	.word	0x00000052
    1b50:	00000000 	.word	0x00000000
    1b54:	00038000 	.word	0x00038000
    1b58:	00038e00 	.word	0x00038e00
    1b5c:	53000100 	.word	0x53000100
    1b60:	00000392 	.word	0x00000392
    1b64:	0000039a 	.word	0x0000039a
    1b68:	9e530001 	.word	0x9e530001
    1b6c:	a8000003 	.word	0xa8000003
    1b70:	01000003 	.word	0x01000003
    1b74:	00005300 	.word	0x00005300
    1b78:	00000000 	.word	0x00000000
    1b7c:	03a20000 	.word	0x03a20000
    1b80:	03aa0000 	.word	0x03aa0000
    1b84:	00010000 	.word	0x00010000
    1b88:	00000052 	.word	0x00000052
    1b8c:	00000000 	.word	0x00000000
    1b90:	0003fc00 	.word	0x0003fc00
    1b94:	00040600 	.word	0x00040600
    1b98:	53000100 	.word	0x53000100
	...
    1ba4:	00000400 	.word	0x00000400
    1ba8:	00000408 	.word	0x00000408
    1bac:	00520001 	.word	0x00520001
    1bb0:	00000000 	.word	0x00000000
    1bb4:	4c000000 	.word	0x4c000000
    1bb8:	56000004 	.word	0x56000004
    1bbc:	01000004 	.word	0x01000004
    1bc0:	00005300 	.word	0x00005300
    1bc4:	00000000 	.word	0x00000000
    1bc8:	04500000 	.word	0x04500000
    1bcc:	04580000 	.word	0x04580000
    1bd0:	00010000 	.word	0x00010000
    1bd4:	00000052 	.word	0x00000052
    1bd8:	00000000 	.word	0x00000000
    1bdc:	00047000 	.word	0x00047000
    1be0:	00047400 	.word	0x00047400
    1be4:	5d000100 	.word	0x5d000100
    1be8:	00000474 	.word	0x00000474
    1bec:	000005ca 	.word	0x000005ca
    1bf0:	147d0002 	.word	0x147d0002
	...
    1bfc:	00000470 	.word	0x00000470
    1c00:	0000047c 	.word	0x0000047c
    1c04:	7c510001 	.word	0x7c510001
    1c08:	ca000004 	.word	0xca000004
    1c0c:	01000005 	.word	0x01000005
    1c10:	00005c00 	.word	0x00005c00
    1c14:	00000000 	.word	0x00000000
    1c18:	04ba0000 	.word	0x04ba0000
    1c1c:	04c80000 	.word	0x04c80000
    1c20:	00010000 	.word	0x00010000
    1c24:	00000053 	.word	0x00000053
    1c28:	00000000 	.word	0x00000000
    1c2c:	0004b400 	.word	0x0004b400
    1c30:	0004ee00 	.word	0x0004ee00
    1c34:	52000100 	.word	0x52000100
	...
    1c40:	000004f2 	.word	0x000004f2
    1c44:	00000500 	.word	0x00000500
    1c48:	04530001 	.word	0x04530001
    1c4c:	16000005 	.word	0x16000005
    1c50:	01000005 	.word	0x01000005
    1c54:	00005300 	.word	0x00005300
    1c58:	00000000 	.word	0x00000000
    1c5c:	05100000 	.word	0x05100000
    1c60:	052c0000 	.word	0x052c0000
    1c64:	00010000 	.word	0x00010000
    1c68:	0005c652 	.word	0x0005c652
    1c6c:	0005ca00 	.word	0x0005ca00
    1c70:	52000100 	.word	0x52000100
	...
    1c7c:	00000540 	.word	0x00000540
    1c80:	0000054e 	.word	0x0000054e
    1c84:	52530001 	.word	0x52530001
    1c88:	5a000005 	.word	0x5a000005
    1c8c:	01000005 	.word	0x01000005
    1c90:	055e5300 	.word	0x055e5300
    1c94:	05680000 	.word	0x05680000
    1c98:	00010000 	.word	0x00010000
    1c9c:	00000053 	.word	0x00000053
    1ca0:	00000000 	.word	0x00000000
    1ca4:	00056200 	.word	0x00056200
    1ca8:	00059200 	.word	0x00059200
    1cac:	52000100 	.word	0x52000100
	...
    1cb8:	000005ae 	.word	0x000005ae
    1cbc:	000005b6 	.word	0x000005b6
    1cc0:	00530001 	.word	0x00530001
    1cc4:	00000000 	.word	0x00000000
    1cc8:	a0000000 	.word	0xa0000000
    1ccc:	a2000006 	.word	0xa2000006
    1cd0:	01000006 	.word	0x01000006
    1cd4:	00005200 	.word	0x00005200
    1cd8:	00000000 	.word	0x00000000
    1cdc:	06d00000 	.word	0x06d00000
    1ce0:	06dc0000 	.word	0x06dc0000
    1ce4:	00010000 	.word	0x00010000
    1ce8:	00000051 	.word	0x00000051
    1cec:	00000000 	.word	0x00000000
    1cf0:	0006d600 	.word	0x0006d600
    1cf4:	0006dc00 	.word	0x0006dc00
    1cf8:	53000100 	.word	0x53000100
    1cfc:	000006dc 	.word	0x000006dc
    1d00:	000006ea 	.word	0x000006ea
    1d04:	00510001 	.word	0x00510001
    1d08:	00000000 	.word	0x00000000
    1d0c:	ec000000 	.word	0xec000000
    1d10:	ee000006 	.word	0xee000006
    1d14:	01000006 	.word	0x01000006
    1d18:	06ee5d00 	.word	0x06ee5d00
    1d1c:	077e0000 	.word	0x077e0000
    1d20:	00020000 	.word	0x00020000
    1d24:	0000087d 	.word	0x0000087d
    1d28:	00000000 	.word	0x00000000
    1d2c:	06ec0000 	.word	0x06ec0000
    1d30:	06f40000 	.word	0x06f40000
    1d34:	00010000 	.word	0x00010000
    1d38:	0006f451 	.word	0x0006f451
    1d3c:	00077e00 	.word	0x00077e00
    1d40:	54000100 	.word	0x54000100
	...
    1d4c:	000006ec 	.word	0x000006ec
    1d50:	000006f8 	.word	0x000006f8
    1d54:	f8520001 	.word	0xf8520001
    1d58:	7e000006 	.word	0x7e000006
    1d5c:	01000007 	.word	0x01000007
    1d60:	00005100 	.word	0x00005100
    1d64:	00000000 	.word	0x00000000
    1d68:	06ec0000 	.word	0x06ec0000
    1d6c:	06f80000 	.word	0x06f80000
    1d70:	00010000 	.word	0x00010000
    1d74:	0006f853 	.word	0x0006f853
    1d78:	00077e00 	.word	0x00077e00
    1d7c:	5c000100 	.word	0x5c000100
	...
    1d88:	0000070c 	.word	0x0000070c
    1d8c:	00000724 	.word	0x00000724
    1d90:	2a530001 	.word	0x2a530001
    1d94:	2e000007 	.word	0x2e000007
    1d98:	01000007 	.word	0x01000007
    1d9c:	075e5300 	.word	0x075e5300
    1da0:	07640000 	.word	0x07640000
    1da4:	00010000 	.word	0x00010000
    1da8:	00000053 	.word	0x00000053
    1dac:	00000000 	.word	0x00000000
    1db0:	00072c00 	.word	0x00072c00
    1db4:	00072e00 	.word	0x00072e00
    1db8:	52000100 	.word	0x52000100
    1dbc:	0000075e 	.word	0x0000075e
    1dc0:	0000077e 	.word	0x0000077e
    1dc4:	00520001 	.word	0x00520001
    1dc8:	00000000 	.word	0x00000000
    1dcc:	5c000000 	.word	0x5c000000
    1dd0:	64000007 	.word	0x64000007
    1dd4:	01000007 	.word	0x01000007
    1dd8:	00005300 	.word	0x00005300
    1ddc:	00000000 	.word	0x00000000
    1de0:	07680000 	.word	0x07680000
    1de4:	07740000 	.word	0x07740000
    1de8:	00010000 	.word	0x00010000
    1dec:	00000053 	.word	0x00000053
    1df0:	00000000 	.word	0x00000000
    1df4:	00078000 	.word	0x00078000
    1df8:	00078c00 	.word	0x00078c00
    1dfc:	51000100 	.word	0x51000100
	...
    1e08:	00000780 	.word	0x00000780
    1e0c:	0000078e 	.word	0x0000078e
    1e10:	00520001 	.word	0x00520001
    1e14:	00000000 	.word	0x00000000
    1e18:	80000000 	.word	0x80000000
    1e1c:	98000007 	.word	0x98000007
    1e20:	01000007 	.word	0x01000007
    1e24:	00005300 	.word	0x00005300
    1e28:	00000000 	.word	0x00000000
    1e2c:	07a80000 	.word	0x07a80000
    1e30:	07b40000 	.word	0x07b40000
    1e34:	00010000 	.word	0x00010000
    1e38:	00000051 	.word	0x00000051
    1e3c:	00000000 	.word	0x00000000
    1e40:	0007a800 	.word	0x0007a800
    1e44:	0007b600 	.word	0x0007b600
    1e48:	52000100 	.word	0x52000100
	...
    1e54:	000007a8 	.word	0x000007a8
    1e58:	000007c0 	.word	0x000007c0
    1e5c:	00530001 	.word	0x00530001
    1e60:	00000000 	.word	0x00000000
    1e64:	cc000000 	.word	0xcc000000
    1e68:	d8000007 	.word	0xd8000007
    1e6c:	01000007 	.word	0x01000007
    1e70:	00005100 	.word	0x00005100
    1e74:	00000000 	.word	0x00000000
    1e78:	07cc0000 	.word	0x07cc0000
    1e7c:	07da0000 	.word	0x07da0000
    1e80:	00010000 	.word	0x00010000
    1e84:	00000052 	.word	0x00000052
    1e88:	00000000 	.word	0x00000000
    1e8c:	0007ec00 	.word	0x0007ec00
    1e90:	0007f800 	.word	0x0007f800
    1e94:	51000100 	.word	0x51000100
	...
    1ea0:	000007f2 	.word	0x000007f2
    1ea4:	000007f8 	.word	0x000007f8
    1ea8:	f8530001 	.word	0xf8530001
    1eac:	fc000007 	.word	0xfc000007
    1eb0:	01000007 	.word	0x01000007
    1eb4:	00005100 	.word	0x00005100
    1eb8:	00000000 	.word	0x00000000
    1ebc:	07fc0000 	.word	0x07fc0000
    1ec0:	08080000 	.word	0x08080000
    1ec4:	00010000 	.word	0x00010000
    1ec8:	00000051 	.word	0x00000051
    1ecc:	00000000 	.word	0x00000000
    1ed0:	00080200 	.word	0x00080200
    1ed4:	00080800 	.word	0x00080800
    1ed8:	53000100 	.word	0x53000100
    1edc:	00000808 	.word	0x00000808
    1ee0:	0000080c 	.word	0x0000080c
    1ee4:	00510001 	.word	0x00510001
    1ee8:	00000000 	.word	0x00000000
    1eec:	0c000000 	.word	0x0c000000
    1ef0:	12000008 	.word	0x12000008
    1ef4:	01000008 	.word	0x01000008
    1ef8:	08125d00 	.word	0x08125d00
    1efc:	08520000 	.word	0x08520000
    1f00:	00020000 	.word	0x00020000
    1f04:	00000c7d 	.word	0x00000c7d
    1f08:	00000000 	.word	0x00000000
    1f0c:	080c0000 	.word	0x080c0000
    1f10:	08440000 	.word	0x08440000
    1f14:	00010000 	.word	0x00010000
    1f18:	00000051 	.word	0x00000051
    1f1c:	00000000 	.word	0x00000000
    1f20:	00080c00 	.word	0x00080c00
    1f24:	00083400 	.word	0x00083400
    1f28:	52000100 	.word	0x52000100
	...
    1f34:	00000828 	.word	0x00000828
    1f38:	00000844 	.word	0x00000844
    1f3c:	445c0001 	.word	0x445c0001
    1f40:	52000008 	.word	0x52000008
    1f44:	01000008 	.word	0x01000008
    1f48:	00005100 	.word	0x00005100
    1f4c:	00000000 	.word	0x00000000
    1f50:	08540000 	.word	0x08540000
    1f54:	08600000 	.word	0x08600000
    1f58:	00010000 	.word	0x00010000
    1f5c:	00000051 	.word	0x00000051
    1f60:	00000000 	.word	0x00000000
    1f64:	00085a00 	.word	0x00085a00
    1f68:	00086000 	.word	0x00086000
    1f6c:	53000100 	.word	0x53000100
    1f70:	00000860 	.word	0x00000860
    1f74:	00000864 	.word	0x00000864
    1f78:	00510001 	.word	0x00510001
    1f7c:	00000000 	.word	0x00000000
    1f80:	6a000000 	.word	0x6a000000
    1f84:	72000008 	.word	0x72000008
    1f88:	01000008 	.word	0x01000008
    1f8c:	08745300 	.word	0x08745300
    1f90:	08780000 	.word	0x08780000
    1f94:	00010000 	.word	0x00010000
    1f98:	00000053 	.word	0x00000053
    1f9c:	00000000 	.word	0x00000000
    1fa0:	00087800 	.word	0x00087800
    1fa4:	00088400 	.word	0x00088400
    1fa8:	51000100 	.word	0x51000100
	...
    1fb4:	0000087e 	.word	0x0000087e
    1fb8:	00000884 	.word	0x00000884
    1fbc:	84530001 	.word	0x84530001
    1fc0:	88000008 	.word	0x88000008
    1fc4:	01000008 	.word	0x01000008
    1fc8:	00005100 	.word	0x00005100
    1fcc:	00000000 	.word	0x00000000
    1fd0:	088e0000 	.word	0x088e0000
    1fd4:	08960000 	.word	0x08960000
    1fd8:	00010000 	.word	0x00010000
    1fdc:	00089853 	.word	0x00089853
    1fe0:	00089c00 	.word	0x00089c00
    1fe4:	53000100 	.word	0x53000100
	...
    1ff0:	0000090c 	.word	0x0000090c
    1ff4:	00000918 	.word	0x00000918
    1ff8:	00510001 	.word	0x00510001
    1ffc:	00000000 	.word	0x00000000
    2000:	12000000 	.word	0x12000000
    2004:	18000009 	.word	0x18000009
    2008:	01000009 	.word	0x01000009
    200c:	09185300 	.word	0x09185300
    2010:	091c0000 	.word	0x091c0000
    2014:	00010000 	.word	0x00010000
    2018:	00000051 	.word	0x00000051
    201c:	00000000 	.word	0x00000000
    2020:	00092200 	.word	0x00092200
    2024:	00092a00 	.word	0x00092a00
    2028:	53000100 	.word	0x53000100
    202c:	0000092c 	.word	0x0000092c
    2030:	00000930 	.word	0x00000930
    2034:	00530001 	.word	0x00530001
    2038:	00000000 	.word	0x00000000
    203c:	30000000 	.word	0x30000000
    2040:	3c000009 	.word	0x3c000009
    2044:	01000009 	.word	0x01000009
    2048:	00005100 	.word	0x00005100
    204c:	00000000 	.word	0x00000000
    2050:	09360000 	.word	0x09360000
    2054:	093c0000 	.word	0x093c0000
    2058:	00010000 	.word	0x00010000
    205c:	00093c53 	.word	0x00093c53
    2060:	00094000 	.word	0x00094000
    2064:	51000100 	.word	0x51000100
	...
    2070:	00000946 	.word	0x00000946
    2074:	0000094e 	.word	0x0000094e
    2078:	50530001 	.word	0x50530001
    207c:	54000009 	.word	0x54000009
    2080:	01000009 	.word	0x01000009
    2084:	00005300 	.word	0x00005300
    2088:	00000000 	.word	0x00000000
    208c:	09540000 	.word	0x09540000
    2090:	09600000 	.word	0x09600000
    2094:	00010000 	.word	0x00010000
    2098:	00000051 	.word	0x00000051
    209c:	00000000 	.word	0x00000000
    20a0:	00095a00 	.word	0x00095a00
    20a4:	00096000 	.word	0x00096000
    20a8:	53000100 	.word	0x53000100
    20ac:	00000960 	.word	0x00000960
    20b0:	00000964 	.word	0x00000964
    20b4:	00510001 	.word	0x00510001
    20b8:	00000000 	.word	0x00000000
    20bc:	6a000000 	.word	0x6a000000
    20c0:	72000009 	.word	0x72000009
    20c4:	01000009 	.word	0x01000009
    20c8:	09745300 	.word	0x09745300
    20cc:	09780000 	.word	0x09780000
    20d0:	00010000 	.word	0x00010000
    20d4:	00000053 	.word	0x00000053
    20d8:	00000000 	.word	0x00000000
    20dc:	00097800 	.word	0x00097800
    20e0:	00098400 	.word	0x00098400
    20e4:	51000100 	.word	0x51000100
	...
    20f0:	0000097e 	.word	0x0000097e
    20f4:	00000984 	.word	0x00000984
    20f8:	84530001 	.word	0x84530001
    20fc:	88000009 	.word	0x88000009
    2100:	01000009 	.word	0x01000009
    2104:	00005100 	.word	0x00005100
    2108:	00000000 	.word	0x00000000
    210c:	098e0000 	.word	0x098e0000
    2110:	09960000 	.word	0x09960000
    2114:	00010000 	.word	0x00010000
    2118:	00099853 	.word	0x00099853
    211c:	00099c00 	.word	0x00099c00
    2120:	53000100 	.word	0x53000100
	...
    212c:	0000099c 	.word	0x0000099c
    2130:	000009a8 	.word	0x000009a8
    2134:	00510001 	.word	0x00510001
    2138:	00000000 	.word	0x00000000
    213c:	a2000000 	.word	0xa2000000
    2140:	a8000009 	.word	0xa8000009
    2144:	01000009 	.word	0x01000009
    2148:	09a85300 	.word	0x09a85300
    214c:	09ac0000 	.word	0x09ac0000
    2150:	00010000 	.word	0x00010000
    2154:	00000051 	.word	0x00000051
    2158:	00000000 	.word	0x00000000
    215c:	0009b000 	.word	0x0009b000
    2160:	0009b600 	.word	0x0009b600
    2164:	53000100 	.word	0x53000100
    2168:	000009b8 	.word	0x000009b8
    216c:	000009bc 	.word	0x000009bc
    2170:	00530001 	.word	0x00530001
    2174:	00000000 	.word	0x00000000
    2178:	bc000000 	.word	0xbc000000
    217c:	c8000009 	.word	0xc8000009
    2180:	01000009 	.word	0x01000009
    2184:	00005100 	.word	0x00005100
    2188:	00000000 	.word	0x00000000
    218c:	09c20000 	.word	0x09c20000
    2190:	09c80000 	.word	0x09c80000
    2194:	00010000 	.word	0x00010000
    2198:	0009c853 	.word	0x0009c853
    219c:	0009cc00 	.word	0x0009cc00
    21a0:	51000100 	.word	0x51000100
	...
    21ac:	000009d0 	.word	0x000009d0
    21b0:	000009d6 	.word	0x000009d6
    21b4:	d8530001 	.word	0xd8530001
    21b8:	dc000009 	.word	0xdc000009
    21bc:	01000009 	.word	0x01000009
    21c0:	00005300 	.word	0x00005300
    21c4:	00000000 	.word	0x00000000
    21c8:	09dc0000 	.word	0x09dc0000
    21cc:	09e80000 	.word	0x09e80000
    21d0:	00010000 	.word	0x00010000
    21d4:	00000051 	.word	0x00000051
    21d8:	00000000 	.word	0x00000000
    21dc:	0009e200 	.word	0x0009e200
    21e0:	0009e800 	.word	0x0009e800
    21e4:	53000100 	.word	0x53000100
    21e8:	000009e8 	.word	0x000009e8
    21ec:	000009ec 	.word	0x000009ec
    21f0:	00510001 	.word	0x00510001
    21f4:	00000000 	.word	0x00000000
    21f8:	ec000000 	.word	0xec000000
    21fc:	f8000009 	.word	0xf8000009
    2200:	01000009 	.word	0x01000009
    2204:	00005100 	.word	0x00005100
    2208:	00000000 	.word	0x00000000
    220c:	09f20000 	.word	0x09f20000
    2210:	09f80000 	.word	0x09f80000
    2214:	00010000 	.word	0x00010000
    2218:	0009f853 	.word	0x0009f853
    221c:	0009fc00 	.word	0x0009fc00
    2220:	51000100 	.word	0x51000100
	...
    222c:	00000a02 	.word	0x00000a02
    2230:	00000a0a 	.word	0x00000a0a
    2234:	0c530001 	.word	0x0c530001
    2238:	1000000a 	.word	0x1000000a
    223c:	0100000a 	.word	0x0100000a
    2240:	00005300 	.word	0x00005300
    2244:	00000000 	.word	0x00000000
    2248:	0a160000 	.word	0x0a160000
    224c:	0a1e0000 	.word	0x0a1e0000
    2250:	00010000 	.word	0x00010000
    2254:	000a2053 	.word	0x000a2053
    2258:	000a2400 	.word	0x000a2400
    225c:	53000100 	.word	0x53000100
	...
    2268:	00000a2a 	.word	0x00000a2a
    226c:	00000a32 	.word	0x00000a32
    2270:	34530001 	.word	0x34530001
    2274:	3800000a 	.word	0x3800000a
    2278:	0100000a 	.word	0x0100000a
    227c:	00005300 	.word	0x00005300
    2280:	00000000 	.word	0x00000000
    2284:	0a3e0000 	.word	0x0a3e0000
    2288:	0a460000 	.word	0x0a460000
    228c:	00010000 	.word	0x00010000
    2290:	000a4853 	.word	0x000a4853
    2294:	000a4c00 	.word	0x000a4c00
    2298:	53000100 	.word	0x53000100
	...
    22a4:	00000a52 	.word	0x00000a52
    22a8:	00000a5a 	.word	0x00000a5a
    22ac:	5c530001 	.word	0x5c530001
    22b0:	6000000a 	.word	0x6000000a
    22b4:	0100000a 	.word	0x0100000a
    22b8:	00005300 	.word	0x00005300
    22bc:	00000000 	.word	0x00000000
    22c0:	0a600000 	.word	0x0a600000
    22c4:	0a660000 	.word	0x0a660000
    22c8:	00010000 	.word	0x00010000
    22cc:	00000052 	.word	0x00000052
    22d0:	00000000 	.word	0x00000000
    22d4:	000a8000 	.word	0x000a8000
    22d8:	000a8600 	.word	0x000a8600
    22dc:	52000100 	.word	0x52000100
	...
    22e8:	00000aa0 	.word	0x00000aa0
    22ec:	00000aaa 	.word	0x00000aaa
    22f0:	aa5d0001 	.word	0xaa5d0001
    22f4:	0800000a 	.word	0x0800000a
    22f8:	0200000b 	.word	0x0200000b
    22fc:	00087d00 	.word	0x00087d00
    2300:	00000000 	.word	0x00000000
    2304:	a0000000 	.word	0xa0000000
    2308:	a800000a 	.word	0xa800000a
    230c:	0100000a 	.word	0x0100000a
    2310:	0ac25000 	.word	0x0ac25000
    2314:	0b080000 	.word	0x0b080000
    2318:	00020000 	.word	0x00020000
    231c:	0000047d 	.word	0x0000047d
    2320:	00000000 	.word	0x00000000
    2324:	0aa00000 	.word	0x0aa00000
    2328:	0acc0000 	.word	0x0acc0000
    232c:	00010000 	.word	0x00010000
    2330:	000ae251 	.word	0x000ae251
    2334:	000aee00 	.word	0x000aee00
    2338:	51000100 	.word	0x51000100
	...
    2344:	00000aa0 	.word	0x00000aa0
    2348:	00000aa8 	.word	0x00000aa8
    234c:	a8520001 	.word	0xa8520001
    2350:	0800000a 	.word	0x0800000a
    2354:	0100000b 	.word	0x0100000b
    2358:	00005c00 	.word	0x00005c00
    235c:	00000000 	.word	0x00000000
    2360:	0b5c0000 	.word	0x0b5c0000
    2364:	0b6e0000 	.word	0x0b6e0000
    2368:	00010000 	.word	0x00010000
    236c:	00000051 	.word	0x00000051
    2370:	00000000 	.word	0x00000000
    2374:	000b7400 	.word	0x000b7400
    2378:	000b8600 	.word	0x000b8600
    237c:	51000100 	.word	0x51000100
	...
    2388:	00000b8c 	.word	0x00000b8c
    238c:	00000b9e 	.word	0x00000b9e
    2390:	00510001 	.word	0x00510001
    2394:	00000000 	.word	0x00000000
    2398:	a4000000 	.word	0xa4000000
    239c:	b600000b 	.word	0xb600000b
    23a0:	0100000b 	.word	0x0100000b
    23a4:	00005100 	.word	0x00005100
    23a8:	00000000 	.word	0x00000000
    23ac:	0bd80000 	.word	0x0bd80000
    23b0:	0bea0000 	.word	0x0bea0000
    23b4:	00010000 	.word	0x00010000
    23b8:	00000051 	.word	0x00000051
    23bc:	00000000 	.word	0x00000000
    23c0:	000c0c00 	.word	0x000c0c00
    23c4:	000c1e00 	.word	0x000c1e00
    23c8:	51000100 	.word	0x51000100
	...
    23d4:	00000c40 	.word	0x00000c40
    23d8:	00000c4c 	.word	0x00000c4c
    23dc:	00510001 	.word	0x00510001
    23e0:	00000000 	.word	0x00000000
    23e4:	50000000 	.word	0x50000000
    23e8:	5200000c 	.word	0x5200000c
    23ec:	0100000c 	.word	0x0100000c
    23f0:	00005000 	.word	0x00005000
    23f4:	00000000 	.word	0x00000000
    23f8:	0c580000 	.word	0x0c580000
    23fc:	0c5a0000 	.word	0x0c5a0000
    2400:	00010000 	.word	0x00010000
    2404:	00000050 	.word	0x00000050
    2408:	00000000 	.word	0x00000000
    240c:	000c6000 	.word	0x000c6000
    2410:	000c6200 	.word	0x000c6200
    2414:	50000100 	.word	0x50000100
	...
    2420:	00000c68 	.word	0x00000c68
    2424:	00000c6c 	.word	0x00000c6c
    2428:	00500001 	.word	0x00500001
    242c:	00000000 	.word	0x00000000
    2430:	70000000 	.word	0x70000000
    2434:	7200000c 	.word	0x7200000c
    2438:	0100000c 	.word	0x0100000c
    243c:	00005000 	.word	0x00005000
    2440:	00000000 	.word	0x00000000
    2444:	0c780000 	.word	0x0c780000
    2448:	0c7a0000 	.word	0x0c7a0000
    244c:	00010000 	.word	0x00010000
    2450:	00000050 	.word	0x00000050
    2454:	00000000 	.word	0x00000000
    2458:	000c8000 	.word	0x000c8000
    245c:	000c8a00 	.word	0x000c8a00
    2460:	50000100 	.word	0x50000100
	...
    246c:	00000c8c 	.word	0x00000c8c
    2470:	00000c90 	.word	0x00000c90
    2474:	00510001 	.word	0x00510001
    2478:	00000000 	.word	0x00000000
    247c:	98000000 	.word	0x98000000
    2480:	a400000c 	.word	0xa400000c
    2484:	0100000c 	.word	0x0100000c
    2488:	00005000 	.word	0x00005000
    248c:	00000000 	.word	0x00000000
    2490:	0cb00000 	.word	0x0cb00000
    2494:	0cb40000 	.word	0x0cb40000
    2498:	00010000 	.word	0x00010000
    249c:	00000051 	.word	0x00000051
    24a0:	00000000 	.word	0x00000000
    24a4:	000cbc00 	.word	0x000cbc00
    24a8:	000cbe00 	.word	0x000cbe00
    24ac:	5d000100 	.word	0x5d000100
    24b0:	00000cbe 	.word	0x00000cbe
    24b4:	00000cc2 	.word	0x00000cc2
    24b8:	047d0002 	.word	0x047d0002
    24bc:	00000cc2 	.word	0x00000cc2
    24c0:	00000d88 	.word	0x00000d88
    24c4:	107d0002 	.word	0x107d0002
	...
    24d0:	00000cbc 	.word	0x00000cbc
    24d4:	00000cc4 	.word	0x00000cc4
    24d8:	c6500001 	.word	0xc6500001
    24dc:	8800000c 	.word	0x8800000c
    24e0:	0200000d 	.word	0x0200000d
    24e4:	00047d00 	.word	0x00047d00
    24e8:	00000000 	.word	0x00000000
    24ec:	20000000 	.word	0x20000000
    24f0:	32000000 	.word	0x32000000
    24f4:	01000000 	.word	0x01000000
    24f8:	00005100 	.word	0x00005100
    24fc:	00000000 	.word	0x00000000
    2500:	00740000 	.word	0x00740000
    2504:	00820000 	.word	0x00820000
    2508:	00010000 	.word	0x00010000
    250c:	0000825d 	.word	0x0000825d
    2510:	0000b200 	.word	0x0000b200
    2514:	7d000200 	.word	0x7d000200
    2518:	00000008 	.word	0x00000008
    251c:	00000000 	.word	0x00000000
    2520:	00007400 	.word	0x00007400
    2524:	00008c00 	.word	0x00008c00
    2528:	50000100 	.word	0x50000100
	...
    2534:	00000074 	.word	0x00000074
    2538:	00000076 	.word	0x00000076
    253c:	76510001 	.word	0x76510001
    2540:	80000000 	.word	0x80000000
    2544:	01000000 	.word	0x01000000
    2548:	00005300 	.word	0x00005300
    254c:	00000000 	.word	0x00000000
    2550:	00900000 	.word	0x00900000
    2554:	00920000 	.word	0x00920000
    2558:	00010000 	.word	0x00010000
    255c:	00009a50 	.word	0x00009a50
    2560:	00009c00 	.word	0x00009c00
    2564:	50000100 	.word	0x50000100
    2568:	0000009e 	.word	0x0000009e
    256c:	000000b2 	.word	0x000000b2
    2570:	00500001 	.word	0x00500001
    2574:	00000000 	.word	0x00000000
    2578:	e4000000 	.word	0xe4000000
    257c:	f6000000 	.word	0xf6000000
    2580:	01000000 	.word	0x01000000
    2584:	00005100 	.word	0x00005100
    2588:	00000000 	.word	0x00000000
    258c:	01180000 	.word	0x01180000
    2590:	012a0000 	.word	0x012a0000
    2594:	00010000 	.word	0x00010000
    2598:	00000051 	.word	0x00000051
    259c:	00000000 	.word	0x00000000
    25a0:	00014c00 	.word	0x00014c00
    25a4:	00014e00 	.word	0x00014e00
    25a8:	51000100 	.word	0x51000100
	...
    25b4:	00000154 	.word	0x00000154
    25b8:	00000156 	.word	0x00000156
    25bc:	00500001 	.word	0x00500001
    25c0:	00000000 	.word	0x00000000
    25c4:	e4000000 	.word	0xe4000000
    25c8:	f6000001 	.word	0xf6000001
    25cc:	01000001 	.word	0x01000001
    25d0:	00005100 	.word	0x00005100
    25d4:	00000000 	.word	0x00000000
    25d8:	02180000 	.word	0x02180000
    25dc:	02220000 	.word	0x02220000
    25e0:	00010000 	.word	0x00010000
    25e4:	00000050 	.word	0x00000050
    25e8:	00000000 	.word	0x00000000
    25ec:	00022400 	.word	0x00022400
    25f0:	00022800 	.word	0x00022800
    25f4:	51000100 	.word	0x51000100
	...
    2600:	00000230 	.word	0x00000230
    2604:	0000026c 	.word	0x0000026c
    2608:	00500001 	.word	0x00500001
    260c:	00000000 	.word	0x00000000
    2610:	30000000 	.word	0x30000000
    2614:	32000002 	.word	0x32000002
    2618:	01000002 	.word	0x01000002
    261c:	02325100 	.word	0x02325100
    2620:	023c0000 	.word	0x023c0000
    2624:	00010000 	.word	0x00010000
    2628:	00023c53 	.word	0x00023c53
    262c:	00027a00 	.word	0x00027a00
    2630:	51000100 	.word	0x51000100
	...
    263c:	00000240 	.word	0x00000240
    2640:	0000025a 	.word	0x0000025a
    2644:	5a520001 	.word	0x5a520001
    2648:	7a000002 	.word	0x7a000002
    264c:	01000002 	.word	0x01000002
    2650:	00005c00 	.word	0x00005c00
    2654:	00000000 	.word	0x00000000
    2658:	02360000 	.word	0x02360000
    265c:	025a0000 	.word	0x025a0000
    2660:	00010000 	.word	0x00010000
    2664:	0000005c 	.word	0x0000005c
    2668:	00000000 	.word	0x00000000
    266c:	00027c00 	.word	0x00027c00
    2670:	00027e00 	.word	0x00027e00
    2674:	51000100 	.word	0x51000100
	...
    2680:	0000028c 	.word	0x0000028c
    2684:	000002a0 	.word	0x000002a0
    2688:	a05d0001 	.word	0xa05d0001
    268c:	cc000002 	.word	0xcc000002
    2690:	02000002 	.word	0x02000002
    2694:	cc107d00 	.word	0xcc107d00
    2698:	28000002 	.word	0x28000002
    269c:	02000003 	.word	0x02000003
    26a0:	00307d00 	.word	0x00307d00
    26a4:	00000000 	.word	0x00000000
    26a8:	8c000000 	.word	0x8c000000
    26ac:	8e000002 	.word	0x8e000002
    26b0:	01000002 	.word	0x01000002
    26b4:	02d45000 	.word	0x02d45000
    26b8:	03280000 	.word	0x03280000
    26bc:	00020000 	.word	0x00020000
    26c0:	0000047d 	.word	0x0000047d
    26c4:	00000000 	.word	0x00000000
    26c8:	028c0000 	.word	0x028c0000
    26cc:	02a60000 	.word	0x02a60000
    26d0:	00010000 	.word	0x00010000
    26d4:	0002a651 	.word	0x0002a651
    26d8:	00032800 	.word	0x00032800
    26dc:	56000100 	.word	0x56000100
	...
    26e8:	00000294 	.word	0x00000294
    26ec:	0000029a 	.word	0x0000029a
    26f0:	aa530001 	.word	0xaa530001
    26f4:	c2000002 	.word	0xc2000002
    26f8:	01000002 	.word	0x01000002
    26fc:	02c65200 	.word	0x02c65200
    2700:	02ce0000 	.word	0x02ce0000
    2704:	00010000 	.word	0x00010000
    2708:	00000053 	.word	0x00000053
    270c:	00000000 	.word	0x00000000
    2710:	0002e600 	.word	0x0002e600
    2714:	0002ee00 	.word	0x0002ee00
    2718:	53000100 	.word	0x53000100
	...
    2724:	00000328 	.word	0x00000328
    2728:	0000032a 	.word	0x0000032a
    272c:	2a5d0001 	.word	0x2a5d0001
    2730:	2e000003 	.word	0x2e000003
    2734:	02000003 	.word	0x02000003
    2738:	2e047d00 	.word	0x2e047d00
    273c:	bc000003 	.word	0xbc000003
    2740:	02000003 	.word	0x02000003
    2744:	00107d00 	.word	0x00107d00
    2748:	00000000 	.word	0x00000000
    274c:	28000000 	.word	0x28000000
    2750:	30000003 	.word	0x30000003
    2754:	01000003 	.word	0x01000003
    2758:	03325000 	.word	0x03325000
    275c:	03bc0000 	.word	0x03bc0000
    2760:	00020000 	.word	0x00020000
    2764:	0000047d 	.word	0x0000047d
	...
    2770:	000a0000 	.word	0x000a0000
    2774:	00010000 	.word	0x00010000
    2778:	00000a5d 	.word	0x00000a5d
    277c:	00005400 	.word	0x00005400
    2780:	7d000200 	.word	0x7d000200
    2784:	00000008 	.word	0x00000008
    2788:	00000000 	.word	0x00000000
    278c:	00002600 	.word	0x00002600
    2790:	00003800 	.word	0x00003800
    2794:	53000100 	.word	0x53000100
	...
    27a4:	00000004 	.word	0x00000004
    27a8:	045d0001 	.word	0x045d0001
    27ac:	10000000 	.word	0x10000000
    27b0:	02000000 	.word	0x02000000
    27b4:	10047d00 	.word	0x10047d00
    27b8:	28000000 	.word	0x28000000
    27bc:	02000000 	.word	0x02000000
    27c0:	00087d00 	.word	0x00087d00
	...
    27cc:	0c000000 	.word	0x0c000000
    27d0:	01000000 	.word	0x01000000
    27d4:	000c5000 	.word	0x000c5000
    27d8:	001c0000 	.word	0x001c0000
    27dc:	00010000 	.word	0x00010000
    27e0:	00000051 	.word	0x00000051
	...
    27ec:	00000c00 	.word	0x00000c00
    27f0:	50000100 	.word	0x50000100
    27f4:	0000000c 	.word	0x0000000c
    27f8:	00000030 	.word	0x00000030
    27fc:	00540001 	.word	0x00540001
	...
    2808:	04000000 	.word	0x04000000
    280c:	01000000 	.word	0x01000000
    2810:	00045d00 	.word	0x00045d00
    2814:	00480000 	.word	0x00480000
    2818:	00020000 	.word	0x00020000
    281c:	0000107d 	.word	0x0000107d
    2820:	00000000 	.word	0x00000000
    2824:	00480000 	.word	0x00480000
    2828:	004c0000 	.word	0x004c0000
    282c:	00010000 	.word	0x00010000
    2830:	00004c5d 	.word	0x00004c5d
    2834:	0000c800 	.word	0x0000c800
    2838:	7d000200 	.word	0x7d000200
    283c:	00000010 	.word	0x00000010
	...
    2848:	00000800 	.word	0x00000800
    284c:	5d000100 	.word	0x5d000100
    2850:	00000008 	.word	0x00000008
    2854:	000000d0 	.word	0x000000d0
    2858:	087d0002 	.word	0x087d0002
	...
    2868:	00000018 	.word	0x00000018
    286c:	18500001 	.word	0x18500001
    2870:	20000000 	.word	0x20000000
    2874:	01000000 	.word	0x01000000
    2878:	00205400 	.word	0x00205400
    287c:	00380000 	.word	0x00380000
    2880:	00010000 	.word	0x00010000
    2884:	00003850 	.word	0x00003850
    2888:	0000d000 	.word	0x0000d000
    288c:	54000100 	.word	0x54000100
	...
    289c:	0000002c 	.word	0x0000002c
    28a0:	a4510001 	.word	0xa4510001
    28a4:	b0000000 	.word	0xb0000000
    28a8:	01000000 	.word	0x01000000
    28ac:	00c45100 	.word	0x00c45100
    28b0:	00d00000 	.word	0x00d00000
    28b4:	00010000 	.word	0x00010000
    28b8:	00000051 	.word	0x00000051
	...
    28c4:	00003800 	.word	0x00003800
    28c8:	52000100 	.word	0x52000100
    28cc:	00000038 	.word	0x00000038
    28d0:	00000060 	.word	0x00000060
    28d4:	605c0001 	.word	0x605c0001
    28d8:	90000000 	.word	0x90000000
    28dc:	01000000 	.word	0x01000000
    28e0:	00a05200 	.word	0x00a05200
    28e4:	00d00000 	.word	0x00d00000
    28e8:	00010000 	.word	0x00010000
    28ec:	00000052 	.word	0x00000052
    28f0:	00000000 	.word	0x00000000
    28f4:	00000c00 	.word	0x00000c00
    28f8:	00003000 	.word	0x00003000
    28fc:	5c000100 	.word	0x5c000100
    2900:	000000a4 	.word	0x000000a4
    2904:	000000d0 	.word	0x000000d0
    2908:	005c0001 	.word	0x005c0001
    290c:	00000000 	.word	0x00000000
    2910:	28000000 	.word	0x28000000
    2914:	2c000000 	.word	0x2c000000
    2918:	01000000 	.word	0x01000000
    291c:	002c5300 	.word	0x002c5300
    2920:	00b00000 	.word	0x00b00000
    2924:	00010000 	.word	0x00010000
    2928:	0000c451 	.word	0x0000c451
    292c:	0000d000 	.word	0x0000d000
    2930:	51000100 	.word	0x51000100
	...
    293c:	00000034 	.word	0x00000034
    2940:	0000005c 	.word	0x0000005c
    2944:	70530001 	.word	0x70530001
    2948:	74000000 	.word	0x74000000
    294c:	01000000 	.word	0x01000000
    2950:	00745000 	.word	0x00745000
    2954:	00840000 	.word	0x00840000
    2958:	00010000 	.word	0x00010000
    295c:	00008453 	.word	0x00008453
    2960:	0000c800 	.word	0x0000c800
    2964:	50000100 	.word	0x50000100
	...
    2974:	00000008 	.word	0x00000008
    2978:	085d0001 	.word	0x085d0001
    297c:	9c000000 	.word	0x9c000000
    2980:	02000000 	.word	0x02000000
    2984:	00147d00 	.word	0x00147d00
	...
    2990:	20000000 	.word	0x20000000
    2994:	01000000 	.word	0x01000000
    2998:	00205000 	.word	0x00205000
    299c:	009c0000 	.word	0x009c0000
    29a0:	00010000 	.word	0x00010000
    29a4:	00000055 	.word	0x00000055
	...
    29b0:	00003c00 	.word	0x00003c00
    29b4:	51000100 	.word	0x51000100
    29b8:	0000003c 	.word	0x0000003c
    29bc:	0000009c 	.word	0x0000009c
    29c0:	00580001 	.word	0x00580001
	...
    29cc:	3c000000 	.word	0x3c000000
    29d0:	01000000 	.word	0x01000000
    29d4:	003c5200 	.word	0x003c5200
    29d8:	009c0000 	.word	0x009c0000
    29dc:	00010000 	.word	0x00010000
    29e0:	00000056 	.word	0x00000056
	...
    29ec:	00003c00 	.word	0x00003c00
    29f0:	53000100 	.word	0x53000100
    29f4:	0000003c 	.word	0x0000003c
    29f8:	0000009c 	.word	0x0000009c
    29fc:	00570001 	.word	0x00570001
	...
    2a08:	04000000 	.word	0x04000000
    2a0c:	01000000 	.word	0x01000000
    2a10:	00045d00 	.word	0x00045d00
    2a14:	00100000 	.word	0x00100000
    2a18:	00020000 	.word	0x00020000
    2a1c:	0010247d 	.word	0x0010247d
    2a20:	010c0000 	.word	0x010c0000
    2a24:	00020000 	.word	0x00020000
    2a28:	0000307d 	.word	0x0000307d
	...
    2a34:	00240000 	.word	0x00240000
    2a38:	00010000 	.word	0x00010000
    2a3c:	00002450 	.word	0x00002450
    2a40:	0000c000 	.word	0x0000c000
    2a44:	7d000200 	.word	0x7d000200
    2a48:	0000c004 	.word	0x0000c004
    2a4c:	0000d400 	.word	0x0000d400
    2a50:	91000200 	.word	0x91000200
    2a54:	0000d470 	.word	0x0000d470
    2a58:	0000e800 	.word	0x0000e800
    2a5c:	7d000200 	.word	0x7d000200
    2a60:	0000e804 	.word	0x0000e804
    2a64:	0000f400 	.word	0x0000f400
    2a68:	91000200 	.word	0x91000200
    2a6c:	0000f470 	.word	0x0000f470
    2a70:	00010c00 	.word	0x00010c00
    2a74:	7d000200 	.word	0x7d000200
    2a78:	00000004 	.word	0x00000004
	...
    2a84:	00002400 	.word	0x00002400
    2a88:	51000100 	.word	0x51000100
    2a8c:	00000024 	.word	0x00000024
    2a90:	0000010c 	.word	0x0000010c
    2a94:	00570001 	.word	0x00570001
    2a98:	00000000 	.word	0x00000000
    2a9c:	44000000 	.word	0x44000000
    2aa0:	c0000000 	.word	0xc0000000
    2aa4:	01000000 	.word	0x01000000
    2aa8:	00d45c00 	.word	0x00d45c00
    2aac:	00dc0000 	.word	0x00dc0000
    2ab0:	00010000 	.word	0x00010000
    2ab4:	0000f85c 	.word	0x0000f85c
    2ab8:	00010400 	.word	0x00010400
    2abc:	5c000100 	.word	0x5c000100
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	0000011e 	andeq	r0, r0, lr, lsl r1
  24:	00000120 	andeq	r0, r0, r0, lsr #2
  28:	00000126 	andeq	r0, r0, r6, lsr #2
  2c:	0000014a 	andeq	r0, r0, sl, asr #2
  30:	00000122 	andeq	r0, r0, r2, lsr #2
  34:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  40:	0000011e 	andeq	r0, r0, lr, lsl r1
  44:	00000120 	andeq	r0, r0, r0, lsr #2
  48:	00000130 	andeq	r0, r0, r0, lsr r1
  4c:	0000014a 	andeq	r0, r0, sl, asr #2
  50:	00000122 	andeq	r0, r0, r2, lsr #2
  54:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  60:	0000014a 	andeq	r0, r0, sl, asr #2
  64:	0000015e 	andeq	r0, r0, lr, asr r1
  68:	00000188 	andeq	r0, r0, r8, lsl #3
  6c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  78:	0000014a 	andeq	r0, r0, sl, asr #2
  7c:	0000015e 	andeq	r0, r0, lr, asr r1
  80:	00000188 	andeq	r0, r0, r8, lsl #3
  84:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  90:	0000015e 	andeq	r0, r0, lr, asr r1
  94:	00000182 	andeq	r0, r0, r2, lsl #3
  98:	00000186 	andeq	r0, r0, r6, lsl #3
  9c:	00000188 	andeq	r0, r0, r8, lsl #3
	...
  a8:	0000015e 	andeq	r0, r0, lr, asr r1
  ac:	00000160 	andeq	r0, r0, r0, ror #2
  b0:	00000186 	andeq	r0, r0, r6, lsl #3
  b4:	00000188 	andeq	r0, r0, r8, lsl #3
  b8:	0000016a 	andeq	r0, r0, sl, ror #2
  bc:	00000182 	andeq	r0, r0, r2, lsl #3
	...
  c8:	00000078 	andeq	r0, r0, r8, ror r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	0000007c 	andeq	r0, r0, ip, ror r0
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  e0:	00000078 	andeq	r0, r0, r8, ror r0
  e4:	0000007a 	andeq	r0, r0, sl, ror r0
  e8:	0000007c 	andeq	r0, r0, ip, ror r0
  ec:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  f8:	0000030e 	andeq	r0, r0, lr, lsl #6
  fc:	00000310 	andeq	r0, r0, r0, lsl r3
 100:	00000320 	andeq	r0, r0, r0, lsr #6
 104:	0000034a 	andeq	r0, r0, sl, asr #6
 108:	00000312 	andeq	r0, r0, r2, lsl r3
 10c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 118:	0000030e 	andeq	r0, r0, lr, lsl #6
 11c:	00000310 	andeq	r0, r0, r0, lsl r3
 120:	00000320 	andeq	r0, r0, r0, lsr #6
 124:	0000034a 	andeq	r0, r0, sl, asr #6
 128:	00000312 	andeq	r0, r0, r2, lsl r3
 12c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 138:	0000034a 	andeq	r0, r0, sl, asr #6
 13c:	0000034c 	andeq	r0, r0, ip, asr #6
 140:	0000034e 	andeq	r0, r0, lr, asr #6
 144:	00000360 	andeq	r0, r0, r0, ror #6
	...
 150:	00000364 	andeq	r0, r0, r4, ror #6
 154:	00000366 	andeq	r0, r0, r6, ror #6
 158:	00000376 	andeq	r0, r0, r6, ror r3
 15c:	000003a6 	andeq	r0, r0, r6, lsr #7
 160:	0000036a 	andeq	r0, r0, sl, ror #6
 164:	00000372 	andeq	r0, r0, r2, ror r3
	...
 170:	00000364 	andeq	r0, r0, r4, ror #6
 174:	00000366 	andeq	r0, r0, r6, ror #6
 178:	00000376 	andeq	r0, r0, r6, ror r3
 17c:	000003a6 	andeq	r0, r0, r6, lsr #7
 180:	0000036a 	andeq	r0, r0, sl, ror #6
 184:	00000372 	andeq	r0, r0, r2, ror r3
	...
 190:	000003a6 	andeq	r0, r0, r6, lsr #7
 194:	000003a8 	andeq	r0, r0, r8, lsr #7
 198:	000003aa 	andeq	r0, r0, sl, lsr #7
 19c:	000003c2 	andeq	r0, r0, r2, asr #7
	...
 1a8:	00000404 	andeq	r0, r0, r4, lsl #8
 1ac:	00000406 	andeq	r0, r0, r6, lsl #8
 1b0:	00000408 	andeq	r0, r0, r8, lsl #8
 1b4:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
 1c0:	00000454 	andeq	r0, r0, r4, asr r4
 1c4:	00000456 	andeq	r0, r0, r6, asr r4
 1c8:	00000458 	andeq	r0, r0, r8, asr r4
 1cc:	0000046e 	andeq	r0, r0, lr, ror #8
	...
 1d8:	000004c6 	andeq	r0, r0, r6, asr #9
 1dc:	000004c8 	andeq	r0, r0, r8, asr #9
 1e0:	000004cc 	andeq	r0, r0, ip, asr #9
 1e4:	000004de 	ldrdeq	r0, [r0], -lr
	...
 1f0:	00000566 	andeq	r0, r0, r6, ror #10
 1f4:	00000568 	andeq	r0, r0, r8, ror #10
 1f8:	0000056c 	andeq	r0, r0, ip, ror #10
 1fc:	00000582 	andeq	r0, r0, r2, lsl #11
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	00000024 	andeq	r0, r0, r4, lsr #32
 210:	00000070 	andeq	r0, r0, r0, ror r0
 214:	0000010c 	andeq	r0, r0, ip, lsl #2
 218:	00000044 	andeq	r0, r0, r4, asr #32
 21c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 228:	ffffffff 	undefined instruction 0xffffffff
	...
