$date
	Sat Feb 26 22:56:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! instruction [31:0] $end
$var reg 32 " pc [31:0] $end
$var reg 1 # reset $end
$scope module memory $end
$var wire 32 $ pc [31:0] $end
$var wire 1 # reset $end
$var wire 32 % instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
0#
bx "
bx !
$end
#10
1#
#20
b101010000010011100100000011 !
b101010000010011100100000011 %
b101 "
b101 $
#30
b1000000001001010000000011 !
b1000000001001010000000011 %
b1 "
b1 $
#40
b1011010000000100000010101000001 !
b1011010000000100000010101000001 %
b111 "
b111 $
#50
b11000000010000000010010100 !
b11000000010000000010010100 %
b10 "
b10 $
#60
b100000000110101101000000010 !
b100000000110101101000000010 %
b1001 "
b1001 $
#100
