--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml RS232_TX.twx RS232_TX.ncd -o RS232_TX.twr RS232_TX.pcf -ucf
pines.ucf

Design file:              RS232_TX.ncd
Physical constraint file: RS232_TX.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 224 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.134ns.
--------------------------------------------------------------------------------

Paths for end point u1/b_reg_7 (SLICE_X15Y2.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/unseg (FF)
  Destination:          u1/b_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.078ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.426 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/unseg to u1/b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.447   uo/unseg
                                                       uo/unseg
    SLICE_X19Y32.D4      net (fanout=17)       1.557   uo/unseg
    SLICE_X19Y32.D       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/_n0118_inv1
    SLICE_X15Y2.CE       net (fanout=1)        2.452   u1/_n0118_inv
    SLICE_X15Y2.CLK      Tceck                 0.363   u1/b_reg<6>
                                                       u1/b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.078ns (1.069ns logic, 4.009ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/s_reg_1 (FF)
  Destination:          u1/b_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.053ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.426 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/s_reg_1 to u1/b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.447   u1/s_reg<1>
                                                       u1/s_reg_1
    SLICE_X19Y32.A4      net (fanout=8)        0.932   u1/s_reg<1>
    SLICE_X19Y32.A       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/s_reg[3]_PWR_6_o_equal_16_o<3>1
    SLICE_X19Y32.D3      net (fanout=7)        0.341   u1/s_reg[3]_PWR_6_o_equal_16_o
    SLICE_X19Y32.D       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/_n0118_inv1
    SLICE_X15Y2.CE       net (fanout=1)        2.452   u1/_n0118_inv
    SLICE_X15Y2.CLK      Tceck                 0.363   u1/b_reg<6>
                                                       u1/b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (1.328ns logic, 3.725ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/s_reg_2 (FF)
  Destination:          u1/b_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.426 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/s_reg_2 to u1/b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.447   u1/s_reg<1>
                                                       u1/s_reg_2
    SLICE_X19Y32.A5      net (fanout=7)        0.841   u1/s_reg<2>
    SLICE_X19Y32.A       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/s_reg[3]_PWR_6_o_equal_16_o<3>1
    SLICE_X19Y32.D3      net (fanout=7)        0.341   u1/s_reg[3]_PWR_6_o_equal_16_o
    SLICE_X19Y32.D       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/_n0118_inv1
    SLICE_X15Y2.CE       net (fanout=1)        2.452   u1/_n0118_inv
    SLICE_X15Y2.CLK      Tceck                 0.363   u1/b_reg<6>
                                                       u1/b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.328ns logic, 3.634ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point u1/b_reg_3 (SLICE_X15Y2.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/unseg (FF)
  Destination:          u1/b_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.426 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/unseg to u1/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.447   uo/unseg
                                                       uo/unseg
    SLICE_X19Y32.D4      net (fanout=17)       1.557   uo/unseg
    SLICE_X19Y32.D       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/_n0118_inv1
    SLICE_X15Y2.CE       net (fanout=1)        2.452   u1/_n0118_inv
    SLICE_X15Y2.CLK      Tceck                 0.362   u1/b_reg<6>
                                                       u1/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (1.068ns logic, 4.009ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/s_reg_1 (FF)
  Destination:          u1/b_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.426 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/s_reg_1 to u1/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.447   u1/s_reg<1>
                                                       u1/s_reg_1
    SLICE_X19Y32.A4      net (fanout=8)        0.932   u1/s_reg<1>
    SLICE_X19Y32.A       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/s_reg[3]_PWR_6_o_equal_16_o<3>1
    SLICE_X19Y32.D3      net (fanout=7)        0.341   u1/s_reg[3]_PWR_6_o_equal_16_o
    SLICE_X19Y32.D       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/_n0118_inv1
    SLICE_X15Y2.CE       net (fanout=1)        2.452   u1/_n0118_inv
    SLICE_X15Y2.CLK      Tceck                 0.362   u1/b_reg<6>
                                                       u1/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.327ns logic, 3.725ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/s_reg_2 (FF)
  Destination:          u1/b_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.426 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/s_reg_2 to u1/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.447   u1/s_reg<1>
                                                       u1/s_reg_2
    SLICE_X19Y32.A5      net (fanout=7)        0.841   u1/s_reg<2>
    SLICE_X19Y32.A       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/s_reg[3]_PWR_6_o_equal_16_o<3>1
    SLICE_X19Y32.D3      net (fanout=7)        0.341   u1/s_reg[3]_PWR_6_o_equal_16_o
    SLICE_X19Y32.D       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/_n0118_inv1
    SLICE_X15Y2.CE       net (fanout=1)        2.452   u1/_n0118_inv
    SLICE_X15Y2.CLK      Tceck                 0.362   u1/b_reg<6>
                                                       u1/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.327ns logic, 3.634ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point u1/b_reg_5 (SLICE_X15Y2.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/unseg (FF)
  Destination:          u1/b_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.076ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.426 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/unseg to u1/b_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.447   uo/unseg
                                                       uo/unseg
    SLICE_X19Y32.D4      net (fanout=17)       1.557   uo/unseg
    SLICE_X19Y32.D       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/_n0118_inv1
    SLICE_X15Y2.CE       net (fanout=1)        2.452   u1/_n0118_inv
    SLICE_X15Y2.CLK      Tceck                 0.361   u1/b_reg<6>
                                                       u1/b_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.076ns (1.067ns logic, 4.009ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/s_reg_1 (FF)
  Destination:          u1/b_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.051ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.426 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/s_reg_1 to u1/b_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.447   u1/s_reg<1>
                                                       u1/s_reg_1
    SLICE_X19Y32.A4      net (fanout=8)        0.932   u1/s_reg<1>
    SLICE_X19Y32.A       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/s_reg[3]_PWR_6_o_equal_16_o<3>1
    SLICE_X19Y32.D3      net (fanout=7)        0.341   u1/s_reg[3]_PWR_6_o_equal_16_o
    SLICE_X19Y32.D       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/_n0118_inv1
    SLICE_X15Y2.CE       net (fanout=1)        2.452   u1/_n0118_inv
    SLICE_X15Y2.CLK      Tceck                 0.361   u1/b_reg<6>
                                                       u1/b_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (1.326ns logic, 3.725ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/s_reg_2 (FF)
  Destination:          u1/b_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.960ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.426 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/s_reg_2 to u1/b_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.447   u1/s_reg<1>
                                                       u1/s_reg_2
    SLICE_X19Y32.A5      net (fanout=7)        0.841   u1/s_reg<2>
    SLICE_X19Y32.A       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/s_reg[3]_PWR_6_o_equal_16_o<3>1
    SLICE_X19Y32.D3      net (fanout=7)        0.341   u1/s_reg[3]_PWR_6_o_equal_16_o
    SLICE_X19Y32.D       Tilo                  0.259   u1/state_reg_FSM_FFd2
                                                       u1/_n0118_inv1
    SLICE_X15Y2.CE       net (fanout=1)        2.452   u1/_n0118_inv
    SLICE_X15Y2.CLK      Tceck                 0.361   u1/b_reg<6>
                                                       u1/b_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      4.960ns (1.326ns logic, 3.634ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uo/cuenta_0 (SLICE_X14Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uo/cuenta_0 (FF)
  Destination:          uo/cuenta_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uo/cuenta_0 to uo/cuenta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y55.AQ      Tcko                  0.234   uo/cuenta<3>
                                                       uo/cuenta_0
    SLICE_X14Y55.A6      net (fanout=7)        0.050   uo/cuenta<0>
    SLICE_X14Y55.CLK     Tah         (-Th)    -0.197   uo/cuenta<3>
                                                       uo/Mcount_cuenta_xor<0>11
                                                       uo/cuenta_0
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.431ns logic, 0.050ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------

Paths for end point u1/n_reg_2 (SLICE_X21Y32.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/n_reg_2 (FF)
  Destination:          u1/n_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/n_reg_2 to u1/n_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.198   u1/n_reg<2>
                                                       u1/n_reg_2
    SLICE_X21Y32.C5      net (fanout=4)        0.069   u1/n_reg<2>
    SLICE_X21Y32.CLK     Tah         (-Th)    -0.215   u1/n_reg<2>
                                                       u1/n_reg_2_dpot
                                                       u1/n_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.413ns logic, 0.069ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

Paths for end point uo/cuenta_3 (SLICE_X14Y55.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uo/cuenta_3 (FF)
  Destination:          uo/cuenta_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uo/cuenta_3 to uo/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y55.DQ      Tcko                  0.234   uo/cuenta<3>
                                                       uo/cuenta_3
    SLICE_X14Y55.D6      net (fanout=7)        0.056   uo/cuenta<3>
    SLICE_X14Y55.CLK     Tah         (-Th)    -0.197   uo/cuenta<3>
                                                       uo/Mcount_cuenta_xor<3>11
                                                       uo/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.431ns logic, 0.056ns route)
                                                       (88.5% logic, 11.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: uo/unseg/SR
  Logical resource: uo/unseg/SR
  Location pin: SLICE_X14Y43.SR
  Clock network: Reset_inv
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: uo/cuenta<3>/SR
  Logical resource: uo/cuenta_0/SR
  Location pin: SLICE_X14Y55.SR
  Clock network: Reset_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.134|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 224 paths, 0 nets, and 163 connections

Design statistics:
   Minimum period:   5.134ns{1}   (Maximum frequency: 194.780MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 15 15:15:50 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



