# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {E:/1. Undergraduate Studies/4. Programming/4. ECE241/Lab3/Part3/testALU.do}
