{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746689525038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746689525038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  8 14:32:04 2025 " "Processing started: Thu May  8 14:32:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746689525038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689525038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689525038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746689525465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746689525465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_addr_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file count_addr_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_addr_RAM " "Found entity 1: count_addr_RAM" {  } { { "count_addr_RAM.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/count_addr_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531559 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" top.sv(73) " "Verilog HDL syntax error at top.sv(73) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1746689531561 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top top.sv(1) " "Ignored design unit \"top\" at top.sv(1) due to previous errors" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/top.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746689531561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 0 0 " "Found 0 design units, including 0 entities, in source file top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "phase_accumulator.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/phase_accumulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_serial " "Found entity 1: parallel_serial" {  } { { "parallel_serial.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/parallel_serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noiselut.sv 1 1 " "Found 1 design units, including 1 entities, in source file noiselut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noiseLUT " "Found entity 1: noiseLUT" {  } { { "noiseLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/noiseLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/mux3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir2.sv 1 1 " "Found 1 design units, including 1 entities, in source file iir2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IIR2 " "Found entity 1: IIR2" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/iir2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_protocol.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_protocol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_protocol " "Found entity 1: i2c_protocol" {  } { { "i2c_protocol.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/i2c_protocol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_wave_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_wave_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_wave_sel " "Found entity 1: frequency_wave_sel" {  } { { "frequency_wave_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/frequency_wave_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_noise_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_noise_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_noise_sel " "Found entity 1: frequency_noise_sel" {  } { { "frequency_noise_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/frequency_noise_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecglut.sv 1 1 " "Found 1 design units, including 1 entities, in source file ecglut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecgLUT " "Found entity 1: ecgLUT" {  } { { "ecgLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/ecgLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_adc_dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_adc_dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_ADC_DAC " "Found entity 1: data_ADC_DAC" {  } { { "data_ADC_DAC.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/data_ADC_DAC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_codec " "Found entity 1: config_codec" {  } { { "config_codec.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/config_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_counter_wave_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_counter_wave_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_counter_wave_sel " "Found entity 1: button_counter_wave_sel" {  } { { "button_counter_wave_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/button_counter_wave_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_counter_dutycycle_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_counter_dutycycle_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_counter_dutycycle_sel " "Found entity 1: button_counter_dutycycle_sel" {  } { { "button_counter_dutycycle_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/button_counter_dutycycle_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitude_wave_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file amplitude_wave_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amplitude_wave_sel " "Found entity 1: amplitude_wave_sel" {  } { { "amplitude_wave_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/amplitude_wave_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_parallel " "Found entity 1: serial_parallel" {  } { { "serial_parallel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/serial_parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/mux4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_57tap_bandpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_57tap_bandpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_57tap_bandpass " "Found entity 1: fir_57tap_bandpass" {  } { { "fir_57tap_bandpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_bandpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_57tap_lowpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_57tap_lowpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_57tap_lowpass " "Found entity 1: fir_57tap_lowpass" {  } { { "fir_57tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_lowpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_57tap_highpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_57tap_highpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_57tap_highpass " "Found entity 1: fir_57tap_highpass" {  } { { "fir_57tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/fir_57tap_highpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ampl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ampl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ampl " "Found entity 1: ampl" {  } { { "ampl.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab3/ampl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746689531599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531599 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746689531690 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May  8 14:32:11 2025 " "Processing ended: Thu May  8 14:32:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746689531690 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746689531690 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746689531690 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689531690 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746689532302 ""}
