<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/MC/MCInstrDesc.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_741b3efb3a0fb2aad3417ac1ac9df3e5.html">MC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MCInstrDesc.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MCInstrDesc_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===------ llvm/MC/MCInstrDesc.cpp- Instruction Descriptors --------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines methods on the MCOperandInfo and MCInstrDesc classes, which</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// are used to describe target instructions and their operands.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a561df24be97e83b9ce73d964fd33b88d">   20</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a561df24be97e83b9ce73d964fd33b88d">MCInstrDesc::mayAffectControlFlow</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;RI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCInstrDesc.html#a6478037933f13d6d8d80e6a12cdf932d">isBranch</a>() || <a class="code" href="classllvm_1_1MCInstrDesc.html#aae1b2a98bb0ec92da21fc3ddf683ca71">isCall</a>() || <a class="code" href="classllvm_1_1MCInstrDesc.html#ad2f126216efaf20e5865c3eb03b25cc7">isReturn</a>() || <a class="code" href="classllvm_1_1MCInstrDesc.html#a18c6750b0502a3f135abe68ccda8cb5c">isIndirectBranch</a>())</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;  <span class="keywordtype">unsigned</span> PC = RI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1ab4a7380910579b6946391cc8a7f77f">getProgramCounter</a>();</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <span class="keywordflow">if</span> (PC == 0)</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCInstrDesc.html#a218cfc627544770eedc4b79d382ed3ce">hasDefOfPhysReg</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, PC, RI))</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;}</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">   32</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">MCInstrDesc::hasImplicitDefOfPhysReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> ImpDef : <a class="code" href="classllvm_1_1MCInstrDesc.html#a24feb40480607c5aa975b5123b3afad1">implicit_defs</a>())</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keywordflow">if</span> (ImpDef == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> || (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> &amp;&amp; <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;isSubRegister(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, ImpDef)))</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;}</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a218cfc627544770eedc4b79d382ed3ce">   40</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a218cfc627544770eedc4b79d382ed3ce">MCInstrDesc::hasDefOfPhysReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;RI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="classllvm_1_1MCInstrDesc.html#af3ad82efc4fd3797a5d9ed70a55354c8">NumDefs</a>; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).isReg() &amp;&amp;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        RI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">isSubRegisterEq</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).getReg()))</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCInstrDesc.html#a71778bd76509f16d25336d608d1ab61f">variadicOpsAreDefs</a>())</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = <a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a> - 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).isReg() &amp;&amp;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;          RI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">isSubRegisterEq</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).getReg()))</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">hasImplicitDefOfPhysReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, &amp;RI);</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a6478037933f13d6d8d80e6a12cdf932d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a6478037933f13d6d8d80e6a12cdf932d">llvm::MCInstrDesc::isBranch</a></div><div class="ttdeci">bool isBranch() const</div><div class="ttdoc">Returns true if this is a conditional, unconditional, or indirect branch.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00306">MCInstrDesc.h:306</a></div></div>
<div class="ttc" id="aMCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a18c6750b0502a3f135abe68ccda8cb5c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a18c6750b0502a3f135abe68ccda8cb5c">llvm::MCInstrDesc::isIndirectBranch</a></div><div class="ttdeci">bool isIndirectBranch() const</div><div class="ttdoc">Return true if this is an indirect branch, such as a branch through a register.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00310">MCInstrDesc.h:310</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_af3ad82efc4fd3797a5d9ed70a55354c8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#af3ad82efc4fd3797a5d9ed70a55354c8">llvm::MCInstrDesc::NumDefs</a></div><div class="ttdeci">unsigned char NumDefs</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00207">MCInstrDesc.h:207</a></div></div>
<div class="ttc" id="aMCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ac5ea214c523615af8b7c8c6547ef59de"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">llvm::MCRegisterInfo::isSubRegisterEq</a></div><div class="ttdeci">bool isSubRegisterEq(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a sub-register of RegA or if RegB == RegA.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00568">MCRegisterInfo.h:568</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a96d9c65c7113be8047049ebfab18eea5"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">llvm::MCInstrDesc::hasImplicitDefOfPhysReg</a></div><div class="ttdeci">bool hasImplicitDefOfPhysReg(unsigned Reg, const MCRegisterInfo *MRI=nullptr) const</div><div class="ttdoc">Return true if this instruction implicitly defines the specified physical register.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8cpp_source.html#l00032">MCInstrDesc.cpp:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a53c07a5f15c9d1ccad93dc1c57f79c09"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">llvm::MCInstrDesc::NumOperands</a></div><div class="ttdeci">unsigned short NumOperands</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00206">MCInstrDesc.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_aae1b2a98bb0ec92da21fc3ddf683ca71"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aae1b2a98bb0ec92da21fc3ddf683ca71">llvm::MCInstrDesc::isCall</a></div><div class="ttdeci">bool isCall() const</div><div class="ttdoc">Return true if the instruction is a call.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00287">MCInstrDesc.h:287</a></div></div>
<div class="ttc" id="anamespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00031">MathExtras.h:31</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a24feb40480607c5aa975b5123b3afad1"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a24feb40480607c5aa975b5123b3afad1">llvm::MCInstrDesc::implicit_defs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; implicit_defs() const</div><div class="ttdoc">Return a list of registers that are potentially written by any instance of this machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00577">MCInstrDesc.h:577</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a71778bd76509f16d25336d608d1ab61f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a71778bd76509f16d25336d608d1ab61f">llvm::MCInstrDesc::variadicOpsAreDefs</a></div><div class="ttdeci">bool variadicOpsAreDefs() const</div><div class="ttdoc">Return true if variadic operands of this instruction are definitions.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00417">MCInstrDesc.h:417</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a218cfc627544770eedc4b79d382ed3ce"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a218cfc627544770eedc4b79d382ed3ce">llvm::MCInstrDesc::hasDefOfPhysReg</a></div><div class="ttdeci">bool hasDefOfPhysReg(const MCInst &amp;MI, unsigned Reg, const MCRegisterInfo &amp;RI) const</div><div class="ttdoc">Return true if this instruction defines the specified physical register, either explicitly or implici...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8cpp_source.html#l00040">MCInstrDesc.cpp:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a561df24be97e83b9ce73d964fd33b88d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a561df24be97e83b9ce73d964fd33b88d">llvm::MCInstrDesc::mayAffectControlFlow</a></div><div class="ttdeci">bool mayAffectControlFlow(const MCInst &amp;MI, const MCRegisterInfo &amp;RI) const</div><div class="ttdoc">Return true if this is a branch or an instruction which directly writes to the program counter.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8cpp_source.html#l00020">MCInstrDesc.cpp:20</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a1ab4a7380910579b6946391cc8a7f77f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1ab4a7380910579b6946391cc8a7f77f">llvm::MCRegisterInfo::getProgramCounter</a></div><div class="ttdeci">MCRegister getProgramCounter() const</div><div class="ttdoc">Return the register which is the program counter.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00442">MCRegisterInfo.h:442</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_ad2f126216efaf20e5865c3eb03b25cc7"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad2f126216efaf20e5865c3eb03b25cc7">llvm::MCInstrDesc::isReturn</a></div><div class="ttdeci">bool isReturn() const</div><div class="ttdoc">Return true if the instruction is a return.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00275">MCInstrDesc.h:275</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:06:07 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
