#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555b436ac4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555b436e1380 .scope module, "div_tb" "div_tb" 3 1;
 .timescale 0 0;
v0x555b4370cc90_0 .var "clk", 0 0;
v0x555b4370cd50_0 .var "dividend", 31 0;
v0x555b4370ce10_0 .var "divisor", 31 0;
v0x555b4370cf10_0 .net "done", 0 0, v0x555b4370b460_0;  1 drivers
v0x555b4370cfb0_0 .net "quotient", 31 0, v0x555b4370c500_0;  1 drivers
v0x555b4370d0a0_0 .net "remainder", 31 0, v0x555b4370c5a0_0;  1 drivers
v0x555b4370d140_0 .var "rst", 0 0;
v0x555b4370d230_0 .var "signdiv", 0 0;
S_0x555b436e1510 .scope module, "division" "div" 3 6, 4 3 0, S_0x555b436e1380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "signdiv";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "divrst";
    .port_info 5 /OUTPUT 32 "q";
    .port_info 6 /OUTPUT 32 "r";
    .port_info 7 /OUTPUT 1 "done";
v0x555b4370bd40_0 .net "a", 31 0, v0x555b4370cd50_0;  1 drivers
v0x555b4370be40_0 .var "aligncnt", 4 0;
v0x555b4370bf20_0 .net "aligndone", 0 0, v0x555b4370a480_0;  1 drivers
v0x555b4370bff0_0 .net "b", 31 0, v0x555b4370ce10_0;  1 drivers
v0x555b4370c090_0 .net "clk", 0 0, v0x555b4370cc90_0;  1 drivers
v0x555b4370c180_0 .var "constind", 4 0;
v0x555b4370c260_0 .net "divrst", 0 0, v0x555b4370d140_0;  1 drivers
v0x555b4370c300_0 .net "done", 0 0, v0x555b4370b460_0;  alias, 1 drivers
v0x555b4370c3a0_0 .var "nxt", 0 0;
v0x555b4370c500_0 .var "q", 31 0;
v0x555b4370c5a0_0 .var "r", 31 0;
v0x555b4370c660_0 .net "shiftedb", 31 0, v0x555b4370acf0_0;  1 drivers
v0x555b4370c720_0 .net "signdiv", 0 0, v0x555b4370d230_0;  1 drivers
v0x555b4370c7e0_0 .var "ua", 31 0;
v0x555b4370c8f0_0 .var "ub", 31 0;
v0x555b4370ca00_0 .net "uq", 31 0, v0x555b4370b500_0;  1 drivers
v0x555b4370cac0_0 .net "ur", 31 0, v0x555b4370b610_0;  1 drivers
E_0x555b436d99e0/0 .event edge, v0x555b4370c720_0, v0x555b4370c180_0, v0x555b4370bd40_0, v0x555b4370b610_0;
E_0x555b436d99e0/1 .event edge, v0x555b4370bff0_0, v0x555b4370b500_0;
E_0x555b436d99e0 .event/or E_0x555b436d99e0/0, E_0x555b436d99e0/1;
S_0x555b436eb000 .scope module, "aligner" "align" 4 16, 5 2 0, S_0x555b436e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "alrst";
    .port_info 2 /INPUT 32 "ala";
    .port_info 3 /INPUT 32 "alb";
    .port_info 4 /OUTPUT 32 "shiftb";
    .port_info 5 /OUTPUT 1 "aldone";
v0x555b436ceea0_0 .var "ahi", 15 0;
v0x555b436cb870_0 .net "ala", 31 0, v0x555b4370c7e0_0;  1 drivers
v0x555b436cadc0_0 .net "alb", 31 0, v0x555b4370c8f0_0;  1 drivers
v0x555b4370a480_0 .var "aldone", 0 0;
v0x555b4370a540_0 .var "alfinished", 0 0;
v0x555b4370a650_0 .var "alo", 15 0;
v0x555b4370a730_0 .net "alrst", 0 0, v0x555b4370d140_0;  alias, 1 drivers
v0x555b4370a7f0_0 .var "bhi", 15 0;
v0x555b4370a8d0_0 .var "blo", 15 0;
v0x555b4370a9b0_0 .var "blo_cnt", 3 0;
v0x555b4370aa90_0 .net "clk", 0 0, v0x555b4370cc90_0;  alias, 1 drivers
v0x555b4370ab50_0 .var "end_lo", 0 0;
v0x555b4370ac10_0 .var "i", 3 0;
v0x555b4370acf0_0 .var "shiftb", 31 0;
v0x555b4370add0_0 .var "shifted", 31 0;
E_0x555b436ec340 .event posedge, v0x555b4370aa90_0;
E_0x555b436da000 .event edge, v0x555b4370add0_0, v0x555b4370a540_0;
S_0x555b4370af70 .scope module, "divider" "divu" 4 22, 6 1 0, S_0x555b436e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "divua";
    .port_info 1 /INPUT 32 "divub";
    .port_info 2 /INPUT 32 "realb";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "divurst";
    .port_info 5 /OUTPUT 32 "divuq";
    .port_info 6 /OUTPUT 32 "divur";
    .port_info 7 /OUTPUT 1 "divudone";
v0x555b4370b260_0 .net "clk", 0 0, v0x555b4370cc90_0;  alias, 1 drivers
v0x555b4370b320_0 .net "divua", 31 0, v0x555b4370c7e0_0;  alias, 1 drivers
v0x555b4370b3c0_0 .net "divub", 31 0, v0x555b4370acf0_0;  alias, 1 drivers
v0x555b4370b460_0 .var "divudone", 0 0;
v0x555b4370b500_0 .var "divuq", 31 0;
v0x555b4370b610_0 .var "divur", 31 0;
v0x555b4370b6f0_0 .net "divurst", 0 0, v0x555b4370c3a0_0;  1 drivers
v0x555b4370b7b0_0 .var "finished", 0 0;
v0x555b4370b870_0 .var "quotient", 31 0;
v0x555b4370b9e0_0 .net "realb", 31 0, v0x555b4370c8f0_0;  alias, 1 drivers
v0x555b4370baa0_0 .var "rega", 31 0;
v0x555b4370bb60_0 .var "regb", 31 0;
E_0x555b436e4b50 .event edge, v0x555b4370b870_0, v0x555b4370baa0_0, v0x555b4370b7b0_0;
    .scope S_0x555b436eb000;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4370a540_0, 0;
    %end;
    .thread T_0;
    .scope S_0x555b436eb000;
T_1 ;
Ewait_0 .event/or E_0x555b436da000, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555b4370add0_0;
    %store/vec4 v0x555b4370acf0_0, 0, 32;
    %load/vec4 v0x555b4370a540_0;
    %store/vec4 v0x555b4370a480_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555b436eb000;
T_2 ;
    %wait E_0x555b436ec340;
    %load/vec4 v0x555b4370a730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x555b436cb870_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x555b436ceea0_0, 0;
    %load/vec4 v0x555b436cb870_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x555b4370a650_0, 0;
    %load/vec4 v0x555b436cadc0_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x555b4370a7f0_0, 0;
    %load/vec4 v0x555b436cadc0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x555b4370a8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b4370ac10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b4370a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4370a540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4370ab50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555b436ceea0_0;
    %load/vec4 v0x555b4370a7f0_0;
    %cmp/u;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x555b436cadc0_0;
    %load/vec4 v0x555b4370ac10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x555b4370add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4370a540_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x555b4370ac10_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x555b436cadc0_0;
    %load/vec4 v0x555b4370a9b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x555b4370add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4370a540_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x555b4370ac10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555b4370ac10_0, 0;
    %load/vec4 v0x555b4370a7f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555b4370a7f0_0, 0;
T_2.5 ;
T_2.3 ;
    %load/vec4 v0x555b4370ab50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x555b4370a650_0;
    %load/vec4 v0x555b4370a8d0_0;
    %cmp/u;
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4370ab50_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x555b4370a8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555b4370a8d0_0, 0;
    %load/vec4 v0x555b4370a9b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555b4370a9b0_0, 0;
T_2.9 ;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555b4370af70;
T_3 ;
Ewait_1 .event/or E_0x555b436e4b50, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555b4370b870_0;
    %store/vec4 v0x555b4370b500_0, 0, 32;
    %load/vec4 v0x555b4370baa0_0;
    %store/vec4 v0x555b4370b610_0, 0, 32;
    %load/vec4 v0x555b4370b7b0_0;
    %store/vec4 v0x555b4370b460_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555b4370af70;
T_4 ;
    %wait E_0x555b436ec340;
    %load/vec4 v0x555b4370b6f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b4370b870_0, 0;
    %load/vec4 v0x555b4370b320_0;
    %assign/vec4 v0x555b4370baa0_0, 0;
    %load/vec4 v0x555b4370b3c0_0;
    %assign/vec4 v0x555b4370bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4370b7b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555b4370bb60_0;
    %load/vec4 v0x555b4370b9e0_0;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4370b7b0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x555b4370bb60_0;
    %load/vec4 v0x555b4370baa0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x555b4370baa0_0;
    %load/vec4 v0x555b4370bb60_0;
    %sub;
    %assign/vec4 v0x555b4370baa0_0, 0;
    %load/vec4 v0x555b4370b870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 32;
    %assign/vec4 v0x555b4370b870_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x555b4370baa0_0;
    %assign/vec4 v0x555b4370baa0_0, 0;
    %load/vec4 v0x555b4370b870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555b4370b870_0, 0;
T_4.5 ;
    %load/vec4 v0x555b4370bb60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555b4370bb60_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555b436e1510;
T_5 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x555b4370c180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555b4370be40_0, 0;
    %end;
    .thread T_5;
    .scope S_0x555b436e1510;
T_6 ;
    %wait E_0x555b436ec340;
    %load/vec4 v0x555b4370be40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555b4370be40_0, 0;
    %load/vec4 v0x555b4370be40_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4370c3a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4370c3a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555b436e1510;
T_7 ;
Ewait_2 .event/or E_0x555b436d99e0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x555b4370c720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x555b4370bd40_0;
    %load/vec4 v0x555b4370c180_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x555b4370bd40_0;
    %subi 1, 0, 32;
    %inv;
    %store/vec4 v0x555b4370c7e0_0, 0, 32;
    %load/vec4 v0x555b4370cac0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x555b4370c5a0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x555b4370bd40_0;
    %store/vec4 v0x555b4370c7e0_0, 0, 32;
    %load/vec4 v0x555b4370cac0_0;
    %store/vec4 v0x555b4370c5a0_0, 0, 32;
T_7.3 ;
    %load/vec4 v0x555b4370bff0_0;
    %load/vec4 v0x555b4370c180_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x555b4370bff0_0;
    %subi 1, 0, 32;
    %inv;
    %store/vec4 v0x555b4370c8f0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x555b4370bff0_0;
    %store/vec4 v0x555b4370c8f0_0, 0, 32;
T_7.5 ;
    %load/vec4 v0x555b4370bd40_0;
    %load/vec4 v0x555b4370c180_0;
    %part/u 1;
    %load/vec4 v0x555b4370bff0_0;
    %load/vec4 v0x555b4370c180_0;
    %part/u 1;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x555b4370ca00_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x555b4370c500_0, 0, 32;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x555b4370ca00_0;
    %store/vec4 v0x555b4370c500_0, 0, 32;
T_7.7 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555b4370bd40_0;
    %store/vec4 v0x555b4370c7e0_0, 0, 32;
    %load/vec4 v0x555b4370bff0_0;
    %store/vec4 v0x555b4370c8f0_0, 0, 32;
    %load/vec4 v0x555b4370ca00_0;
    %store/vec4 v0x555b4370c500_0, 0, 32;
    %load/vec4 v0x555b4370cac0_0;
    %store/vec4 v0x555b4370c5a0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555b436e1380;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b4370cc90_0, 0, 1;
    %pushi/vec4 70, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x555b4370cc90_0;
    %nor/r;
    %store/vec4 v0x555b4370cc90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555b4370cc90_0;
    %nor/r;
    %store/vec4 v0x555b4370cc90_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x555b436e1380;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4370d140_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x555b4370cd50_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x555b4370ce10_0, 0;
    %wait E_0x555b436ec340;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b4370d140_0, 0;
    %wait E_0x555b436ec340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b4370d140_0, 0;
    %vpi_call/w 3 32 "$dumpfile", "div_waves.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555b436e1510 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "div_tb.v";
    "div.v";
    "align.v";
    "divu.v";
