
ES_Praktikum_1_Vorlage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08004b4c  08004b4c  00014b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d3c  08004d3c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004d3c  08004d3c  00014d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d44  08004d44  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d44  08004d44  00014d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d48  08004d48  00014d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004d4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000070  08004dbc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  08004dbc  00020248  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ea64  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002423  00000000  00000000  0002eb04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e48  00000000  00000000  00030f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d28  00000000  00000000  00031d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a03  00000000  00000000  00032a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000118e2  00000000  00000000  0005549b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd3fa  00000000  00000000  00066d7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00134177  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045c8  00000000  00000000  001341c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004b34 	.word	0x08004b34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004b34 	.word	0x08004b34

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <lcd_command>:
#include <assert.h>
#include "LCD_I2C_Driver.h"

void lcd_command(LCD_Handle_t* lcd_config, uint8_t cmd){
 8000574:	b580      	push	{r7, lr}
 8000576:	b088      	sub	sp, #32
 8000578:	af02      	add	r7, sp, #8
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	460b      	mov	r3, r1
 800057e:	70fb      	strb	r3, [r7, #3]
	uint8_t data_u = 0, data_l = 0;
 8000580:	2300      	movs	r3, #0
 8000582:	74fb      	strb	r3, [r7, #19]
 8000584:	2300      	movs	r3, #0
 8000586:	74bb      	strb	r3, [r7, #18]
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000588:	78fb      	ldrb	r3, [r7, #3]
 800058a:	f023 030f 	bic.w	r3, r3, #15
 800058e:	74fb      	strb	r3, [r7, #19]
	data_l = ((cmd<<4)&0xf0);
 8000590:	78fb      	ldrb	r3, [r7, #3]
 8000592:	011b      	lsls	r3, r3, #4
 8000594:	74bb      	strb	r3, [r7, #18]
	data_t[0] = data_u|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	799b      	ldrb	r3, [r3, #6]
 800059a:	00db      	lsls	r3, r3, #3
 800059c:	b2da      	uxtb	r2, r3
 800059e:	7cfb      	ldrb	r3, [r7, #19]
 80005a0:	4313      	orrs	r3, r2
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	f043 0304 	orr.w	r3, r3, #4
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	733b      	strb	r3, [r7, #12]
	data_t[1] = data_u|0x00 | (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=0
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	799b      	ldrb	r3, [r3, #6]
 80005b0:	00db      	lsls	r3, r3, #3
 80005b2:	b25a      	sxtb	r2, r3
 80005b4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80005b8:	4313      	orrs	r3, r2
 80005ba:	b25b      	sxtb	r3, r3
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	737b      	strb	r3, [r7, #13]
	data_t[2] = data_l|0x04 | (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=0
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	799b      	ldrb	r3, [r3, #6]
 80005c4:	00db      	lsls	r3, r3, #3
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	7cbb      	ldrb	r3, [r7, #18]
 80005ca:	4313      	orrs	r3, r2
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	f043 0304 	orr.w	r3, r3, #4
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	73bb      	strb	r3, [r7, #14]
	data_t[3] = data_l|0x00 | (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=0
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	799b      	ldrb	r3, [r3, #6]
 80005da:	00db      	lsls	r3, r3, #3
 80005dc:	b25a      	sxtb	r2, r3
 80005de:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80005e2:	4313      	orrs	r3, r2
 80005e4:	b25b      	sxtb	r3, r3
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	73fb      	strb	r3, [r7, #15]
	// Check is RW is set,
	for (int i = 0; i< 4; i++){
 80005ea:	2300      	movs	r3, #0
 80005ec:	617b      	str	r3, [r7, #20]
 80005ee:	e011      	b.n	8000614 <lcd_command+0xa0>
		assert( (data_t[i] & 1 << 1)  == 0);
 80005f0:	f107 020c 	add.w	r2, r7, #12
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	4413      	add	r3, r2
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	f003 0302 	and.w	r3, r3, #2
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d005      	beq.n	800060e <lcd_command+0x9a>
 8000602:	4b0d      	ldr	r3, [pc, #52]	; (8000638 <lcd_command+0xc4>)
 8000604:	4a0d      	ldr	r2, [pc, #52]	; (800063c <lcd_command+0xc8>)
 8000606:	210f      	movs	r1, #15
 8000608:	480d      	ldr	r0, [pc, #52]	; (8000640 <lcd_command+0xcc>)
 800060a:	f003 f881 	bl	8003710 <__assert_func>
	for (int i = 0; i< 4; i++){
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	3301      	adds	r3, #1
 8000612:	617b      	str	r3, [r7, #20]
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	2b03      	cmp	r3, #3
 8000618:	ddea      	ble.n	80005f0 <lcd_command+0x7c>
	}
	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	6818      	ldr	r0, [r3, #0]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	8899      	ldrh	r1, [r3, #4]
 8000622:	f107 020c 	add.w	r2, r7, #12
 8000626:	2364      	movs	r3, #100	; 0x64
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	2304      	movs	r3, #4
 800062c:	f001 fd0a 	bl	8002044 <HAL_I2C_Master_Transmit>
}
 8000630:	bf00      	nop
 8000632:	3718      	adds	r7, #24
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	08004b4c 	.word	0x08004b4c
 800063c:	08004c38 	.word	0x08004c38
 8000640:	08004b68 	.word	0x08004b68

08000644 <printLetter>:

void printLetter(LCD_Handle_t* lcd_config, uint8_t letter){
 8000644:	b580      	push	{r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af02      	add	r7, sp, #8
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	460b      	mov	r3, r1
 800064e:	70fb      	strb	r3, [r7, #3]
	uint8_t data_u, data_l;
	uint8_t data_t[4];
	data_u = (letter&0xf0);
 8000650:	78fb      	ldrb	r3, [r7, #3]
 8000652:	f023 030f 	bic.w	r3, r3, #15
 8000656:	74fb      	strb	r3, [r7, #19]
	data_l = ((letter<<4)&0xf0);
 8000658:	78fb      	ldrb	r3, [r7, #3]
 800065a:	011b      	lsls	r3, r3, #4
 800065c:	74bb      	strb	r3, [r7, #18]
	data_t[0] = data_u|0x05| (lcd_config->bg << BG_BIT_POSITION);  //en=1, rs=1
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	799b      	ldrb	r3, [r3, #6]
 8000662:	00db      	lsls	r3, r3, #3
 8000664:	b2da      	uxtb	r2, r3
 8000666:	7cfb      	ldrb	r3, [r7, #19]
 8000668:	4313      	orrs	r3, r2
 800066a:	b2db      	uxtb	r3, r3
 800066c:	f043 0305 	orr.w	r3, r3, #5
 8000670:	b2db      	uxtb	r3, r3
 8000672:	733b      	strb	r3, [r7, #12]
	data_t[1] = data_u|0x01| (lcd_config->bg << BG_BIT_POSITION); //en=0, rs=1
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	799b      	ldrb	r3, [r3, #6]
 8000678:	00db      	lsls	r3, r3, #3
 800067a:	b2da      	uxtb	r2, r3
 800067c:	7cfb      	ldrb	r3, [r7, #19]
 800067e:	4313      	orrs	r3, r2
 8000680:	b2db      	uxtb	r3, r3
 8000682:	f043 0301 	orr.w	r3, r3, #1
 8000686:	b2db      	uxtb	r3, r3
 8000688:	737b      	strb	r3, [r7, #13]
	data_t[2] = data_l|0x05| (lcd_config->bg << BG_BIT_POSITION); //en=1, rs=1
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	799b      	ldrb	r3, [r3, #6]
 800068e:	00db      	lsls	r3, r3, #3
 8000690:	b2da      	uxtb	r2, r3
 8000692:	7cbb      	ldrb	r3, [r7, #18]
 8000694:	4313      	orrs	r3, r2
 8000696:	b2db      	uxtb	r3, r3
 8000698:	f043 0305 	orr.w	r3, r3, #5
 800069c:	b2db      	uxtb	r3, r3
 800069e:	73bb      	strb	r3, [r7, #14]
	data_t[3] = data_l|0x01| (lcd_config->bg << BG_BIT_POSITION);  //en=0, rs=1
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	799b      	ldrb	r3, [r3, #6]
 80006a4:	00db      	lsls	r3, r3, #3
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	7cbb      	ldrb	r3, [r7, #18]
 80006aa:	4313      	orrs	r3, r2
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	f043 0301 	orr.w	r3, r3, #1
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	73fb      	strb	r3, [r7, #15]
	// Check is RW is set,
	for (int i = 0; i< 4; i++){
 80006b6:	2300      	movs	r3, #0
 80006b8:	617b      	str	r3, [r7, #20]
 80006ba:	e011      	b.n	80006e0 <printLetter+0x9c>
		assert( (data_t[i] & 1 << 1)  == 0);
 80006bc:	f107 020c 	add.w	r2, r7, #12
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	4413      	add	r3, r2
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	f003 0302 	and.w	r3, r3, #2
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d005      	beq.n	80006da <printLetter+0x96>
 80006ce:	4b0d      	ldr	r3, [pc, #52]	; (8000704 <printLetter+0xc0>)
 80006d0:	4a0d      	ldr	r2, [pc, #52]	; (8000708 <printLetter+0xc4>)
 80006d2:	211f      	movs	r1, #31
 80006d4:	480d      	ldr	r0, [pc, #52]	; (800070c <printLetter+0xc8>)
 80006d6:	f003 f81b 	bl	8003710 <__assert_func>
	for (int i = 0; i< 4; i++){
 80006da:	697b      	ldr	r3, [r7, #20]
 80006dc:	3301      	adds	r3, #1
 80006de:	617b      	str	r3, [r7, #20]
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	2b03      	cmp	r3, #3
 80006e4:	ddea      	ble.n	80006bc <printLetter+0x78>
	}

	HAL_I2C_Master_Transmit(lcd_config->i2c_handle, lcd_config->Slave_address,(uint8_t *) data_t, 4, 100);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	6818      	ldr	r0, [r3, #0]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	8899      	ldrh	r1, [r3, #4]
 80006ee:	f107 020c 	add.w	r2, r7, #12
 80006f2:	2364      	movs	r3, #100	; 0x64
 80006f4:	9300      	str	r3, [sp, #0]
 80006f6:	2304      	movs	r3, #4
 80006f8:	f001 fca4 	bl	8002044 <HAL_I2C_Master_Transmit>
}
 80006fc:	bf00      	nop
 80006fe:	3718      	adds	r7, #24
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	08004b4c 	.word	0x08004b4c
 8000708:	08004c44 	.word	0x08004c44
 800070c:	08004b68 	.word	0x08004b68

08000710 <lcd_init>:


// Inistialiserung des Displays
void lcd_init(LCD_Handle_t* lcd_config){
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000718:	2032      	movs	r0, #50	; 0x32
 800071a:	f001 f83f 	bl	800179c <HAL_Delay>
	lcd_command (lcd_config, 0x30);
 800071e:	2130      	movs	r1, #48	; 0x30
 8000720:	6878      	ldr	r0, [r7, #4]
 8000722:	f7ff ff27 	bl	8000574 <lcd_command>
	HAL_Delay(5);  // wait for >4.1ms
 8000726:	2005      	movs	r0, #5
 8000728:	f001 f838 	bl	800179c <HAL_Delay>
	lcd_command (lcd_config, 0x30);
 800072c:	2130      	movs	r1, #48	; 0x30
 800072e:	6878      	ldr	r0, [r7, #4]
 8000730:	f7ff ff20 	bl	8000574 <lcd_command>
	HAL_Delay(1);  // wait for >100us
 8000734:	2001      	movs	r0, #1
 8000736:	f001 f831 	bl	800179c <HAL_Delay>
	lcd_command (lcd_config, 0x30);
 800073a:	2130      	movs	r1, #48	; 0x30
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ff19 	bl	8000574 <lcd_command>
	HAL_Delay(10);
 8000742:	200a      	movs	r0, #10
 8000744:	f001 f82a 	bl	800179c <HAL_Delay>
	lcd_command (lcd_config,0x20);  // 4bit mode
 8000748:	2120      	movs	r1, #32
 800074a:	6878      	ldr	r0, [r7, #4]
 800074c:	f7ff ff12 	bl	8000574 <lcd_command>
	HAL_Delay(10);
 8000750:	200a      	movs	r0, #10
 8000752:	f001 f823 	bl	800179c <HAL_Delay>
	HAL_Delay(100);  // wait for >40ms
 8000756:	2064      	movs	r0, #100	; 0x64
 8000758:	f001 f820 	bl	800179c <HAL_Delay>

	// dislay initialisation
	lcd_command(lcd_config, CMD_LCD_SET_4BIT_2LINE);
 800075c:	2128      	movs	r1, #40	; 0x28
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff ff08 	bl	8000574 <lcd_command>
	HAL_Delay(100);
 8000764:	2064      	movs	r0, #100	; 0x64
 8000766:	f001 f819 	bl	800179c <HAL_Delay>
	lcd_command (lcd_config, CMD_LCD_CONTROL_ON);
 800076a:	210f      	movs	r1, #15
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff ff01 	bl	8000574 <lcd_command>
	HAL_Delay(100);
 8000772:	2064      	movs	r0, #100	; 0x64
 8000774:	f001 f812 	bl	800179c <HAL_Delay>
	lcd_command (lcd_config, CMD_LCD_CLEAR);
 8000778:	2101      	movs	r1, #1
 800077a:	6878      	ldr	r0, [r7, #4]
 800077c:	f7ff fefa 	bl	8000574 <lcd_command>
	HAL_Delay(100);
 8000780:	2064      	movs	r0, #100	; 0x64
 8000782:	f001 f80b 	bl	800179c <HAL_Delay>
	lcd_command (lcd_config, CMD_LCD_ENTRY_MODE_INC);
 8000786:	2106      	movs	r1, #6
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f7ff fef3 	bl	8000574 <lcd_command>
	HAL_Delay(100);
 800078e:	2064      	movs	r0, #100	; 0x64
 8000790:	f001 f804 	bl	800179c <HAL_Delay>
	lcd_command (lcd_config, CMD_LCD_CONTROL_ON);
 8000794:	210f      	movs	r1, #15
 8000796:	6878      	ldr	r0, [r7, #4]
 8000798:	f7ff feec 	bl	8000574 <lcd_command>
}
 800079c:	bf00      	nop
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}

080007a4 <printText>:



void printText(LCD_Handle_t* lcd_config, char *Text, uint32_t delayvalue){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	607a      	str	r2, [r7, #4]
	lcd_command(lcd_config, CMD_LCD_CLEAR);
 80007b0:	2101      	movs	r1, #1
 80007b2:	68f8      	ldr	r0, [r7, #12]
 80007b4:	f7ff fede 	bl	8000574 <lcd_command>
	HAL_Delay(delayvalue);
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f000 ffef 	bl	800179c <HAL_Delay>
	// Print a text to the display
	char *tmp = Text;
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	617b      	str	r3, [r7, #20]
	uint8_t counter = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	74fb      	strb	r3, [r7, #19]

	while(*tmp != '\0')
 80007c6:	e01a      	b.n	80007fe <printText+0x5a>
	{
		printLetter(lcd_config, *tmp);
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	4619      	mov	r1, r3
 80007ce:	68f8      	ldr	r0, [r7, #12]
 80007d0:	f7ff ff38 	bl	8000644 <printLetter>
		tmp++;
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	3301      	adds	r3, #1
 80007d8:	617b      	str	r3, [r7, #20]
		counter++;
 80007da:	7cfb      	ldrb	r3, [r7, #19]
 80007dc:	3301      	adds	r3, #1
 80007de:	74fb      	strb	r3, [r7, #19]
		HAL_Delay(delayvalue);
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f000 ffdb 	bl	800179c <HAL_Delay>
		if(counter >= 16)
 80007e6:	7cfb      	ldrb	r3, [r7, #19]
 80007e8:	2b0f      	cmp	r3, #15
 80007ea:	d908      	bls.n	80007fe <printText+0x5a>
		{
			lcd_command(lcd_config, CMD_LCD_SET_SECOND_LINE);
 80007ec:	21c0      	movs	r1, #192	; 0xc0
 80007ee:	68f8      	ldr	r0, [r7, #12]
 80007f0:	f7ff fec0 	bl	8000574 <lcd_command>
			HAL_Delay(delayvalue);
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f000 ffd1 	bl	800179c <HAL_Delay>
			counter = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	74fb      	strb	r3, [r7, #19]
	while(*tmp != '\0')
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d1e0      	bne.n	80007c8 <printText+0x24>
		}
	}
}
 8000806:	bf00      	nop
 8000808:	bf00      	nop
 800080a:	3718      	adds	r7, #24
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}

08000810 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PC10   ------> I2S3_CK
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08c      	sub	sp, #48	; 0x30
 8000814:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
 8000824:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	61bb      	str	r3, [r7, #24]
 800082a:	4b95      	ldr	r3, [pc, #596]	; (8000a80 <MX_GPIO_Init+0x270>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a94      	ldr	r2, [pc, #592]	; (8000a80 <MX_GPIO_Init+0x270>)
 8000830:	f043 0310 	orr.w	r3, r3, #16
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b92      	ldr	r3, [pc, #584]	; (8000a80 <MX_GPIO_Init+0x270>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0310 	and.w	r3, r3, #16
 800083e:	61bb      	str	r3, [r7, #24]
 8000840:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
 8000846:	4b8e      	ldr	r3, [pc, #568]	; (8000a80 <MX_GPIO_Init+0x270>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a8d      	ldr	r2, [pc, #564]	; (8000a80 <MX_GPIO_Init+0x270>)
 800084c:	f043 0304 	orr.w	r3, r3, #4
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b8b      	ldr	r3, [pc, #556]	; (8000a80 <MX_GPIO_Init+0x270>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0304 	and.w	r3, r3, #4
 800085a:	617b      	str	r3, [r7, #20]
 800085c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	613b      	str	r3, [r7, #16]
 8000862:	4b87      	ldr	r3, [pc, #540]	; (8000a80 <MX_GPIO_Init+0x270>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a86      	ldr	r2, [pc, #536]	; (8000a80 <MX_GPIO_Init+0x270>)
 8000868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b84      	ldr	r3, [pc, #528]	; (8000a80 <MX_GPIO_Init+0x270>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	4b80      	ldr	r3, [pc, #512]	; (8000a80 <MX_GPIO_Init+0x270>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	4a7f      	ldr	r2, [pc, #508]	; (8000a80 <MX_GPIO_Init+0x270>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	6313      	str	r3, [r2, #48]	; 0x30
 800088a:	4b7d      	ldr	r3, [pc, #500]	; (8000a80 <MX_GPIO_Init+0x270>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	4b79      	ldr	r3, [pc, #484]	; (8000a80 <MX_GPIO_Init+0x270>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	4a78      	ldr	r2, [pc, #480]	; (8000a80 <MX_GPIO_Init+0x270>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	6313      	str	r3, [r2, #48]	; 0x30
 80008a6:	4b76      	ldr	r3, [pc, #472]	; (8000a80 <MX_GPIO_Init+0x270>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4b72      	ldr	r3, [pc, #456]	; (8000a80 <MX_GPIO_Init+0x270>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	4a71      	ldr	r2, [pc, #452]	; (8000a80 <MX_GPIO_Init+0x270>)
 80008bc:	f043 0308 	orr.w	r3, r3, #8
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	4b6f      	ldr	r3, [pc, #444]	; (8000a80 <MX_GPIO_Init+0x270>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	f003 0308 	and.w	r3, r3, #8
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2108      	movs	r1, #8
 80008d2:	486c      	ldr	r0, [pc, #432]	; (8000a84 <MX_GPIO_Init+0x274>)
 80008d4:	f001 fa34 	bl	8001d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008d8:	2201      	movs	r2, #1
 80008da:	2101      	movs	r1, #1
 80008dc:	486a      	ldr	r0, [pc, #424]	; (8000a88 <MX_GPIO_Init+0x278>)
 80008de:	f001 fa2f 	bl	8001d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GREEN_LED_Pin|ORANGE_LED_Pin|RED_LED_Pin|BLUE_LED_Pin
 80008e2:	2200      	movs	r2, #0
 80008e4:	f24f 0110 	movw	r1, #61456	; 0xf010
 80008e8:	4868      	ldr	r0, [pc, #416]	; (8000a8c <MX_GPIO_Init+0x27c>)
 80008ea:	f001 fa29 	bl	8001d40 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008ee:	2308      	movs	r3, #8
 80008f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f2:	2301      	movs	r3, #1
 80008f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2300      	movs	r3, #0
 80008fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008fe:	f107 031c 	add.w	r3, r7, #28
 8000902:	4619      	mov	r1, r3
 8000904:	485f      	ldr	r0, [pc, #380]	; (8000a84 <MX_GPIO_Init+0x274>)
 8000906:	f001 f87f 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800090a:	2301      	movs	r3, #1
 800090c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090e:	2301      	movs	r3, #1
 8000910:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000916:	2300      	movs	r3, #0
 8000918:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	4619      	mov	r1, r3
 8000920:	4859      	ldr	r0, [pc, #356]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000922:	f001 f871 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000926:	2308      	movs	r3, #8
 8000928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092a:	2302      	movs	r3, #2
 800092c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000932:	2300      	movs	r3, #0
 8000934:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000936:	2305      	movs	r3, #5
 8000938:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800093a:	f107 031c 	add.w	r3, r7, #28
 800093e:	4619      	mov	r1, r3
 8000940:	4851      	ldr	r0, [pc, #324]	; (8000a88 <MX_GPIO_Init+0x278>)
 8000942:	f001 f861 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000946:	2301      	movs	r3, #1
 8000948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800094a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800094e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000954:	f107 031c 	add.w	r3, r7, #28
 8000958:	4619      	mov	r1, r3
 800095a:	484d      	ldr	r0, [pc, #308]	; (8000a90 <MX_GPIO_Init+0x280>)
 800095c:	f001 f854 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000960:	2310      	movs	r3, #16
 8000962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000964:	2302      	movs	r3, #2
 8000966:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096c:	2300      	movs	r3, #0
 800096e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000970:	2306      	movs	r3, #6
 8000972:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000974:	f107 031c 	add.w	r3, r7, #28
 8000978:	4619      	mov	r1, r3
 800097a:	4845      	ldr	r0, [pc, #276]	; (8000a90 <MX_GPIO_Init+0x280>)
 800097c:	f001 f844 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000980:	23e0      	movs	r3, #224	; 0xe0
 8000982:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000984:	2302      	movs	r3, #2
 8000986:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098c:	2300      	movs	r3, #0
 800098e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000990:	2305      	movs	r3, #5
 8000992:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000994:	f107 031c 	add.w	r3, r7, #28
 8000998:	4619      	mov	r1, r3
 800099a:	483d      	ldr	r0, [pc, #244]	; (8000a90 <MX_GPIO_Init+0x280>)
 800099c:	f001 f834 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009a0:	2304      	movs	r3, #4
 80009a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a4:	2300      	movs	r3, #0
 80009a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a8:	2300      	movs	r3, #0
 80009aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009ac:	f107 031c 	add.w	r3, r7, #28
 80009b0:	4619      	mov	r1, r3
 80009b2:	4838      	ldr	r0, [pc, #224]	; (8000a94 <MX_GPIO_Init+0x284>)
 80009b4:	f001 f828 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|ORANGE_LED_Pin|RED_LED_Pin|BLUE_LED_Pin
 80009b8:	f24f 0310 	movw	r3, #61456	; 0xf010
 80009bc:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009be:	2301      	movs	r3, #1
 80009c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c6:	2300      	movs	r3, #0
 80009c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009ca:	f107 031c 	add.w	r3, r7, #28
 80009ce:	4619      	mov	r1, r3
 80009d0:	482e      	ldr	r0, [pc, #184]	; (8000a8c <MX_GPIO_Init+0x27c>)
 80009d2:	f001 f819 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009d6:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80009da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009dc:	2302      	movs	r3, #2
 80009de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e4:	2300      	movs	r3, #0
 80009e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009e8:	2306      	movs	r3, #6
 80009ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ec:	f107 031c 	add.w	r3, r7, #28
 80009f0:	4619      	mov	r1, r3
 80009f2:	4825      	ldr	r0, [pc, #148]	; (8000a88 <MX_GPIO_Init+0x278>)
 80009f4:	f001 f808 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80009f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009fe:	2300      	movs	r3, #0
 8000a00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000a06:	f107 031c 	add.w	r3, r7, #28
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4820      	ldr	r0, [pc, #128]	; (8000a90 <MX_GPIO_Init+0x280>)
 8000a0e:	f000 fffb 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000a12:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a20:	2300      	movs	r3, #0
 8000a22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a24:	230a      	movs	r3, #10
 8000a26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a28:	f107 031c 	add.w	r3, r7, #28
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4818      	ldr	r0, [pc, #96]	; (8000a90 <MX_GPIO_Init+0x280>)
 8000a30:	f000 ffea 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a34:	2320      	movs	r3, #32
 8000a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a40:	f107 031c 	add.w	r3, r7, #28
 8000a44:	4619      	mov	r1, r3
 8000a46:	4811      	ldr	r0, [pc, #68]	; (8000a8c <MX_GPIO_Init+0x27c>)
 8000a48:	f000 ffde 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a50:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	2300      	movs	r3, #0
 8000a58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4808      	ldr	r0, [pc, #32]	; (8000a84 <MX_GPIO_Init+0x274>)
 8000a62:	f000 ffd1 	bl	8001a08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8000a66:	2200      	movs	r2, #0
 8000a68:	2101      	movs	r1, #1
 8000a6a:	2006      	movs	r0, #6
 8000a6c:	f000 ff95 	bl	800199a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a70:	2006      	movs	r0, #6
 8000a72:	f000 ffae 	bl	80019d2 <HAL_NVIC_EnableIRQ>

}
 8000a76:	bf00      	nop
 8000a78:	3730      	adds	r7, #48	; 0x30
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40023800 	.word	0x40023800
 8000a84:	40021000 	.word	0x40021000
 8000a88:	40020800 	.word	0x40020800
 8000a8c:	40020c00 	.word	0x40020c00
 8000a90:	40020000 	.word	0x40020000
 8000a94:	40020400 	.word	0x40020400

08000a98 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a9c:	4b12      	ldr	r3, [pc, #72]	; (8000ae8 <MX_I2C1_Init+0x50>)
 8000a9e:	4a13      	ldr	r2, [pc, #76]	; (8000aec <MX_I2C1_Init+0x54>)
 8000aa0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000aa2:	4b11      	ldr	r3, [pc, #68]	; (8000ae8 <MX_I2C1_Init+0x50>)
 8000aa4:	4a12      	ldr	r2, [pc, #72]	; (8000af0 <MX_I2C1_Init+0x58>)
 8000aa6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000aa8:	4b0f      	ldr	r3, [pc, #60]	; (8000ae8 <MX_I2C1_Init+0x50>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000aae:	4b0e      	ldr	r3, [pc, #56]	; (8000ae8 <MX_I2C1_Init+0x50>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ab4:	4b0c      	ldr	r3, [pc, #48]	; (8000ae8 <MX_I2C1_Init+0x50>)
 8000ab6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000aba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000abc:	4b0a      	ldr	r3, [pc, #40]	; (8000ae8 <MX_I2C1_Init+0x50>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ac2:	4b09      	ldr	r3, [pc, #36]	; (8000ae8 <MX_I2C1_Init+0x50>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ac8:	4b07      	ldr	r3, [pc, #28]	; (8000ae8 <MX_I2C1_Init+0x50>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ace:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <MX_I2C1_Init+0x50>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ad4:	4804      	ldr	r0, [pc, #16]	; (8000ae8 <MX_I2C1_Init+0x50>)
 8000ad6:	f001 f971 	bl	8001dbc <HAL_I2C_Init>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ae0:	f000 fb6a 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	2000008c 	.word	0x2000008c
 8000aec:	40005400 	.word	0x40005400
 8000af0:	000186a0 	.word	0x000186a0

08000af4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000af8:	4b12      	ldr	r3, [pc, #72]	; (8000b44 <MX_I2C2_Init+0x50>)
 8000afa:	4a13      	ldr	r2, [pc, #76]	; (8000b48 <MX_I2C2_Init+0x54>)
 8000afc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000afe:	4b11      	ldr	r3, [pc, #68]	; (8000b44 <MX_I2C2_Init+0x50>)
 8000b00:	4a12      	ldr	r2, [pc, #72]	; (8000b4c <MX_I2C2_Init+0x58>)
 8000b02:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b04:	4b0f      	ldr	r3, [pc, #60]	; (8000b44 <MX_I2C2_Init+0x50>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000b0a:	4b0e      	ldr	r3, [pc, #56]	; (8000b44 <MX_I2C2_Init+0x50>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b10:	4b0c      	ldr	r3, [pc, #48]	; (8000b44 <MX_I2C2_Init+0x50>)
 8000b12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b16:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b18:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <MX_I2C2_Init+0x50>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000b1e:	4b09      	ldr	r3, [pc, #36]	; (8000b44 <MX_I2C2_Init+0x50>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b24:	4b07      	ldr	r3, [pc, #28]	; (8000b44 <MX_I2C2_Init+0x50>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b2a:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <MX_I2C2_Init+0x50>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b30:	4804      	ldr	r0, [pc, #16]	; (8000b44 <MX_I2C2_Init+0x50>)
 8000b32:	f001 f943 	bl	8001dbc <HAL_I2C_Init>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000b3c:	f000 fb3c 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	200000e0 	.word	0x200000e0
 8000b48:	40005800 	.word	0x40005800
 8000b4c:	000186a0 	.word	0x000186a0

08000b50 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000b54:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <MX_I2C3_Init+0x50>)
 8000b56:	4a13      	ldr	r2, [pc, #76]	; (8000ba4 <MX_I2C3_Init+0x54>)
 8000b58:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000b5a:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <MX_I2C3_Init+0x50>)
 8000b5c:	4a12      	ldr	r2, [pc, #72]	; (8000ba8 <MX_I2C3_Init+0x58>)
 8000b5e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b60:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <MX_I2C3_Init+0x50>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000b66:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <MX_I2C3_Init+0x50>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <MX_I2C3_Init+0x50>)
 8000b6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b72:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b74:	4b0a      	ldr	r3, [pc, #40]	; (8000ba0 <MX_I2C3_Init+0x50>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <MX_I2C3_Init+0x50>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b80:	4b07      	ldr	r3, [pc, #28]	; (8000ba0 <MX_I2C3_Init+0x50>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b86:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <MX_I2C3_Init+0x50>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000b8c:	4804      	ldr	r0, [pc, #16]	; (8000ba0 <MX_I2C3_Init+0x50>)
 8000b8e:	f001 f915 	bl	8001dbc <HAL_I2C_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000b98:	f000 fb0e 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	20000134 	.word	0x20000134
 8000ba4:	40005c00 	.word	0x40005c00
 8000ba8:	000186a0 	.word	0x000186a0

08000bac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08e      	sub	sp, #56	; 0x38
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a5c      	ldr	r2, [pc, #368]	; (8000d3c <HAL_I2C_MspInit+0x190>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d12d      	bne.n	8000c2a <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	623b      	str	r3, [r7, #32]
 8000bd2:	4b5b      	ldr	r3, [pc, #364]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd6:	4a5a      	ldr	r2, [pc, #360]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000bd8:	f043 0302 	orr.w	r3, r3, #2
 8000bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bde:	4b58      	ldr	r3, [pc, #352]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	f003 0302 	and.w	r3, r3, #2
 8000be6:	623b      	str	r3, [r7, #32]
 8000be8:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000bea:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000bee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bf0:	2312      	movs	r3, #18
 8000bf2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bfc:	2304      	movs	r3, #4
 8000bfe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c04:	4619      	mov	r1, r3
 8000c06:	484f      	ldr	r0, [pc, #316]	; (8000d44 <HAL_I2C_MspInit+0x198>)
 8000c08:	f000 fefe 	bl	8001a08 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61fb      	str	r3, [r7, #28]
 8000c10:	4b4b      	ldr	r3, [pc, #300]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c14:	4a4a      	ldr	r2, [pc, #296]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000c16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c1a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c1c:	4b48      	ldr	r3, [pc, #288]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c24:	61fb      	str	r3, [r7, #28]
 8000c26:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000c28:	e083      	b.n	8000d32 <HAL_I2C_MspInit+0x186>
  else if(i2cHandle->Instance==I2C2)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a46      	ldr	r2, [pc, #280]	; (8000d48 <HAL_I2C_MspInit+0x19c>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d12d      	bne.n	8000c90 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c34:	2300      	movs	r3, #0
 8000c36:	61bb      	str	r3, [r7, #24]
 8000c38:	4b41      	ldr	r3, [pc, #260]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3c:	4a40      	ldr	r2, [pc, #256]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000c3e:	f043 0302 	orr.w	r3, r3, #2
 8000c42:	6313      	str	r3, [r2, #48]	; 0x30
 8000c44:	4b3e      	ldr	r3, [pc, #248]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c48:	f003 0302 	and.w	r3, r3, #2
 8000c4c:	61bb      	str	r3, [r7, #24]
 8000c4e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c50:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c56:	2312      	movs	r3, #18
 8000c58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c62:	2304      	movs	r3, #4
 8000c64:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4835      	ldr	r0, [pc, #212]	; (8000d44 <HAL_I2C_MspInit+0x198>)
 8000c6e:	f000 fecb 	bl	8001a08 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
 8000c76:	4b32      	ldr	r3, [pc, #200]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7a:	4a31      	ldr	r2, [pc, #196]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000c7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c80:	6413      	str	r3, [r2, #64]	; 0x40
 8000c82:	4b2f      	ldr	r3, [pc, #188]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c8a:	617b      	str	r3, [r7, #20]
 8000c8c:	697b      	ldr	r3, [r7, #20]
}
 8000c8e:	e050      	b.n	8000d32 <HAL_I2C_MspInit+0x186>
  else if(i2cHandle->Instance==I2C3)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a2d      	ldr	r2, [pc, #180]	; (8000d4c <HAL_I2C_MspInit+0x1a0>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d14b      	bne.n	8000d32 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	613b      	str	r3, [r7, #16]
 8000c9e:	4b28      	ldr	r3, [pc, #160]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	4a27      	ldr	r2, [pc, #156]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000ca4:	f043 0304 	orr.w	r3, r3, #4
 8000ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8000caa:	4b25      	ldr	r3, [pc, #148]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	f003 0304 	and.w	r3, r3, #4
 8000cb2:	613b      	str	r3, [r7, #16]
 8000cb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	60fb      	str	r3, [r7, #12]
 8000cba:	4b21      	ldr	r3, [pc, #132]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	4a20      	ldr	r2, [pc, #128]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc6:	4b1e      	ldr	r3, [pc, #120]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000cd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cd8:	2312      	movs	r3, #18
 8000cda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ce4:	2304      	movs	r3, #4
 8000ce6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cec:	4619      	mov	r1, r3
 8000cee:	4818      	ldr	r0, [pc, #96]	; (8000d50 <HAL_I2C_MspInit+0x1a4>)
 8000cf0:	f000 fe8a 	bl	8001a08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000cf4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cfa:	2312      	movs	r3, #18
 8000cfc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d02:	2303      	movs	r3, #3
 8000d04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000d06:	2304      	movs	r3, #4
 8000d08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0e:	4619      	mov	r1, r3
 8000d10:	4810      	ldr	r0, [pc, #64]	; (8000d54 <HAL_I2C_MspInit+0x1a8>)
 8000d12:	f000 fe79 	bl	8001a08 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1e:	4a08      	ldr	r2, [pc, #32]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000d20:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000d24:	6413      	str	r3, [r2, #64]	; 0x40
 8000d26:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <HAL_I2C_MspInit+0x194>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	68bb      	ldr	r3, [r7, #8]
}
 8000d32:	bf00      	nop
 8000d34:	3738      	adds	r7, #56	; 0x38
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40005400 	.word	0x40005400
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40020400 	.word	0x40020400
 8000d48:	40005800 	.word	0x40005800
 8000d4c:	40005c00 	.word	0x40005c00
 8000d50:	40020800 	.word	0x40020800
 8000d54:	40020000 	.word	0x40020000

08000d58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08e      	sub	sp, #56	; 0x38
 8000d5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d5e:	f000 fcab 	bl	80016b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d62:	f000 f913 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d66:	f7ff fd53 	bl	8000810 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d6a:	f7ff fe95 	bl	8000a98 <MX_I2C1_Init>
  MX_RNG_Init();
 8000d6e:	f000 fa29 	bl	80011c4 <MX_RNG_Init>
  MX_TIM6_Init();
 8000d72:	f000 fbc5 	bl	8001500 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000d76:	f000 fbf9 	bl	800156c <MX_TIM7_Init>
  MX_I2C2_Init();
 8000d7a:	f7ff febb 	bl	8000af4 <MX_I2C2_Init>
  MX_I2C3_Init();
 8000d7e:	f7ff fee7 	bl	8000b50 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  // Settings for LCD-display via I2C
  LCD_Handle_t lcd_handle;
  lcd_handle.Slave_address = 0x4E;
 8000d82:	234e      	movs	r3, #78	; 0x4e
 8000d84:	853b      	strh	r3, [r7, #40]	; 0x28
  lcd_handle.i2c_handle = &hi2c1;
 8000d86:	4b73      	ldr	r3, [pc, #460]	; (8000f54 <main+0x1fc>)
 8000d88:	627b      	str	r3, [r7, #36]	; 0x24
  lcd_handle.bg = 1;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  lcd_init(&lcd_handle);
 8000d90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff fcbb 	bl	8000710 <lcd_init>

  // Print welcome message
  char* text = "Willkommen in Embedded Software!\0";
 8000d9a:	4b6f      	ldr	r3, [pc, #444]	; (8000f58 <main+0x200>)
 8000d9c:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t delayValue = 100;
 8000d9e:	2364      	movs	r3, #100	; 0x64
 8000da0:	62fb      	str	r3, [r7, #44]	; 0x2c
  printText(&lcd_handle, text, delayValue);
 8000da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000da8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fcfa 	bl	80007a4 <printText>
  reaction_time_in_ms = 0;
 8000db0:	4b6a      	ldr	r3, [pc, #424]	; (8000f5c <main+0x204>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		switch(status){
 8000db6:	4b6a      	ldr	r3, [pc, #424]	; (8000f60 <main+0x208>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	2b06      	cmp	r3, #6
 8000dbc:	d8fb      	bhi.n	8000db6 <main+0x5e>
 8000dbe:	a201      	add	r2, pc, #4	; (adr r2, 8000dc4 <main+0x6c>)
 8000dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dc4:	08000de1 	.word	0x08000de1
 8000dc8:	08000df5 	.word	0x08000df5
 8000dcc:	08000db7 	.word	0x08000db7
 8000dd0:	08000e09 	.word	0x08000e09
 8000dd4:	08000db7 	.word	0x08000db7
 8000dd8:	08000e37 	.word	0x08000e37
 8000ddc:	08000f01 	.word	0x08000f01

		case STATUS_START_NEW_GAME:
			printText(&lcd_handle, "Starting Game!", delayValue);
 8000de0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000de6:	495f      	ldr	r1, [pc, #380]	; (8000f64 <main+0x20c>)
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff fcdb 	bl	80007a4 <printText>
			startNewGame();
 8000dee:	f000 f9d3 	bl	8001198 <startNewGame>
			break;
 8000df2:	e0ad      	b.n	8000f50 <main+0x1f8>

		case STATUS_RANDOM_TIMER_READY:
			printText(&lcd_handle, "Get ready! ... ", delayValue);
 8000df4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000dfa:	495b      	ldr	r1, [pc, #364]	; (8000f68 <main+0x210>)
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff fcd1 	bl	80007a4 <printText>
			start_random_timer();
 8000e02:	f000 f92d 	bl	8001060 <start_random_timer>
			break;
 8000e06:	e0a3      	b.n	8000f50 <main+0x1f8>
			// Nothing to do :-)
			break;

		case STATUS_RANDOM_TIMER_EXPIRED:
			//STOP TIMER 6
			HAL_TIM_Base_Stop_IT(&htim6);
 8000e08:	4858      	ldr	r0, [pc, #352]	; (8000f6c <main+0x214>)
 8000e0a:	f002 f9e7 	bl	80031dc <HAL_TIM_Base_Stop_IT>
			//PRINT MSG
			printText(&lcd_handle, "Go!", delayValue);
 8000e0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e14:	4956      	ldr	r1, [pc, #344]	; (8000f70 <main+0x218>)
 8000e16:	4618      	mov	r0, r3
 8000e18:	f7ff fcc4 	bl	80007a4 <printText>
			status = STATUS_MEASURE_REACTION_TIME;
 8000e1c:	4b50      	ldr	r3, [pc, #320]	; (8000f60 <main+0x208>)
 8000e1e:	2204      	movs	r2, #4
 8000e20:	701a      	strb	r2, [r3, #0]
			//SET LED
			HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 8000e22:	2201      	movs	r2, #1
 8000e24:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e28:	4852      	ldr	r0, [pc, #328]	; (8000f74 <main+0x21c>)
 8000e2a:	f000 ff89 	bl	8001d40 <HAL_GPIO_WritePin>
			//START MEASUREMENT TIMER
			HAL_TIM_Base_Start_IT(&htim7);
 8000e2e:	4852      	ldr	r0, [pc, #328]	; (8000f78 <main+0x220>)
 8000e30:	f002 f964 	bl	80030fc <HAL_TIM_Base_Start_IT>

			break;
 8000e34:	e08c      	b.n	8000f50 <main+0x1f8>

		case STATUS_MEASUREMENT_DONE:
			HAL_TIM_Base_Stop_IT(&htim7);
 8000e36:	4850      	ldr	r0, [pc, #320]	; (8000f78 <main+0x220>)
 8000e38:	f002 f9d0 	bl	80031dc <HAL_TIM_Base_Stop_IT>
			//reaction_time_in_ms = htim7.Instance->CNT / 10;
			//Switch off all LEDs
			switch_all_leds(DISABLE, 0);
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2000      	movs	r0, #0
 8000e40:	f000 f948 	bl	80010d4 <switch_all_leds>
			// Wait until showing the result.
			HAL_Delay(500);
 8000e44:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e48:	f000 fca8 	bl	800179c <HAL_Delay>
			char textBuffer[32] = {0};
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	f107 0308 	add.w	r3, r7, #8
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
 8000e5e:	611a      	str	r2, [r3, #16]
 8000e60:	615a      	str	r2, [r3, #20]
 8000e62:	619a      	str	r2, [r3, #24]
			//SWITCH LEDS OFF
			switch_all_leds(DISABLE, 0);
 8000e64:	2100      	movs	r1, #0
 8000e66:	2000      	movs	r0, #0
 8000e68:	f000 f934 	bl	80010d4 <switch_all_leds>
			//SWITCH DEPENDING SPEED
			if(reaction_time_in_ms < 500){
 8000e6c:	4b3b      	ldr	r3, [pc, #236]	; (8000f5c <main+0x204>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000e74:	d20e      	bcs.n	8000e94 <main+0x13c>
				snprintf (textBuffer, 32, "Time: %4u ms.  Well done!", (uint16_t) reaction_time_in_ms);
 8000e76:	4b39      	ldr	r3, [pc, #228]	; (8000f5c <main+0x204>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	1d38      	adds	r0, r7, #4
 8000e7e:	4a3f      	ldr	r2, [pc, #252]	; (8000f7c <main+0x224>)
 8000e80:	2120      	movs	r1, #32
 8000e82:	f002 ff95 	bl	8003db0 <sniprintf>
				HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8000e86:	2201      	movs	r2, #1
 8000e88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e8c:	4839      	ldr	r0, [pc, #228]	; (8000f74 <main+0x21c>)
 8000e8e:	f000 ff57 	bl	8001d40 <HAL_GPIO_WritePin>
 8000e92:	e026      	b.n	8000ee2 <main+0x18a>
			}else if(reaction_time_in_ms >= 500 && reaction_time_in_ms <= 1000){
 8000e94:	4b31      	ldr	r3, [pc, #196]	; (8000f5c <main+0x204>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000e9c:	d313      	bcc.n	8000ec6 <main+0x16e>
 8000e9e:	4b2f      	ldr	r3, [pc, #188]	; (8000f5c <main+0x204>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ea6:	d80e      	bhi.n	8000ec6 <main+0x16e>
				snprintf (textBuffer, 32, "Time: %4u ms.  Okay!", (uint16_t) reaction_time_in_ms);
 8000ea8:	4b2c      	ldr	r3, [pc, #176]	; (8000f5c <main+0x204>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	1d38      	adds	r0, r7, #4
 8000eb0:	4a33      	ldr	r2, [pc, #204]	; (8000f80 <main+0x228>)
 8000eb2:	2120      	movs	r1, #32
 8000eb4:	f002 ff7c 	bl	8003db0 <sniprintf>
				HAL_GPIO_WritePin(ORANGE_LED_GPIO_Port, ORANGE_LED_Pin, GPIO_PIN_SET);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebe:	482d      	ldr	r0, [pc, #180]	; (8000f74 <main+0x21c>)
 8000ec0:	f000 ff3e 	bl	8001d40 <HAL_GPIO_WritePin>
 8000ec4:	e00d      	b.n	8000ee2 <main+0x18a>
			}else{
				snprintf (textBuffer, 32, "Time: %4u ms.  Are you asleep?", (uint16_t) reaction_time_in_ms);
 8000ec6:	4b25      	ldr	r3, [pc, #148]	; (8000f5c <main+0x204>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	1d38      	adds	r0, r7, #4
 8000ece:	4a2d      	ldr	r2, [pc, #180]	; (8000f84 <main+0x22c>)
 8000ed0:	2120      	movs	r1, #32
 8000ed2:	f002 ff6d 	bl	8003db0 <sniprintf>
				HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000edc:	4825      	ldr	r0, [pc, #148]	; (8000f74 <main+0x21c>)
 8000ede:	f000 ff2f 	bl	8001d40 <HAL_GPIO_WritePin>
			}

			printText(&lcd_handle, textBuffer, delayValue);
 8000ee2:	1d39      	adds	r1, r7, #4
 8000ee4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ee8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fc5a 	bl	80007a4 <printText>

			HAL_Delay(500);
 8000ef0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ef4:	f000 fc52 	bl	800179c <HAL_Delay>
			//STAQRT NEW GAME
			status =STATUS_START_NEW_GAME;
 8000ef8:	4b19      	ldr	r3, [pc, #100]	; (8000f60 <main+0x208>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	701a      	strb	r2, [r3, #0]
			break;
 8000efe:	e027      	b.n	8000f50 <main+0x1f8>

		case STATUS_INVALID_MEASUREMENT:


			printText(&lcd_handle, "Invalid Measurement!", delayValue);
 8000f00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f06:	4920      	ldr	r1, [pc, #128]	; (8000f88 <main+0x230>)
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fc4b 	bl	80007a4 <printText>

			for(int i = 0; i < 4; i++){
 8000f0e:	2300      	movs	r3, #0
 8000f10:	637b      	str	r3, [r7, #52]	; 0x34
 8000f12:	e012      	b.n	8000f3a <main+0x1e2>
				switch_all_leds(ENABLE, 0);
 8000f14:	2100      	movs	r1, #0
 8000f16:	2001      	movs	r0, #1
 8000f18:	f000 f8dc 	bl	80010d4 <switch_all_leds>
				HAL_Delay(500);
 8000f1c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f20:	f000 fc3c 	bl	800179c <HAL_Delay>
				switch_all_leds(DISABLE, 0);
 8000f24:	2100      	movs	r1, #0
 8000f26:	2000      	movs	r0, #0
 8000f28:	f000 f8d4 	bl	80010d4 <switch_all_leds>
				HAL_Delay(500);
 8000f2c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f30:	f000 fc34 	bl	800179c <HAL_Delay>
			for(int i = 0; i < 4; i++){
 8000f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f36:	3301      	adds	r3, #1
 8000f38:	637b      	str	r3, [r7, #52]	; 0x34
 8000f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f3c:	2b03      	cmp	r3, #3
 8000f3e:	dde9      	ble.n	8000f14 <main+0x1bc>
			}
			HAL_Delay(3000);
 8000f40:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000f44:	f000 fc2a 	bl	800179c <HAL_Delay>
			status = STATUS_START_NEW_GAME;
 8000f48:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <main+0x208>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
			break;
 8000f4e:	bf00      	nop
		switch(status){
 8000f50:	e731      	b.n	8000db6 <main+0x5e>
 8000f52:	bf00      	nop
 8000f54:	2000008c 	.word	0x2000008c
 8000f58:	08004b84 	.word	0x08004b84
 8000f5c:	2000018c 	.word	0x2000018c
 8000f60:	20000188 	.word	0x20000188
 8000f64:	08004ba8 	.word	0x08004ba8
 8000f68:	08004bb8 	.word	0x08004bb8
 8000f6c:	200001a4 	.word	0x200001a4
 8000f70:	08004bc8 	.word	0x08004bc8
 8000f74:	40020c00 	.word	0x40020c00
 8000f78:	200001ec 	.word	0x200001ec
 8000f7c:	08004bcc 	.word	0x08004bcc
 8000f80:	08004be8 	.word	0x08004be8
 8000f84:	08004c00 	.word	0x08004c00
 8000f88:	08004c20 	.word	0x08004c20

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b094      	sub	sp, #80	; 0x50
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0320 	add.w	r3, r7, #32
 8000f96:	2230      	movs	r2, #48	; 0x30
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f002 fc12 	bl	80037c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	f107 030c 	add.w	r3, r7, #12
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	60bb      	str	r3, [r7, #8]
 8000fb4:	4b28      	ldr	r3, [pc, #160]	; (8001058 <SystemClock_Config+0xcc>)
 8000fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb8:	4a27      	ldr	r2, [pc, #156]	; (8001058 <SystemClock_Config+0xcc>)
 8000fba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fbe:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc0:	4b25      	ldr	r3, [pc, #148]	; (8001058 <SystemClock_Config+0xcc>)
 8000fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fcc:	2300      	movs	r3, #0
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	4b22      	ldr	r3, [pc, #136]	; (800105c <SystemClock_Config+0xd0>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a21      	ldr	r2, [pc, #132]	; (800105c <SystemClock_Config+0xd0>)
 8000fd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fda:	6013      	str	r3, [r2, #0]
 8000fdc:	4b1f      	ldr	r3, [pc, #124]	; (800105c <SystemClock_Config+0xd0>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fe4:	607b      	str	r3, [r7, #4]
 8000fe6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ff0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ff6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ffc:	2308      	movs	r3, #8
 8000ffe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001000:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001004:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001006:	2302      	movs	r3, #2
 8001008:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800100a:	2307      	movs	r3, #7
 800100c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100e:	f107 0320 	add.w	r3, r7, #32
 8001012:	4618      	mov	r0, r3
 8001014:	f001 fb1e 	bl	8002654 <HAL_RCC_OscConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800101e:	f000 f8cb 	bl	80011b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001022:	230f      	movs	r3, #15
 8001024:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001026:	2302      	movs	r3, #2
 8001028:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 800102e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001032:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001034:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001038:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800103a:	f107 030c 	add.w	r3, r7, #12
 800103e:	2105      	movs	r1, #5
 8001040:	4618      	mov	r0, r3
 8001042:	f001 fd7f 	bl	8002b44 <HAL_RCC_ClockConfig>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800104c:	f000 f8b4 	bl	80011b8 <Error_Handler>
  }
}
 8001050:	bf00      	nop
 8001052:	3750      	adds	r7, #80	; 0x50
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40023800 	.word	0x40023800
 800105c:	40007000 	.word	0x40007000

08001060 <start_random_timer>:

/* USER CODE BEGIN 4 */
void start_random_timer(){
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0


	//GET RANDOM NUMBER
	uint32_t rng = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	607b      	str	r3, [r7, #4]
	HAL_RNG_GenerateRandomNumber(&hrng, &rng);
 800106a:	1d3b      	adds	r3, r7, #4
 800106c:	4619      	mov	r1, r3
 800106e:	4815      	ldr	r0, [pc, #84]	; (80010c4 <start_random_timer+0x64>)
 8001070:	f001 ff9e 	bl	8002fb0 <HAL_RNG_GenerateRandomNumber>
	//MAP 0-65536 => MIN_RND_VALUE-MAX_RND_VALUE
	rng = ((uint16_t)rng) * (MAX_RND_VALUE - MIN_RND_VALUE) / 65536 + MIN_RND_VALUE;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	b29b      	uxth	r3, r3
 8001078:	461a      	mov	r2, r3
 800107a:	f648 03b8 	movw	r3, #35000	; 0x88b8
 800107e:	fb02 f303 	mul.w	r3, r2, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	da02      	bge.n	800108c <start_random_timer+0x2c>
 8001086:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800108a:	33ff      	adds	r3, #255	; 0xff
 800108c:	141b      	asrs	r3, r3, #16
 800108e:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8001092:	3308      	adds	r3, #8
 8001094:	607b      	str	r3, [r7, #4]

	//SET PERIOD
	//START TIMER FIRST => INIT AGAIN WITH NEW PERIOD
	HAL_TIM_Base_Start_IT(&htim6);
 8001096:	480c      	ldr	r0, [pc, #48]	; (80010c8 <start_random_timer+0x68>)
 8001098:	f002 f830 	bl	80030fc <HAL_TIM_Base_Start_IT>
	htim6.Init.Period = rng;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4a0a      	ldr	r2, [pc, #40]	; (80010c8 <start_random_timer+0x68>)
 80010a0:	60d3      	str	r3, [r2, #12]
	//htim6.Instance->CNT = 0;
	//htim6.Instance->ARR  = MAX_RND_VALUE;
	HAL_TIM_Base_Init(&htim6);
 80010a2:	4809      	ldr	r0, [pc, #36]	; (80010c8 <start_random_timer+0x68>)
 80010a4:	f001 ffda 	bl	800305c <HAL_TIM_Base_Init>

	//SET STATE
	HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin,GPIO_PIN_SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010ae:	4807      	ldr	r0, [pc, #28]	; (80010cc <start_random_timer+0x6c>)
 80010b0:	f000 fe46 	bl	8001d40 <HAL_GPIO_WritePin>
	status = STATUS_RANDOM_TIMER_RUNNING;
 80010b4:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <start_random_timer+0x70>)
 80010b6:	2202      	movs	r2, #2
 80010b8:	701a      	strb	r2, [r3, #0]


}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000190 	.word	0x20000190
 80010c8:	200001a4 	.word	0x200001a4
 80010cc:	40020c00 	.word	0x40020c00
 80010d0:	20000188 	.word	0x20000188

080010d4 <switch_all_leds>:




void switch_all_leds(uint8_t ENorDI, uint32_t delay_value){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	6039      	str	r1, [r7, #0]
 80010de:	71fb      	strb	r3, [r7, #7]

	if(delay_value <= 0){
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d11c      	bne.n	8001120 <switch_all_leds+0x4c>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, ENorDI);
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	461a      	mov	r2, r3
 80010ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ee:	4822      	ldr	r0, [pc, #136]	; (8001178 <switch_all_leds+0xa4>)
 80010f0:	f000 fe26 	bl	8001d40 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ORANGE_LED_GPIO_Port, ORANGE_LED_Pin, ENorDI);
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	461a      	mov	r2, r3
 80010f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010fc:	481e      	ldr	r0, [pc, #120]	; (8001178 <switch_all_leds+0xa4>)
 80010fe:	f000 fe1f 	bl	8001d40 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, ENorDI);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	461a      	mov	r2, r3
 8001106:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800110a:	481b      	ldr	r0, [pc, #108]	; (8001178 <switch_all_leds+0xa4>)
 800110c:	f000 fe18 	bl	8001d40 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, ENorDI);
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	461a      	mov	r2, r3
 8001114:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001118:	4817      	ldr	r0, [pc, #92]	; (8001178 <switch_all_leds+0xa4>)
 800111a:	f000 fe11 	bl	8001d40 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, ENorDI);
		HAL_Delay(delay_value);
		HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, ENorDI);
		HAL_Delay(delay_value);
	}
}
 800111e:	e027      	b.n	8001170 <switch_all_leds+0x9c>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, ENorDI);
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	461a      	mov	r2, r3
 8001124:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001128:	4813      	ldr	r0, [pc, #76]	; (8001178 <switch_all_leds+0xa4>)
 800112a:	f000 fe09 	bl	8001d40 <HAL_GPIO_WritePin>
		HAL_Delay(delay_value);
 800112e:	6838      	ldr	r0, [r7, #0]
 8001130:	f000 fb34 	bl	800179c <HAL_Delay>
		HAL_GPIO_WritePin(ORANGE_LED_GPIO_Port, ORANGE_LED_Pin, ENorDI);
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	461a      	mov	r2, r3
 8001138:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800113c:	480e      	ldr	r0, [pc, #56]	; (8001178 <switch_all_leds+0xa4>)
 800113e:	f000 fdff 	bl	8001d40 <HAL_GPIO_WritePin>
		HAL_Delay(delay_value);
 8001142:	6838      	ldr	r0, [r7, #0]
 8001144:	f000 fb2a 	bl	800179c <HAL_Delay>
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, ENorDI);
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	461a      	mov	r2, r3
 800114c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001150:	4809      	ldr	r0, [pc, #36]	; (8001178 <switch_all_leds+0xa4>)
 8001152:	f000 fdf5 	bl	8001d40 <HAL_GPIO_WritePin>
		HAL_Delay(delay_value);
 8001156:	6838      	ldr	r0, [r7, #0]
 8001158:	f000 fb20 	bl	800179c <HAL_Delay>
		HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, ENorDI);
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	461a      	mov	r2, r3
 8001160:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001164:	4804      	ldr	r0, [pc, #16]	; (8001178 <switch_all_leds+0xa4>)
 8001166:	f000 fdeb 	bl	8001d40 <HAL_GPIO_WritePin>
		HAL_Delay(delay_value);
 800116a:	6838      	ldr	r0, [r7, #0]
 800116c:	f000 fb16 	bl	800179c <HAL_Delay>
}
 8001170:	bf00      	nop
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40020c00 	.word	0x40020c00

0800117c <led_new_game>:

void led_new_game(){
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	//Switch on LEDs (LD4,LD3,LD5,LD6 subsequently with a delay of 500 ms)
	switch_all_leds(ENABLE, 500);
 8001180:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001184:	2001      	movs	r0, #1
 8001186:	f7ff ffa5 	bl	80010d4 <switch_all_leds>
	// Switch all LEDs off without delay
	switch_all_leds(DISABLE,0);
 800118a:	2100      	movs	r1, #0
 800118c:	2000      	movs	r0, #0
 800118e:	f7ff ffa1 	bl	80010d4 <switch_all_leds>
	//Switch blue LED on to indicate that the game ist starting.
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <startNewGame>:

void startNewGame(){
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
	led_new_game();
 800119c:	f7ff ffee 	bl	800117c <led_new_game>
	status = STATUS_RANDOM_TIMER_READY;
 80011a0:	4b03      	ldr	r3, [pc, #12]	; (80011b0 <startNewGame+0x18>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	701a      	strb	r2, [r3, #0]
	reaction_time_in_ms = 0;
 80011a6:	4b03      	ldr	r3, [pc, #12]	; (80011b4 <startNewGame+0x1c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000188 	.word	0x20000188
 80011b4:	2000018c 	.word	0x2000018c

080011b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011bc:	b672      	cpsid	i
}
 80011be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80011c0:	e7fe      	b.n	80011c0 <Error_Handler+0x8>
	...

080011c4 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80011c8:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <MX_RNG_Init+0x20>)
 80011ca:	4a07      	ldr	r2, [pc, #28]	; (80011e8 <MX_RNG_Init+0x24>)
 80011cc:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80011ce:	4805      	ldr	r0, [pc, #20]	; (80011e4 <MX_RNG_Init+0x20>)
 80011d0:	f001 fec4 	bl	8002f5c <HAL_RNG_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80011da:	f7ff ffed 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000190 	.word	0x20000190
 80011e8:	50060800 	.word	0x50060800

080011ec <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a0b      	ldr	r2, [pc, #44]	; (8001228 <HAL_RNG_MspInit+0x3c>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d10d      	bne.n	800121a <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
 8001202:	4b0a      	ldr	r3, [pc, #40]	; (800122c <HAL_RNG_MspInit+0x40>)
 8001204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001206:	4a09      	ldr	r2, [pc, #36]	; (800122c <HAL_RNG_MspInit+0x40>)
 8001208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800120c:	6353      	str	r3, [r2, #52]	; 0x34
 800120e:	4b07      	ldr	r3, [pc, #28]	; (800122c <HAL_RNG_MspInit+0x40>)
 8001210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 800121a:	bf00      	nop
 800121c:	3714      	adds	r7, #20
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	50060800 	.word	0x50060800
 800122c:	40023800 	.word	0x40023800

08001230 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	4b10      	ldr	r3, [pc, #64]	; (800127c <HAL_MspInit+0x4c>)
 800123c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123e:	4a0f      	ldr	r2, [pc, #60]	; (800127c <HAL_MspInit+0x4c>)
 8001240:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001244:	6453      	str	r3, [r2, #68]	; 0x44
 8001246:	4b0d      	ldr	r3, [pc, #52]	; (800127c <HAL_MspInit+0x4c>)
 8001248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]
 8001256:	4b09      	ldr	r3, [pc, #36]	; (800127c <HAL_MspInit+0x4c>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	4a08      	ldr	r2, [pc, #32]	; (800127c <HAL_MspInit+0x4c>)
 800125c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001260:	6413      	str	r3, [r2, #64]	; 0x40
 8001262:	4b06      	ldr	r3, [pc, #24]	; (800127c <HAL_MspInit+0x4c>)
 8001264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800126e:	2005      	movs	r0, #5
 8001270:	f000 fb88 	bl	8001984 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40023800 	.word	0x40023800

08001280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8001284:	e7fe      	b.n	8001284 <NMI_Handler+0x4>

08001286 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001286:	b480      	push	{r7}
 8001288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800128a:	e7fe      	b.n	800128a <HardFault_Handler+0x4>

0800128c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001290:	e7fe      	b.n	8001290 <MemManage_Handler+0x4>

08001292 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001292:	b480      	push	{r7}
 8001294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001296:	e7fe      	b.n	8001296 <BusFault_Handler+0x4>

08001298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800129c:	e7fe      	b.n	800129c <UsageFault_Handler+0x4>

0800129e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800129e:	b480      	push	{r7}
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012cc:	f000 fa46 	bl	800175c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	HAL_Delay(2); //wait till button de-bouncing gets over
 80012d8:	2002      	movs	r0, #2
 80012da:	f000 fa5f 	bl	800179c <HAL_Delay>

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80012de:	2001      	movs	r0, #1
 80012e0:	f000 fd48 	bl	8001d74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */


  if(status == STATUS_RANDOM_TIMER_RUNNING){
 80012e4:	4b08      	ldr	r3, [pc, #32]	; (8001308 <EXTI0_IRQHandler+0x34>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d103      	bne.n	80012f4 <EXTI0_IRQHandler+0x20>
	  status = STATUS_INVALID_MEASUREMENT;
 80012ec:	4b06      	ldr	r3, [pc, #24]	; (8001308 <EXTI0_IRQHandler+0x34>)
 80012ee:	2206      	movs	r2, #6
 80012f0:	701a      	strb	r2, [r3, #0]
  }else if(status == STATUS_MEASURE_REACTION_TIME){
	  status = STATUS_MEASUREMENT_DONE;
  }

  /* USER CODE END EXTI0_IRQn 1 */
}
 80012f2:	e006      	b.n	8001302 <EXTI0_IRQHandler+0x2e>
  }else if(status == STATUS_MEASURE_REACTION_TIME){
 80012f4:	4b04      	ldr	r3, [pc, #16]	; (8001308 <EXTI0_IRQHandler+0x34>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b04      	cmp	r3, #4
 80012fa:	d102      	bne.n	8001302 <EXTI0_IRQHandler+0x2e>
	  status = STATUS_MEASUREMENT_DONE;
 80012fc:	4b02      	ldr	r3, [pc, #8]	; (8001308 <EXTI0_IRQHandler+0x34>)
 80012fe:	2205      	movs	r2, #5
 8001300:	701a      	strb	r2, [r3, #0]
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	20000188 	.word	0x20000188

0800130c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001310:	4805      	ldr	r0, [pc, #20]	; (8001328 <TIM6_DAC_IRQHandler+0x1c>)
 8001312:	f001 ff92 	bl	800323a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */


  if(status == STATUS_RANDOM_TIMER_RUNNING){
 8001316:	4b05      	ldr	r3, [pc, #20]	; (800132c <TIM6_DAC_IRQHandler+0x20>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b02      	cmp	r3, #2
 800131c:	d102      	bne.n	8001324 <TIM6_DAC_IRQHandler+0x18>
  	 status = STATUS_RANDOM_TIMER_EXPIRED;
 800131e:	4b03      	ldr	r3, [pc, #12]	; (800132c <TIM6_DAC_IRQHandler+0x20>)
 8001320:	2203      	movs	r2, #3
 8001322:	701a      	strb	r2, [r3, #0]

    }

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200001a4 	.word	0x200001a4
 800132c:	20000188 	.word	0x20000188

08001330 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001334:	4804      	ldr	r0, [pc, #16]	; (8001348 <TIM7_IRQHandler+0x18>)
 8001336:	f001 ff80 	bl	800323a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  //HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
  //INCREASE TIMER
  reaction_time_in_ms++;
 800133a:	4b04      	ldr	r3, [pc, #16]	; (800134c <TIM7_IRQHandler+0x1c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	3301      	adds	r3, #1
 8001340:	4a02      	ldr	r2, [pc, #8]	; (800134c <TIM7_IRQHandler+0x1c>)
 8001342:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM7_IRQn 1 */
}
 8001344:	bf00      	nop
 8001346:	bd80      	pop	{r7, pc}
 8001348:	200001ec 	.word	0x200001ec
 800134c:	2000018c 	.word	0x2000018c

08001350 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
	return 1;
 8001354:	2301      	movs	r3, #1
}
 8001356:	4618      	mov	r0, r3
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <_kill>:

int _kill(int pid, int sig)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800136a:	f002 f9ef 	bl	800374c <__errno>
 800136e:	4603      	mov	r3, r0
 8001370:	2216      	movs	r2, #22
 8001372:	601a      	str	r2, [r3, #0]
	return -1;
 8001374:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001378:	4618      	mov	r0, r3
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <_exit>:

void _exit (int status)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001388:	f04f 31ff 	mov.w	r1, #4294967295
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff ffe7 	bl	8001360 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001392:	e7fe      	b.n	8001392 <_exit+0x12>

08001394 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]
 80013a4:	e00a      	b.n	80013bc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013a6:	f3af 8000 	nop.w
 80013aa:	4601      	mov	r1, r0
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	1c5a      	adds	r2, r3, #1
 80013b0:	60ba      	str	r2, [r7, #8]
 80013b2:	b2ca      	uxtb	r2, r1
 80013b4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	3301      	adds	r3, #1
 80013ba:	617b      	str	r3, [r7, #20]
 80013bc:	697a      	ldr	r2, [r7, #20]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	dbf0      	blt.n	80013a6 <_read+0x12>
	}

return len;
 80013c4:	687b      	ldr	r3, [r7, #4]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b086      	sub	sp, #24
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	60f8      	str	r0, [r7, #12]
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]
 80013de:	e009      	b.n	80013f4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	1c5a      	adds	r2, r3, #1
 80013e4:	60ba      	str	r2, [r7, #8]
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	3301      	adds	r3, #1
 80013f2:	617b      	str	r3, [r7, #20]
 80013f4:	697a      	ldr	r2, [r7, #20]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	dbf1      	blt.n	80013e0 <_write+0x12>
	}
	return len;
 80013fc:	687b      	ldr	r3, [r7, #4]
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3718      	adds	r7, #24
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <_close>:

int _close(int file)
{
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
	return -1;
 800140e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001412:	4618      	mov	r0, r3
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
 8001426:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800142e:	605a      	str	r2, [r3, #4]
	return 0;
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <_isatty>:

int _isatty(int file)
{
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
	return 1;
 8001446:	2301      	movs	r3, #1
}
 8001448:	4618      	mov	r0, r3
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001454:	b480      	push	{r7}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	60b9      	str	r1, [r7, #8]
 800145e:	607a      	str	r2, [r7, #4]
	return 0;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	3714      	adds	r7, #20
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
	...

08001470 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001478:	4a14      	ldr	r2, [pc, #80]	; (80014cc <_sbrk+0x5c>)
 800147a:	4b15      	ldr	r3, [pc, #84]	; (80014d0 <_sbrk+0x60>)
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001484:	4b13      	ldr	r3, [pc, #76]	; (80014d4 <_sbrk+0x64>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d102      	bne.n	8001492 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800148c:	4b11      	ldr	r3, [pc, #68]	; (80014d4 <_sbrk+0x64>)
 800148e:	4a12      	ldr	r2, [pc, #72]	; (80014d8 <_sbrk+0x68>)
 8001490:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001492:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <_sbrk+0x64>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4413      	add	r3, r2
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	429a      	cmp	r2, r3
 800149e:	d207      	bcs.n	80014b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014a0:	f002 f954 	bl	800374c <__errno>
 80014a4:	4603      	mov	r3, r0
 80014a6:	220c      	movs	r2, #12
 80014a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014aa:	f04f 33ff 	mov.w	r3, #4294967295
 80014ae:	e009      	b.n	80014c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014b0:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <_sbrk+0x64>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014b6:	4b07      	ldr	r3, [pc, #28]	; (80014d4 <_sbrk+0x64>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4413      	add	r3, r2
 80014be:	4a05      	ldr	r2, [pc, #20]	; (80014d4 <_sbrk+0x64>)
 80014c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014c2:	68fb      	ldr	r3, [r7, #12]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3718      	adds	r7, #24
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20020000 	.word	0x20020000
 80014d0:	00000400 	.word	0x00000400
 80014d4:	200001a0 	.word	0x200001a0
 80014d8:	20000248 	.word	0x20000248

080014dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014e0:	4b06      	ldr	r3, [pc, #24]	; (80014fc <SystemInit+0x20>)
 80014e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014e6:	4a05      	ldr	r2, [pc, #20]	; (80014fc <SystemInit+0x20>)
 80014e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014f0:	bf00      	nop
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	e000ed00 	.word	0xe000ed00

08001500 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001506:	463b      	mov	r3, r7
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800150e:	4b15      	ldr	r3, [pc, #84]	; (8001564 <MX_TIM6_Init+0x64>)
 8001510:	4a15      	ldr	r2, [pc, #84]	; (8001568 <MX_TIM6_Init+0x68>)
 8001512:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1060;
 8001514:	4b13      	ldr	r3, [pc, #76]	; (8001564 <MX_TIM6_Init+0x64>)
 8001516:	f240 4224 	movw	r2, #1060	; 0x424
 800151a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151c:	4b11      	ldr	r3, [pc, #68]	; (8001564 <MX_TIM6_Init+0x64>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 5000;
 8001522:	4b10      	ldr	r3, [pc, #64]	; (8001564 <MX_TIM6_Init+0x64>)
 8001524:	f241 3288 	movw	r2, #5000	; 0x1388
 8001528:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800152a:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <MX_TIM6_Init+0x64>)
 800152c:	2280      	movs	r2, #128	; 0x80
 800152e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001530:	480c      	ldr	r0, [pc, #48]	; (8001564 <MX_TIM6_Init+0x64>)
 8001532:	f001 fd93 	bl	800305c <HAL_TIM_Base_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800153c:	f7ff fe3c 	bl	80011b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001540:	2300      	movs	r3, #0
 8001542:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001544:	2300      	movs	r3, #0
 8001546:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001548:	463b      	mov	r3, r7
 800154a:	4619      	mov	r1, r3
 800154c:	4805      	ldr	r0, [pc, #20]	; (8001564 <MX_TIM6_Init+0x64>)
 800154e:	f002 f84f 	bl	80035f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001558:	f7ff fe2e 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	200001a4 	.word	0x200001a4
 8001568:	40001000 	.word	0x40001000

0800156c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001572:	463b      	mov	r3, r7
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800157a:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <MX_TIM7_Init+0x64>)
 800157c:	4a15      	ldr	r2, [pc, #84]	; (80015d4 <MX_TIM7_Init+0x68>)
 800157e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2000;
 8001580:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <MX_TIM7_Init+0x64>)
 8001582:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001586:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <MX_TIM7_Init+0x64>)
 800158a:	2200      	movs	r2, #0
 800158c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10;
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <MX_TIM7_Init+0x64>)
 8001590:	220a      	movs	r2, #10
 8001592:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001594:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <MX_TIM7_Init+0x64>)
 8001596:	2200      	movs	r2, #0
 8001598:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800159a:	480d      	ldr	r0, [pc, #52]	; (80015d0 <MX_TIM7_Init+0x64>)
 800159c:	f001 fd5e 	bl	800305c <HAL_TIM_Base_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80015a6:	f7ff fe07 	bl	80011b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015aa:	2300      	movs	r3, #0
 80015ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ae:	2300      	movs	r3, #0
 80015b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80015b2:	463b      	mov	r3, r7
 80015b4:	4619      	mov	r1, r3
 80015b6:	4806      	ldr	r0, [pc, #24]	; (80015d0 <MX_TIM7_Init+0x64>)
 80015b8:	f002 f81a 	bl	80035f0 <HAL_TIMEx_MasterConfigSynchronization>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80015c2:	f7ff fdf9 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200001ec 	.word	0x200001ec
 80015d4:	40001400 	.word	0x40001400

080015d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a1c      	ldr	r2, [pc, #112]	; (8001658 <HAL_TIM_Base_MspInit+0x80>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d116      	bne.n	8001618 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	4b1b      	ldr	r3, [pc, #108]	; (800165c <HAL_TIM_Base_MspInit+0x84>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	4a1a      	ldr	r2, [pc, #104]	; (800165c <HAL_TIM_Base_MspInit+0x84>)
 80015f4:	f043 0310 	orr.w	r3, r3, #16
 80015f8:	6413      	str	r3, [r2, #64]	; 0x40
 80015fa:	4b18      	ldr	r3, [pc, #96]	; (800165c <HAL_TIM_Base_MspInit+0x84>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	f003 0310 	and.w	r3, r3, #16
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2102      	movs	r1, #2
 800160a:	2036      	movs	r0, #54	; 0x36
 800160c:	f000 f9c5 	bl	800199a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001610:	2036      	movs	r0, #54	; 0x36
 8001612:	f000 f9de 	bl	80019d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001616:	e01a      	b.n	800164e <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM7)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a10      	ldr	r2, [pc, #64]	; (8001660 <HAL_TIM_Base_MspInit+0x88>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d115      	bne.n	800164e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	4b0d      	ldr	r3, [pc, #52]	; (800165c <HAL_TIM_Base_MspInit+0x84>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162a:	4a0c      	ldr	r2, [pc, #48]	; (800165c <HAL_TIM_Base_MspInit+0x84>)
 800162c:	f043 0320 	orr.w	r3, r3, #32
 8001630:	6413      	str	r3, [r2, #64]	; 0x40
 8001632:	4b0a      	ldr	r3, [pc, #40]	; (800165c <HAL_TIM_Base_MspInit+0x84>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001636:	f003 0320 	and.w	r3, r3, #32
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 800163e:	2200      	movs	r2, #0
 8001640:	2103      	movs	r1, #3
 8001642:	2037      	movs	r0, #55	; 0x37
 8001644:	f000 f9a9 	bl	800199a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001648:	2037      	movs	r0, #55	; 0x37
 800164a:	f000 f9c2 	bl	80019d2 <HAL_NVIC_EnableIRQ>
}
 800164e:	bf00      	nop
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40001000 	.word	0x40001000
 800165c:	40023800 	.word	0x40023800
 8001660:	40001400 	.word	0x40001400

08001664 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack     /* set stack pointer */
 8001664:	f8df d034 	ldr.w	sp, [pc, #52]	; 800169c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001668:	480d      	ldr	r0, [pc, #52]	; (80016a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800166a:	490e      	ldr	r1, [pc, #56]	; (80016a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800166c:	4a0e      	ldr	r2, [pc, #56]	; (80016a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800166e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001670:	e002      	b.n	8001678 <LoopCopyDataInit>

08001672 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001672:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001674:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001676:	3304      	adds	r3, #4

08001678 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001678:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800167a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800167c:	d3f9      	bcc.n	8001672 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800167e:	4a0b      	ldr	r2, [pc, #44]	; (80016ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001680:	4c0b      	ldr	r4, [pc, #44]	; (80016b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001682:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001684:	e001      	b.n	800168a <LoopFillZerobss>

08001686 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001686:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001688:	3204      	adds	r2, #4

0800168a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800168a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800168c:	d3fb      	bcc.n	8001686 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800168e:	f7ff ff25 	bl	80014dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001692:	f002 f873 	bl	800377c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001696:	f7ff fb5f 	bl	8000d58 <main>
  bx  lr    
 800169a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800169c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016a4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80016a8:	08004d4c 	.word	0x08004d4c
  ldr r2, =_sbss
 80016ac:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80016b0:	20000248 	.word	0x20000248

080016b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016b4:	e7fe      	b.n	80016b4 <ADC_IRQHandler>
	...

080016b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016bc:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <HAL_Init+0x40>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a0d      	ldr	r2, [pc, #52]	; (80016f8 <HAL_Init+0x40>)
 80016c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016c8:	4b0b      	ldr	r3, [pc, #44]	; (80016f8 <HAL_Init+0x40>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a0a      	ldr	r2, [pc, #40]	; (80016f8 <HAL_Init+0x40>)
 80016ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016d4:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <HAL_Init+0x40>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a07      	ldr	r2, [pc, #28]	; (80016f8 <HAL_Init+0x40>)
 80016da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016e0:	2003      	movs	r0, #3
 80016e2:	f000 f94f 	bl	8001984 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016e6:	2000      	movs	r0, #0
 80016e8:	f000 f808 	bl	80016fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016ec:	f7ff fda0 	bl	8001230 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023c00 	.word	0x40023c00

080016fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001704:	4b12      	ldr	r3, [pc, #72]	; (8001750 <HAL_InitTick+0x54>)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	4b12      	ldr	r3, [pc, #72]	; (8001754 <HAL_InitTick+0x58>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	4619      	mov	r1, r3
 800170e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001712:	fbb3 f3f1 	udiv	r3, r3, r1
 8001716:	fbb2 f3f3 	udiv	r3, r2, r3
 800171a:	4618      	mov	r0, r3
 800171c:	f000 f967 	bl	80019ee <HAL_SYSTICK_Config>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e00e      	b.n	8001748 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b0f      	cmp	r3, #15
 800172e:	d80a      	bhi.n	8001746 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001730:	2200      	movs	r2, #0
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	f04f 30ff 	mov.w	r0, #4294967295
 8001738:	f000 f92f 	bl	800199a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800173c:	4a06      	ldr	r2, [pc, #24]	; (8001758 <HAL_InitTick+0x5c>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001742:	2300      	movs	r3, #0
 8001744:	e000      	b.n	8001748 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
}
 8001748:	4618      	mov	r0, r3
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20000000 	.word	0x20000000
 8001754:	20000008 	.word	0x20000008
 8001758:	20000004 	.word	0x20000004

0800175c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001760:	4b06      	ldr	r3, [pc, #24]	; (800177c <HAL_IncTick+0x20>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	461a      	mov	r2, r3
 8001766:	4b06      	ldr	r3, [pc, #24]	; (8001780 <HAL_IncTick+0x24>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4413      	add	r3, r2
 800176c:	4a04      	ldr	r2, [pc, #16]	; (8001780 <HAL_IncTick+0x24>)
 800176e:	6013      	str	r3, [r2, #0]
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20000008 	.word	0x20000008
 8001780:	20000234 	.word	0x20000234

08001784 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return uwTick;
 8001788:	4b03      	ldr	r3, [pc, #12]	; (8001798 <HAL_GetTick+0x14>)
 800178a:	681b      	ldr	r3, [r3, #0]
}
 800178c:	4618      	mov	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	20000234 	.word	0x20000234

0800179c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017a4:	f7ff ffee 	bl	8001784 <HAL_GetTick>
 80017a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017b4:	d005      	beq.n	80017c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017b6:	4b0a      	ldr	r3, [pc, #40]	; (80017e0 <HAL_Delay+0x44>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	461a      	mov	r2, r3
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	4413      	add	r3, r2
 80017c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017c2:	bf00      	nop
 80017c4:	f7ff ffde 	bl	8001784 <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d8f7      	bhi.n	80017c4 <HAL_Delay+0x28>
  {
  }
}
 80017d4:	bf00      	nop
 80017d6:	bf00      	nop
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000008 	.word	0x20000008

080017e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f003 0307 	and.w	r3, r3, #7
 80017f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <__NVIC_SetPriorityGrouping+0x44>)
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017fa:	68ba      	ldr	r2, [r7, #8]
 80017fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001800:	4013      	ands	r3, r2
 8001802:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800180c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001810:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001814:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001816:	4a04      	ldr	r2, [pc, #16]	; (8001828 <__NVIC_SetPriorityGrouping+0x44>)
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	60d3      	str	r3, [r2, #12]
}
 800181c:	bf00      	nop
 800181e:	3714      	adds	r7, #20
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001830:	4b04      	ldr	r3, [pc, #16]	; (8001844 <__NVIC_GetPriorityGrouping+0x18>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	0a1b      	lsrs	r3, r3, #8
 8001836:	f003 0307 	and.w	r3, r3, #7
}
 800183a:	4618      	mov	r0, r3
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	2b00      	cmp	r3, #0
 8001858:	db0b      	blt.n	8001872 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	f003 021f 	and.w	r2, r3, #31
 8001860:	4907      	ldr	r1, [pc, #28]	; (8001880 <__NVIC_EnableIRQ+0x38>)
 8001862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001866:	095b      	lsrs	r3, r3, #5
 8001868:	2001      	movs	r0, #1
 800186a:	fa00 f202 	lsl.w	r2, r0, r2
 800186e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000e100 	.word	0xe000e100

08001884 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	6039      	str	r1, [r7, #0]
 800188e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001894:	2b00      	cmp	r3, #0
 8001896:	db0a      	blt.n	80018ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	b2da      	uxtb	r2, r3
 800189c:	490c      	ldr	r1, [pc, #48]	; (80018d0 <__NVIC_SetPriority+0x4c>)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	0112      	lsls	r2, r2, #4
 80018a4:	b2d2      	uxtb	r2, r2
 80018a6:	440b      	add	r3, r1
 80018a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018ac:	e00a      	b.n	80018c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	4908      	ldr	r1, [pc, #32]	; (80018d4 <__NVIC_SetPriority+0x50>)
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	f003 030f 	and.w	r3, r3, #15
 80018ba:	3b04      	subs	r3, #4
 80018bc:	0112      	lsls	r2, r2, #4
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	440b      	add	r3, r1
 80018c2:	761a      	strb	r2, [r3, #24]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	e000e100 	.word	0xe000e100
 80018d4:	e000ed00 	.word	0xe000ed00

080018d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d8:	b480      	push	{r7}
 80018da:	b089      	sub	sp, #36	; 0x24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	f1c3 0307 	rsb	r3, r3, #7
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	bf28      	it	cs
 80018f6:	2304      	movcs	r3, #4
 80018f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	3304      	adds	r3, #4
 80018fe:	2b06      	cmp	r3, #6
 8001900:	d902      	bls.n	8001908 <NVIC_EncodePriority+0x30>
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	3b03      	subs	r3, #3
 8001906:	e000      	b.n	800190a <NVIC_EncodePriority+0x32>
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800190c:	f04f 32ff 	mov.w	r2, #4294967295
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43da      	mvns	r2, r3
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	401a      	ands	r2, r3
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001920:	f04f 31ff 	mov.w	r1, #4294967295
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	43d9      	mvns	r1, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001930:	4313      	orrs	r3, r2
         );
}
 8001932:	4618      	mov	r0, r3
 8001934:	3724      	adds	r7, #36	; 0x24
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
	...

08001940 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	3b01      	subs	r3, #1
 800194c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001950:	d301      	bcc.n	8001956 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001952:	2301      	movs	r3, #1
 8001954:	e00f      	b.n	8001976 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001956:	4a0a      	ldr	r2, [pc, #40]	; (8001980 <SysTick_Config+0x40>)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3b01      	subs	r3, #1
 800195c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800195e:	210f      	movs	r1, #15
 8001960:	f04f 30ff 	mov.w	r0, #4294967295
 8001964:	f7ff ff8e 	bl	8001884 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001968:	4b05      	ldr	r3, [pc, #20]	; (8001980 <SysTick_Config+0x40>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800196e:	4b04      	ldr	r3, [pc, #16]	; (8001980 <SysTick_Config+0x40>)
 8001970:	2207      	movs	r2, #7
 8001972:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	e000e010 	.word	0xe000e010

08001984 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7ff ff29 	bl	80017e4 <__NVIC_SetPriorityGrouping>
}
 8001992:	bf00      	nop
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800199a:	b580      	push	{r7, lr}
 800199c:	b086      	sub	sp, #24
 800199e:	af00      	add	r7, sp, #0
 80019a0:	4603      	mov	r3, r0
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	607a      	str	r2, [r7, #4]
 80019a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019ac:	f7ff ff3e 	bl	800182c <__NVIC_GetPriorityGrouping>
 80019b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	68b9      	ldr	r1, [r7, #8]
 80019b6:	6978      	ldr	r0, [r7, #20]
 80019b8:	f7ff ff8e 	bl	80018d8 <NVIC_EncodePriority>
 80019bc:	4602      	mov	r2, r0
 80019be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019c2:	4611      	mov	r1, r2
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff ff5d 	bl	8001884 <__NVIC_SetPriority>
}
 80019ca:	bf00      	nop
 80019cc:	3718      	adds	r7, #24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	4603      	mov	r3, r0
 80019da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff ff31 	bl	8001848 <__NVIC_EnableIRQ>
}
 80019e6:	bf00      	nop
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b082      	sub	sp, #8
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7ff ffa2 	bl	8001940 <SysTick_Config>
 80019fc:	4603      	mov	r3, r0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
	...

08001a08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b089      	sub	sp, #36	; 0x24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]
 8001a22:	e16b      	b.n	8001cfc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a24:	2201      	movs	r2, #1
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	697a      	ldr	r2, [r7, #20]
 8001a34:	4013      	ands	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	f040 815a 	bne.w	8001cf6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f003 0303 	and.w	r3, r3, #3
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d005      	beq.n	8001a5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d130      	bne.n	8001abc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	005b      	lsls	r3, r3, #1
 8001a64:	2203      	movs	r2, #3
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	68da      	ldr	r2, [r3, #12]
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	69ba      	ldr	r2, [r7, #24]
 8001a88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a90:	2201      	movs	r2, #1
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	69ba      	ldr	r2, [r7, #24]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	091b      	lsrs	r3, r3, #4
 8001aa6:	f003 0201 	and.w	r2, r3, #1
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f003 0303 	and.w	r3, r3, #3
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d017      	beq.n	8001af8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	2203      	movs	r2, #3
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	69ba      	ldr	r2, [r7, #24]
 8001adc:	4013      	ands	r3, r2
 8001ade:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	689a      	ldr	r2, [r3, #8]
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d123      	bne.n	8001b4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	08da      	lsrs	r2, r3, #3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3208      	adds	r2, #8
 8001b0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	f003 0307 	and.w	r3, r3, #7
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	220f      	movs	r2, #15
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	43db      	mvns	r3, r3
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	4013      	ands	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	691a      	ldr	r2, [r3, #16]
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	f003 0307 	and.w	r3, r3, #7
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	08da      	lsrs	r2, r3, #3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	3208      	adds	r2, #8
 8001b46:	69b9      	ldr	r1, [r7, #24]
 8001b48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	2203      	movs	r2, #3
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	69ba      	ldr	r2, [r7, #24]
 8001b60:	4013      	ands	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f003 0203 	and.w	r2, r3, #3
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 80b4 	beq.w	8001cf6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	4b60      	ldr	r3, [pc, #384]	; (8001d14 <HAL_GPIO_Init+0x30c>)
 8001b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b96:	4a5f      	ldr	r2, [pc, #380]	; (8001d14 <HAL_GPIO_Init+0x30c>)
 8001b98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b9e:	4b5d      	ldr	r3, [pc, #372]	; (8001d14 <HAL_GPIO_Init+0x30c>)
 8001ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001baa:	4a5b      	ldr	r2, [pc, #364]	; (8001d18 <HAL_GPIO_Init+0x310>)
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	089b      	lsrs	r3, r3, #2
 8001bb0:	3302      	adds	r3, #2
 8001bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	220f      	movs	r2, #15
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a52      	ldr	r2, [pc, #328]	; (8001d1c <HAL_GPIO_Init+0x314>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d02b      	beq.n	8001c2e <HAL_GPIO_Init+0x226>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a51      	ldr	r2, [pc, #324]	; (8001d20 <HAL_GPIO_Init+0x318>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d025      	beq.n	8001c2a <HAL_GPIO_Init+0x222>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a50      	ldr	r2, [pc, #320]	; (8001d24 <HAL_GPIO_Init+0x31c>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d01f      	beq.n	8001c26 <HAL_GPIO_Init+0x21e>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a4f      	ldr	r2, [pc, #316]	; (8001d28 <HAL_GPIO_Init+0x320>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d019      	beq.n	8001c22 <HAL_GPIO_Init+0x21a>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a4e      	ldr	r2, [pc, #312]	; (8001d2c <HAL_GPIO_Init+0x324>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d013      	beq.n	8001c1e <HAL_GPIO_Init+0x216>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a4d      	ldr	r2, [pc, #308]	; (8001d30 <HAL_GPIO_Init+0x328>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d00d      	beq.n	8001c1a <HAL_GPIO_Init+0x212>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a4c      	ldr	r2, [pc, #304]	; (8001d34 <HAL_GPIO_Init+0x32c>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d007      	beq.n	8001c16 <HAL_GPIO_Init+0x20e>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a4b      	ldr	r2, [pc, #300]	; (8001d38 <HAL_GPIO_Init+0x330>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d101      	bne.n	8001c12 <HAL_GPIO_Init+0x20a>
 8001c0e:	2307      	movs	r3, #7
 8001c10:	e00e      	b.n	8001c30 <HAL_GPIO_Init+0x228>
 8001c12:	2308      	movs	r3, #8
 8001c14:	e00c      	b.n	8001c30 <HAL_GPIO_Init+0x228>
 8001c16:	2306      	movs	r3, #6
 8001c18:	e00a      	b.n	8001c30 <HAL_GPIO_Init+0x228>
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	e008      	b.n	8001c30 <HAL_GPIO_Init+0x228>
 8001c1e:	2304      	movs	r3, #4
 8001c20:	e006      	b.n	8001c30 <HAL_GPIO_Init+0x228>
 8001c22:	2303      	movs	r3, #3
 8001c24:	e004      	b.n	8001c30 <HAL_GPIO_Init+0x228>
 8001c26:	2302      	movs	r3, #2
 8001c28:	e002      	b.n	8001c30 <HAL_GPIO_Init+0x228>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e000      	b.n	8001c30 <HAL_GPIO_Init+0x228>
 8001c2e:	2300      	movs	r3, #0
 8001c30:	69fa      	ldr	r2, [r7, #28]
 8001c32:	f002 0203 	and.w	r2, r2, #3
 8001c36:	0092      	lsls	r2, r2, #2
 8001c38:	4093      	lsls	r3, r2
 8001c3a:	69ba      	ldr	r2, [r7, #24]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c40:	4935      	ldr	r1, [pc, #212]	; (8001d18 <HAL_GPIO_Init+0x310>)
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	089b      	lsrs	r3, r3, #2
 8001c46:	3302      	adds	r3, #2
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c4e:	4b3b      	ldr	r3, [pc, #236]	; (8001d3c <HAL_GPIO_Init+0x334>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	43db      	mvns	r3, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c72:	4a32      	ldr	r2, [pc, #200]	; (8001d3c <HAL_GPIO_Init+0x334>)
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c78:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <HAL_GPIO_Init+0x334>)
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	43db      	mvns	r3, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4013      	ands	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c9c:	4a27      	ldr	r2, [pc, #156]	; (8001d3c <HAL_GPIO_Init+0x334>)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ca2:	4b26      	ldr	r3, [pc, #152]	; (8001d3c <HAL_GPIO_Init+0x334>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	43db      	mvns	r3, r3
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d003      	beq.n	8001cc6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cc6:	4a1d      	ldr	r2, [pc, #116]	; (8001d3c <HAL_GPIO_Init+0x334>)
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ccc:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <HAL_GPIO_Init+0x334>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	43db      	mvns	r3, r3
 8001cd6:	69ba      	ldr	r2, [r7, #24]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d003      	beq.n	8001cf0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cf0:	4a12      	ldr	r2, [pc, #72]	; (8001d3c <HAL_GPIO_Init+0x334>)
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	61fb      	str	r3, [r7, #28]
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	2b0f      	cmp	r3, #15
 8001d00:	f67f ae90 	bls.w	8001a24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d04:	bf00      	nop
 8001d06:	bf00      	nop
 8001d08:	3724      	adds	r7, #36	; 0x24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40013800 	.word	0x40013800
 8001d1c:	40020000 	.word	0x40020000
 8001d20:	40020400 	.word	0x40020400
 8001d24:	40020800 	.word	0x40020800
 8001d28:	40020c00 	.word	0x40020c00
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	40021400 	.word	0x40021400
 8001d34:	40021800 	.word	0x40021800
 8001d38:	40021c00 	.word	0x40021c00
 8001d3c:	40013c00 	.word	0x40013c00

08001d40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	460b      	mov	r3, r1
 8001d4a:	807b      	strh	r3, [r7, #2]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d50:	787b      	ldrb	r3, [r7, #1]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d56:	887a      	ldrh	r2, [r7, #2]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d5c:	e003      	b.n	8001d66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d5e:	887b      	ldrh	r3, [r7, #2]
 8001d60:	041a      	lsls	r2, r3, #16
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	619a      	str	r2, [r3, #24]
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
	...

08001d74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001d7e:	4b08      	ldr	r3, [pc, #32]	; (8001da0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d80:	695a      	ldr	r2, [r3, #20]
 8001d82:	88fb      	ldrh	r3, [r7, #6]
 8001d84:	4013      	ands	r3, r2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d006      	beq.n	8001d98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d8a:	4a05      	ldr	r2, [pc, #20]	; (8001da0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d8c:	88fb      	ldrh	r3, [r7, #6]
 8001d8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 f806 	bl	8001da4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001d98:	bf00      	nop
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40013c00 	.word	0x40013c00

08001da4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
	...

08001dbc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d101      	bne.n	8001dce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e12b      	b.n	8002026 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d106      	bne.n	8001de8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f7fe fee2 	bl	8000bac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2224      	movs	r2, #36	; 0x24
 8001dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f022 0201 	bic.w	r2, r2, #1
 8001dfe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e20:	f001 f888 	bl	8002f34 <HAL_RCC_GetPCLK1Freq>
 8001e24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	4a81      	ldr	r2, [pc, #516]	; (8002030 <HAL_I2C_Init+0x274>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d807      	bhi.n	8001e40 <HAL_I2C_Init+0x84>
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4a80      	ldr	r2, [pc, #512]	; (8002034 <HAL_I2C_Init+0x278>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	bf94      	ite	ls
 8001e38:	2301      	movls	r3, #1
 8001e3a:	2300      	movhi	r3, #0
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	e006      	b.n	8001e4e <HAL_I2C_Init+0x92>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4a7d      	ldr	r2, [pc, #500]	; (8002038 <HAL_I2C_Init+0x27c>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	bf94      	ite	ls
 8001e48:	2301      	movls	r3, #1
 8001e4a:	2300      	movhi	r3, #0
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e0e7      	b.n	8002026 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	4a78      	ldr	r2, [pc, #480]	; (800203c <HAL_I2C_Init+0x280>)
 8001e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5e:	0c9b      	lsrs	r3, r3, #18
 8001e60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68ba      	ldr	r2, [r7, #8]
 8001e72:	430a      	orrs	r2, r1
 8001e74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	4a6a      	ldr	r2, [pc, #424]	; (8002030 <HAL_I2C_Init+0x274>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d802      	bhi.n	8001e90 <HAL_I2C_Init+0xd4>
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	e009      	b.n	8001ea4 <HAL_I2C_Init+0xe8>
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001e96:	fb02 f303 	mul.w	r3, r2, r3
 8001e9a:	4a69      	ldr	r2, [pc, #420]	; (8002040 <HAL_I2C_Init+0x284>)
 8001e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea0:	099b      	lsrs	r3, r3, #6
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	6812      	ldr	r2, [r2, #0]
 8001ea8:	430b      	orrs	r3, r1
 8001eaa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001eb6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	495c      	ldr	r1, [pc, #368]	; (8002030 <HAL_I2C_Init+0x274>)
 8001ec0:	428b      	cmp	r3, r1
 8001ec2:	d819      	bhi.n	8001ef8 <HAL_I2C_Init+0x13c>
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	1e59      	subs	r1, r3, #1
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ed2:	1c59      	adds	r1, r3, #1
 8001ed4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001ed8:	400b      	ands	r3, r1
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d00a      	beq.n	8001ef4 <HAL_I2C_Init+0x138>
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	1e59      	subs	r1, r3, #1
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001eec:	3301      	adds	r3, #1
 8001eee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ef2:	e051      	b.n	8001f98 <HAL_I2C_Init+0x1dc>
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	e04f      	b.n	8001f98 <HAL_I2C_Init+0x1dc>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d111      	bne.n	8001f24 <HAL_I2C_Init+0x168>
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	1e58      	subs	r0, r3, #1
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6859      	ldr	r1, [r3, #4]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	440b      	add	r3, r1
 8001f0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f12:	3301      	adds	r3, #1
 8001f14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	bf0c      	ite	eq
 8001f1c:	2301      	moveq	r3, #1
 8001f1e:	2300      	movne	r3, #0
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	e012      	b.n	8001f4a <HAL_I2C_Init+0x18e>
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	1e58      	subs	r0, r3, #1
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6859      	ldr	r1, [r3, #4]
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	440b      	add	r3, r1
 8001f32:	0099      	lsls	r1, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	bf0c      	ite	eq
 8001f44:	2301      	moveq	r3, #1
 8001f46:	2300      	movne	r3, #0
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <HAL_I2C_Init+0x196>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e022      	b.n	8001f98 <HAL_I2C_Init+0x1dc>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d10e      	bne.n	8001f78 <HAL_I2C_Init+0x1bc>
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	1e58      	subs	r0, r3, #1
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6859      	ldr	r1, [r3, #4]
 8001f62:	460b      	mov	r3, r1
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	440b      	add	r3, r1
 8001f68:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f76:	e00f      	b.n	8001f98 <HAL_I2C_Init+0x1dc>
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	1e58      	subs	r0, r3, #1
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6859      	ldr	r1, [r3, #4]
 8001f80:	460b      	mov	r3, r1
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	440b      	add	r3, r1
 8001f86:	0099      	lsls	r1, r3, #2
 8001f88:	440b      	add	r3, r1
 8001f8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f8e:	3301      	adds	r3, #1
 8001f90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f98:	6879      	ldr	r1, [r7, #4]
 8001f9a:	6809      	ldr	r1, [r1, #0]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	69da      	ldr	r2, [r3, #28]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a1b      	ldr	r3, [r3, #32]
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001fc6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6911      	ldr	r1, [r2, #16]
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	68d2      	ldr	r2, [r2, #12]
 8001fd2:	4311      	orrs	r1, r2
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	430b      	orrs	r3, r1
 8001fda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68db      	ldr	r3, [r3, #12]
 8001fe2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	695a      	ldr	r2, [r3, #20]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f042 0201 	orr.w	r2, r2, #1
 8002006:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2220      	movs	r2, #32
 8002012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	000186a0 	.word	0x000186a0
 8002034:	001e847f 	.word	0x001e847f
 8002038:	003d08ff 	.word	0x003d08ff
 800203c:	431bde83 	.word	0x431bde83
 8002040:	10624dd3 	.word	0x10624dd3

08002044 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b088      	sub	sp, #32
 8002048:	af02      	add	r7, sp, #8
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	607a      	str	r2, [r7, #4]
 800204e:	461a      	mov	r2, r3
 8002050:	460b      	mov	r3, r1
 8002052:	817b      	strh	r3, [r7, #10]
 8002054:	4613      	mov	r3, r2
 8002056:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002058:	f7ff fb94 	bl	8001784 <HAL_GetTick>
 800205c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b20      	cmp	r3, #32
 8002068:	f040 80e0 	bne.w	800222c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	9300      	str	r3, [sp, #0]
 8002070:	2319      	movs	r3, #25
 8002072:	2201      	movs	r2, #1
 8002074:	4970      	ldr	r1, [pc, #448]	; (8002238 <HAL_I2C_Master_Transmit+0x1f4>)
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	f000 f964 	bl	8002344 <I2C_WaitOnFlagUntilTimeout>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002082:	2302      	movs	r3, #2
 8002084:	e0d3      	b.n	800222e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800208c:	2b01      	cmp	r3, #1
 800208e:	d101      	bne.n	8002094 <HAL_I2C_Master_Transmit+0x50>
 8002090:	2302      	movs	r3, #2
 8002092:	e0cc      	b.n	800222e <HAL_I2C_Master_Transmit+0x1ea>
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d007      	beq.n	80020ba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f042 0201 	orr.w	r2, r2, #1
 80020b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2221      	movs	r2, #33	; 0x21
 80020ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2210      	movs	r2, #16
 80020d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	893a      	ldrh	r2, [r7, #8]
 80020ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020f0:	b29a      	uxth	r2, r3
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	4a50      	ldr	r2, [pc, #320]	; (800223c <HAL_I2C_Master_Transmit+0x1f8>)
 80020fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80020fc:	8979      	ldrh	r1, [r7, #10]
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	6a3a      	ldr	r2, [r7, #32]
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f000 f89c 	bl	8002240 <I2C_MasterRequestWrite>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e08d      	b.n	800222e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002112:	2300      	movs	r3, #0
 8002114:	613b      	str	r3, [r7, #16]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	695b      	ldr	r3, [r3, #20]
 800211c:	613b      	str	r3, [r7, #16]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002128:	e066      	b.n	80021f8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800212a:	697a      	ldr	r2, [r7, #20]
 800212c:	6a39      	ldr	r1, [r7, #32]
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f000 f9de 	bl	80024f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00d      	beq.n	8002156 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	2b04      	cmp	r3, #4
 8002140:	d107      	bne.n	8002152 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002150:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e06b      	b.n	800222e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215a:	781a      	ldrb	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002166:	1c5a      	adds	r2, r3, #1
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002170:	b29b      	uxth	r3, r3
 8002172:	3b01      	subs	r3, #1
 8002174:	b29a      	uxth	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800217e:	3b01      	subs	r3, #1
 8002180:	b29a      	uxth	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	2b04      	cmp	r3, #4
 8002192:	d11b      	bne.n	80021cc <HAL_I2C_Master_Transmit+0x188>
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002198:	2b00      	cmp	r3, #0
 800219a:	d017      	beq.n	80021cc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a0:	781a      	ldrb	r2, [r3, #0]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	3b01      	subs	r3, #1
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021c4:	3b01      	subs	r3, #1
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	6a39      	ldr	r1, [r7, #32]
 80021d0:	68f8      	ldr	r0, [r7, #12]
 80021d2:	f000 f9ce 	bl	8002572 <I2C_WaitOnBTFFlagUntilTimeout>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00d      	beq.n	80021f8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e0:	2b04      	cmp	r3, #4
 80021e2:	d107      	bne.n	80021f4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021f2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e01a      	b.n	800222e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d194      	bne.n	800212a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800220e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2220      	movs	r2, #32
 8002214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2200      	movs	r2, #0
 8002224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002228:	2300      	movs	r3, #0
 800222a:	e000      	b.n	800222e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800222c:	2302      	movs	r3, #2
  }
}
 800222e:	4618      	mov	r0, r3
 8002230:	3718      	adds	r7, #24
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	00100002 	.word	0x00100002
 800223c:	ffff0000 	.word	0xffff0000

08002240 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b088      	sub	sp, #32
 8002244:	af02      	add	r7, sp, #8
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	607a      	str	r2, [r7, #4]
 800224a:	603b      	str	r3, [r7, #0]
 800224c:	460b      	mov	r3, r1
 800224e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002254:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	2b08      	cmp	r3, #8
 800225a:	d006      	beq.n	800226a <I2C_MasterRequestWrite+0x2a>
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d003      	beq.n	800226a <I2C_MasterRequestWrite+0x2a>
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002268:	d108      	bne.n	800227c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	e00b      	b.n	8002294 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002280:	2b12      	cmp	r3, #18
 8002282:	d107      	bne.n	8002294 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002292:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80022a0:	68f8      	ldr	r0, [r7, #12]
 80022a2:	f000 f84f 	bl	8002344 <I2C_WaitOnFlagUntilTimeout>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00d      	beq.n	80022c8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022ba:	d103      	bne.n	80022c4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e035      	b.n	8002334 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	691b      	ldr	r3, [r3, #16]
 80022cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80022d0:	d108      	bne.n	80022e4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80022d2:	897b      	ldrh	r3, [r7, #10]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	461a      	mov	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80022e0:	611a      	str	r2, [r3, #16]
 80022e2:	e01b      	b.n	800231c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80022e4:	897b      	ldrh	r3, [r7, #10]
 80022e6:	11db      	asrs	r3, r3, #7
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	f003 0306 	and.w	r3, r3, #6
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	f063 030f 	orn	r3, r3, #15
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	490e      	ldr	r1, [pc, #56]	; (800233c <I2C_MasterRequestWrite+0xfc>)
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f000 f875 	bl	80023f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e010      	b.n	8002334 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002312:	897b      	ldrh	r3, [r7, #10]
 8002314:	b2da      	uxtb	r2, r3
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	4907      	ldr	r1, [pc, #28]	; (8002340 <I2C_MasterRequestWrite+0x100>)
 8002322:	68f8      	ldr	r0, [r7, #12]
 8002324:	f000 f865 	bl	80023f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e000      	b.n	8002334 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	00010008 	.word	0x00010008
 8002340:	00010002 	.word	0x00010002

08002344 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	603b      	str	r3, [r7, #0]
 8002350:	4613      	mov	r3, r2
 8002352:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002354:	e025      	b.n	80023a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235c:	d021      	beq.n	80023a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800235e:	f7ff fa11 	bl	8001784 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	429a      	cmp	r2, r3
 800236c:	d302      	bcc.n	8002374 <I2C_WaitOnFlagUntilTimeout+0x30>
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d116      	bne.n	80023a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2200      	movs	r2, #0
 8002378:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2220      	movs	r2, #32
 800237e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238e:	f043 0220 	orr.w	r2, r3, #32
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e023      	b.n	80023ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	0c1b      	lsrs	r3, r3, #16
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d10d      	bne.n	80023c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	695b      	ldr	r3, [r3, #20]
 80023b2:	43da      	mvns	r2, r3
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	4013      	ands	r3, r2
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	bf0c      	ite	eq
 80023be:	2301      	moveq	r3, #1
 80023c0:	2300      	movne	r3, #0
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	461a      	mov	r2, r3
 80023c6:	e00c      	b.n	80023e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	699b      	ldr	r3, [r3, #24]
 80023ce:	43da      	mvns	r2, r3
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	4013      	ands	r3, r2
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	bf0c      	ite	eq
 80023da:	2301      	moveq	r3, #1
 80023dc:	2300      	movne	r3, #0
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	461a      	mov	r2, r3
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d0b6      	beq.n	8002356 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b084      	sub	sp, #16
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	60f8      	str	r0, [r7, #12]
 80023fa:	60b9      	str	r1, [r7, #8]
 80023fc:	607a      	str	r2, [r7, #4]
 80023fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002400:	e051      	b.n	80024a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	695b      	ldr	r3, [r3, #20]
 8002408:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800240c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002410:	d123      	bne.n	800245a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002420:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800242a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2220      	movs	r2, #32
 8002436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2200      	movs	r2, #0
 800243e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002446:	f043 0204 	orr.w	r2, r3, #4
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e046      	b.n	80024e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002460:	d021      	beq.n	80024a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002462:	f7ff f98f 	bl	8001784 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	429a      	cmp	r2, r3
 8002470:	d302      	bcc.n	8002478 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d116      	bne.n	80024a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2200      	movs	r2, #0
 800247c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2220      	movs	r2, #32
 8002482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002492:	f043 0220 	orr.w	r2, r3, #32
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e020      	b.n	80024e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	0c1b      	lsrs	r3, r3, #16
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d10c      	bne.n	80024ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	43da      	mvns	r2, r3
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	4013      	ands	r3, r2
 80024bc:	b29b      	uxth	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	bf14      	ite	ne
 80024c2:	2301      	movne	r3, #1
 80024c4:	2300      	moveq	r3, #0
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	e00b      	b.n	80024e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	43da      	mvns	r2, r3
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	4013      	ands	r3, r2
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	2b00      	cmp	r3, #0
 80024da:	bf14      	ite	ne
 80024dc:	2301      	movne	r3, #1
 80024de:	2300      	moveq	r3, #0
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d18d      	bne.n	8002402 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024fc:	e02d      	b.n	800255a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024fe:	68f8      	ldr	r0, [r7, #12]
 8002500:	f000 f878 	bl	80025f4 <I2C_IsAcknowledgeFailed>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e02d      	b.n	800256a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002514:	d021      	beq.n	800255a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002516:	f7ff f935 	bl	8001784 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	68ba      	ldr	r2, [r7, #8]
 8002522:	429a      	cmp	r2, r3
 8002524:	d302      	bcc.n	800252c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d116      	bne.n	800255a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2220      	movs	r2, #32
 8002536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	f043 0220 	orr.w	r2, r3, #32
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2200      	movs	r2, #0
 8002552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e007      	b.n	800256a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002564:	2b80      	cmp	r3, #128	; 0x80
 8002566:	d1ca      	bne.n	80024fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3710      	adds	r7, #16
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b084      	sub	sp, #16
 8002576:	af00      	add	r7, sp, #0
 8002578:	60f8      	str	r0, [r7, #12]
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800257e:	e02d      	b.n	80025dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f000 f837 	bl	80025f4 <I2C_IsAcknowledgeFailed>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e02d      	b.n	80025ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002596:	d021      	beq.n	80025dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002598:	f7ff f8f4 	bl	8001784 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d302      	bcc.n	80025ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d116      	bne.n	80025dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2220      	movs	r2, #32
 80025b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	f043 0220 	orr.w	r2, r3, #32
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e007      	b.n	80025ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	695b      	ldr	r3, [r3, #20]
 80025e2:	f003 0304 	and.w	r3, r3, #4
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	d1ca      	bne.n	8002580 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002606:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800260a:	d11b      	bne.n	8002644 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002614:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2220      	movs	r2, #32
 8002620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	f043 0204 	orr.w	r2, r3, #4
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e000      	b.n	8002646 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
	...

08002654 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e267      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	2b00      	cmp	r3, #0
 8002670:	d075      	beq.n	800275e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002672:	4b88      	ldr	r3, [pc, #544]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f003 030c 	and.w	r3, r3, #12
 800267a:	2b04      	cmp	r3, #4
 800267c:	d00c      	beq.n	8002698 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800267e:	4b85      	ldr	r3, [pc, #532]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002686:	2b08      	cmp	r3, #8
 8002688:	d112      	bne.n	80026b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800268a:	4b82      	ldr	r3, [pc, #520]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002692:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002696:	d10b      	bne.n	80026b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002698:	4b7e      	ldr	r3, [pc, #504]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d05b      	beq.n	800275c <HAL_RCC_OscConfig+0x108>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d157      	bne.n	800275c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e242      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026b8:	d106      	bne.n	80026c8 <HAL_RCC_OscConfig+0x74>
 80026ba:	4b76      	ldr	r3, [pc, #472]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a75      	ldr	r2, [pc, #468]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80026c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026c4:	6013      	str	r3, [r2, #0]
 80026c6:	e01d      	b.n	8002704 <HAL_RCC_OscConfig+0xb0>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026d0:	d10c      	bne.n	80026ec <HAL_RCC_OscConfig+0x98>
 80026d2:	4b70      	ldr	r3, [pc, #448]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a6f      	ldr	r2, [pc, #444]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80026d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026dc:	6013      	str	r3, [r2, #0]
 80026de:	4b6d      	ldr	r3, [pc, #436]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a6c      	ldr	r2, [pc, #432]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80026e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026e8:	6013      	str	r3, [r2, #0]
 80026ea:	e00b      	b.n	8002704 <HAL_RCC_OscConfig+0xb0>
 80026ec:	4b69      	ldr	r3, [pc, #420]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a68      	ldr	r2, [pc, #416]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80026f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	4b66      	ldr	r3, [pc, #408]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a65      	ldr	r2, [pc, #404]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80026fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002702:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d013      	beq.n	8002734 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270c:	f7ff f83a 	bl	8001784 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002714:	f7ff f836 	bl	8001784 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b64      	cmp	r3, #100	; 0x64
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e207      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002726:	4b5b      	ldr	r3, [pc, #364]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0xc0>
 8002732:	e014      	b.n	800275e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002734:	f7ff f826 	bl	8001784 <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800273c:	f7ff f822 	bl	8001784 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b64      	cmp	r3, #100	; 0x64
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e1f3      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800274e:	4b51      	ldr	r3, [pc, #324]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1f0      	bne.n	800273c <HAL_RCC_OscConfig+0xe8>
 800275a:	e000      	b.n	800275e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800275c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d063      	beq.n	8002832 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800276a:	4b4a      	ldr	r3, [pc, #296]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f003 030c 	and.w	r3, r3, #12
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00b      	beq.n	800278e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002776:	4b47      	ldr	r3, [pc, #284]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800277e:	2b08      	cmp	r3, #8
 8002780:	d11c      	bne.n	80027bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002782:	4b44      	ldr	r3, [pc, #272]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d116      	bne.n	80027bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800278e:	4b41      	ldr	r3, [pc, #260]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d005      	beq.n	80027a6 <HAL_RCC_OscConfig+0x152>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d001      	beq.n	80027a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e1c7      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027a6:	4b3b      	ldr	r3, [pc, #236]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	00db      	lsls	r3, r3, #3
 80027b4:	4937      	ldr	r1, [pc, #220]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ba:	e03a      	b.n	8002832 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d020      	beq.n	8002806 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027c4:	4b34      	ldr	r3, [pc, #208]	; (8002898 <HAL_RCC_OscConfig+0x244>)
 80027c6:	2201      	movs	r2, #1
 80027c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ca:	f7fe ffdb 	bl	8001784 <HAL_GetTick>
 80027ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d0:	e008      	b.n	80027e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027d2:	f7fe ffd7 	bl	8001784 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e1a8      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e4:	4b2b      	ldr	r3, [pc, #172]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d0f0      	beq.n	80027d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f0:	4b28      	ldr	r3, [pc, #160]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	691b      	ldr	r3, [r3, #16]
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	4925      	ldr	r1, [pc, #148]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 8002800:	4313      	orrs	r3, r2
 8002802:	600b      	str	r3, [r1, #0]
 8002804:	e015      	b.n	8002832 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002806:	4b24      	ldr	r3, [pc, #144]	; (8002898 <HAL_RCC_OscConfig+0x244>)
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800280c:	f7fe ffba 	bl	8001784 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002814:	f7fe ffb6 	bl	8001784 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e187      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002826:	4b1b      	ldr	r3, [pc, #108]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f0      	bne.n	8002814 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0308 	and.w	r3, r3, #8
 800283a:	2b00      	cmp	r3, #0
 800283c:	d036      	beq.n	80028ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d016      	beq.n	8002874 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002846:	4b15      	ldr	r3, [pc, #84]	; (800289c <HAL_RCC_OscConfig+0x248>)
 8002848:	2201      	movs	r2, #1
 800284a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284c:	f7fe ff9a 	bl	8001784 <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002854:	f7fe ff96 	bl	8001784 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e167      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002866:	4b0b      	ldr	r3, [pc, #44]	; (8002894 <HAL_RCC_OscConfig+0x240>)
 8002868:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d0f0      	beq.n	8002854 <HAL_RCC_OscConfig+0x200>
 8002872:	e01b      	b.n	80028ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002874:	4b09      	ldr	r3, [pc, #36]	; (800289c <HAL_RCC_OscConfig+0x248>)
 8002876:	2200      	movs	r2, #0
 8002878:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800287a:	f7fe ff83 	bl	8001784 <HAL_GetTick>
 800287e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002880:	e00e      	b.n	80028a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002882:	f7fe ff7f 	bl	8001784 <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d907      	bls.n	80028a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e150      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
 8002894:	40023800 	.word	0x40023800
 8002898:	42470000 	.word	0x42470000
 800289c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028a0:	4b88      	ldr	r3, [pc, #544]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 80028a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028a4:	f003 0302 	and.w	r3, r3, #2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d1ea      	bne.n	8002882 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f000 8097 	beq.w	80029e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028ba:	2300      	movs	r3, #0
 80028bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028be:	4b81      	ldr	r3, [pc, #516]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10f      	bne.n	80028ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	60bb      	str	r3, [r7, #8]
 80028ce:	4b7d      	ldr	r3, [pc, #500]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	4a7c      	ldr	r2, [pc, #496]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 80028d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028d8:	6413      	str	r3, [r2, #64]	; 0x40
 80028da:	4b7a      	ldr	r3, [pc, #488]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e2:	60bb      	str	r3, [r7, #8]
 80028e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028e6:	2301      	movs	r3, #1
 80028e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ea:	4b77      	ldr	r3, [pc, #476]	; (8002ac8 <HAL_RCC_OscConfig+0x474>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d118      	bne.n	8002928 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028f6:	4b74      	ldr	r3, [pc, #464]	; (8002ac8 <HAL_RCC_OscConfig+0x474>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a73      	ldr	r2, [pc, #460]	; (8002ac8 <HAL_RCC_OscConfig+0x474>)
 80028fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002900:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002902:	f7fe ff3f 	bl	8001784 <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800290a:	f7fe ff3b 	bl	8001784 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e10c      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800291c:	4b6a      	ldr	r3, [pc, #424]	; (8002ac8 <HAL_RCC_OscConfig+0x474>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002924:	2b00      	cmp	r3, #0
 8002926:	d0f0      	beq.n	800290a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d106      	bne.n	800293e <HAL_RCC_OscConfig+0x2ea>
 8002930:	4b64      	ldr	r3, [pc, #400]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002934:	4a63      	ldr	r2, [pc, #396]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002936:	f043 0301 	orr.w	r3, r3, #1
 800293a:	6713      	str	r3, [r2, #112]	; 0x70
 800293c:	e01c      	b.n	8002978 <HAL_RCC_OscConfig+0x324>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	2b05      	cmp	r3, #5
 8002944:	d10c      	bne.n	8002960 <HAL_RCC_OscConfig+0x30c>
 8002946:	4b5f      	ldr	r3, [pc, #380]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800294a:	4a5e      	ldr	r2, [pc, #376]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 800294c:	f043 0304 	orr.w	r3, r3, #4
 8002950:	6713      	str	r3, [r2, #112]	; 0x70
 8002952:	4b5c      	ldr	r3, [pc, #368]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002956:	4a5b      	ldr	r2, [pc, #364]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002958:	f043 0301 	orr.w	r3, r3, #1
 800295c:	6713      	str	r3, [r2, #112]	; 0x70
 800295e:	e00b      	b.n	8002978 <HAL_RCC_OscConfig+0x324>
 8002960:	4b58      	ldr	r3, [pc, #352]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002964:	4a57      	ldr	r2, [pc, #348]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002966:	f023 0301 	bic.w	r3, r3, #1
 800296a:	6713      	str	r3, [r2, #112]	; 0x70
 800296c:	4b55      	ldr	r3, [pc, #340]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 800296e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002970:	4a54      	ldr	r2, [pc, #336]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002972:	f023 0304 	bic.w	r3, r3, #4
 8002976:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d015      	beq.n	80029ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002980:	f7fe ff00 	bl	8001784 <HAL_GetTick>
 8002984:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002986:	e00a      	b.n	800299e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002988:	f7fe fefc 	bl	8001784 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	f241 3288 	movw	r2, #5000	; 0x1388
 8002996:	4293      	cmp	r3, r2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e0cb      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800299e:	4b49      	ldr	r3, [pc, #292]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 80029a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0ee      	beq.n	8002988 <HAL_RCC_OscConfig+0x334>
 80029aa:	e014      	b.n	80029d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ac:	f7fe feea 	bl	8001784 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029b2:	e00a      	b.n	80029ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029b4:	f7fe fee6 	bl	8001784 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e0b5      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ca:	4b3e      	ldr	r3, [pc, #248]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 80029cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1ee      	bne.n	80029b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029d6:	7dfb      	ldrb	r3, [r7, #23]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d105      	bne.n	80029e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029dc:	4b39      	ldr	r3, [pc, #228]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	4a38      	ldr	r2, [pc, #224]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 80029e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 80a1 	beq.w	8002b34 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029f2:	4b34      	ldr	r3, [pc, #208]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f003 030c 	and.w	r3, r3, #12
 80029fa:	2b08      	cmp	r3, #8
 80029fc:	d05c      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d141      	bne.n	8002a8a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a06:	4b31      	ldr	r3, [pc, #196]	; (8002acc <HAL_RCC_OscConfig+0x478>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0c:	f7fe feba 	bl	8001784 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a14:	f7fe feb6 	bl	8001784 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e087      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a26:	4b27      	ldr	r3, [pc, #156]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f0      	bne.n	8002a14 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	69da      	ldr	r2, [r3, #28]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6a1b      	ldr	r3, [r3, #32]
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	019b      	lsls	r3, r3, #6
 8002a42:	431a      	orrs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a48:	085b      	lsrs	r3, r3, #1
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	041b      	lsls	r3, r3, #16
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a54:	061b      	lsls	r3, r3, #24
 8002a56:	491b      	ldr	r1, [pc, #108]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a5c:	4b1b      	ldr	r3, [pc, #108]	; (8002acc <HAL_RCC_OscConfig+0x478>)
 8002a5e:	2201      	movs	r2, #1
 8002a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a62:	f7fe fe8f 	bl	8001784 <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a68:	e008      	b.n	8002a7c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a6a:	f7fe fe8b 	bl	8001784 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e05c      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a7c:	4b11      	ldr	r3, [pc, #68]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d0f0      	beq.n	8002a6a <HAL_RCC_OscConfig+0x416>
 8002a88:	e054      	b.n	8002b34 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a8a:	4b10      	ldr	r3, [pc, #64]	; (8002acc <HAL_RCC_OscConfig+0x478>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a90:	f7fe fe78 	bl	8001784 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a98:	f7fe fe74 	bl	8001784 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e045      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aaa:	4b06      	ldr	r3, [pc, #24]	; (8002ac4 <HAL_RCC_OscConfig+0x470>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f0      	bne.n	8002a98 <HAL_RCC_OscConfig+0x444>
 8002ab6:	e03d      	b.n	8002b34 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d107      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e038      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	40007000 	.word	0x40007000
 8002acc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ad0:	4b1b      	ldr	r3, [pc, #108]	; (8002b40 <HAL_RCC_OscConfig+0x4ec>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d028      	beq.n	8002b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d121      	bne.n	8002b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d11a      	bne.n	8002b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002afa:	68fa      	ldr	r2, [r7, #12]
 8002afc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002b00:	4013      	ands	r3, r2
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d111      	bne.n	8002b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b16:	085b      	lsrs	r3, r3, #1
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d107      	bne.n	8002b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d001      	beq.n	8002b34 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e000      	b.n	8002b36 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3718      	adds	r7, #24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40023800 	.word	0x40023800

08002b44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e0cc      	b.n	8002cf2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b58:	4b68      	ldr	r3, [pc, #416]	; (8002cfc <HAL_RCC_ClockConfig+0x1b8>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0307 	and.w	r3, r3, #7
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d90c      	bls.n	8002b80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b66:	4b65      	ldr	r3, [pc, #404]	; (8002cfc <HAL_RCC_ClockConfig+0x1b8>)
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b6e:	4b63      	ldr	r3, [pc, #396]	; (8002cfc <HAL_RCC_ClockConfig+0x1b8>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0307 	and.w	r3, r3, #7
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d001      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e0b8      	b.n	8002cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d020      	beq.n	8002bce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d005      	beq.n	8002ba4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b98:	4b59      	ldr	r3, [pc, #356]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	4a58      	ldr	r2, [pc, #352]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ba2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0308 	and.w	r3, r3, #8
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d005      	beq.n	8002bbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bb0:	4b53      	ldr	r3, [pc, #332]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	4a52      	ldr	r2, [pc, #328]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002bba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bbc:	4b50      	ldr	r3, [pc, #320]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	494d      	ldr	r1, [pc, #308]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d044      	beq.n	8002c64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d107      	bne.n	8002bf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be2:	4b47      	ldr	r3, [pc, #284]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d119      	bne.n	8002c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e07f      	b.n	8002cf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d003      	beq.n	8002c02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	d107      	bne.n	8002c12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c02:	4b3f      	ldr	r3, [pc, #252]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d109      	bne.n	8002c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e06f      	b.n	8002cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c12:	4b3b      	ldr	r3, [pc, #236]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e067      	b.n	8002cf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c22:	4b37      	ldr	r3, [pc, #220]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f023 0203 	bic.w	r2, r3, #3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	4934      	ldr	r1, [pc, #208]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c34:	f7fe fda6 	bl	8001784 <HAL_GetTick>
 8002c38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c3a:	e00a      	b.n	8002c52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c3c:	f7fe fda2 	bl	8001784 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e04f      	b.n	8002cf2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c52:	4b2b      	ldr	r3, [pc, #172]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 020c 	and.w	r2, r3, #12
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d1eb      	bne.n	8002c3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c64:	4b25      	ldr	r3, [pc, #148]	; (8002cfc <HAL_RCC_ClockConfig+0x1b8>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0307 	and.w	r3, r3, #7
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d20c      	bcs.n	8002c8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c72:	4b22      	ldr	r3, [pc, #136]	; (8002cfc <HAL_RCC_ClockConfig+0x1b8>)
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	b2d2      	uxtb	r2, r2
 8002c78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c7a:	4b20      	ldr	r3, [pc, #128]	; (8002cfc <HAL_RCC_ClockConfig+0x1b8>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d001      	beq.n	8002c8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e032      	b.n	8002cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d008      	beq.n	8002caa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c98:	4b19      	ldr	r3, [pc, #100]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	4916      	ldr	r1, [pc, #88]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0308 	and.w	r3, r3, #8
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d009      	beq.n	8002cca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cb6:	4b12      	ldr	r3, [pc, #72]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	490e      	ldr	r1, [pc, #56]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002cca:	f000 f821 	bl	8002d10 <HAL_RCC_GetSysClockFreq>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	4b0b      	ldr	r3, [pc, #44]	; (8002d00 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	091b      	lsrs	r3, r3, #4
 8002cd6:	f003 030f 	and.w	r3, r3, #15
 8002cda:	490a      	ldr	r1, [pc, #40]	; (8002d04 <HAL_RCC_ClockConfig+0x1c0>)
 8002cdc:	5ccb      	ldrb	r3, [r1, r3]
 8002cde:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce2:	4a09      	ldr	r2, [pc, #36]	; (8002d08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ce6:	4b09      	ldr	r3, [pc, #36]	; (8002d0c <HAL_RCC_ClockConfig+0x1c8>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7fe fd06 	bl	80016fc <HAL_InitTick>

  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	40023c00 	.word	0x40023c00
 8002d00:	40023800 	.word	0x40023800
 8002d04:	08004c50 	.word	0x08004c50
 8002d08:	20000000 	.word	0x20000000
 8002d0c:	20000004 	.word	0x20000004

08002d10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d14:	b094      	sub	sp, #80	; 0x50
 8002d16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	647b      	str	r3, [r7, #68]	; 0x44
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d20:	2300      	movs	r3, #0
 8002d22:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d28:	4b79      	ldr	r3, [pc, #484]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f003 030c 	and.w	r3, r3, #12
 8002d30:	2b08      	cmp	r3, #8
 8002d32:	d00d      	beq.n	8002d50 <HAL_RCC_GetSysClockFreq+0x40>
 8002d34:	2b08      	cmp	r3, #8
 8002d36:	f200 80e1 	bhi.w	8002efc <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d002      	beq.n	8002d44 <HAL_RCC_GetSysClockFreq+0x34>
 8002d3e:	2b04      	cmp	r3, #4
 8002d40:	d003      	beq.n	8002d4a <HAL_RCC_GetSysClockFreq+0x3a>
 8002d42:	e0db      	b.n	8002efc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d44:	4b73      	ldr	r3, [pc, #460]	; (8002f14 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d46:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002d48:	e0db      	b.n	8002f02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d4a:	4b73      	ldr	r3, [pc, #460]	; (8002f18 <HAL_RCC_GetSysClockFreq+0x208>)
 8002d4c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d4e:	e0d8      	b.n	8002f02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d50:	4b6f      	ldr	r3, [pc, #444]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d58:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d5a:	4b6d      	ldr	r3, [pc, #436]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d063      	beq.n	8002e2e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d66:	4b6a      	ldr	r3, [pc, #424]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	099b      	lsrs	r3, r3, #6
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d70:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d78:	633b      	str	r3, [r7, #48]	; 0x30
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	637b      	str	r3, [r7, #52]	; 0x34
 8002d7e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002d82:	4622      	mov	r2, r4
 8002d84:	462b      	mov	r3, r5
 8002d86:	f04f 0000 	mov.w	r0, #0
 8002d8a:	f04f 0100 	mov.w	r1, #0
 8002d8e:	0159      	lsls	r1, r3, #5
 8002d90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d94:	0150      	lsls	r0, r2, #5
 8002d96:	4602      	mov	r2, r0
 8002d98:	460b      	mov	r3, r1
 8002d9a:	4621      	mov	r1, r4
 8002d9c:	1a51      	subs	r1, r2, r1
 8002d9e:	6139      	str	r1, [r7, #16]
 8002da0:	4629      	mov	r1, r5
 8002da2:	eb63 0301 	sbc.w	r3, r3, r1
 8002da6:	617b      	str	r3, [r7, #20]
 8002da8:	f04f 0200 	mov.w	r2, #0
 8002dac:	f04f 0300 	mov.w	r3, #0
 8002db0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002db4:	4659      	mov	r1, fp
 8002db6:	018b      	lsls	r3, r1, #6
 8002db8:	4651      	mov	r1, sl
 8002dba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dbe:	4651      	mov	r1, sl
 8002dc0:	018a      	lsls	r2, r1, #6
 8002dc2:	4651      	mov	r1, sl
 8002dc4:	ebb2 0801 	subs.w	r8, r2, r1
 8002dc8:	4659      	mov	r1, fp
 8002dca:	eb63 0901 	sbc.w	r9, r3, r1
 8002dce:	f04f 0200 	mov.w	r2, #0
 8002dd2:	f04f 0300 	mov.w	r3, #0
 8002dd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002de2:	4690      	mov	r8, r2
 8002de4:	4699      	mov	r9, r3
 8002de6:	4623      	mov	r3, r4
 8002de8:	eb18 0303 	adds.w	r3, r8, r3
 8002dec:	60bb      	str	r3, [r7, #8]
 8002dee:	462b      	mov	r3, r5
 8002df0:	eb49 0303 	adc.w	r3, r9, r3
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	f04f 0200 	mov.w	r2, #0
 8002dfa:	f04f 0300 	mov.w	r3, #0
 8002dfe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002e02:	4629      	mov	r1, r5
 8002e04:	024b      	lsls	r3, r1, #9
 8002e06:	4621      	mov	r1, r4
 8002e08:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e0c:	4621      	mov	r1, r4
 8002e0e:	024a      	lsls	r2, r1, #9
 8002e10:	4610      	mov	r0, r2
 8002e12:	4619      	mov	r1, r3
 8002e14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e16:	2200      	movs	r2, #0
 8002e18:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e1a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002e1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002e20:	f7fd fa26 	bl	8000270 <__aeabi_uldivmod>
 8002e24:	4602      	mov	r2, r0
 8002e26:	460b      	mov	r3, r1
 8002e28:	4613      	mov	r3, r2
 8002e2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e2c:	e058      	b.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e2e:	4b38      	ldr	r3, [pc, #224]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	099b      	lsrs	r3, r3, #6
 8002e34:	2200      	movs	r2, #0
 8002e36:	4618      	mov	r0, r3
 8002e38:	4611      	mov	r1, r2
 8002e3a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e3e:	623b      	str	r3, [r7, #32]
 8002e40:	2300      	movs	r3, #0
 8002e42:	627b      	str	r3, [r7, #36]	; 0x24
 8002e44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e48:	4642      	mov	r2, r8
 8002e4a:	464b      	mov	r3, r9
 8002e4c:	f04f 0000 	mov.w	r0, #0
 8002e50:	f04f 0100 	mov.w	r1, #0
 8002e54:	0159      	lsls	r1, r3, #5
 8002e56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e5a:	0150      	lsls	r0, r2, #5
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	460b      	mov	r3, r1
 8002e60:	4641      	mov	r1, r8
 8002e62:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e66:	4649      	mov	r1, r9
 8002e68:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e6c:	f04f 0200 	mov.w	r2, #0
 8002e70:	f04f 0300 	mov.w	r3, #0
 8002e74:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e78:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e7c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e80:	ebb2 040a 	subs.w	r4, r2, sl
 8002e84:	eb63 050b 	sbc.w	r5, r3, fp
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	f04f 0300 	mov.w	r3, #0
 8002e90:	00eb      	lsls	r3, r5, #3
 8002e92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e96:	00e2      	lsls	r2, r4, #3
 8002e98:	4614      	mov	r4, r2
 8002e9a:	461d      	mov	r5, r3
 8002e9c:	4643      	mov	r3, r8
 8002e9e:	18e3      	adds	r3, r4, r3
 8002ea0:	603b      	str	r3, [r7, #0]
 8002ea2:	464b      	mov	r3, r9
 8002ea4:	eb45 0303 	adc.w	r3, r5, r3
 8002ea8:	607b      	str	r3, [r7, #4]
 8002eaa:	f04f 0200 	mov.w	r2, #0
 8002eae:	f04f 0300 	mov.w	r3, #0
 8002eb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002eb6:	4629      	mov	r1, r5
 8002eb8:	028b      	lsls	r3, r1, #10
 8002eba:	4621      	mov	r1, r4
 8002ebc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ec0:	4621      	mov	r1, r4
 8002ec2:	028a      	lsls	r2, r1, #10
 8002ec4:	4610      	mov	r0, r2
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eca:	2200      	movs	r2, #0
 8002ecc:	61bb      	str	r3, [r7, #24]
 8002ece:	61fa      	str	r2, [r7, #28]
 8002ed0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ed4:	f7fd f9cc 	bl	8000270 <__aeabi_uldivmod>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	4613      	mov	r3, r2
 8002ede:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ee0:	4b0b      	ldr	r3, [pc, #44]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	0c1b      	lsrs	r3, r3, #16
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	3301      	adds	r3, #1
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002ef0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ef2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002efa:	e002      	b.n	8002f02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002efc:	4b05      	ldr	r3, [pc, #20]	; (8002f14 <HAL_RCC_GetSysClockFreq+0x204>)
 8002efe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3750      	adds	r7, #80	; 0x50
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f0e:	bf00      	nop
 8002f10:	40023800 	.word	0x40023800
 8002f14:	00f42400 	.word	0x00f42400
 8002f18:	007a1200 	.word	0x007a1200

08002f1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f20:	4b03      	ldr	r3, [pc, #12]	; (8002f30 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f22:	681b      	ldr	r3, [r3, #0]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20000000 	.word	0x20000000

08002f34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f38:	f7ff fff0 	bl	8002f1c <HAL_RCC_GetHCLKFreq>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	4b05      	ldr	r3, [pc, #20]	; (8002f54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	0a9b      	lsrs	r3, r3, #10
 8002f44:	f003 0307 	and.w	r3, r3, #7
 8002f48:	4903      	ldr	r1, [pc, #12]	; (8002f58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f4a:	5ccb      	ldrb	r3, [r1, r3]
 8002f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	40023800 	.word	0x40023800
 8002f58:	08004c60 	.word	0x08004c60

08002f5c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e01c      	b.n	8002fa8 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	795b      	ldrb	r3, [r3, #5]
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d105      	bne.n	8002f84 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f7fe f934 	bl	80011ec <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2202      	movs	r2, #2
 8002f88:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f042 0204 	orr.w	r2, r2, #4
 8002f98:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	791b      	ldrb	r3, [r3, #4]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d101      	bne.n	8002fca <HAL_RNG_GenerateRandomNumber+0x1a>
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	e044      	b.n	8003054 <HAL_RNG_GenerateRandomNumber+0xa4>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	795b      	ldrb	r3, [r3, #5]
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d133      	bne.n	8003042 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2202      	movs	r2, #2
 8002fde:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002fe0:	f7fe fbd0 	bl	8001784 <HAL_GetTick>
 8002fe4:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002fe6:	e018      	b.n	800301a <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8002fe8:	f7fe fbcc 	bl	8001784 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d911      	bls.n	800301a <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 0301 	and.w	r3, r3, #1
 8003000:	2b01      	cmp	r3, #1
 8003002:	d00a      	beq.n	800301a <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2202      	movs	r2, #2
 800300e:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e01c      	b.n	8003054 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f003 0301 	and.w	r3, r3, #1
 8003024:	2b01      	cmp	r3, #1
 8003026:	d1df      	bne.n	8002fe8 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68da      	ldr	r2, [r3, #12]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2201      	movs	r2, #1
 800303e:	715a      	strb	r2, [r3, #5]
 8003040:	e004      	b.n	800304c <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2204      	movs	r2, #4
 8003046:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	711a      	strb	r2, [r3, #4]

  return status;
 8003052:	7bfb      	ldrb	r3, [r7, #15]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d101      	bne.n	800306e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e041      	b.n	80030f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d106      	bne.n	8003088 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7fe faa8 	bl	80015d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2202      	movs	r2, #2
 800308c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	3304      	adds	r3, #4
 8003098:	4619      	mov	r1, r3
 800309a:	4610      	mov	r0, r2
 800309c:	f000 fa08 	bl	80034b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
	...

080030fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b01      	cmp	r3, #1
 800310e:	d001      	beq.n	8003114 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e04e      	b.n	80031b2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2202      	movs	r2, #2
 8003118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68da      	ldr	r2, [r3, #12]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0201 	orr.w	r2, r2, #1
 800312a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a23      	ldr	r2, [pc, #140]	; (80031c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d022      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x80>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800313e:	d01d      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x80>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a1f      	ldr	r2, [pc, #124]	; (80031c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d018      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x80>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a1e      	ldr	r2, [pc, #120]	; (80031c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d013      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x80>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a1c      	ldr	r2, [pc, #112]	; (80031cc <HAL_TIM_Base_Start_IT+0xd0>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d00e      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x80>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a1b      	ldr	r2, [pc, #108]	; (80031d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d009      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x80>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a19      	ldr	r2, [pc, #100]	; (80031d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d004      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x80>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a18      	ldr	r2, [pc, #96]	; (80031d8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d111      	bne.n	80031a0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 0307 	and.w	r3, r3, #7
 8003186:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2b06      	cmp	r3, #6
 800318c:	d010      	beq.n	80031b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f042 0201 	orr.w	r2, r2, #1
 800319c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800319e:	e007      	b.n	80031b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f042 0201 	orr.w	r2, r2, #1
 80031ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3714      	adds	r7, #20
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	40010000 	.word	0x40010000
 80031c4:	40000400 	.word	0x40000400
 80031c8:	40000800 	.word	0x40000800
 80031cc:	40000c00 	.word	0x40000c00
 80031d0:	40010400 	.word	0x40010400
 80031d4:	40014000 	.word	0x40014000
 80031d8:	40001800 	.word	0x40001800

080031dc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68da      	ldr	r2, [r3, #12]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 0201 	bic.w	r2, r2, #1
 80031f2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6a1a      	ldr	r2, [r3, #32]
 80031fa:	f241 1311 	movw	r3, #4369	; 0x1111
 80031fe:	4013      	ands	r3, r2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10f      	bne.n	8003224 <HAL_TIM_Base_Stop_IT+0x48>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	6a1a      	ldr	r2, [r3, #32]
 800320a:	f240 4344 	movw	r3, #1092	; 0x444
 800320e:	4013      	ands	r3, r2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d107      	bne.n	8003224 <HAL_TIM_Base_Stop_IT+0x48>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 0201 	bic.w	r2, r2, #1
 8003222:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr

0800323a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b082      	sub	sp, #8
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b02      	cmp	r3, #2
 800324e:	d122      	bne.n	8003296 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b02      	cmp	r3, #2
 800325c:	d11b      	bne.n	8003296 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f06f 0202 	mvn.w	r2, #2
 8003266:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 f8f8 	bl	8003472 <HAL_TIM_IC_CaptureCallback>
 8003282:	e005      	b.n	8003290 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f8ea 	bl	800345e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 f8fb 	bl	8003486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b04      	cmp	r3, #4
 80032a2:	d122      	bne.n	80032ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	f003 0304 	and.w	r3, r3, #4
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d11b      	bne.n	80032ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f06f 0204 	mvn.w	r2, #4
 80032ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d003      	beq.n	80032d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f8ce 	bl	8003472 <HAL_TIM_IC_CaptureCallback>
 80032d6:	e005      	b.n	80032e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 f8c0 	bl	800345e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f8d1 	bl	8003486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	f003 0308 	and.w	r3, r3, #8
 80032f4:	2b08      	cmp	r3, #8
 80032f6:	d122      	bne.n	800333e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	f003 0308 	and.w	r3, r3, #8
 8003302:	2b08      	cmp	r3, #8
 8003304:	d11b      	bne.n	800333e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f06f 0208 	mvn.w	r2, #8
 800330e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2204      	movs	r2, #4
 8003314:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	69db      	ldr	r3, [r3, #28]
 800331c:	f003 0303 	and.w	r3, r3, #3
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 f8a4 	bl	8003472 <HAL_TIM_IC_CaptureCallback>
 800332a:	e005      	b.n	8003338 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f896 	bl	800345e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f8a7 	bl	8003486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	f003 0310 	and.w	r3, r3, #16
 8003348:	2b10      	cmp	r3, #16
 800334a:	d122      	bne.n	8003392 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	f003 0310 	and.w	r3, r3, #16
 8003356:	2b10      	cmp	r3, #16
 8003358:	d11b      	bne.n	8003392 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f06f 0210 	mvn.w	r2, #16
 8003362:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2208      	movs	r2, #8
 8003368:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	69db      	ldr	r3, [r3, #28]
 8003370:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 f87a 	bl	8003472 <HAL_TIM_IC_CaptureCallback>
 800337e:	e005      	b.n	800338c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 f86c 	bl	800345e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f87d 	bl	8003486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	2b01      	cmp	r3, #1
 800339e:	d10e      	bne.n	80033be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d107      	bne.n	80033be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f06f 0201 	mvn.w	r2, #1
 80033b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f000 f846 	bl	800344a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033c8:	2b80      	cmp	r3, #128	; 0x80
 80033ca:	d10e      	bne.n	80033ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033d6:	2b80      	cmp	r3, #128	; 0x80
 80033d8:	d107      	bne.n	80033ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 f989 	bl	80036fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033f4:	2b40      	cmp	r3, #64	; 0x40
 80033f6:	d10e      	bne.n	8003416 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003402:	2b40      	cmp	r3, #64	; 0x40
 8003404:	d107      	bne.n	8003416 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800340e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 f842 	bl	800349a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	f003 0320 	and.w	r3, r3, #32
 8003420:	2b20      	cmp	r3, #32
 8003422:	d10e      	bne.n	8003442 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	f003 0320 	and.w	r3, r3, #32
 800342e:	2b20      	cmp	r3, #32
 8003430:	d107      	bne.n	8003442 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f06f 0220 	mvn.w	r2, #32
 800343a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f000 f953 	bl	80036e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003442:	bf00      	nop
 8003444:	3708      	adds	r7, #8
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800344a:	b480      	push	{r7}
 800344c:	b083      	sub	sp, #12
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003452:	bf00      	nop
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr

0800345e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr

08003472 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003472:	b480      	push	{r7}
 8003474:	b083      	sub	sp, #12
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800347a:	bf00      	nop
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003486:	b480      	push	{r7}
 8003488:	b083      	sub	sp, #12
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
	...

080034b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4a40      	ldr	r2, [pc, #256]	; (80035c4 <TIM_Base_SetConfig+0x114>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d013      	beq.n	80034f0 <TIM_Base_SetConfig+0x40>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034ce:	d00f      	beq.n	80034f0 <TIM_Base_SetConfig+0x40>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a3d      	ldr	r2, [pc, #244]	; (80035c8 <TIM_Base_SetConfig+0x118>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d00b      	beq.n	80034f0 <TIM_Base_SetConfig+0x40>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a3c      	ldr	r2, [pc, #240]	; (80035cc <TIM_Base_SetConfig+0x11c>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d007      	beq.n	80034f0 <TIM_Base_SetConfig+0x40>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a3b      	ldr	r2, [pc, #236]	; (80035d0 <TIM_Base_SetConfig+0x120>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d003      	beq.n	80034f0 <TIM_Base_SetConfig+0x40>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a3a      	ldr	r2, [pc, #232]	; (80035d4 <TIM_Base_SetConfig+0x124>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d108      	bne.n	8003502 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	68fa      	ldr	r2, [r7, #12]
 80034fe:	4313      	orrs	r3, r2
 8003500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a2f      	ldr	r2, [pc, #188]	; (80035c4 <TIM_Base_SetConfig+0x114>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d02b      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003510:	d027      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a2c      	ldr	r2, [pc, #176]	; (80035c8 <TIM_Base_SetConfig+0x118>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d023      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a2b      	ldr	r2, [pc, #172]	; (80035cc <TIM_Base_SetConfig+0x11c>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d01f      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a2a      	ldr	r2, [pc, #168]	; (80035d0 <TIM_Base_SetConfig+0x120>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d01b      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a29      	ldr	r2, [pc, #164]	; (80035d4 <TIM_Base_SetConfig+0x124>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d017      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a28      	ldr	r2, [pc, #160]	; (80035d8 <TIM_Base_SetConfig+0x128>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d013      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a27      	ldr	r2, [pc, #156]	; (80035dc <TIM_Base_SetConfig+0x12c>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d00f      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a26      	ldr	r2, [pc, #152]	; (80035e0 <TIM_Base_SetConfig+0x130>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d00b      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a25      	ldr	r2, [pc, #148]	; (80035e4 <TIM_Base_SetConfig+0x134>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d007      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a24      	ldr	r2, [pc, #144]	; (80035e8 <TIM_Base_SetConfig+0x138>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d003      	beq.n	8003562 <TIM_Base_SetConfig+0xb2>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a23      	ldr	r2, [pc, #140]	; (80035ec <TIM_Base_SetConfig+0x13c>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d108      	bne.n	8003574 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003568:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	68fa      	ldr	r2, [r7, #12]
 8003570:	4313      	orrs	r3, r2
 8003572:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	4313      	orrs	r3, r2
 8003580:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a0a      	ldr	r2, [pc, #40]	; (80035c4 <TIM_Base_SetConfig+0x114>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d003      	beq.n	80035a8 <TIM_Base_SetConfig+0xf8>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a0c      	ldr	r2, [pc, #48]	; (80035d4 <TIM_Base_SetConfig+0x124>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d103      	bne.n	80035b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	691a      	ldr	r2, [r3, #16]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	615a      	str	r2, [r3, #20]
}
 80035b6:	bf00      	nop
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	40010000 	.word	0x40010000
 80035c8:	40000400 	.word	0x40000400
 80035cc:	40000800 	.word	0x40000800
 80035d0:	40000c00 	.word	0x40000c00
 80035d4:	40010400 	.word	0x40010400
 80035d8:	40014000 	.word	0x40014000
 80035dc:	40014400 	.word	0x40014400
 80035e0:	40014800 	.word	0x40014800
 80035e4:	40001800 	.word	0x40001800
 80035e8:	40001c00 	.word	0x40001c00
 80035ec:	40002000 	.word	0x40002000

080035f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003600:	2b01      	cmp	r3, #1
 8003602:	d101      	bne.n	8003608 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003604:	2302      	movs	r3, #2
 8003606:	e05a      	b.n	80036be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2202      	movs	r2, #2
 8003614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800362e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	4313      	orrs	r3, r2
 8003638:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a21      	ldr	r2, [pc, #132]	; (80036cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d022      	beq.n	8003692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003654:	d01d      	beq.n	8003692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a1d      	ldr	r2, [pc, #116]	; (80036d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d018      	beq.n	8003692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a1b      	ldr	r2, [pc, #108]	; (80036d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d013      	beq.n	8003692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a1a      	ldr	r2, [pc, #104]	; (80036d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d00e      	beq.n	8003692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a18      	ldr	r2, [pc, #96]	; (80036dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d009      	beq.n	8003692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a17      	ldr	r2, [pc, #92]	; (80036e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d004      	beq.n	8003692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a15      	ldr	r2, [pc, #84]	; (80036e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d10c      	bne.n	80036ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003698:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	68ba      	ldr	r2, [r7, #8]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3714      	adds	r7, #20
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	40010000 	.word	0x40010000
 80036d0:	40000400 	.word	0x40000400
 80036d4:	40000800 	.word	0x40000800
 80036d8:	40000c00 	.word	0x40000c00
 80036dc:	40010400 	.word	0x40010400
 80036e0:	40014000 	.word	0x40014000
 80036e4:	40001800 	.word	0x40001800

080036e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <__assert_func>:
 8003710:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003712:	4614      	mov	r4, r2
 8003714:	461a      	mov	r2, r3
 8003716:	4b09      	ldr	r3, [pc, #36]	; (800373c <__assert_func+0x2c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4605      	mov	r5, r0
 800371c:	68d8      	ldr	r0, [r3, #12]
 800371e:	b14c      	cbz	r4, 8003734 <__assert_func+0x24>
 8003720:	4b07      	ldr	r3, [pc, #28]	; (8003740 <__assert_func+0x30>)
 8003722:	9100      	str	r1, [sp, #0]
 8003724:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003728:	4906      	ldr	r1, [pc, #24]	; (8003744 <__assert_func+0x34>)
 800372a:	462b      	mov	r3, r5
 800372c:	f000 f814 	bl	8003758 <fiprintf>
 8003730:	f000 fc32 	bl	8003f98 <abort>
 8003734:	4b04      	ldr	r3, [pc, #16]	; (8003748 <__assert_func+0x38>)
 8003736:	461c      	mov	r4, r3
 8003738:	e7f3      	b.n	8003722 <__assert_func+0x12>
 800373a:	bf00      	nop
 800373c:	2000000c 	.word	0x2000000c
 8003740:	08004c68 	.word	0x08004c68
 8003744:	08004c75 	.word	0x08004c75
 8003748:	08004ca3 	.word	0x08004ca3

0800374c <__errno>:
 800374c:	4b01      	ldr	r3, [pc, #4]	; (8003754 <__errno+0x8>)
 800374e:	6818      	ldr	r0, [r3, #0]
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	2000000c 	.word	0x2000000c

08003758 <fiprintf>:
 8003758:	b40e      	push	{r1, r2, r3}
 800375a:	b503      	push	{r0, r1, lr}
 800375c:	4601      	mov	r1, r0
 800375e:	ab03      	add	r3, sp, #12
 8003760:	4805      	ldr	r0, [pc, #20]	; (8003778 <fiprintf+0x20>)
 8003762:	f853 2b04 	ldr.w	r2, [r3], #4
 8003766:	6800      	ldr	r0, [r0, #0]
 8003768:	9301      	str	r3, [sp, #4]
 800376a:	f000 f85d 	bl	8003828 <_vfiprintf_r>
 800376e:	b002      	add	sp, #8
 8003770:	f85d eb04 	ldr.w	lr, [sp], #4
 8003774:	b003      	add	sp, #12
 8003776:	4770      	bx	lr
 8003778:	2000000c 	.word	0x2000000c

0800377c <__libc_init_array>:
 800377c:	b570      	push	{r4, r5, r6, lr}
 800377e:	4d0d      	ldr	r5, [pc, #52]	; (80037b4 <__libc_init_array+0x38>)
 8003780:	4c0d      	ldr	r4, [pc, #52]	; (80037b8 <__libc_init_array+0x3c>)
 8003782:	1b64      	subs	r4, r4, r5
 8003784:	10a4      	asrs	r4, r4, #2
 8003786:	2600      	movs	r6, #0
 8003788:	42a6      	cmp	r6, r4
 800378a:	d109      	bne.n	80037a0 <__libc_init_array+0x24>
 800378c:	4d0b      	ldr	r5, [pc, #44]	; (80037bc <__libc_init_array+0x40>)
 800378e:	4c0c      	ldr	r4, [pc, #48]	; (80037c0 <__libc_init_array+0x44>)
 8003790:	f001 f9d0 	bl	8004b34 <_init>
 8003794:	1b64      	subs	r4, r4, r5
 8003796:	10a4      	asrs	r4, r4, #2
 8003798:	2600      	movs	r6, #0
 800379a:	42a6      	cmp	r6, r4
 800379c:	d105      	bne.n	80037aa <__libc_init_array+0x2e>
 800379e:	bd70      	pop	{r4, r5, r6, pc}
 80037a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80037a4:	4798      	blx	r3
 80037a6:	3601      	adds	r6, #1
 80037a8:	e7ee      	b.n	8003788 <__libc_init_array+0xc>
 80037aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80037ae:	4798      	blx	r3
 80037b0:	3601      	adds	r6, #1
 80037b2:	e7f2      	b.n	800379a <__libc_init_array+0x1e>
 80037b4:	08004d44 	.word	0x08004d44
 80037b8:	08004d44 	.word	0x08004d44
 80037bc:	08004d44 	.word	0x08004d44
 80037c0:	08004d48 	.word	0x08004d48

080037c4 <memset>:
 80037c4:	4402      	add	r2, r0
 80037c6:	4603      	mov	r3, r0
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d100      	bne.n	80037ce <memset+0xa>
 80037cc:	4770      	bx	lr
 80037ce:	f803 1b01 	strb.w	r1, [r3], #1
 80037d2:	e7f9      	b.n	80037c8 <memset+0x4>

080037d4 <__sfputc_r>:
 80037d4:	6893      	ldr	r3, [r2, #8]
 80037d6:	3b01      	subs	r3, #1
 80037d8:	2b00      	cmp	r3, #0
 80037da:	b410      	push	{r4}
 80037dc:	6093      	str	r3, [r2, #8]
 80037de:	da08      	bge.n	80037f2 <__sfputc_r+0x1e>
 80037e0:	6994      	ldr	r4, [r2, #24]
 80037e2:	42a3      	cmp	r3, r4
 80037e4:	db01      	blt.n	80037ea <__sfputc_r+0x16>
 80037e6:	290a      	cmp	r1, #10
 80037e8:	d103      	bne.n	80037f2 <__sfputc_r+0x1e>
 80037ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80037ee:	f000 bb13 	b.w	8003e18 <__swbuf_r>
 80037f2:	6813      	ldr	r3, [r2, #0]
 80037f4:	1c58      	adds	r0, r3, #1
 80037f6:	6010      	str	r0, [r2, #0]
 80037f8:	7019      	strb	r1, [r3, #0]
 80037fa:	4608      	mov	r0, r1
 80037fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003800:	4770      	bx	lr

08003802 <__sfputs_r>:
 8003802:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003804:	4606      	mov	r6, r0
 8003806:	460f      	mov	r7, r1
 8003808:	4614      	mov	r4, r2
 800380a:	18d5      	adds	r5, r2, r3
 800380c:	42ac      	cmp	r4, r5
 800380e:	d101      	bne.n	8003814 <__sfputs_r+0x12>
 8003810:	2000      	movs	r0, #0
 8003812:	e007      	b.n	8003824 <__sfputs_r+0x22>
 8003814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003818:	463a      	mov	r2, r7
 800381a:	4630      	mov	r0, r6
 800381c:	f7ff ffda 	bl	80037d4 <__sfputc_r>
 8003820:	1c43      	adds	r3, r0, #1
 8003822:	d1f3      	bne.n	800380c <__sfputs_r+0xa>
 8003824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003828 <_vfiprintf_r>:
 8003828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800382c:	460d      	mov	r5, r1
 800382e:	b09d      	sub	sp, #116	; 0x74
 8003830:	4614      	mov	r4, r2
 8003832:	4698      	mov	r8, r3
 8003834:	4606      	mov	r6, r0
 8003836:	b118      	cbz	r0, 8003840 <_vfiprintf_r+0x18>
 8003838:	6983      	ldr	r3, [r0, #24]
 800383a:	b90b      	cbnz	r3, 8003840 <_vfiprintf_r+0x18>
 800383c:	f000 fcce 	bl	80041dc <__sinit>
 8003840:	4b89      	ldr	r3, [pc, #548]	; (8003a68 <_vfiprintf_r+0x240>)
 8003842:	429d      	cmp	r5, r3
 8003844:	d11b      	bne.n	800387e <_vfiprintf_r+0x56>
 8003846:	6875      	ldr	r5, [r6, #4]
 8003848:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800384a:	07d9      	lsls	r1, r3, #31
 800384c:	d405      	bmi.n	800385a <_vfiprintf_r+0x32>
 800384e:	89ab      	ldrh	r3, [r5, #12]
 8003850:	059a      	lsls	r2, r3, #22
 8003852:	d402      	bmi.n	800385a <_vfiprintf_r+0x32>
 8003854:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003856:	f000 fd5f 	bl	8004318 <__retarget_lock_acquire_recursive>
 800385a:	89ab      	ldrh	r3, [r5, #12]
 800385c:	071b      	lsls	r3, r3, #28
 800385e:	d501      	bpl.n	8003864 <_vfiprintf_r+0x3c>
 8003860:	692b      	ldr	r3, [r5, #16]
 8003862:	b9eb      	cbnz	r3, 80038a0 <_vfiprintf_r+0x78>
 8003864:	4629      	mov	r1, r5
 8003866:	4630      	mov	r0, r6
 8003868:	f000 fb28 	bl	8003ebc <__swsetup_r>
 800386c:	b1c0      	cbz	r0, 80038a0 <_vfiprintf_r+0x78>
 800386e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003870:	07dc      	lsls	r4, r3, #31
 8003872:	d50e      	bpl.n	8003892 <_vfiprintf_r+0x6a>
 8003874:	f04f 30ff 	mov.w	r0, #4294967295
 8003878:	b01d      	add	sp, #116	; 0x74
 800387a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800387e:	4b7b      	ldr	r3, [pc, #492]	; (8003a6c <_vfiprintf_r+0x244>)
 8003880:	429d      	cmp	r5, r3
 8003882:	d101      	bne.n	8003888 <_vfiprintf_r+0x60>
 8003884:	68b5      	ldr	r5, [r6, #8]
 8003886:	e7df      	b.n	8003848 <_vfiprintf_r+0x20>
 8003888:	4b79      	ldr	r3, [pc, #484]	; (8003a70 <_vfiprintf_r+0x248>)
 800388a:	429d      	cmp	r5, r3
 800388c:	bf08      	it	eq
 800388e:	68f5      	ldreq	r5, [r6, #12]
 8003890:	e7da      	b.n	8003848 <_vfiprintf_r+0x20>
 8003892:	89ab      	ldrh	r3, [r5, #12]
 8003894:	0598      	lsls	r0, r3, #22
 8003896:	d4ed      	bmi.n	8003874 <_vfiprintf_r+0x4c>
 8003898:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800389a:	f000 fd3e 	bl	800431a <__retarget_lock_release_recursive>
 800389e:	e7e9      	b.n	8003874 <_vfiprintf_r+0x4c>
 80038a0:	2300      	movs	r3, #0
 80038a2:	9309      	str	r3, [sp, #36]	; 0x24
 80038a4:	2320      	movs	r3, #32
 80038a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80038aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80038ae:	2330      	movs	r3, #48	; 0x30
 80038b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003a74 <_vfiprintf_r+0x24c>
 80038b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80038b8:	f04f 0901 	mov.w	r9, #1
 80038bc:	4623      	mov	r3, r4
 80038be:	469a      	mov	sl, r3
 80038c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80038c4:	b10a      	cbz	r2, 80038ca <_vfiprintf_r+0xa2>
 80038c6:	2a25      	cmp	r2, #37	; 0x25
 80038c8:	d1f9      	bne.n	80038be <_vfiprintf_r+0x96>
 80038ca:	ebba 0b04 	subs.w	fp, sl, r4
 80038ce:	d00b      	beq.n	80038e8 <_vfiprintf_r+0xc0>
 80038d0:	465b      	mov	r3, fp
 80038d2:	4622      	mov	r2, r4
 80038d4:	4629      	mov	r1, r5
 80038d6:	4630      	mov	r0, r6
 80038d8:	f7ff ff93 	bl	8003802 <__sfputs_r>
 80038dc:	3001      	adds	r0, #1
 80038de:	f000 80aa 	beq.w	8003a36 <_vfiprintf_r+0x20e>
 80038e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80038e4:	445a      	add	r2, fp
 80038e6:	9209      	str	r2, [sp, #36]	; 0x24
 80038e8:	f89a 3000 	ldrb.w	r3, [sl]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f000 80a2 	beq.w	8003a36 <_vfiprintf_r+0x20e>
 80038f2:	2300      	movs	r3, #0
 80038f4:	f04f 32ff 	mov.w	r2, #4294967295
 80038f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80038fc:	f10a 0a01 	add.w	sl, sl, #1
 8003900:	9304      	str	r3, [sp, #16]
 8003902:	9307      	str	r3, [sp, #28]
 8003904:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003908:	931a      	str	r3, [sp, #104]	; 0x68
 800390a:	4654      	mov	r4, sl
 800390c:	2205      	movs	r2, #5
 800390e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003912:	4858      	ldr	r0, [pc, #352]	; (8003a74 <_vfiprintf_r+0x24c>)
 8003914:	f7fc fc5c 	bl	80001d0 <memchr>
 8003918:	9a04      	ldr	r2, [sp, #16]
 800391a:	b9d8      	cbnz	r0, 8003954 <_vfiprintf_r+0x12c>
 800391c:	06d1      	lsls	r1, r2, #27
 800391e:	bf44      	itt	mi
 8003920:	2320      	movmi	r3, #32
 8003922:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003926:	0713      	lsls	r3, r2, #28
 8003928:	bf44      	itt	mi
 800392a:	232b      	movmi	r3, #43	; 0x2b
 800392c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003930:	f89a 3000 	ldrb.w	r3, [sl]
 8003934:	2b2a      	cmp	r3, #42	; 0x2a
 8003936:	d015      	beq.n	8003964 <_vfiprintf_r+0x13c>
 8003938:	9a07      	ldr	r2, [sp, #28]
 800393a:	4654      	mov	r4, sl
 800393c:	2000      	movs	r0, #0
 800393e:	f04f 0c0a 	mov.w	ip, #10
 8003942:	4621      	mov	r1, r4
 8003944:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003948:	3b30      	subs	r3, #48	; 0x30
 800394a:	2b09      	cmp	r3, #9
 800394c:	d94e      	bls.n	80039ec <_vfiprintf_r+0x1c4>
 800394e:	b1b0      	cbz	r0, 800397e <_vfiprintf_r+0x156>
 8003950:	9207      	str	r2, [sp, #28]
 8003952:	e014      	b.n	800397e <_vfiprintf_r+0x156>
 8003954:	eba0 0308 	sub.w	r3, r0, r8
 8003958:	fa09 f303 	lsl.w	r3, r9, r3
 800395c:	4313      	orrs	r3, r2
 800395e:	9304      	str	r3, [sp, #16]
 8003960:	46a2      	mov	sl, r4
 8003962:	e7d2      	b.n	800390a <_vfiprintf_r+0xe2>
 8003964:	9b03      	ldr	r3, [sp, #12]
 8003966:	1d19      	adds	r1, r3, #4
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	9103      	str	r1, [sp, #12]
 800396c:	2b00      	cmp	r3, #0
 800396e:	bfbb      	ittet	lt
 8003970:	425b      	neglt	r3, r3
 8003972:	f042 0202 	orrlt.w	r2, r2, #2
 8003976:	9307      	strge	r3, [sp, #28]
 8003978:	9307      	strlt	r3, [sp, #28]
 800397a:	bfb8      	it	lt
 800397c:	9204      	strlt	r2, [sp, #16]
 800397e:	7823      	ldrb	r3, [r4, #0]
 8003980:	2b2e      	cmp	r3, #46	; 0x2e
 8003982:	d10c      	bne.n	800399e <_vfiprintf_r+0x176>
 8003984:	7863      	ldrb	r3, [r4, #1]
 8003986:	2b2a      	cmp	r3, #42	; 0x2a
 8003988:	d135      	bne.n	80039f6 <_vfiprintf_r+0x1ce>
 800398a:	9b03      	ldr	r3, [sp, #12]
 800398c:	1d1a      	adds	r2, r3, #4
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	9203      	str	r2, [sp, #12]
 8003992:	2b00      	cmp	r3, #0
 8003994:	bfb8      	it	lt
 8003996:	f04f 33ff 	movlt.w	r3, #4294967295
 800399a:	3402      	adds	r4, #2
 800399c:	9305      	str	r3, [sp, #20]
 800399e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003a84 <_vfiprintf_r+0x25c>
 80039a2:	7821      	ldrb	r1, [r4, #0]
 80039a4:	2203      	movs	r2, #3
 80039a6:	4650      	mov	r0, sl
 80039a8:	f7fc fc12 	bl	80001d0 <memchr>
 80039ac:	b140      	cbz	r0, 80039c0 <_vfiprintf_r+0x198>
 80039ae:	2340      	movs	r3, #64	; 0x40
 80039b0:	eba0 000a 	sub.w	r0, r0, sl
 80039b4:	fa03 f000 	lsl.w	r0, r3, r0
 80039b8:	9b04      	ldr	r3, [sp, #16]
 80039ba:	4303      	orrs	r3, r0
 80039bc:	3401      	adds	r4, #1
 80039be:	9304      	str	r3, [sp, #16]
 80039c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039c4:	482c      	ldr	r0, [pc, #176]	; (8003a78 <_vfiprintf_r+0x250>)
 80039c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80039ca:	2206      	movs	r2, #6
 80039cc:	f7fc fc00 	bl	80001d0 <memchr>
 80039d0:	2800      	cmp	r0, #0
 80039d2:	d03f      	beq.n	8003a54 <_vfiprintf_r+0x22c>
 80039d4:	4b29      	ldr	r3, [pc, #164]	; (8003a7c <_vfiprintf_r+0x254>)
 80039d6:	bb1b      	cbnz	r3, 8003a20 <_vfiprintf_r+0x1f8>
 80039d8:	9b03      	ldr	r3, [sp, #12]
 80039da:	3307      	adds	r3, #7
 80039dc:	f023 0307 	bic.w	r3, r3, #7
 80039e0:	3308      	adds	r3, #8
 80039e2:	9303      	str	r3, [sp, #12]
 80039e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039e6:	443b      	add	r3, r7
 80039e8:	9309      	str	r3, [sp, #36]	; 0x24
 80039ea:	e767      	b.n	80038bc <_vfiprintf_r+0x94>
 80039ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80039f0:	460c      	mov	r4, r1
 80039f2:	2001      	movs	r0, #1
 80039f4:	e7a5      	b.n	8003942 <_vfiprintf_r+0x11a>
 80039f6:	2300      	movs	r3, #0
 80039f8:	3401      	adds	r4, #1
 80039fa:	9305      	str	r3, [sp, #20]
 80039fc:	4619      	mov	r1, r3
 80039fe:	f04f 0c0a 	mov.w	ip, #10
 8003a02:	4620      	mov	r0, r4
 8003a04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a08:	3a30      	subs	r2, #48	; 0x30
 8003a0a:	2a09      	cmp	r2, #9
 8003a0c:	d903      	bls.n	8003a16 <_vfiprintf_r+0x1ee>
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0c5      	beq.n	800399e <_vfiprintf_r+0x176>
 8003a12:	9105      	str	r1, [sp, #20]
 8003a14:	e7c3      	b.n	800399e <_vfiprintf_r+0x176>
 8003a16:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a1a:	4604      	mov	r4, r0
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e7f0      	b.n	8003a02 <_vfiprintf_r+0x1da>
 8003a20:	ab03      	add	r3, sp, #12
 8003a22:	9300      	str	r3, [sp, #0]
 8003a24:	462a      	mov	r2, r5
 8003a26:	4b16      	ldr	r3, [pc, #88]	; (8003a80 <_vfiprintf_r+0x258>)
 8003a28:	a904      	add	r1, sp, #16
 8003a2a:	4630      	mov	r0, r6
 8003a2c:	f3af 8000 	nop.w
 8003a30:	4607      	mov	r7, r0
 8003a32:	1c78      	adds	r0, r7, #1
 8003a34:	d1d6      	bne.n	80039e4 <_vfiprintf_r+0x1bc>
 8003a36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003a38:	07d9      	lsls	r1, r3, #31
 8003a3a:	d405      	bmi.n	8003a48 <_vfiprintf_r+0x220>
 8003a3c:	89ab      	ldrh	r3, [r5, #12]
 8003a3e:	059a      	lsls	r2, r3, #22
 8003a40:	d402      	bmi.n	8003a48 <_vfiprintf_r+0x220>
 8003a42:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003a44:	f000 fc69 	bl	800431a <__retarget_lock_release_recursive>
 8003a48:	89ab      	ldrh	r3, [r5, #12]
 8003a4a:	065b      	lsls	r3, r3, #25
 8003a4c:	f53f af12 	bmi.w	8003874 <_vfiprintf_r+0x4c>
 8003a50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003a52:	e711      	b.n	8003878 <_vfiprintf_r+0x50>
 8003a54:	ab03      	add	r3, sp, #12
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	462a      	mov	r2, r5
 8003a5a:	4b09      	ldr	r3, [pc, #36]	; (8003a80 <_vfiprintf_r+0x258>)
 8003a5c:	a904      	add	r1, sp, #16
 8003a5e:	4630      	mov	r0, r6
 8003a60:	f000 f880 	bl	8003b64 <_printf_i>
 8003a64:	e7e4      	b.n	8003a30 <_vfiprintf_r+0x208>
 8003a66:	bf00      	nop
 8003a68:	08004cfc 	.word	0x08004cfc
 8003a6c:	08004d1c 	.word	0x08004d1c
 8003a70:	08004cdc 	.word	0x08004cdc
 8003a74:	08004ca8 	.word	0x08004ca8
 8003a78:	08004cb2 	.word	0x08004cb2
 8003a7c:	00000000 	.word	0x00000000
 8003a80:	08003803 	.word	0x08003803
 8003a84:	08004cae 	.word	0x08004cae

08003a88 <_printf_common>:
 8003a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a8c:	4616      	mov	r6, r2
 8003a8e:	4699      	mov	r9, r3
 8003a90:	688a      	ldr	r2, [r1, #8]
 8003a92:	690b      	ldr	r3, [r1, #16]
 8003a94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	bfb8      	it	lt
 8003a9c:	4613      	movlt	r3, r2
 8003a9e:	6033      	str	r3, [r6, #0]
 8003aa0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003aa4:	4607      	mov	r7, r0
 8003aa6:	460c      	mov	r4, r1
 8003aa8:	b10a      	cbz	r2, 8003aae <_printf_common+0x26>
 8003aaa:	3301      	adds	r3, #1
 8003aac:	6033      	str	r3, [r6, #0]
 8003aae:	6823      	ldr	r3, [r4, #0]
 8003ab0:	0699      	lsls	r1, r3, #26
 8003ab2:	bf42      	ittt	mi
 8003ab4:	6833      	ldrmi	r3, [r6, #0]
 8003ab6:	3302      	addmi	r3, #2
 8003ab8:	6033      	strmi	r3, [r6, #0]
 8003aba:	6825      	ldr	r5, [r4, #0]
 8003abc:	f015 0506 	ands.w	r5, r5, #6
 8003ac0:	d106      	bne.n	8003ad0 <_printf_common+0x48>
 8003ac2:	f104 0a19 	add.w	sl, r4, #25
 8003ac6:	68e3      	ldr	r3, [r4, #12]
 8003ac8:	6832      	ldr	r2, [r6, #0]
 8003aca:	1a9b      	subs	r3, r3, r2
 8003acc:	42ab      	cmp	r3, r5
 8003ace:	dc26      	bgt.n	8003b1e <_printf_common+0x96>
 8003ad0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ad4:	1e13      	subs	r3, r2, #0
 8003ad6:	6822      	ldr	r2, [r4, #0]
 8003ad8:	bf18      	it	ne
 8003ada:	2301      	movne	r3, #1
 8003adc:	0692      	lsls	r2, r2, #26
 8003ade:	d42b      	bmi.n	8003b38 <_printf_common+0xb0>
 8003ae0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ae4:	4649      	mov	r1, r9
 8003ae6:	4638      	mov	r0, r7
 8003ae8:	47c0      	blx	r8
 8003aea:	3001      	adds	r0, #1
 8003aec:	d01e      	beq.n	8003b2c <_printf_common+0xa4>
 8003aee:	6823      	ldr	r3, [r4, #0]
 8003af0:	68e5      	ldr	r5, [r4, #12]
 8003af2:	6832      	ldr	r2, [r6, #0]
 8003af4:	f003 0306 	and.w	r3, r3, #6
 8003af8:	2b04      	cmp	r3, #4
 8003afa:	bf08      	it	eq
 8003afc:	1aad      	subeq	r5, r5, r2
 8003afe:	68a3      	ldr	r3, [r4, #8]
 8003b00:	6922      	ldr	r2, [r4, #16]
 8003b02:	bf0c      	ite	eq
 8003b04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b08:	2500      	movne	r5, #0
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	bfc4      	itt	gt
 8003b0e:	1a9b      	subgt	r3, r3, r2
 8003b10:	18ed      	addgt	r5, r5, r3
 8003b12:	2600      	movs	r6, #0
 8003b14:	341a      	adds	r4, #26
 8003b16:	42b5      	cmp	r5, r6
 8003b18:	d11a      	bne.n	8003b50 <_printf_common+0xc8>
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	e008      	b.n	8003b30 <_printf_common+0xa8>
 8003b1e:	2301      	movs	r3, #1
 8003b20:	4652      	mov	r2, sl
 8003b22:	4649      	mov	r1, r9
 8003b24:	4638      	mov	r0, r7
 8003b26:	47c0      	blx	r8
 8003b28:	3001      	adds	r0, #1
 8003b2a:	d103      	bne.n	8003b34 <_printf_common+0xac>
 8003b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b34:	3501      	adds	r5, #1
 8003b36:	e7c6      	b.n	8003ac6 <_printf_common+0x3e>
 8003b38:	18e1      	adds	r1, r4, r3
 8003b3a:	1c5a      	adds	r2, r3, #1
 8003b3c:	2030      	movs	r0, #48	; 0x30
 8003b3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b42:	4422      	add	r2, r4
 8003b44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b4c:	3302      	adds	r3, #2
 8003b4e:	e7c7      	b.n	8003ae0 <_printf_common+0x58>
 8003b50:	2301      	movs	r3, #1
 8003b52:	4622      	mov	r2, r4
 8003b54:	4649      	mov	r1, r9
 8003b56:	4638      	mov	r0, r7
 8003b58:	47c0      	blx	r8
 8003b5a:	3001      	adds	r0, #1
 8003b5c:	d0e6      	beq.n	8003b2c <_printf_common+0xa4>
 8003b5e:	3601      	adds	r6, #1
 8003b60:	e7d9      	b.n	8003b16 <_printf_common+0x8e>
	...

08003b64 <_printf_i>:
 8003b64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b68:	7e0f      	ldrb	r7, [r1, #24]
 8003b6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003b6c:	2f78      	cmp	r7, #120	; 0x78
 8003b6e:	4691      	mov	r9, r2
 8003b70:	4680      	mov	r8, r0
 8003b72:	460c      	mov	r4, r1
 8003b74:	469a      	mov	sl, r3
 8003b76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003b7a:	d807      	bhi.n	8003b8c <_printf_i+0x28>
 8003b7c:	2f62      	cmp	r7, #98	; 0x62
 8003b7e:	d80a      	bhi.n	8003b96 <_printf_i+0x32>
 8003b80:	2f00      	cmp	r7, #0
 8003b82:	f000 80d8 	beq.w	8003d36 <_printf_i+0x1d2>
 8003b86:	2f58      	cmp	r7, #88	; 0x58
 8003b88:	f000 80a3 	beq.w	8003cd2 <_printf_i+0x16e>
 8003b8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003b94:	e03a      	b.n	8003c0c <_printf_i+0xa8>
 8003b96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003b9a:	2b15      	cmp	r3, #21
 8003b9c:	d8f6      	bhi.n	8003b8c <_printf_i+0x28>
 8003b9e:	a101      	add	r1, pc, #4	; (adr r1, 8003ba4 <_printf_i+0x40>)
 8003ba0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ba4:	08003bfd 	.word	0x08003bfd
 8003ba8:	08003c11 	.word	0x08003c11
 8003bac:	08003b8d 	.word	0x08003b8d
 8003bb0:	08003b8d 	.word	0x08003b8d
 8003bb4:	08003b8d 	.word	0x08003b8d
 8003bb8:	08003b8d 	.word	0x08003b8d
 8003bbc:	08003c11 	.word	0x08003c11
 8003bc0:	08003b8d 	.word	0x08003b8d
 8003bc4:	08003b8d 	.word	0x08003b8d
 8003bc8:	08003b8d 	.word	0x08003b8d
 8003bcc:	08003b8d 	.word	0x08003b8d
 8003bd0:	08003d1d 	.word	0x08003d1d
 8003bd4:	08003c41 	.word	0x08003c41
 8003bd8:	08003cff 	.word	0x08003cff
 8003bdc:	08003b8d 	.word	0x08003b8d
 8003be0:	08003b8d 	.word	0x08003b8d
 8003be4:	08003d3f 	.word	0x08003d3f
 8003be8:	08003b8d 	.word	0x08003b8d
 8003bec:	08003c41 	.word	0x08003c41
 8003bf0:	08003b8d 	.word	0x08003b8d
 8003bf4:	08003b8d 	.word	0x08003b8d
 8003bf8:	08003d07 	.word	0x08003d07
 8003bfc:	682b      	ldr	r3, [r5, #0]
 8003bfe:	1d1a      	adds	r2, r3, #4
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	602a      	str	r2, [r5, #0]
 8003c04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e0a3      	b.n	8003d58 <_printf_i+0x1f4>
 8003c10:	6820      	ldr	r0, [r4, #0]
 8003c12:	6829      	ldr	r1, [r5, #0]
 8003c14:	0606      	lsls	r6, r0, #24
 8003c16:	f101 0304 	add.w	r3, r1, #4
 8003c1a:	d50a      	bpl.n	8003c32 <_printf_i+0xce>
 8003c1c:	680e      	ldr	r6, [r1, #0]
 8003c1e:	602b      	str	r3, [r5, #0]
 8003c20:	2e00      	cmp	r6, #0
 8003c22:	da03      	bge.n	8003c2c <_printf_i+0xc8>
 8003c24:	232d      	movs	r3, #45	; 0x2d
 8003c26:	4276      	negs	r6, r6
 8003c28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c2c:	485e      	ldr	r0, [pc, #376]	; (8003da8 <_printf_i+0x244>)
 8003c2e:	230a      	movs	r3, #10
 8003c30:	e019      	b.n	8003c66 <_printf_i+0x102>
 8003c32:	680e      	ldr	r6, [r1, #0]
 8003c34:	602b      	str	r3, [r5, #0]
 8003c36:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003c3a:	bf18      	it	ne
 8003c3c:	b236      	sxthne	r6, r6
 8003c3e:	e7ef      	b.n	8003c20 <_printf_i+0xbc>
 8003c40:	682b      	ldr	r3, [r5, #0]
 8003c42:	6820      	ldr	r0, [r4, #0]
 8003c44:	1d19      	adds	r1, r3, #4
 8003c46:	6029      	str	r1, [r5, #0]
 8003c48:	0601      	lsls	r1, r0, #24
 8003c4a:	d501      	bpl.n	8003c50 <_printf_i+0xec>
 8003c4c:	681e      	ldr	r6, [r3, #0]
 8003c4e:	e002      	b.n	8003c56 <_printf_i+0xf2>
 8003c50:	0646      	lsls	r6, r0, #25
 8003c52:	d5fb      	bpl.n	8003c4c <_printf_i+0xe8>
 8003c54:	881e      	ldrh	r6, [r3, #0]
 8003c56:	4854      	ldr	r0, [pc, #336]	; (8003da8 <_printf_i+0x244>)
 8003c58:	2f6f      	cmp	r7, #111	; 0x6f
 8003c5a:	bf0c      	ite	eq
 8003c5c:	2308      	moveq	r3, #8
 8003c5e:	230a      	movne	r3, #10
 8003c60:	2100      	movs	r1, #0
 8003c62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c66:	6865      	ldr	r5, [r4, #4]
 8003c68:	60a5      	str	r5, [r4, #8]
 8003c6a:	2d00      	cmp	r5, #0
 8003c6c:	bfa2      	ittt	ge
 8003c6e:	6821      	ldrge	r1, [r4, #0]
 8003c70:	f021 0104 	bicge.w	r1, r1, #4
 8003c74:	6021      	strge	r1, [r4, #0]
 8003c76:	b90e      	cbnz	r6, 8003c7c <_printf_i+0x118>
 8003c78:	2d00      	cmp	r5, #0
 8003c7a:	d04d      	beq.n	8003d18 <_printf_i+0x1b4>
 8003c7c:	4615      	mov	r5, r2
 8003c7e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003c82:	fb03 6711 	mls	r7, r3, r1, r6
 8003c86:	5dc7      	ldrb	r7, [r0, r7]
 8003c88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003c8c:	4637      	mov	r7, r6
 8003c8e:	42bb      	cmp	r3, r7
 8003c90:	460e      	mov	r6, r1
 8003c92:	d9f4      	bls.n	8003c7e <_printf_i+0x11a>
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	d10b      	bne.n	8003cb0 <_printf_i+0x14c>
 8003c98:	6823      	ldr	r3, [r4, #0]
 8003c9a:	07de      	lsls	r6, r3, #31
 8003c9c:	d508      	bpl.n	8003cb0 <_printf_i+0x14c>
 8003c9e:	6923      	ldr	r3, [r4, #16]
 8003ca0:	6861      	ldr	r1, [r4, #4]
 8003ca2:	4299      	cmp	r1, r3
 8003ca4:	bfde      	ittt	le
 8003ca6:	2330      	movle	r3, #48	; 0x30
 8003ca8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003cac:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003cb0:	1b52      	subs	r2, r2, r5
 8003cb2:	6122      	str	r2, [r4, #16]
 8003cb4:	f8cd a000 	str.w	sl, [sp]
 8003cb8:	464b      	mov	r3, r9
 8003cba:	aa03      	add	r2, sp, #12
 8003cbc:	4621      	mov	r1, r4
 8003cbe:	4640      	mov	r0, r8
 8003cc0:	f7ff fee2 	bl	8003a88 <_printf_common>
 8003cc4:	3001      	adds	r0, #1
 8003cc6:	d14c      	bne.n	8003d62 <_printf_i+0x1fe>
 8003cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ccc:	b004      	add	sp, #16
 8003cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cd2:	4835      	ldr	r0, [pc, #212]	; (8003da8 <_printf_i+0x244>)
 8003cd4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003cd8:	6829      	ldr	r1, [r5, #0]
 8003cda:	6823      	ldr	r3, [r4, #0]
 8003cdc:	f851 6b04 	ldr.w	r6, [r1], #4
 8003ce0:	6029      	str	r1, [r5, #0]
 8003ce2:	061d      	lsls	r5, r3, #24
 8003ce4:	d514      	bpl.n	8003d10 <_printf_i+0x1ac>
 8003ce6:	07df      	lsls	r7, r3, #31
 8003ce8:	bf44      	itt	mi
 8003cea:	f043 0320 	orrmi.w	r3, r3, #32
 8003cee:	6023      	strmi	r3, [r4, #0]
 8003cf0:	b91e      	cbnz	r6, 8003cfa <_printf_i+0x196>
 8003cf2:	6823      	ldr	r3, [r4, #0]
 8003cf4:	f023 0320 	bic.w	r3, r3, #32
 8003cf8:	6023      	str	r3, [r4, #0]
 8003cfa:	2310      	movs	r3, #16
 8003cfc:	e7b0      	b.n	8003c60 <_printf_i+0xfc>
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	f043 0320 	orr.w	r3, r3, #32
 8003d04:	6023      	str	r3, [r4, #0]
 8003d06:	2378      	movs	r3, #120	; 0x78
 8003d08:	4828      	ldr	r0, [pc, #160]	; (8003dac <_printf_i+0x248>)
 8003d0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d0e:	e7e3      	b.n	8003cd8 <_printf_i+0x174>
 8003d10:	0659      	lsls	r1, r3, #25
 8003d12:	bf48      	it	mi
 8003d14:	b2b6      	uxthmi	r6, r6
 8003d16:	e7e6      	b.n	8003ce6 <_printf_i+0x182>
 8003d18:	4615      	mov	r5, r2
 8003d1a:	e7bb      	b.n	8003c94 <_printf_i+0x130>
 8003d1c:	682b      	ldr	r3, [r5, #0]
 8003d1e:	6826      	ldr	r6, [r4, #0]
 8003d20:	6961      	ldr	r1, [r4, #20]
 8003d22:	1d18      	adds	r0, r3, #4
 8003d24:	6028      	str	r0, [r5, #0]
 8003d26:	0635      	lsls	r5, r6, #24
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	d501      	bpl.n	8003d30 <_printf_i+0x1cc>
 8003d2c:	6019      	str	r1, [r3, #0]
 8003d2e:	e002      	b.n	8003d36 <_printf_i+0x1d2>
 8003d30:	0670      	lsls	r0, r6, #25
 8003d32:	d5fb      	bpl.n	8003d2c <_printf_i+0x1c8>
 8003d34:	8019      	strh	r1, [r3, #0]
 8003d36:	2300      	movs	r3, #0
 8003d38:	6123      	str	r3, [r4, #16]
 8003d3a:	4615      	mov	r5, r2
 8003d3c:	e7ba      	b.n	8003cb4 <_printf_i+0x150>
 8003d3e:	682b      	ldr	r3, [r5, #0]
 8003d40:	1d1a      	adds	r2, r3, #4
 8003d42:	602a      	str	r2, [r5, #0]
 8003d44:	681d      	ldr	r5, [r3, #0]
 8003d46:	6862      	ldr	r2, [r4, #4]
 8003d48:	2100      	movs	r1, #0
 8003d4a:	4628      	mov	r0, r5
 8003d4c:	f7fc fa40 	bl	80001d0 <memchr>
 8003d50:	b108      	cbz	r0, 8003d56 <_printf_i+0x1f2>
 8003d52:	1b40      	subs	r0, r0, r5
 8003d54:	6060      	str	r0, [r4, #4]
 8003d56:	6863      	ldr	r3, [r4, #4]
 8003d58:	6123      	str	r3, [r4, #16]
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d60:	e7a8      	b.n	8003cb4 <_printf_i+0x150>
 8003d62:	6923      	ldr	r3, [r4, #16]
 8003d64:	462a      	mov	r2, r5
 8003d66:	4649      	mov	r1, r9
 8003d68:	4640      	mov	r0, r8
 8003d6a:	47d0      	blx	sl
 8003d6c:	3001      	adds	r0, #1
 8003d6e:	d0ab      	beq.n	8003cc8 <_printf_i+0x164>
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	079b      	lsls	r3, r3, #30
 8003d74:	d413      	bmi.n	8003d9e <_printf_i+0x23a>
 8003d76:	68e0      	ldr	r0, [r4, #12]
 8003d78:	9b03      	ldr	r3, [sp, #12]
 8003d7a:	4298      	cmp	r0, r3
 8003d7c:	bfb8      	it	lt
 8003d7e:	4618      	movlt	r0, r3
 8003d80:	e7a4      	b.n	8003ccc <_printf_i+0x168>
 8003d82:	2301      	movs	r3, #1
 8003d84:	4632      	mov	r2, r6
 8003d86:	4649      	mov	r1, r9
 8003d88:	4640      	mov	r0, r8
 8003d8a:	47d0      	blx	sl
 8003d8c:	3001      	adds	r0, #1
 8003d8e:	d09b      	beq.n	8003cc8 <_printf_i+0x164>
 8003d90:	3501      	adds	r5, #1
 8003d92:	68e3      	ldr	r3, [r4, #12]
 8003d94:	9903      	ldr	r1, [sp, #12]
 8003d96:	1a5b      	subs	r3, r3, r1
 8003d98:	42ab      	cmp	r3, r5
 8003d9a:	dcf2      	bgt.n	8003d82 <_printf_i+0x21e>
 8003d9c:	e7eb      	b.n	8003d76 <_printf_i+0x212>
 8003d9e:	2500      	movs	r5, #0
 8003da0:	f104 0619 	add.w	r6, r4, #25
 8003da4:	e7f5      	b.n	8003d92 <_printf_i+0x22e>
 8003da6:	bf00      	nop
 8003da8:	08004cb9 	.word	0x08004cb9
 8003dac:	08004cca 	.word	0x08004cca

08003db0 <sniprintf>:
 8003db0:	b40c      	push	{r2, r3}
 8003db2:	b530      	push	{r4, r5, lr}
 8003db4:	4b17      	ldr	r3, [pc, #92]	; (8003e14 <sniprintf+0x64>)
 8003db6:	1e0c      	subs	r4, r1, #0
 8003db8:	681d      	ldr	r5, [r3, #0]
 8003dba:	b09d      	sub	sp, #116	; 0x74
 8003dbc:	da08      	bge.n	8003dd0 <sniprintf+0x20>
 8003dbe:	238b      	movs	r3, #139	; 0x8b
 8003dc0:	602b      	str	r3, [r5, #0]
 8003dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8003dc6:	b01d      	add	sp, #116	; 0x74
 8003dc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003dcc:	b002      	add	sp, #8
 8003dce:	4770      	bx	lr
 8003dd0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003dd4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003dd8:	bf14      	ite	ne
 8003dda:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003dde:	4623      	moveq	r3, r4
 8003de0:	9304      	str	r3, [sp, #16]
 8003de2:	9307      	str	r3, [sp, #28]
 8003de4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003de8:	9002      	str	r0, [sp, #8]
 8003dea:	9006      	str	r0, [sp, #24]
 8003dec:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003df0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003df2:	ab21      	add	r3, sp, #132	; 0x84
 8003df4:	a902      	add	r1, sp, #8
 8003df6:	4628      	mov	r0, r5
 8003df8:	9301      	str	r3, [sp, #4]
 8003dfa:	f000 fc87 	bl	800470c <_svfiprintf_r>
 8003dfe:	1c43      	adds	r3, r0, #1
 8003e00:	bfbc      	itt	lt
 8003e02:	238b      	movlt	r3, #139	; 0x8b
 8003e04:	602b      	strlt	r3, [r5, #0]
 8003e06:	2c00      	cmp	r4, #0
 8003e08:	d0dd      	beq.n	8003dc6 <sniprintf+0x16>
 8003e0a:	9b02      	ldr	r3, [sp, #8]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	701a      	strb	r2, [r3, #0]
 8003e10:	e7d9      	b.n	8003dc6 <sniprintf+0x16>
 8003e12:	bf00      	nop
 8003e14:	2000000c 	.word	0x2000000c

08003e18 <__swbuf_r>:
 8003e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e1a:	460e      	mov	r6, r1
 8003e1c:	4614      	mov	r4, r2
 8003e1e:	4605      	mov	r5, r0
 8003e20:	b118      	cbz	r0, 8003e2a <__swbuf_r+0x12>
 8003e22:	6983      	ldr	r3, [r0, #24]
 8003e24:	b90b      	cbnz	r3, 8003e2a <__swbuf_r+0x12>
 8003e26:	f000 f9d9 	bl	80041dc <__sinit>
 8003e2a:	4b21      	ldr	r3, [pc, #132]	; (8003eb0 <__swbuf_r+0x98>)
 8003e2c:	429c      	cmp	r4, r3
 8003e2e:	d12b      	bne.n	8003e88 <__swbuf_r+0x70>
 8003e30:	686c      	ldr	r4, [r5, #4]
 8003e32:	69a3      	ldr	r3, [r4, #24]
 8003e34:	60a3      	str	r3, [r4, #8]
 8003e36:	89a3      	ldrh	r3, [r4, #12]
 8003e38:	071a      	lsls	r2, r3, #28
 8003e3a:	d52f      	bpl.n	8003e9c <__swbuf_r+0x84>
 8003e3c:	6923      	ldr	r3, [r4, #16]
 8003e3e:	b36b      	cbz	r3, 8003e9c <__swbuf_r+0x84>
 8003e40:	6923      	ldr	r3, [r4, #16]
 8003e42:	6820      	ldr	r0, [r4, #0]
 8003e44:	1ac0      	subs	r0, r0, r3
 8003e46:	6963      	ldr	r3, [r4, #20]
 8003e48:	b2f6      	uxtb	r6, r6
 8003e4a:	4283      	cmp	r3, r0
 8003e4c:	4637      	mov	r7, r6
 8003e4e:	dc04      	bgt.n	8003e5a <__swbuf_r+0x42>
 8003e50:	4621      	mov	r1, r4
 8003e52:	4628      	mov	r0, r5
 8003e54:	f000 f92e 	bl	80040b4 <_fflush_r>
 8003e58:	bb30      	cbnz	r0, 8003ea8 <__swbuf_r+0x90>
 8003e5a:	68a3      	ldr	r3, [r4, #8]
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	60a3      	str	r3, [r4, #8]
 8003e60:	6823      	ldr	r3, [r4, #0]
 8003e62:	1c5a      	adds	r2, r3, #1
 8003e64:	6022      	str	r2, [r4, #0]
 8003e66:	701e      	strb	r6, [r3, #0]
 8003e68:	6963      	ldr	r3, [r4, #20]
 8003e6a:	3001      	adds	r0, #1
 8003e6c:	4283      	cmp	r3, r0
 8003e6e:	d004      	beq.n	8003e7a <__swbuf_r+0x62>
 8003e70:	89a3      	ldrh	r3, [r4, #12]
 8003e72:	07db      	lsls	r3, r3, #31
 8003e74:	d506      	bpl.n	8003e84 <__swbuf_r+0x6c>
 8003e76:	2e0a      	cmp	r6, #10
 8003e78:	d104      	bne.n	8003e84 <__swbuf_r+0x6c>
 8003e7a:	4621      	mov	r1, r4
 8003e7c:	4628      	mov	r0, r5
 8003e7e:	f000 f919 	bl	80040b4 <_fflush_r>
 8003e82:	b988      	cbnz	r0, 8003ea8 <__swbuf_r+0x90>
 8003e84:	4638      	mov	r0, r7
 8003e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e88:	4b0a      	ldr	r3, [pc, #40]	; (8003eb4 <__swbuf_r+0x9c>)
 8003e8a:	429c      	cmp	r4, r3
 8003e8c:	d101      	bne.n	8003e92 <__swbuf_r+0x7a>
 8003e8e:	68ac      	ldr	r4, [r5, #8]
 8003e90:	e7cf      	b.n	8003e32 <__swbuf_r+0x1a>
 8003e92:	4b09      	ldr	r3, [pc, #36]	; (8003eb8 <__swbuf_r+0xa0>)
 8003e94:	429c      	cmp	r4, r3
 8003e96:	bf08      	it	eq
 8003e98:	68ec      	ldreq	r4, [r5, #12]
 8003e9a:	e7ca      	b.n	8003e32 <__swbuf_r+0x1a>
 8003e9c:	4621      	mov	r1, r4
 8003e9e:	4628      	mov	r0, r5
 8003ea0:	f000 f80c 	bl	8003ebc <__swsetup_r>
 8003ea4:	2800      	cmp	r0, #0
 8003ea6:	d0cb      	beq.n	8003e40 <__swbuf_r+0x28>
 8003ea8:	f04f 37ff 	mov.w	r7, #4294967295
 8003eac:	e7ea      	b.n	8003e84 <__swbuf_r+0x6c>
 8003eae:	bf00      	nop
 8003eb0:	08004cfc 	.word	0x08004cfc
 8003eb4:	08004d1c 	.word	0x08004d1c
 8003eb8:	08004cdc 	.word	0x08004cdc

08003ebc <__swsetup_r>:
 8003ebc:	4b32      	ldr	r3, [pc, #200]	; (8003f88 <__swsetup_r+0xcc>)
 8003ebe:	b570      	push	{r4, r5, r6, lr}
 8003ec0:	681d      	ldr	r5, [r3, #0]
 8003ec2:	4606      	mov	r6, r0
 8003ec4:	460c      	mov	r4, r1
 8003ec6:	b125      	cbz	r5, 8003ed2 <__swsetup_r+0x16>
 8003ec8:	69ab      	ldr	r3, [r5, #24]
 8003eca:	b913      	cbnz	r3, 8003ed2 <__swsetup_r+0x16>
 8003ecc:	4628      	mov	r0, r5
 8003ece:	f000 f985 	bl	80041dc <__sinit>
 8003ed2:	4b2e      	ldr	r3, [pc, #184]	; (8003f8c <__swsetup_r+0xd0>)
 8003ed4:	429c      	cmp	r4, r3
 8003ed6:	d10f      	bne.n	8003ef8 <__swsetup_r+0x3c>
 8003ed8:	686c      	ldr	r4, [r5, #4]
 8003eda:	89a3      	ldrh	r3, [r4, #12]
 8003edc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ee0:	0719      	lsls	r1, r3, #28
 8003ee2:	d42c      	bmi.n	8003f3e <__swsetup_r+0x82>
 8003ee4:	06dd      	lsls	r5, r3, #27
 8003ee6:	d411      	bmi.n	8003f0c <__swsetup_r+0x50>
 8003ee8:	2309      	movs	r3, #9
 8003eea:	6033      	str	r3, [r6, #0]
 8003eec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003ef0:	81a3      	strh	r3, [r4, #12]
 8003ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ef6:	e03e      	b.n	8003f76 <__swsetup_r+0xba>
 8003ef8:	4b25      	ldr	r3, [pc, #148]	; (8003f90 <__swsetup_r+0xd4>)
 8003efa:	429c      	cmp	r4, r3
 8003efc:	d101      	bne.n	8003f02 <__swsetup_r+0x46>
 8003efe:	68ac      	ldr	r4, [r5, #8]
 8003f00:	e7eb      	b.n	8003eda <__swsetup_r+0x1e>
 8003f02:	4b24      	ldr	r3, [pc, #144]	; (8003f94 <__swsetup_r+0xd8>)
 8003f04:	429c      	cmp	r4, r3
 8003f06:	bf08      	it	eq
 8003f08:	68ec      	ldreq	r4, [r5, #12]
 8003f0a:	e7e6      	b.n	8003eda <__swsetup_r+0x1e>
 8003f0c:	0758      	lsls	r0, r3, #29
 8003f0e:	d512      	bpl.n	8003f36 <__swsetup_r+0x7a>
 8003f10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f12:	b141      	cbz	r1, 8003f26 <__swsetup_r+0x6a>
 8003f14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f18:	4299      	cmp	r1, r3
 8003f1a:	d002      	beq.n	8003f22 <__swsetup_r+0x66>
 8003f1c:	4630      	mov	r0, r6
 8003f1e:	f000 fa8b 	bl	8004438 <_free_r>
 8003f22:	2300      	movs	r3, #0
 8003f24:	6363      	str	r3, [r4, #52]	; 0x34
 8003f26:	89a3      	ldrh	r3, [r4, #12]
 8003f28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003f2c:	81a3      	strh	r3, [r4, #12]
 8003f2e:	2300      	movs	r3, #0
 8003f30:	6063      	str	r3, [r4, #4]
 8003f32:	6923      	ldr	r3, [r4, #16]
 8003f34:	6023      	str	r3, [r4, #0]
 8003f36:	89a3      	ldrh	r3, [r4, #12]
 8003f38:	f043 0308 	orr.w	r3, r3, #8
 8003f3c:	81a3      	strh	r3, [r4, #12]
 8003f3e:	6923      	ldr	r3, [r4, #16]
 8003f40:	b94b      	cbnz	r3, 8003f56 <__swsetup_r+0x9a>
 8003f42:	89a3      	ldrh	r3, [r4, #12]
 8003f44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003f48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f4c:	d003      	beq.n	8003f56 <__swsetup_r+0x9a>
 8003f4e:	4621      	mov	r1, r4
 8003f50:	4630      	mov	r0, r6
 8003f52:	f000 fa09 	bl	8004368 <__smakebuf_r>
 8003f56:	89a0      	ldrh	r0, [r4, #12]
 8003f58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003f5c:	f010 0301 	ands.w	r3, r0, #1
 8003f60:	d00a      	beq.n	8003f78 <__swsetup_r+0xbc>
 8003f62:	2300      	movs	r3, #0
 8003f64:	60a3      	str	r3, [r4, #8]
 8003f66:	6963      	ldr	r3, [r4, #20]
 8003f68:	425b      	negs	r3, r3
 8003f6a:	61a3      	str	r3, [r4, #24]
 8003f6c:	6923      	ldr	r3, [r4, #16]
 8003f6e:	b943      	cbnz	r3, 8003f82 <__swsetup_r+0xc6>
 8003f70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003f74:	d1ba      	bne.n	8003eec <__swsetup_r+0x30>
 8003f76:	bd70      	pop	{r4, r5, r6, pc}
 8003f78:	0781      	lsls	r1, r0, #30
 8003f7a:	bf58      	it	pl
 8003f7c:	6963      	ldrpl	r3, [r4, #20]
 8003f7e:	60a3      	str	r3, [r4, #8]
 8003f80:	e7f4      	b.n	8003f6c <__swsetup_r+0xb0>
 8003f82:	2000      	movs	r0, #0
 8003f84:	e7f7      	b.n	8003f76 <__swsetup_r+0xba>
 8003f86:	bf00      	nop
 8003f88:	2000000c 	.word	0x2000000c
 8003f8c:	08004cfc 	.word	0x08004cfc
 8003f90:	08004d1c 	.word	0x08004d1c
 8003f94:	08004cdc 	.word	0x08004cdc

08003f98 <abort>:
 8003f98:	b508      	push	{r3, lr}
 8003f9a:	2006      	movs	r0, #6
 8003f9c:	f000 fcee 	bl	800497c <raise>
 8003fa0:	2001      	movs	r0, #1
 8003fa2:	f7fd f9ed 	bl	8001380 <_exit>
	...

08003fa8 <__sflush_r>:
 8003fa8:	898a      	ldrh	r2, [r1, #12]
 8003faa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fae:	4605      	mov	r5, r0
 8003fb0:	0710      	lsls	r0, r2, #28
 8003fb2:	460c      	mov	r4, r1
 8003fb4:	d458      	bmi.n	8004068 <__sflush_r+0xc0>
 8003fb6:	684b      	ldr	r3, [r1, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	dc05      	bgt.n	8003fc8 <__sflush_r+0x20>
 8003fbc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	dc02      	bgt.n	8003fc8 <__sflush_r+0x20>
 8003fc2:	2000      	movs	r0, #0
 8003fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003fca:	2e00      	cmp	r6, #0
 8003fcc:	d0f9      	beq.n	8003fc2 <__sflush_r+0x1a>
 8003fce:	2300      	movs	r3, #0
 8003fd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003fd4:	682f      	ldr	r7, [r5, #0]
 8003fd6:	602b      	str	r3, [r5, #0]
 8003fd8:	d032      	beq.n	8004040 <__sflush_r+0x98>
 8003fda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003fdc:	89a3      	ldrh	r3, [r4, #12]
 8003fde:	075a      	lsls	r2, r3, #29
 8003fe0:	d505      	bpl.n	8003fee <__sflush_r+0x46>
 8003fe2:	6863      	ldr	r3, [r4, #4]
 8003fe4:	1ac0      	subs	r0, r0, r3
 8003fe6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003fe8:	b10b      	cbz	r3, 8003fee <__sflush_r+0x46>
 8003fea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003fec:	1ac0      	subs	r0, r0, r3
 8003fee:	2300      	movs	r3, #0
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ff4:	6a21      	ldr	r1, [r4, #32]
 8003ff6:	4628      	mov	r0, r5
 8003ff8:	47b0      	blx	r6
 8003ffa:	1c43      	adds	r3, r0, #1
 8003ffc:	89a3      	ldrh	r3, [r4, #12]
 8003ffe:	d106      	bne.n	800400e <__sflush_r+0x66>
 8004000:	6829      	ldr	r1, [r5, #0]
 8004002:	291d      	cmp	r1, #29
 8004004:	d82c      	bhi.n	8004060 <__sflush_r+0xb8>
 8004006:	4a2a      	ldr	r2, [pc, #168]	; (80040b0 <__sflush_r+0x108>)
 8004008:	40ca      	lsrs	r2, r1
 800400a:	07d6      	lsls	r6, r2, #31
 800400c:	d528      	bpl.n	8004060 <__sflush_r+0xb8>
 800400e:	2200      	movs	r2, #0
 8004010:	6062      	str	r2, [r4, #4]
 8004012:	04d9      	lsls	r1, r3, #19
 8004014:	6922      	ldr	r2, [r4, #16]
 8004016:	6022      	str	r2, [r4, #0]
 8004018:	d504      	bpl.n	8004024 <__sflush_r+0x7c>
 800401a:	1c42      	adds	r2, r0, #1
 800401c:	d101      	bne.n	8004022 <__sflush_r+0x7a>
 800401e:	682b      	ldr	r3, [r5, #0]
 8004020:	b903      	cbnz	r3, 8004024 <__sflush_r+0x7c>
 8004022:	6560      	str	r0, [r4, #84]	; 0x54
 8004024:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004026:	602f      	str	r7, [r5, #0]
 8004028:	2900      	cmp	r1, #0
 800402a:	d0ca      	beq.n	8003fc2 <__sflush_r+0x1a>
 800402c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004030:	4299      	cmp	r1, r3
 8004032:	d002      	beq.n	800403a <__sflush_r+0x92>
 8004034:	4628      	mov	r0, r5
 8004036:	f000 f9ff 	bl	8004438 <_free_r>
 800403a:	2000      	movs	r0, #0
 800403c:	6360      	str	r0, [r4, #52]	; 0x34
 800403e:	e7c1      	b.n	8003fc4 <__sflush_r+0x1c>
 8004040:	6a21      	ldr	r1, [r4, #32]
 8004042:	2301      	movs	r3, #1
 8004044:	4628      	mov	r0, r5
 8004046:	47b0      	blx	r6
 8004048:	1c41      	adds	r1, r0, #1
 800404a:	d1c7      	bne.n	8003fdc <__sflush_r+0x34>
 800404c:	682b      	ldr	r3, [r5, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d0c4      	beq.n	8003fdc <__sflush_r+0x34>
 8004052:	2b1d      	cmp	r3, #29
 8004054:	d001      	beq.n	800405a <__sflush_r+0xb2>
 8004056:	2b16      	cmp	r3, #22
 8004058:	d101      	bne.n	800405e <__sflush_r+0xb6>
 800405a:	602f      	str	r7, [r5, #0]
 800405c:	e7b1      	b.n	8003fc2 <__sflush_r+0x1a>
 800405e:	89a3      	ldrh	r3, [r4, #12]
 8004060:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004064:	81a3      	strh	r3, [r4, #12]
 8004066:	e7ad      	b.n	8003fc4 <__sflush_r+0x1c>
 8004068:	690f      	ldr	r7, [r1, #16]
 800406a:	2f00      	cmp	r7, #0
 800406c:	d0a9      	beq.n	8003fc2 <__sflush_r+0x1a>
 800406e:	0793      	lsls	r3, r2, #30
 8004070:	680e      	ldr	r6, [r1, #0]
 8004072:	bf08      	it	eq
 8004074:	694b      	ldreq	r3, [r1, #20]
 8004076:	600f      	str	r7, [r1, #0]
 8004078:	bf18      	it	ne
 800407a:	2300      	movne	r3, #0
 800407c:	eba6 0807 	sub.w	r8, r6, r7
 8004080:	608b      	str	r3, [r1, #8]
 8004082:	f1b8 0f00 	cmp.w	r8, #0
 8004086:	dd9c      	ble.n	8003fc2 <__sflush_r+0x1a>
 8004088:	6a21      	ldr	r1, [r4, #32]
 800408a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800408c:	4643      	mov	r3, r8
 800408e:	463a      	mov	r2, r7
 8004090:	4628      	mov	r0, r5
 8004092:	47b0      	blx	r6
 8004094:	2800      	cmp	r0, #0
 8004096:	dc06      	bgt.n	80040a6 <__sflush_r+0xfe>
 8004098:	89a3      	ldrh	r3, [r4, #12]
 800409a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800409e:	81a3      	strh	r3, [r4, #12]
 80040a0:	f04f 30ff 	mov.w	r0, #4294967295
 80040a4:	e78e      	b.n	8003fc4 <__sflush_r+0x1c>
 80040a6:	4407      	add	r7, r0
 80040a8:	eba8 0800 	sub.w	r8, r8, r0
 80040ac:	e7e9      	b.n	8004082 <__sflush_r+0xda>
 80040ae:	bf00      	nop
 80040b0:	20400001 	.word	0x20400001

080040b4 <_fflush_r>:
 80040b4:	b538      	push	{r3, r4, r5, lr}
 80040b6:	690b      	ldr	r3, [r1, #16]
 80040b8:	4605      	mov	r5, r0
 80040ba:	460c      	mov	r4, r1
 80040bc:	b913      	cbnz	r3, 80040c4 <_fflush_r+0x10>
 80040be:	2500      	movs	r5, #0
 80040c0:	4628      	mov	r0, r5
 80040c2:	bd38      	pop	{r3, r4, r5, pc}
 80040c4:	b118      	cbz	r0, 80040ce <_fflush_r+0x1a>
 80040c6:	6983      	ldr	r3, [r0, #24]
 80040c8:	b90b      	cbnz	r3, 80040ce <_fflush_r+0x1a>
 80040ca:	f000 f887 	bl	80041dc <__sinit>
 80040ce:	4b14      	ldr	r3, [pc, #80]	; (8004120 <_fflush_r+0x6c>)
 80040d0:	429c      	cmp	r4, r3
 80040d2:	d11b      	bne.n	800410c <_fflush_r+0x58>
 80040d4:	686c      	ldr	r4, [r5, #4]
 80040d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d0ef      	beq.n	80040be <_fflush_r+0xa>
 80040de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80040e0:	07d0      	lsls	r0, r2, #31
 80040e2:	d404      	bmi.n	80040ee <_fflush_r+0x3a>
 80040e4:	0599      	lsls	r1, r3, #22
 80040e6:	d402      	bmi.n	80040ee <_fflush_r+0x3a>
 80040e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80040ea:	f000 f915 	bl	8004318 <__retarget_lock_acquire_recursive>
 80040ee:	4628      	mov	r0, r5
 80040f0:	4621      	mov	r1, r4
 80040f2:	f7ff ff59 	bl	8003fa8 <__sflush_r>
 80040f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80040f8:	07da      	lsls	r2, r3, #31
 80040fa:	4605      	mov	r5, r0
 80040fc:	d4e0      	bmi.n	80040c0 <_fflush_r+0xc>
 80040fe:	89a3      	ldrh	r3, [r4, #12]
 8004100:	059b      	lsls	r3, r3, #22
 8004102:	d4dd      	bmi.n	80040c0 <_fflush_r+0xc>
 8004104:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004106:	f000 f908 	bl	800431a <__retarget_lock_release_recursive>
 800410a:	e7d9      	b.n	80040c0 <_fflush_r+0xc>
 800410c:	4b05      	ldr	r3, [pc, #20]	; (8004124 <_fflush_r+0x70>)
 800410e:	429c      	cmp	r4, r3
 8004110:	d101      	bne.n	8004116 <_fflush_r+0x62>
 8004112:	68ac      	ldr	r4, [r5, #8]
 8004114:	e7df      	b.n	80040d6 <_fflush_r+0x22>
 8004116:	4b04      	ldr	r3, [pc, #16]	; (8004128 <_fflush_r+0x74>)
 8004118:	429c      	cmp	r4, r3
 800411a:	bf08      	it	eq
 800411c:	68ec      	ldreq	r4, [r5, #12]
 800411e:	e7da      	b.n	80040d6 <_fflush_r+0x22>
 8004120:	08004cfc 	.word	0x08004cfc
 8004124:	08004d1c 	.word	0x08004d1c
 8004128:	08004cdc 	.word	0x08004cdc

0800412c <std>:
 800412c:	2300      	movs	r3, #0
 800412e:	b510      	push	{r4, lr}
 8004130:	4604      	mov	r4, r0
 8004132:	e9c0 3300 	strd	r3, r3, [r0]
 8004136:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800413a:	6083      	str	r3, [r0, #8]
 800413c:	8181      	strh	r1, [r0, #12]
 800413e:	6643      	str	r3, [r0, #100]	; 0x64
 8004140:	81c2      	strh	r2, [r0, #14]
 8004142:	6183      	str	r3, [r0, #24]
 8004144:	4619      	mov	r1, r3
 8004146:	2208      	movs	r2, #8
 8004148:	305c      	adds	r0, #92	; 0x5c
 800414a:	f7ff fb3b 	bl	80037c4 <memset>
 800414e:	4b05      	ldr	r3, [pc, #20]	; (8004164 <std+0x38>)
 8004150:	6263      	str	r3, [r4, #36]	; 0x24
 8004152:	4b05      	ldr	r3, [pc, #20]	; (8004168 <std+0x3c>)
 8004154:	62a3      	str	r3, [r4, #40]	; 0x28
 8004156:	4b05      	ldr	r3, [pc, #20]	; (800416c <std+0x40>)
 8004158:	62e3      	str	r3, [r4, #44]	; 0x2c
 800415a:	4b05      	ldr	r3, [pc, #20]	; (8004170 <std+0x44>)
 800415c:	6224      	str	r4, [r4, #32]
 800415e:	6323      	str	r3, [r4, #48]	; 0x30
 8004160:	bd10      	pop	{r4, pc}
 8004162:	bf00      	nop
 8004164:	080049b5 	.word	0x080049b5
 8004168:	080049d7 	.word	0x080049d7
 800416c:	08004a0f 	.word	0x08004a0f
 8004170:	08004a33 	.word	0x08004a33

08004174 <_cleanup_r>:
 8004174:	4901      	ldr	r1, [pc, #4]	; (800417c <_cleanup_r+0x8>)
 8004176:	f000 b8af 	b.w	80042d8 <_fwalk_reent>
 800417a:	bf00      	nop
 800417c:	080040b5 	.word	0x080040b5

08004180 <__sfmoreglue>:
 8004180:	b570      	push	{r4, r5, r6, lr}
 8004182:	2268      	movs	r2, #104	; 0x68
 8004184:	1e4d      	subs	r5, r1, #1
 8004186:	4355      	muls	r5, r2
 8004188:	460e      	mov	r6, r1
 800418a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800418e:	f000 f9bf 	bl	8004510 <_malloc_r>
 8004192:	4604      	mov	r4, r0
 8004194:	b140      	cbz	r0, 80041a8 <__sfmoreglue+0x28>
 8004196:	2100      	movs	r1, #0
 8004198:	e9c0 1600 	strd	r1, r6, [r0]
 800419c:	300c      	adds	r0, #12
 800419e:	60a0      	str	r0, [r4, #8]
 80041a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80041a4:	f7ff fb0e 	bl	80037c4 <memset>
 80041a8:	4620      	mov	r0, r4
 80041aa:	bd70      	pop	{r4, r5, r6, pc}

080041ac <__sfp_lock_acquire>:
 80041ac:	4801      	ldr	r0, [pc, #4]	; (80041b4 <__sfp_lock_acquire+0x8>)
 80041ae:	f000 b8b3 	b.w	8004318 <__retarget_lock_acquire_recursive>
 80041b2:	bf00      	nop
 80041b4:	20000239 	.word	0x20000239

080041b8 <__sfp_lock_release>:
 80041b8:	4801      	ldr	r0, [pc, #4]	; (80041c0 <__sfp_lock_release+0x8>)
 80041ba:	f000 b8ae 	b.w	800431a <__retarget_lock_release_recursive>
 80041be:	bf00      	nop
 80041c0:	20000239 	.word	0x20000239

080041c4 <__sinit_lock_acquire>:
 80041c4:	4801      	ldr	r0, [pc, #4]	; (80041cc <__sinit_lock_acquire+0x8>)
 80041c6:	f000 b8a7 	b.w	8004318 <__retarget_lock_acquire_recursive>
 80041ca:	bf00      	nop
 80041cc:	2000023a 	.word	0x2000023a

080041d0 <__sinit_lock_release>:
 80041d0:	4801      	ldr	r0, [pc, #4]	; (80041d8 <__sinit_lock_release+0x8>)
 80041d2:	f000 b8a2 	b.w	800431a <__retarget_lock_release_recursive>
 80041d6:	bf00      	nop
 80041d8:	2000023a 	.word	0x2000023a

080041dc <__sinit>:
 80041dc:	b510      	push	{r4, lr}
 80041de:	4604      	mov	r4, r0
 80041e0:	f7ff fff0 	bl	80041c4 <__sinit_lock_acquire>
 80041e4:	69a3      	ldr	r3, [r4, #24]
 80041e6:	b11b      	cbz	r3, 80041f0 <__sinit+0x14>
 80041e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041ec:	f7ff bff0 	b.w	80041d0 <__sinit_lock_release>
 80041f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80041f4:	6523      	str	r3, [r4, #80]	; 0x50
 80041f6:	4b13      	ldr	r3, [pc, #76]	; (8004244 <__sinit+0x68>)
 80041f8:	4a13      	ldr	r2, [pc, #76]	; (8004248 <__sinit+0x6c>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80041fe:	42a3      	cmp	r3, r4
 8004200:	bf04      	itt	eq
 8004202:	2301      	moveq	r3, #1
 8004204:	61a3      	streq	r3, [r4, #24]
 8004206:	4620      	mov	r0, r4
 8004208:	f000 f820 	bl	800424c <__sfp>
 800420c:	6060      	str	r0, [r4, #4]
 800420e:	4620      	mov	r0, r4
 8004210:	f000 f81c 	bl	800424c <__sfp>
 8004214:	60a0      	str	r0, [r4, #8]
 8004216:	4620      	mov	r0, r4
 8004218:	f000 f818 	bl	800424c <__sfp>
 800421c:	2200      	movs	r2, #0
 800421e:	60e0      	str	r0, [r4, #12]
 8004220:	2104      	movs	r1, #4
 8004222:	6860      	ldr	r0, [r4, #4]
 8004224:	f7ff ff82 	bl	800412c <std>
 8004228:	68a0      	ldr	r0, [r4, #8]
 800422a:	2201      	movs	r2, #1
 800422c:	2109      	movs	r1, #9
 800422e:	f7ff ff7d 	bl	800412c <std>
 8004232:	68e0      	ldr	r0, [r4, #12]
 8004234:	2202      	movs	r2, #2
 8004236:	2112      	movs	r1, #18
 8004238:	f7ff ff78 	bl	800412c <std>
 800423c:	2301      	movs	r3, #1
 800423e:	61a3      	str	r3, [r4, #24]
 8004240:	e7d2      	b.n	80041e8 <__sinit+0xc>
 8004242:	bf00      	nop
 8004244:	08004ca4 	.word	0x08004ca4
 8004248:	08004175 	.word	0x08004175

0800424c <__sfp>:
 800424c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800424e:	4607      	mov	r7, r0
 8004250:	f7ff ffac 	bl	80041ac <__sfp_lock_acquire>
 8004254:	4b1e      	ldr	r3, [pc, #120]	; (80042d0 <__sfp+0x84>)
 8004256:	681e      	ldr	r6, [r3, #0]
 8004258:	69b3      	ldr	r3, [r6, #24]
 800425a:	b913      	cbnz	r3, 8004262 <__sfp+0x16>
 800425c:	4630      	mov	r0, r6
 800425e:	f7ff ffbd 	bl	80041dc <__sinit>
 8004262:	3648      	adds	r6, #72	; 0x48
 8004264:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004268:	3b01      	subs	r3, #1
 800426a:	d503      	bpl.n	8004274 <__sfp+0x28>
 800426c:	6833      	ldr	r3, [r6, #0]
 800426e:	b30b      	cbz	r3, 80042b4 <__sfp+0x68>
 8004270:	6836      	ldr	r6, [r6, #0]
 8004272:	e7f7      	b.n	8004264 <__sfp+0x18>
 8004274:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004278:	b9d5      	cbnz	r5, 80042b0 <__sfp+0x64>
 800427a:	4b16      	ldr	r3, [pc, #88]	; (80042d4 <__sfp+0x88>)
 800427c:	60e3      	str	r3, [r4, #12]
 800427e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004282:	6665      	str	r5, [r4, #100]	; 0x64
 8004284:	f000 f847 	bl	8004316 <__retarget_lock_init_recursive>
 8004288:	f7ff ff96 	bl	80041b8 <__sfp_lock_release>
 800428c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004290:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004294:	6025      	str	r5, [r4, #0]
 8004296:	61a5      	str	r5, [r4, #24]
 8004298:	2208      	movs	r2, #8
 800429a:	4629      	mov	r1, r5
 800429c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80042a0:	f7ff fa90 	bl	80037c4 <memset>
 80042a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80042a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80042ac:	4620      	mov	r0, r4
 80042ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042b0:	3468      	adds	r4, #104	; 0x68
 80042b2:	e7d9      	b.n	8004268 <__sfp+0x1c>
 80042b4:	2104      	movs	r1, #4
 80042b6:	4638      	mov	r0, r7
 80042b8:	f7ff ff62 	bl	8004180 <__sfmoreglue>
 80042bc:	4604      	mov	r4, r0
 80042be:	6030      	str	r0, [r6, #0]
 80042c0:	2800      	cmp	r0, #0
 80042c2:	d1d5      	bne.n	8004270 <__sfp+0x24>
 80042c4:	f7ff ff78 	bl	80041b8 <__sfp_lock_release>
 80042c8:	230c      	movs	r3, #12
 80042ca:	603b      	str	r3, [r7, #0]
 80042cc:	e7ee      	b.n	80042ac <__sfp+0x60>
 80042ce:	bf00      	nop
 80042d0:	08004ca4 	.word	0x08004ca4
 80042d4:	ffff0001 	.word	0xffff0001

080042d8 <_fwalk_reent>:
 80042d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042dc:	4606      	mov	r6, r0
 80042de:	4688      	mov	r8, r1
 80042e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80042e4:	2700      	movs	r7, #0
 80042e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80042ea:	f1b9 0901 	subs.w	r9, r9, #1
 80042ee:	d505      	bpl.n	80042fc <_fwalk_reent+0x24>
 80042f0:	6824      	ldr	r4, [r4, #0]
 80042f2:	2c00      	cmp	r4, #0
 80042f4:	d1f7      	bne.n	80042e6 <_fwalk_reent+0xe>
 80042f6:	4638      	mov	r0, r7
 80042f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042fc:	89ab      	ldrh	r3, [r5, #12]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d907      	bls.n	8004312 <_fwalk_reent+0x3a>
 8004302:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004306:	3301      	adds	r3, #1
 8004308:	d003      	beq.n	8004312 <_fwalk_reent+0x3a>
 800430a:	4629      	mov	r1, r5
 800430c:	4630      	mov	r0, r6
 800430e:	47c0      	blx	r8
 8004310:	4307      	orrs	r7, r0
 8004312:	3568      	adds	r5, #104	; 0x68
 8004314:	e7e9      	b.n	80042ea <_fwalk_reent+0x12>

08004316 <__retarget_lock_init_recursive>:
 8004316:	4770      	bx	lr

08004318 <__retarget_lock_acquire_recursive>:
 8004318:	4770      	bx	lr

0800431a <__retarget_lock_release_recursive>:
 800431a:	4770      	bx	lr

0800431c <__swhatbuf_r>:
 800431c:	b570      	push	{r4, r5, r6, lr}
 800431e:	460e      	mov	r6, r1
 8004320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004324:	2900      	cmp	r1, #0
 8004326:	b096      	sub	sp, #88	; 0x58
 8004328:	4614      	mov	r4, r2
 800432a:	461d      	mov	r5, r3
 800432c:	da08      	bge.n	8004340 <__swhatbuf_r+0x24>
 800432e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	602a      	str	r2, [r5, #0]
 8004336:	061a      	lsls	r2, r3, #24
 8004338:	d410      	bmi.n	800435c <__swhatbuf_r+0x40>
 800433a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800433e:	e00e      	b.n	800435e <__swhatbuf_r+0x42>
 8004340:	466a      	mov	r2, sp
 8004342:	f000 fb9d 	bl	8004a80 <_fstat_r>
 8004346:	2800      	cmp	r0, #0
 8004348:	dbf1      	blt.n	800432e <__swhatbuf_r+0x12>
 800434a:	9a01      	ldr	r2, [sp, #4]
 800434c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004350:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004354:	425a      	negs	r2, r3
 8004356:	415a      	adcs	r2, r3
 8004358:	602a      	str	r2, [r5, #0]
 800435a:	e7ee      	b.n	800433a <__swhatbuf_r+0x1e>
 800435c:	2340      	movs	r3, #64	; 0x40
 800435e:	2000      	movs	r0, #0
 8004360:	6023      	str	r3, [r4, #0]
 8004362:	b016      	add	sp, #88	; 0x58
 8004364:	bd70      	pop	{r4, r5, r6, pc}
	...

08004368 <__smakebuf_r>:
 8004368:	898b      	ldrh	r3, [r1, #12]
 800436a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800436c:	079d      	lsls	r5, r3, #30
 800436e:	4606      	mov	r6, r0
 8004370:	460c      	mov	r4, r1
 8004372:	d507      	bpl.n	8004384 <__smakebuf_r+0x1c>
 8004374:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004378:	6023      	str	r3, [r4, #0]
 800437a:	6123      	str	r3, [r4, #16]
 800437c:	2301      	movs	r3, #1
 800437e:	6163      	str	r3, [r4, #20]
 8004380:	b002      	add	sp, #8
 8004382:	bd70      	pop	{r4, r5, r6, pc}
 8004384:	ab01      	add	r3, sp, #4
 8004386:	466a      	mov	r2, sp
 8004388:	f7ff ffc8 	bl	800431c <__swhatbuf_r>
 800438c:	9900      	ldr	r1, [sp, #0]
 800438e:	4605      	mov	r5, r0
 8004390:	4630      	mov	r0, r6
 8004392:	f000 f8bd 	bl	8004510 <_malloc_r>
 8004396:	b948      	cbnz	r0, 80043ac <__smakebuf_r+0x44>
 8004398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800439c:	059a      	lsls	r2, r3, #22
 800439e:	d4ef      	bmi.n	8004380 <__smakebuf_r+0x18>
 80043a0:	f023 0303 	bic.w	r3, r3, #3
 80043a4:	f043 0302 	orr.w	r3, r3, #2
 80043a8:	81a3      	strh	r3, [r4, #12]
 80043aa:	e7e3      	b.n	8004374 <__smakebuf_r+0xc>
 80043ac:	4b0d      	ldr	r3, [pc, #52]	; (80043e4 <__smakebuf_r+0x7c>)
 80043ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80043b0:	89a3      	ldrh	r3, [r4, #12]
 80043b2:	6020      	str	r0, [r4, #0]
 80043b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043b8:	81a3      	strh	r3, [r4, #12]
 80043ba:	9b00      	ldr	r3, [sp, #0]
 80043bc:	6163      	str	r3, [r4, #20]
 80043be:	9b01      	ldr	r3, [sp, #4]
 80043c0:	6120      	str	r0, [r4, #16]
 80043c2:	b15b      	cbz	r3, 80043dc <__smakebuf_r+0x74>
 80043c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043c8:	4630      	mov	r0, r6
 80043ca:	f000 fb6b 	bl	8004aa4 <_isatty_r>
 80043ce:	b128      	cbz	r0, 80043dc <__smakebuf_r+0x74>
 80043d0:	89a3      	ldrh	r3, [r4, #12]
 80043d2:	f023 0303 	bic.w	r3, r3, #3
 80043d6:	f043 0301 	orr.w	r3, r3, #1
 80043da:	81a3      	strh	r3, [r4, #12]
 80043dc:	89a0      	ldrh	r0, [r4, #12]
 80043de:	4305      	orrs	r5, r0
 80043e0:	81a5      	strh	r5, [r4, #12]
 80043e2:	e7cd      	b.n	8004380 <__smakebuf_r+0x18>
 80043e4:	08004175 	.word	0x08004175

080043e8 <memcpy>:
 80043e8:	440a      	add	r2, r1
 80043ea:	4291      	cmp	r1, r2
 80043ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80043f0:	d100      	bne.n	80043f4 <memcpy+0xc>
 80043f2:	4770      	bx	lr
 80043f4:	b510      	push	{r4, lr}
 80043f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80043fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80043fe:	4291      	cmp	r1, r2
 8004400:	d1f9      	bne.n	80043f6 <memcpy+0xe>
 8004402:	bd10      	pop	{r4, pc}

08004404 <memmove>:
 8004404:	4288      	cmp	r0, r1
 8004406:	b510      	push	{r4, lr}
 8004408:	eb01 0402 	add.w	r4, r1, r2
 800440c:	d902      	bls.n	8004414 <memmove+0x10>
 800440e:	4284      	cmp	r4, r0
 8004410:	4623      	mov	r3, r4
 8004412:	d807      	bhi.n	8004424 <memmove+0x20>
 8004414:	1e43      	subs	r3, r0, #1
 8004416:	42a1      	cmp	r1, r4
 8004418:	d008      	beq.n	800442c <memmove+0x28>
 800441a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800441e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004422:	e7f8      	b.n	8004416 <memmove+0x12>
 8004424:	4402      	add	r2, r0
 8004426:	4601      	mov	r1, r0
 8004428:	428a      	cmp	r2, r1
 800442a:	d100      	bne.n	800442e <memmove+0x2a>
 800442c:	bd10      	pop	{r4, pc}
 800442e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004432:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004436:	e7f7      	b.n	8004428 <memmove+0x24>

08004438 <_free_r>:
 8004438:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800443a:	2900      	cmp	r1, #0
 800443c:	d044      	beq.n	80044c8 <_free_r+0x90>
 800443e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004442:	9001      	str	r0, [sp, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	f1a1 0404 	sub.w	r4, r1, #4
 800444a:	bfb8      	it	lt
 800444c:	18e4      	addlt	r4, r4, r3
 800444e:	f000 fb4b 	bl	8004ae8 <__malloc_lock>
 8004452:	4a1e      	ldr	r2, [pc, #120]	; (80044cc <_free_r+0x94>)
 8004454:	9801      	ldr	r0, [sp, #4]
 8004456:	6813      	ldr	r3, [r2, #0]
 8004458:	b933      	cbnz	r3, 8004468 <_free_r+0x30>
 800445a:	6063      	str	r3, [r4, #4]
 800445c:	6014      	str	r4, [r2, #0]
 800445e:	b003      	add	sp, #12
 8004460:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004464:	f000 bb46 	b.w	8004af4 <__malloc_unlock>
 8004468:	42a3      	cmp	r3, r4
 800446a:	d908      	bls.n	800447e <_free_r+0x46>
 800446c:	6825      	ldr	r5, [r4, #0]
 800446e:	1961      	adds	r1, r4, r5
 8004470:	428b      	cmp	r3, r1
 8004472:	bf01      	itttt	eq
 8004474:	6819      	ldreq	r1, [r3, #0]
 8004476:	685b      	ldreq	r3, [r3, #4]
 8004478:	1949      	addeq	r1, r1, r5
 800447a:	6021      	streq	r1, [r4, #0]
 800447c:	e7ed      	b.n	800445a <_free_r+0x22>
 800447e:	461a      	mov	r2, r3
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	b10b      	cbz	r3, 8004488 <_free_r+0x50>
 8004484:	42a3      	cmp	r3, r4
 8004486:	d9fa      	bls.n	800447e <_free_r+0x46>
 8004488:	6811      	ldr	r1, [r2, #0]
 800448a:	1855      	adds	r5, r2, r1
 800448c:	42a5      	cmp	r5, r4
 800448e:	d10b      	bne.n	80044a8 <_free_r+0x70>
 8004490:	6824      	ldr	r4, [r4, #0]
 8004492:	4421      	add	r1, r4
 8004494:	1854      	adds	r4, r2, r1
 8004496:	42a3      	cmp	r3, r4
 8004498:	6011      	str	r1, [r2, #0]
 800449a:	d1e0      	bne.n	800445e <_free_r+0x26>
 800449c:	681c      	ldr	r4, [r3, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	6053      	str	r3, [r2, #4]
 80044a2:	4421      	add	r1, r4
 80044a4:	6011      	str	r1, [r2, #0]
 80044a6:	e7da      	b.n	800445e <_free_r+0x26>
 80044a8:	d902      	bls.n	80044b0 <_free_r+0x78>
 80044aa:	230c      	movs	r3, #12
 80044ac:	6003      	str	r3, [r0, #0]
 80044ae:	e7d6      	b.n	800445e <_free_r+0x26>
 80044b0:	6825      	ldr	r5, [r4, #0]
 80044b2:	1961      	adds	r1, r4, r5
 80044b4:	428b      	cmp	r3, r1
 80044b6:	bf04      	itt	eq
 80044b8:	6819      	ldreq	r1, [r3, #0]
 80044ba:	685b      	ldreq	r3, [r3, #4]
 80044bc:	6063      	str	r3, [r4, #4]
 80044be:	bf04      	itt	eq
 80044c0:	1949      	addeq	r1, r1, r5
 80044c2:	6021      	streq	r1, [r4, #0]
 80044c4:	6054      	str	r4, [r2, #4]
 80044c6:	e7ca      	b.n	800445e <_free_r+0x26>
 80044c8:	b003      	add	sp, #12
 80044ca:	bd30      	pop	{r4, r5, pc}
 80044cc:	2000023c 	.word	0x2000023c

080044d0 <sbrk_aligned>:
 80044d0:	b570      	push	{r4, r5, r6, lr}
 80044d2:	4e0e      	ldr	r6, [pc, #56]	; (800450c <sbrk_aligned+0x3c>)
 80044d4:	460c      	mov	r4, r1
 80044d6:	6831      	ldr	r1, [r6, #0]
 80044d8:	4605      	mov	r5, r0
 80044da:	b911      	cbnz	r1, 80044e2 <sbrk_aligned+0x12>
 80044dc:	f000 fa16 	bl	800490c <_sbrk_r>
 80044e0:	6030      	str	r0, [r6, #0]
 80044e2:	4621      	mov	r1, r4
 80044e4:	4628      	mov	r0, r5
 80044e6:	f000 fa11 	bl	800490c <_sbrk_r>
 80044ea:	1c43      	adds	r3, r0, #1
 80044ec:	d00a      	beq.n	8004504 <sbrk_aligned+0x34>
 80044ee:	1cc4      	adds	r4, r0, #3
 80044f0:	f024 0403 	bic.w	r4, r4, #3
 80044f4:	42a0      	cmp	r0, r4
 80044f6:	d007      	beq.n	8004508 <sbrk_aligned+0x38>
 80044f8:	1a21      	subs	r1, r4, r0
 80044fa:	4628      	mov	r0, r5
 80044fc:	f000 fa06 	bl	800490c <_sbrk_r>
 8004500:	3001      	adds	r0, #1
 8004502:	d101      	bne.n	8004508 <sbrk_aligned+0x38>
 8004504:	f04f 34ff 	mov.w	r4, #4294967295
 8004508:	4620      	mov	r0, r4
 800450a:	bd70      	pop	{r4, r5, r6, pc}
 800450c:	20000240 	.word	0x20000240

08004510 <_malloc_r>:
 8004510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004514:	1ccd      	adds	r5, r1, #3
 8004516:	f025 0503 	bic.w	r5, r5, #3
 800451a:	3508      	adds	r5, #8
 800451c:	2d0c      	cmp	r5, #12
 800451e:	bf38      	it	cc
 8004520:	250c      	movcc	r5, #12
 8004522:	2d00      	cmp	r5, #0
 8004524:	4607      	mov	r7, r0
 8004526:	db01      	blt.n	800452c <_malloc_r+0x1c>
 8004528:	42a9      	cmp	r1, r5
 800452a:	d905      	bls.n	8004538 <_malloc_r+0x28>
 800452c:	230c      	movs	r3, #12
 800452e:	603b      	str	r3, [r7, #0]
 8004530:	2600      	movs	r6, #0
 8004532:	4630      	mov	r0, r6
 8004534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004538:	4e2e      	ldr	r6, [pc, #184]	; (80045f4 <_malloc_r+0xe4>)
 800453a:	f000 fad5 	bl	8004ae8 <__malloc_lock>
 800453e:	6833      	ldr	r3, [r6, #0]
 8004540:	461c      	mov	r4, r3
 8004542:	bb34      	cbnz	r4, 8004592 <_malloc_r+0x82>
 8004544:	4629      	mov	r1, r5
 8004546:	4638      	mov	r0, r7
 8004548:	f7ff ffc2 	bl	80044d0 <sbrk_aligned>
 800454c:	1c43      	adds	r3, r0, #1
 800454e:	4604      	mov	r4, r0
 8004550:	d14d      	bne.n	80045ee <_malloc_r+0xde>
 8004552:	6834      	ldr	r4, [r6, #0]
 8004554:	4626      	mov	r6, r4
 8004556:	2e00      	cmp	r6, #0
 8004558:	d140      	bne.n	80045dc <_malloc_r+0xcc>
 800455a:	6823      	ldr	r3, [r4, #0]
 800455c:	4631      	mov	r1, r6
 800455e:	4638      	mov	r0, r7
 8004560:	eb04 0803 	add.w	r8, r4, r3
 8004564:	f000 f9d2 	bl	800490c <_sbrk_r>
 8004568:	4580      	cmp	r8, r0
 800456a:	d13a      	bne.n	80045e2 <_malloc_r+0xd2>
 800456c:	6821      	ldr	r1, [r4, #0]
 800456e:	3503      	adds	r5, #3
 8004570:	1a6d      	subs	r5, r5, r1
 8004572:	f025 0503 	bic.w	r5, r5, #3
 8004576:	3508      	adds	r5, #8
 8004578:	2d0c      	cmp	r5, #12
 800457a:	bf38      	it	cc
 800457c:	250c      	movcc	r5, #12
 800457e:	4629      	mov	r1, r5
 8004580:	4638      	mov	r0, r7
 8004582:	f7ff ffa5 	bl	80044d0 <sbrk_aligned>
 8004586:	3001      	adds	r0, #1
 8004588:	d02b      	beq.n	80045e2 <_malloc_r+0xd2>
 800458a:	6823      	ldr	r3, [r4, #0]
 800458c:	442b      	add	r3, r5
 800458e:	6023      	str	r3, [r4, #0]
 8004590:	e00e      	b.n	80045b0 <_malloc_r+0xa0>
 8004592:	6822      	ldr	r2, [r4, #0]
 8004594:	1b52      	subs	r2, r2, r5
 8004596:	d41e      	bmi.n	80045d6 <_malloc_r+0xc6>
 8004598:	2a0b      	cmp	r2, #11
 800459a:	d916      	bls.n	80045ca <_malloc_r+0xba>
 800459c:	1961      	adds	r1, r4, r5
 800459e:	42a3      	cmp	r3, r4
 80045a0:	6025      	str	r5, [r4, #0]
 80045a2:	bf18      	it	ne
 80045a4:	6059      	strne	r1, [r3, #4]
 80045a6:	6863      	ldr	r3, [r4, #4]
 80045a8:	bf08      	it	eq
 80045aa:	6031      	streq	r1, [r6, #0]
 80045ac:	5162      	str	r2, [r4, r5]
 80045ae:	604b      	str	r3, [r1, #4]
 80045b0:	4638      	mov	r0, r7
 80045b2:	f104 060b 	add.w	r6, r4, #11
 80045b6:	f000 fa9d 	bl	8004af4 <__malloc_unlock>
 80045ba:	f026 0607 	bic.w	r6, r6, #7
 80045be:	1d23      	adds	r3, r4, #4
 80045c0:	1af2      	subs	r2, r6, r3
 80045c2:	d0b6      	beq.n	8004532 <_malloc_r+0x22>
 80045c4:	1b9b      	subs	r3, r3, r6
 80045c6:	50a3      	str	r3, [r4, r2]
 80045c8:	e7b3      	b.n	8004532 <_malloc_r+0x22>
 80045ca:	6862      	ldr	r2, [r4, #4]
 80045cc:	42a3      	cmp	r3, r4
 80045ce:	bf0c      	ite	eq
 80045d0:	6032      	streq	r2, [r6, #0]
 80045d2:	605a      	strne	r2, [r3, #4]
 80045d4:	e7ec      	b.n	80045b0 <_malloc_r+0xa0>
 80045d6:	4623      	mov	r3, r4
 80045d8:	6864      	ldr	r4, [r4, #4]
 80045da:	e7b2      	b.n	8004542 <_malloc_r+0x32>
 80045dc:	4634      	mov	r4, r6
 80045de:	6876      	ldr	r6, [r6, #4]
 80045e0:	e7b9      	b.n	8004556 <_malloc_r+0x46>
 80045e2:	230c      	movs	r3, #12
 80045e4:	603b      	str	r3, [r7, #0]
 80045e6:	4638      	mov	r0, r7
 80045e8:	f000 fa84 	bl	8004af4 <__malloc_unlock>
 80045ec:	e7a1      	b.n	8004532 <_malloc_r+0x22>
 80045ee:	6025      	str	r5, [r4, #0]
 80045f0:	e7de      	b.n	80045b0 <_malloc_r+0xa0>
 80045f2:	bf00      	nop
 80045f4:	2000023c 	.word	0x2000023c

080045f8 <_realloc_r>:
 80045f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045fc:	4680      	mov	r8, r0
 80045fe:	4614      	mov	r4, r2
 8004600:	460e      	mov	r6, r1
 8004602:	b921      	cbnz	r1, 800460e <_realloc_r+0x16>
 8004604:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004608:	4611      	mov	r1, r2
 800460a:	f7ff bf81 	b.w	8004510 <_malloc_r>
 800460e:	b92a      	cbnz	r2, 800461c <_realloc_r+0x24>
 8004610:	f7ff ff12 	bl	8004438 <_free_r>
 8004614:	4625      	mov	r5, r4
 8004616:	4628      	mov	r0, r5
 8004618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800461c:	f000 fa70 	bl	8004b00 <_malloc_usable_size_r>
 8004620:	4284      	cmp	r4, r0
 8004622:	4607      	mov	r7, r0
 8004624:	d802      	bhi.n	800462c <_realloc_r+0x34>
 8004626:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800462a:	d812      	bhi.n	8004652 <_realloc_r+0x5a>
 800462c:	4621      	mov	r1, r4
 800462e:	4640      	mov	r0, r8
 8004630:	f7ff ff6e 	bl	8004510 <_malloc_r>
 8004634:	4605      	mov	r5, r0
 8004636:	2800      	cmp	r0, #0
 8004638:	d0ed      	beq.n	8004616 <_realloc_r+0x1e>
 800463a:	42bc      	cmp	r4, r7
 800463c:	4622      	mov	r2, r4
 800463e:	4631      	mov	r1, r6
 8004640:	bf28      	it	cs
 8004642:	463a      	movcs	r2, r7
 8004644:	f7ff fed0 	bl	80043e8 <memcpy>
 8004648:	4631      	mov	r1, r6
 800464a:	4640      	mov	r0, r8
 800464c:	f7ff fef4 	bl	8004438 <_free_r>
 8004650:	e7e1      	b.n	8004616 <_realloc_r+0x1e>
 8004652:	4635      	mov	r5, r6
 8004654:	e7df      	b.n	8004616 <_realloc_r+0x1e>

08004656 <__ssputs_r>:
 8004656:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800465a:	688e      	ldr	r6, [r1, #8]
 800465c:	429e      	cmp	r6, r3
 800465e:	4682      	mov	sl, r0
 8004660:	460c      	mov	r4, r1
 8004662:	4690      	mov	r8, r2
 8004664:	461f      	mov	r7, r3
 8004666:	d838      	bhi.n	80046da <__ssputs_r+0x84>
 8004668:	898a      	ldrh	r2, [r1, #12]
 800466a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800466e:	d032      	beq.n	80046d6 <__ssputs_r+0x80>
 8004670:	6825      	ldr	r5, [r4, #0]
 8004672:	6909      	ldr	r1, [r1, #16]
 8004674:	eba5 0901 	sub.w	r9, r5, r1
 8004678:	6965      	ldr	r5, [r4, #20]
 800467a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800467e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004682:	3301      	adds	r3, #1
 8004684:	444b      	add	r3, r9
 8004686:	106d      	asrs	r5, r5, #1
 8004688:	429d      	cmp	r5, r3
 800468a:	bf38      	it	cc
 800468c:	461d      	movcc	r5, r3
 800468e:	0553      	lsls	r3, r2, #21
 8004690:	d531      	bpl.n	80046f6 <__ssputs_r+0xa0>
 8004692:	4629      	mov	r1, r5
 8004694:	f7ff ff3c 	bl	8004510 <_malloc_r>
 8004698:	4606      	mov	r6, r0
 800469a:	b950      	cbnz	r0, 80046b2 <__ssputs_r+0x5c>
 800469c:	230c      	movs	r3, #12
 800469e:	f8ca 3000 	str.w	r3, [sl]
 80046a2:	89a3      	ldrh	r3, [r4, #12]
 80046a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046a8:	81a3      	strh	r3, [r4, #12]
 80046aa:	f04f 30ff 	mov.w	r0, #4294967295
 80046ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046b2:	6921      	ldr	r1, [r4, #16]
 80046b4:	464a      	mov	r2, r9
 80046b6:	f7ff fe97 	bl	80043e8 <memcpy>
 80046ba:	89a3      	ldrh	r3, [r4, #12]
 80046bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80046c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046c4:	81a3      	strh	r3, [r4, #12]
 80046c6:	6126      	str	r6, [r4, #16]
 80046c8:	6165      	str	r5, [r4, #20]
 80046ca:	444e      	add	r6, r9
 80046cc:	eba5 0509 	sub.w	r5, r5, r9
 80046d0:	6026      	str	r6, [r4, #0]
 80046d2:	60a5      	str	r5, [r4, #8]
 80046d4:	463e      	mov	r6, r7
 80046d6:	42be      	cmp	r6, r7
 80046d8:	d900      	bls.n	80046dc <__ssputs_r+0x86>
 80046da:	463e      	mov	r6, r7
 80046dc:	6820      	ldr	r0, [r4, #0]
 80046de:	4632      	mov	r2, r6
 80046e0:	4641      	mov	r1, r8
 80046e2:	f7ff fe8f 	bl	8004404 <memmove>
 80046e6:	68a3      	ldr	r3, [r4, #8]
 80046e8:	1b9b      	subs	r3, r3, r6
 80046ea:	60a3      	str	r3, [r4, #8]
 80046ec:	6823      	ldr	r3, [r4, #0]
 80046ee:	4433      	add	r3, r6
 80046f0:	6023      	str	r3, [r4, #0]
 80046f2:	2000      	movs	r0, #0
 80046f4:	e7db      	b.n	80046ae <__ssputs_r+0x58>
 80046f6:	462a      	mov	r2, r5
 80046f8:	f7ff ff7e 	bl	80045f8 <_realloc_r>
 80046fc:	4606      	mov	r6, r0
 80046fe:	2800      	cmp	r0, #0
 8004700:	d1e1      	bne.n	80046c6 <__ssputs_r+0x70>
 8004702:	6921      	ldr	r1, [r4, #16]
 8004704:	4650      	mov	r0, sl
 8004706:	f7ff fe97 	bl	8004438 <_free_r>
 800470a:	e7c7      	b.n	800469c <__ssputs_r+0x46>

0800470c <_svfiprintf_r>:
 800470c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004710:	4698      	mov	r8, r3
 8004712:	898b      	ldrh	r3, [r1, #12]
 8004714:	061b      	lsls	r3, r3, #24
 8004716:	b09d      	sub	sp, #116	; 0x74
 8004718:	4607      	mov	r7, r0
 800471a:	460d      	mov	r5, r1
 800471c:	4614      	mov	r4, r2
 800471e:	d50e      	bpl.n	800473e <_svfiprintf_r+0x32>
 8004720:	690b      	ldr	r3, [r1, #16]
 8004722:	b963      	cbnz	r3, 800473e <_svfiprintf_r+0x32>
 8004724:	2140      	movs	r1, #64	; 0x40
 8004726:	f7ff fef3 	bl	8004510 <_malloc_r>
 800472a:	6028      	str	r0, [r5, #0]
 800472c:	6128      	str	r0, [r5, #16]
 800472e:	b920      	cbnz	r0, 800473a <_svfiprintf_r+0x2e>
 8004730:	230c      	movs	r3, #12
 8004732:	603b      	str	r3, [r7, #0]
 8004734:	f04f 30ff 	mov.w	r0, #4294967295
 8004738:	e0d1      	b.n	80048de <_svfiprintf_r+0x1d2>
 800473a:	2340      	movs	r3, #64	; 0x40
 800473c:	616b      	str	r3, [r5, #20]
 800473e:	2300      	movs	r3, #0
 8004740:	9309      	str	r3, [sp, #36]	; 0x24
 8004742:	2320      	movs	r3, #32
 8004744:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004748:	f8cd 800c 	str.w	r8, [sp, #12]
 800474c:	2330      	movs	r3, #48	; 0x30
 800474e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80048f8 <_svfiprintf_r+0x1ec>
 8004752:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004756:	f04f 0901 	mov.w	r9, #1
 800475a:	4623      	mov	r3, r4
 800475c:	469a      	mov	sl, r3
 800475e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004762:	b10a      	cbz	r2, 8004768 <_svfiprintf_r+0x5c>
 8004764:	2a25      	cmp	r2, #37	; 0x25
 8004766:	d1f9      	bne.n	800475c <_svfiprintf_r+0x50>
 8004768:	ebba 0b04 	subs.w	fp, sl, r4
 800476c:	d00b      	beq.n	8004786 <_svfiprintf_r+0x7a>
 800476e:	465b      	mov	r3, fp
 8004770:	4622      	mov	r2, r4
 8004772:	4629      	mov	r1, r5
 8004774:	4638      	mov	r0, r7
 8004776:	f7ff ff6e 	bl	8004656 <__ssputs_r>
 800477a:	3001      	adds	r0, #1
 800477c:	f000 80aa 	beq.w	80048d4 <_svfiprintf_r+0x1c8>
 8004780:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004782:	445a      	add	r2, fp
 8004784:	9209      	str	r2, [sp, #36]	; 0x24
 8004786:	f89a 3000 	ldrb.w	r3, [sl]
 800478a:	2b00      	cmp	r3, #0
 800478c:	f000 80a2 	beq.w	80048d4 <_svfiprintf_r+0x1c8>
 8004790:	2300      	movs	r3, #0
 8004792:	f04f 32ff 	mov.w	r2, #4294967295
 8004796:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800479a:	f10a 0a01 	add.w	sl, sl, #1
 800479e:	9304      	str	r3, [sp, #16]
 80047a0:	9307      	str	r3, [sp, #28]
 80047a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80047a6:	931a      	str	r3, [sp, #104]	; 0x68
 80047a8:	4654      	mov	r4, sl
 80047aa:	2205      	movs	r2, #5
 80047ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047b0:	4851      	ldr	r0, [pc, #324]	; (80048f8 <_svfiprintf_r+0x1ec>)
 80047b2:	f7fb fd0d 	bl	80001d0 <memchr>
 80047b6:	9a04      	ldr	r2, [sp, #16]
 80047b8:	b9d8      	cbnz	r0, 80047f2 <_svfiprintf_r+0xe6>
 80047ba:	06d0      	lsls	r0, r2, #27
 80047bc:	bf44      	itt	mi
 80047be:	2320      	movmi	r3, #32
 80047c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047c4:	0711      	lsls	r1, r2, #28
 80047c6:	bf44      	itt	mi
 80047c8:	232b      	movmi	r3, #43	; 0x2b
 80047ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047ce:	f89a 3000 	ldrb.w	r3, [sl]
 80047d2:	2b2a      	cmp	r3, #42	; 0x2a
 80047d4:	d015      	beq.n	8004802 <_svfiprintf_r+0xf6>
 80047d6:	9a07      	ldr	r2, [sp, #28]
 80047d8:	4654      	mov	r4, sl
 80047da:	2000      	movs	r0, #0
 80047dc:	f04f 0c0a 	mov.w	ip, #10
 80047e0:	4621      	mov	r1, r4
 80047e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047e6:	3b30      	subs	r3, #48	; 0x30
 80047e8:	2b09      	cmp	r3, #9
 80047ea:	d94e      	bls.n	800488a <_svfiprintf_r+0x17e>
 80047ec:	b1b0      	cbz	r0, 800481c <_svfiprintf_r+0x110>
 80047ee:	9207      	str	r2, [sp, #28]
 80047f0:	e014      	b.n	800481c <_svfiprintf_r+0x110>
 80047f2:	eba0 0308 	sub.w	r3, r0, r8
 80047f6:	fa09 f303 	lsl.w	r3, r9, r3
 80047fa:	4313      	orrs	r3, r2
 80047fc:	9304      	str	r3, [sp, #16]
 80047fe:	46a2      	mov	sl, r4
 8004800:	e7d2      	b.n	80047a8 <_svfiprintf_r+0x9c>
 8004802:	9b03      	ldr	r3, [sp, #12]
 8004804:	1d19      	adds	r1, r3, #4
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	9103      	str	r1, [sp, #12]
 800480a:	2b00      	cmp	r3, #0
 800480c:	bfbb      	ittet	lt
 800480e:	425b      	neglt	r3, r3
 8004810:	f042 0202 	orrlt.w	r2, r2, #2
 8004814:	9307      	strge	r3, [sp, #28]
 8004816:	9307      	strlt	r3, [sp, #28]
 8004818:	bfb8      	it	lt
 800481a:	9204      	strlt	r2, [sp, #16]
 800481c:	7823      	ldrb	r3, [r4, #0]
 800481e:	2b2e      	cmp	r3, #46	; 0x2e
 8004820:	d10c      	bne.n	800483c <_svfiprintf_r+0x130>
 8004822:	7863      	ldrb	r3, [r4, #1]
 8004824:	2b2a      	cmp	r3, #42	; 0x2a
 8004826:	d135      	bne.n	8004894 <_svfiprintf_r+0x188>
 8004828:	9b03      	ldr	r3, [sp, #12]
 800482a:	1d1a      	adds	r2, r3, #4
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	9203      	str	r2, [sp, #12]
 8004830:	2b00      	cmp	r3, #0
 8004832:	bfb8      	it	lt
 8004834:	f04f 33ff 	movlt.w	r3, #4294967295
 8004838:	3402      	adds	r4, #2
 800483a:	9305      	str	r3, [sp, #20]
 800483c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004908 <_svfiprintf_r+0x1fc>
 8004840:	7821      	ldrb	r1, [r4, #0]
 8004842:	2203      	movs	r2, #3
 8004844:	4650      	mov	r0, sl
 8004846:	f7fb fcc3 	bl	80001d0 <memchr>
 800484a:	b140      	cbz	r0, 800485e <_svfiprintf_r+0x152>
 800484c:	2340      	movs	r3, #64	; 0x40
 800484e:	eba0 000a 	sub.w	r0, r0, sl
 8004852:	fa03 f000 	lsl.w	r0, r3, r0
 8004856:	9b04      	ldr	r3, [sp, #16]
 8004858:	4303      	orrs	r3, r0
 800485a:	3401      	adds	r4, #1
 800485c:	9304      	str	r3, [sp, #16]
 800485e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004862:	4826      	ldr	r0, [pc, #152]	; (80048fc <_svfiprintf_r+0x1f0>)
 8004864:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004868:	2206      	movs	r2, #6
 800486a:	f7fb fcb1 	bl	80001d0 <memchr>
 800486e:	2800      	cmp	r0, #0
 8004870:	d038      	beq.n	80048e4 <_svfiprintf_r+0x1d8>
 8004872:	4b23      	ldr	r3, [pc, #140]	; (8004900 <_svfiprintf_r+0x1f4>)
 8004874:	bb1b      	cbnz	r3, 80048be <_svfiprintf_r+0x1b2>
 8004876:	9b03      	ldr	r3, [sp, #12]
 8004878:	3307      	adds	r3, #7
 800487a:	f023 0307 	bic.w	r3, r3, #7
 800487e:	3308      	adds	r3, #8
 8004880:	9303      	str	r3, [sp, #12]
 8004882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004884:	4433      	add	r3, r6
 8004886:	9309      	str	r3, [sp, #36]	; 0x24
 8004888:	e767      	b.n	800475a <_svfiprintf_r+0x4e>
 800488a:	fb0c 3202 	mla	r2, ip, r2, r3
 800488e:	460c      	mov	r4, r1
 8004890:	2001      	movs	r0, #1
 8004892:	e7a5      	b.n	80047e0 <_svfiprintf_r+0xd4>
 8004894:	2300      	movs	r3, #0
 8004896:	3401      	adds	r4, #1
 8004898:	9305      	str	r3, [sp, #20]
 800489a:	4619      	mov	r1, r3
 800489c:	f04f 0c0a 	mov.w	ip, #10
 80048a0:	4620      	mov	r0, r4
 80048a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048a6:	3a30      	subs	r2, #48	; 0x30
 80048a8:	2a09      	cmp	r2, #9
 80048aa:	d903      	bls.n	80048b4 <_svfiprintf_r+0x1a8>
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d0c5      	beq.n	800483c <_svfiprintf_r+0x130>
 80048b0:	9105      	str	r1, [sp, #20]
 80048b2:	e7c3      	b.n	800483c <_svfiprintf_r+0x130>
 80048b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80048b8:	4604      	mov	r4, r0
 80048ba:	2301      	movs	r3, #1
 80048bc:	e7f0      	b.n	80048a0 <_svfiprintf_r+0x194>
 80048be:	ab03      	add	r3, sp, #12
 80048c0:	9300      	str	r3, [sp, #0]
 80048c2:	462a      	mov	r2, r5
 80048c4:	4b0f      	ldr	r3, [pc, #60]	; (8004904 <_svfiprintf_r+0x1f8>)
 80048c6:	a904      	add	r1, sp, #16
 80048c8:	4638      	mov	r0, r7
 80048ca:	f3af 8000 	nop.w
 80048ce:	1c42      	adds	r2, r0, #1
 80048d0:	4606      	mov	r6, r0
 80048d2:	d1d6      	bne.n	8004882 <_svfiprintf_r+0x176>
 80048d4:	89ab      	ldrh	r3, [r5, #12]
 80048d6:	065b      	lsls	r3, r3, #25
 80048d8:	f53f af2c 	bmi.w	8004734 <_svfiprintf_r+0x28>
 80048dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048de:	b01d      	add	sp, #116	; 0x74
 80048e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048e4:	ab03      	add	r3, sp, #12
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	462a      	mov	r2, r5
 80048ea:	4b06      	ldr	r3, [pc, #24]	; (8004904 <_svfiprintf_r+0x1f8>)
 80048ec:	a904      	add	r1, sp, #16
 80048ee:	4638      	mov	r0, r7
 80048f0:	f7ff f938 	bl	8003b64 <_printf_i>
 80048f4:	e7eb      	b.n	80048ce <_svfiprintf_r+0x1c2>
 80048f6:	bf00      	nop
 80048f8:	08004ca8 	.word	0x08004ca8
 80048fc:	08004cb2 	.word	0x08004cb2
 8004900:	00000000 	.word	0x00000000
 8004904:	08004657 	.word	0x08004657
 8004908:	08004cae 	.word	0x08004cae

0800490c <_sbrk_r>:
 800490c:	b538      	push	{r3, r4, r5, lr}
 800490e:	4d06      	ldr	r5, [pc, #24]	; (8004928 <_sbrk_r+0x1c>)
 8004910:	2300      	movs	r3, #0
 8004912:	4604      	mov	r4, r0
 8004914:	4608      	mov	r0, r1
 8004916:	602b      	str	r3, [r5, #0]
 8004918:	f7fc fdaa 	bl	8001470 <_sbrk>
 800491c:	1c43      	adds	r3, r0, #1
 800491e:	d102      	bne.n	8004926 <_sbrk_r+0x1a>
 8004920:	682b      	ldr	r3, [r5, #0]
 8004922:	b103      	cbz	r3, 8004926 <_sbrk_r+0x1a>
 8004924:	6023      	str	r3, [r4, #0]
 8004926:	bd38      	pop	{r3, r4, r5, pc}
 8004928:	20000244 	.word	0x20000244

0800492c <_raise_r>:
 800492c:	291f      	cmp	r1, #31
 800492e:	b538      	push	{r3, r4, r5, lr}
 8004930:	4604      	mov	r4, r0
 8004932:	460d      	mov	r5, r1
 8004934:	d904      	bls.n	8004940 <_raise_r+0x14>
 8004936:	2316      	movs	r3, #22
 8004938:	6003      	str	r3, [r0, #0]
 800493a:	f04f 30ff 	mov.w	r0, #4294967295
 800493e:	bd38      	pop	{r3, r4, r5, pc}
 8004940:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004942:	b112      	cbz	r2, 800494a <_raise_r+0x1e>
 8004944:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004948:	b94b      	cbnz	r3, 800495e <_raise_r+0x32>
 800494a:	4620      	mov	r0, r4
 800494c:	f000 f830 	bl	80049b0 <_getpid_r>
 8004950:	462a      	mov	r2, r5
 8004952:	4601      	mov	r1, r0
 8004954:	4620      	mov	r0, r4
 8004956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800495a:	f000 b817 	b.w	800498c <_kill_r>
 800495e:	2b01      	cmp	r3, #1
 8004960:	d00a      	beq.n	8004978 <_raise_r+0x4c>
 8004962:	1c59      	adds	r1, r3, #1
 8004964:	d103      	bne.n	800496e <_raise_r+0x42>
 8004966:	2316      	movs	r3, #22
 8004968:	6003      	str	r3, [r0, #0]
 800496a:	2001      	movs	r0, #1
 800496c:	e7e7      	b.n	800493e <_raise_r+0x12>
 800496e:	2400      	movs	r4, #0
 8004970:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004974:	4628      	mov	r0, r5
 8004976:	4798      	blx	r3
 8004978:	2000      	movs	r0, #0
 800497a:	e7e0      	b.n	800493e <_raise_r+0x12>

0800497c <raise>:
 800497c:	4b02      	ldr	r3, [pc, #8]	; (8004988 <raise+0xc>)
 800497e:	4601      	mov	r1, r0
 8004980:	6818      	ldr	r0, [r3, #0]
 8004982:	f7ff bfd3 	b.w	800492c <_raise_r>
 8004986:	bf00      	nop
 8004988:	2000000c 	.word	0x2000000c

0800498c <_kill_r>:
 800498c:	b538      	push	{r3, r4, r5, lr}
 800498e:	4d07      	ldr	r5, [pc, #28]	; (80049ac <_kill_r+0x20>)
 8004990:	2300      	movs	r3, #0
 8004992:	4604      	mov	r4, r0
 8004994:	4608      	mov	r0, r1
 8004996:	4611      	mov	r1, r2
 8004998:	602b      	str	r3, [r5, #0]
 800499a:	f7fc fce1 	bl	8001360 <_kill>
 800499e:	1c43      	adds	r3, r0, #1
 80049a0:	d102      	bne.n	80049a8 <_kill_r+0x1c>
 80049a2:	682b      	ldr	r3, [r5, #0]
 80049a4:	b103      	cbz	r3, 80049a8 <_kill_r+0x1c>
 80049a6:	6023      	str	r3, [r4, #0]
 80049a8:	bd38      	pop	{r3, r4, r5, pc}
 80049aa:	bf00      	nop
 80049ac:	20000244 	.word	0x20000244

080049b0 <_getpid_r>:
 80049b0:	f7fc bcce 	b.w	8001350 <_getpid>

080049b4 <__sread>:
 80049b4:	b510      	push	{r4, lr}
 80049b6:	460c      	mov	r4, r1
 80049b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049bc:	f000 f8a8 	bl	8004b10 <_read_r>
 80049c0:	2800      	cmp	r0, #0
 80049c2:	bfab      	itete	ge
 80049c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80049c6:	89a3      	ldrhlt	r3, [r4, #12]
 80049c8:	181b      	addge	r3, r3, r0
 80049ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80049ce:	bfac      	ite	ge
 80049d0:	6563      	strge	r3, [r4, #84]	; 0x54
 80049d2:	81a3      	strhlt	r3, [r4, #12]
 80049d4:	bd10      	pop	{r4, pc}

080049d6 <__swrite>:
 80049d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049da:	461f      	mov	r7, r3
 80049dc:	898b      	ldrh	r3, [r1, #12]
 80049de:	05db      	lsls	r3, r3, #23
 80049e0:	4605      	mov	r5, r0
 80049e2:	460c      	mov	r4, r1
 80049e4:	4616      	mov	r6, r2
 80049e6:	d505      	bpl.n	80049f4 <__swrite+0x1e>
 80049e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049ec:	2302      	movs	r3, #2
 80049ee:	2200      	movs	r2, #0
 80049f0:	f000 f868 	bl	8004ac4 <_lseek_r>
 80049f4:	89a3      	ldrh	r3, [r4, #12]
 80049f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80049fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049fe:	81a3      	strh	r3, [r4, #12]
 8004a00:	4632      	mov	r2, r6
 8004a02:	463b      	mov	r3, r7
 8004a04:	4628      	mov	r0, r5
 8004a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a0a:	f000 b817 	b.w	8004a3c <_write_r>

08004a0e <__sseek>:
 8004a0e:	b510      	push	{r4, lr}
 8004a10:	460c      	mov	r4, r1
 8004a12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a16:	f000 f855 	bl	8004ac4 <_lseek_r>
 8004a1a:	1c43      	adds	r3, r0, #1
 8004a1c:	89a3      	ldrh	r3, [r4, #12]
 8004a1e:	bf15      	itete	ne
 8004a20:	6560      	strne	r0, [r4, #84]	; 0x54
 8004a22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004a26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004a2a:	81a3      	strheq	r3, [r4, #12]
 8004a2c:	bf18      	it	ne
 8004a2e:	81a3      	strhne	r3, [r4, #12]
 8004a30:	bd10      	pop	{r4, pc}

08004a32 <__sclose>:
 8004a32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a36:	f000 b813 	b.w	8004a60 <_close_r>
	...

08004a3c <_write_r>:
 8004a3c:	b538      	push	{r3, r4, r5, lr}
 8004a3e:	4d07      	ldr	r5, [pc, #28]	; (8004a5c <_write_r+0x20>)
 8004a40:	4604      	mov	r4, r0
 8004a42:	4608      	mov	r0, r1
 8004a44:	4611      	mov	r1, r2
 8004a46:	2200      	movs	r2, #0
 8004a48:	602a      	str	r2, [r5, #0]
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	f7fc fcbf 	bl	80013ce <_write>
 8004a50:	1c43      	adds	r3, r0, #1
 8004a52:	d102      	bne.n	8004a5a <_write_r+0x1e>
 8004a54:	682b      	ldr	r3, [r5, #0]
 8004a56:	b103      	cbz	r3, 8004a5a <_write_r+0x1e>
 8004a58:	6023      	str	r3, [r4, #0]
 8004a5a:	bd38      	pop	{r3, r4, r5, pc}
 8004a5c:	20000244 	.word	0x20000244

08004a60 <_close_r>:
 8004a60:	b538      	push	{r3, r4, r5, lr}
 8004a62:	4d06      	ldr	r5, [pc, #24]	; (8004a7c <_close_r+0x1c>)
 8004a64:	2300      	movs	r3, #0
 8004a66:	4604      	mov	r4, r0
 8004a68:	4608      	mov	r0, r1
 8004a6a:	602b      	str	r3, [r5, #0]
 8004a6c:	f7fc fccb 	bl	8001406 <_close>
 8004a70:	1c43      	adds	r3, r0, #1
 8004a72:	d102      	bne.n	8004a7a <_close_r+0x1a>
 8004a74:	682b      	ldr	r3, [r5, #0]
 8004a76:	b103      	cbz	r3, 8004a7a <_close_r+0x1a>
 8004a78:	6023      	str	r3, [r4, #0]
 8004a7a:	bd38      	pop	{r3, r4, r5, pc}
 8004a7c:	20000244 	.word	0x20000244

08004a80 <_fstat_r>:
 8004a80:	b538      	push	{r3, r4, r5, lr}
 8004a82:	4d07      	ldr	r5, [pc, #28]	; (8004aa0 <_fstat_r+0x20>)
 8004a84:	2300      	movs	r3, #0
 8004a86:	4604      	mov	r4, r0
 8004a88:	4608      	mov	r0, r1
 8004a8a:	4611      	mov	r1, r2
 8004a8c:	602b      	str	r3, [r5, #0]
 8004a8e:	f7fc fcc6 	bl	800141e <_fstat>
 8004a92:	1c43      	adds	r3, r0, #1
 8004a94:	d102      	bne.n	8004a9c <_fstat_r+0x1c>
 8004a96:	682b      	ldr	r3, [r5, #0]
 8004a98:	b103      	cbz	r3, 8004a9c <_fstat_r+0x1c>
 8004a9a:	6023      	str	r3, [r4, #0]
 8004a9c:	bd38      	pop	{r3, r4, r5, pc}
 8004a9e:	bf00      	nop
 8004aa0:	20000244 	.word	0x20000244

08004aa4 <_isatty_r>:
 8004aa4:	b538      	push	{r3, r4, r5, lr}
 8004aa6:	4d06      	ldr	r5, [pc, #24]	; (8004ac0 <_isatty_r+0x1c>)
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	4604      	mov	r4, r0
 8004aac:	4608      	mov	r0, r1
 8004aae:	602b      	str	r3, [r5, #0]
 8004ab0:	f7fc fcc5 	bl	800143e <_isatty>
 8004ab4:	1c43      	adds	r3, r0, #1
 8004ab6:	d102      	bne.n	8004abe <_isatty_r+0x1a>
 8004ab8:	682b      	ldr	r3, [r5, #0]
 8004aba:	b103      	cbz	r3, 8004abe <_isatty_r+0x1a>
 8004abc:	6023      	str	r3, [r4, #0]
 8004abe:	bd38      	pop	{r3, r4, r5, pc}
 8004ac0:	20000244 	.word	0x20000244

08004ac4 <_lseek_r>:
 8004ac4:	b538      	push	{r3, r4, r5, lr}
 8004ac6:	4d07      	ldr	r5, [pc, #28]	; (8004ae4 <_lseek_r+0x20>)
 8004ac8:	4604      	mov	r4, r0
 8004aca:	4608      	mov	r0, r1
 8004acc:	4611      	mov	r1, r2
 8004ace:	2200      	movs	r2, #0
 8004ad0:	602a      	str	r2, [r5, #0]
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	f7fc fcbe 	bl	8001454 <_lseek>
 8004ad8:	1c43      	adds	r3, r0, #1
 8004ada:	d102      	bne.n	8004ae2 <_lseek_r+0x1e>
 8004adc:	682b      	ldr	r3, [r5, #0]
 8004ade:	b103      	cbz	r3, 8004ae2 <_lseek_r+0x1e>
 8004ae0:	6023      	str	r3, [r4, #0]
 8004ae2:	bd38      	pop	{r3, r4, r5, pc}
 8004ae4:	20000244 	.word	0x20000244

08004ae8 <__malloc_lock>:
 8004ae8:	4801      	ldr	r0, [pc, #4]	; (8004af0 <__malloc_lock+0x8>)
 8004aea:	f7ff bc15 	b.w	8004318 <__retarget_lock_acquire_recursive>
 8004aee:	bf00      	nop
 8004af0:	20000238 	.word	0x20000238

08004af4 <__malloc_unlock>:
 8004af4:	4801      	ldr	r0, [pc, #4]	; (8004afc <__malloc_unlock+0x8>)
 8004af6:	f7ff bc10 	b.w	800431a <__retarget_lock_release_recursive>
 8004afa:	bf00      	nop
 8004afc:	20000238 	.word	0x20000238

08004b00 <_malloc_usable_size_r>:
 8004b00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b04:	1f18      	subs	r0, r3, #4
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	bfbc      	itt	lt
 8004b0a:	580b      	ldrlt	r3, [r1, r0]
 8004b0c:	18c0      	addlt	r0, r0, r3
 8004b0e:	4770      	bx	lr

08004b10 <_read_r>:
 8004b10:	b538      	push	{r3, r4, r5, lr}
 8004b12:	4d07      	ldr	r5, [pc, #28]	; (8004b30 <_read_r+0x20>)
 8004b14:	4604      	mov	r4, r0
 8004b16:	4608      	mov	r0, r1
 8004b18:	4611      	mov	r1, r2
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	602a      	str	r2, [r5, #0]
 8004b1e:	461a      	mov	r2, r3
 8004b20:	f7fc fc38 	bl	8001394 <_read>
 8004b24:	1c43      	adds	r3, r0, #1
 8004b26:	d102      	bne.n	8004b2e <_read_r+0x1e>
 8004b28:	682b      	ldr	r3, [r5, #0]
 8004b2a:	b103      	cbz	r3, 8004b2e <_read_r+0x1e>
 8004b2c:	6023      	str	r3, [r4, #0]
 8004b2e:	bd38      	pop	{r3, r4, r5, pc}
 8004b30:	20000244 	.word	0x20000244

08004b34 <_init>:
 8004b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b36:	bf00      	nop
 8004b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b3a:	bc08      	pop	{r3}
 8004b3c:	469e      	mov	lr, r3
 8004b3e:	4770      	bx	lr

08004b40 <_fini>:
 8004b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b42:	bf00      	nop
 8004b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b46:	bc08      	pop	{r3}
 8004b48:	469e      	mov	lr, r3
 8004b4a:	4770      	bx	lr
