ncelab: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncelab	08.20-s015: Started on Feb 04, 2016 at 06:38:00 EST
ncelab
    +access+rwc
    -messages
    worklib.testbench

	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
   register #(32, text_start) PCReg(pc, pcNextFinal, clk, ~internal_halt, rst_b);
                                                  |
ncelab: *W,CUVMPW (./src/mips_core.sv,110|50): port sizes differ in port connection.
   mux2to1 pickNextPC (pcNextFinal, nextpc, nextnextpc,(pcMuxSel[1]|pcMuxSel[0]));
                                 |
ncelab: *W,CUVMPW (./src/mips_core.sv,113|33): port sizes differ in port connection.
   mux2to1 #(5) regDest(wr_regNum, dcd_rt, dcd_rd, regdst); //RegDst
                                |
ncelab: *W,CUVMPW (./src/mips_core.sv,272|32): port sizes differ in port connection.
   mux2to1 regNumber(wr_reg, wr_regNum, 31, jLink_en); //how to define decimal?
                          |
ncelab: *W,CUVMPW (./src/mips_core.sv,294|26): port sizes differ in port connection.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.add_const:module <0x3ed9e10d>
			streams:   1, words:   481
		worklib.adder:module <0x2eb2b050>
			streams:   1, words:   366
		worklib.clock:module <0x6ce21b37>
			streams:   2, words:   699
		worklib.concat:module <0x13586d7f>
			streams:   1, words:   281
		worklib.exception_unit:module <0x4ecc7789>
			streams:   6, words:  5958
		worklib.loader:module <0x49beda8e>
			streams:   1, words:  1512
		worklib.mips_ALU:module <0x17431e3b>
			streams:   1, words:  3237
		worklib.mips_core:module <0x69e51673>
			streams:  42, words: 10641
		worklib.mips_decode:module <0x3b4f580b>
			streams:   1, words: 18076
		worklib.mips_mem:module <0x4425a300>
			streams:  92, words: 43999
		worklib.mux2to1:module <0x1370b10f>
			streams:   1, words:   347
		worklib.mux2to1:module <0x38f96072>
			streams:   1, words:   519
		worklib.mux2to1:module <0x5ef3c4a4>
			streams:   1, words:   511
		worklib.mux2to1:module <0x7339e364>
			streams:   1, words:   564
		worklib.mux4to1:module <0x3611bea6>
			streams:   1, words:   753
		worklib.regfile:module <0x5162512b>
			streams:   6, words:  6458
		worklib.register:module <0x08c894ef>
			streams:   3, words:   734
		worklib.register:module <0x27a03894>
			streams:   3, words:   783
		worklib.register:module <0x3e356bf7>
			streams:   3, words:   716
		worklib.register:module <0x3e82b362>
			streams:   3, words:   714
		worklib.syscall_unit:module <0x7fd85f55>
			streams:   2, words:   743
		worklib.testbench:module <0x14077fa9>
			streams:   8, words:  1861
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		               Instances  Unique
		Modules:              30      16
		Registers:            57      43
		Scalar wires:        100       -
		Expanded wires:      138       6
		Vectored wires:       66       -
		Named events:          2       2
		Always blocks:        25      18
		Initial blocks:        3       3
		Cont. assignments:    44      37
		Pseudo assignments:   22      22
	Writing initial simulation snapshot: worklib.testbench:module
TOOL:	ncelab	08.20-s015: Exiting on Feb 04, 2016 at 06:38:00 EST  (total: 00:00:00)
