Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 16 12:16:49 2025
| Host         : Dawgburts-Mothership running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dlembsys_wrapper_control_sets_placed.rpt
| Design       : dlembsys_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   151 |
|    Minimum number of control sets                        |   151 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   489 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   151 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    40 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             308 |          115 |
| No           | No                    | Yes                    |              30 |            9 |
| No           | Yes                   | No                     |             424 |          188 |
| Yes          | No                    | No                     |             588 |          155 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             938 |          306 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                           |                1 |              1 |         1.00 |
|  dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                |                1 |              1 |         1.00 |
|  dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                           |                1 |              1 |         1.00 |
|  dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                              |                1 |              1 |         1.00 |
|  dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                           |                1 |              1 |         1.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                         | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                1 |              1 |         1.00 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                          |                1 |              1 |         1.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                           |                1 |              1 |         1.00 |
| ~dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                         |                1 |              1 |         1.00 |
| ~dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                     |                1 |              1 |         1.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                     |                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                   |                1 |              2 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                                                          |                1 |              2 |         2.00 |
| ~dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                           | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                 |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                               | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                 |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                    | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                           | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                 |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                            |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                           | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                 |                1 |              4 |         4.00 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                           | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                2 |              4 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                      | dlembsys_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                      | dlembsys_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | dlembsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                  |                1 |              4 |         4.00 |
|  dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            |                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | dlembsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                  |                4 |              4 |         1.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                              | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                           | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                 |                2 |              4 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                                              | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              4 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                           | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                      |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                            |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                   |                2 |              4 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                               |                2 |              4 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                               |                3 |              4 |         1.33 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                   |                3 |              4 |         1.33 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                          | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | dlembsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                1 |              5 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                2 |              5 |         2.50 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                2 |              5 |         2.50 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                2 |              5 |         2.50 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              5 |         2.50 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                   |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                1 |              5 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                              | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                |                1 |              6 |         6.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | dlembsys_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |         6.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                3 |              6 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                3 |              6 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                   | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                |                2 |              6 |         3.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                      | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                |                2 |              6 |         3.00 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | dlembsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                     |                1 |              7 |         7.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                              | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                |                3 |              7 |         2.33 |
| ~dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | dlembsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                  |                2 |              8 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                                                     |                3 |              8 |         2.67 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                      |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                                                     |                3 |              8 |         2.67 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                     |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                               | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              8 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                        |                3 |              8 |         2.67 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | dlembsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |              8 |         2.67 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                         | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                |                3 |              8 |         2.67 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                        |                3 |              8 |         2.67 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                          |                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                          |                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                  |                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                        |                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                            |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                5 |             10 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |             10 |         3.33 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                            |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                  |                3 |             10 |         3.33 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/E[0]                                                  | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                     |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                     |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                5 |             10 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                    | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[0]               |                4 |             10 |         2.50 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                          |                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                       | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                7 |             14 |         2.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                 | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                |                6 |             15 |         2.50 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                5 |             16 |         3.20 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                          |                                                                                                                                                                                          |                6 |             18 |         3.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                          |                                                                                                                                                                                          |                7 |             18 |         2.57 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                |                                                                                                                                                                                          |                7 |             18 |         2.57 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                 | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                |                4 |             19 |         4.75 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                7 |             20 |         2.86 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            | dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_5                                                                                                                                    |                5 |             23 |         4.60 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | dlembsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                               |                6 |             28 |         4.67 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                   |                                                                                                                                                                                          |               13 |             30 |         2.31 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                               |                9 |             30 |         3.33 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Read_Req                                              | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               11 |             31 |         2.82 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                              | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                6 |             32 |         5.33 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                 |               12 |             32 |         2.67 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                               | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               12 |             32 |         2.67 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_2[0]                                                                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                6 |             32 |         5.33 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rvalid[0]                                                                              | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               14 |             32 |         2.29 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                   |               11 |             32 |         2.91 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                      | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             32 |         6.40 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                             |               11 |             32 |         2.91 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                5 |             32 |         6.40 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       |                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               10 |             32 |         3.20 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               18 |             33 |         1.83 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                          |                8 |             34 |         4.25 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                     |                                                                                                                                                                                          |                6 |             34 |         5.67 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                |               20 |             43 |         2.15 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                                                          |               13 |             47 |         3.62 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                   |                                                                                                                                                                                          |               13 |             75 |         5.77 |
|  dlembsys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            |                                                                                                                                                                                          |               24 |             81 |         3.38 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               34 |             92 |         2.71 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_i_reg_0                                                                                                                |                                                                                                                                                                                          |               16 |            128 |         8.00 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               87 |            193 |         2.22 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               80 |            218 |         2.72 |
|  dlembsys_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            |                                                                                                                                                                                          |               92 |            243 |         2.64 |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


