

================================================================
== Vitis HLS Report for 'substitute'
================================================================
* Date:           Wed Nov 23 13:24:36 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        demo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.181 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      235|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|       64|       72|    0|
|Memory               |        0|     -|       16|        3|    -|
|Multiplexer          |        -|     -|        -|       46|    -|
|Register             |        -|     -|      108|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      188|      356|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  64|  72|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  64|  72|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |substitute_key_U  |substitute_key_ROM_AUTO_1R  |        0|  16|   3|    0|    18|    8|     1|          144|
    +------------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                            |        0|  16|   3|    0|    18|    8|     1|          144|
    +------------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_124_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln21_fu_175_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln23_fu_145_p2     |         +|   0|  0|  39|          32|           1|
    |diff_fu_156_p2         |         -|   0|  0|  15|           8|           8|
    |icmp_ln15_fu_130_p2    |      icmp|   0|  0|  11|           8|           6|
    |icmp_ln21_fu_161_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln24_fu_186_p2    |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln32_1_fu_205_p2  |      icmp|   0|  0|  11|           8|           4|
    |icmp_ln32_fu_200_p2    |      icmp|   0|  0|  11|           8|           4|
    |icmp_ln3_1_fu_229_p2   |      icmp|   0|  0|  11|           8|           4|
    |icmp_ln3_fu_224_p2     |      icmp|   0|  0|  11|           8|           4|
    |or_ln32_fu_210_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln3_fu_234_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln21_fu_167_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln24_fu_192_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln32_fu_216_p3  |    select|   0|  0|  32|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 235|         116|          60|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_phi_mux_key_i_flag_0_phi_fu_105_p4  |   9|          2|    1|          2|
    |ap_phi_mux_key_i_new_0_phi_fu_117_p4   |   9|          2|   32|         64|
    |output_r                               |  14|          3|    8|         24|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  46|         10|   42|         93|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln23_reg_264      |  32|   0|   32|          0|
    |ap_CS_fsm             |   2|   0|    2|          0|
    |icmp_ln15_reg_255     |   1|   0|    1|          0|
    |input_r_read_reg_246  |   8|   0|    8|          0|
    |key_i                 |  32|   0|   32|          0|
    |key_i_flag_0_reg_101  |   1|   0|    1|          0|
    |key_i_new_0_reg_113   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 108|   0|  108|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    substitute|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    substitute|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    substitute|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

