{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543897709585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543897709586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 12:28:29 2018 " "Processing started: Tue Dec 04 12:28:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543897709586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543897709586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543897709586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1543897709787 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "esp8266_encode.v(35) " "Verilog HDL information at esp8266_encode.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1543897709813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sig sig esp8266_encode.v(3) " "Verilog HDL Declaration information at esp8266_encode.v(3): object \"Sig\" differs only in case from object \"sig\" in the same scope" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543897709813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_send data_send esp8266_encode.v(4) " "Verilog HDL Declaration information at esp8266_encode.v(4): object \"Data_send\" differs only in case from object \"data_send\" in the same scope" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543897709813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_encode " "Found entity 1: esp8266_encode" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897709814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897709814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_decode " "Found entity 1: esp8266_decode" {  } { { "source/esp8266_decode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897709816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897709816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clk_set.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clk_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_set " "Found entity 1: clk_set" {  } { { "source/clk_set.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/clk_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897709818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897709818 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd1602.v(498) " "Verilog HDL warning at lcd1602.v(498): extended using \"x\" or \"z\"" {  } { { "source/lcd1602.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/lcd1602.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543897709821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd1602 " "Found entity 1: lcd1602" {  } { { "source/lcd1602.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/lcd1602.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897709821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897709821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "source/uart_tx.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897709823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897709823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "source/uart_rx.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897709825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897709825 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top top.v(6) " "Verilog Module Declaration warning at top.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897709826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897709826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897709826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/receivemessage_control.v 1 1 " "Found 1 design units, including 1 entities, in source file source/receivemessage_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiveMessage_control " "Found entity 1: ReceiveMessage_control" {  } { { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897709828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897709828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543897710097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_set clk_set:CLK_UART " "Elaborating entity \"clk_set\" for hierarchy \"clk_set:CLK_UART\"" {  } { { "source/top.v" "CLK_UART" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897710128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_encode esp8266_encode:encode " "Elaborating entity \"esp8266_encode\" for hierarchy \"esp8266_encode:encode\"" {  } { { "source/top.v" "encode" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897710129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "str esp8266_encode.v(32) " "Verilog HDL or VHDL warning at esp8266_encode.v(32): object \"str\" assigned a value but never read" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543897710136 "|top|esp8266_encode:encode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 esp8266_encode.v(52) " "Verilog HDL assignment warning at esp8266_encode.v(52): truncated value with size 32 to match size of target (16)" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543897710136 "|top|esp8266_encode:encode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 esp8266_encode.v(62) " "Verilog HDL assignment warning at esp8266_encode.v(62): truncated value with size 32 to match size of target (16)" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543897710136 "|top|esp8266_encode:encode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 esp8266_encode.v(65) " "Verilog HDL assignment warning at esp8266_encode.v(65): truncated value with size 32 to match size of target (16)" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543897710136 "|top|esp8266_encode:encode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_done esp8266_encode.v(35) " "Verilog HDL Always Construct warning at esp8266_encode.v(35): inferring latch(es) for variable \"send_done\", which holds its previous value in one or more paths through the always construct" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543897710136 "|top|esp8266_encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_done esp8266_encode.v(35) " "Inferred latch for \"send_done\" at esp8266_encode.v(35)" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543897710136 "|top|esp8266_encode:encode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:module_tx_esp8266 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:module_tx_esp8266\"" {  } { { "source/top.v" "module_tx_esp8266" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897710137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:module_rx_esp8266 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:module_rx_esp8266\"" {  } { { "source/top.v" "module_rx_esp8266" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897710139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_decode esp8266_decode:decode " "Elaborating entity \"esp8266_decode\" for hierarchy \"esp8266_decode:decode\"" {  } { { "source/top.v" "decode" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897710141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 esp8266_decode.v(41) " "Verilog HDL assignment warning at esp8266_decode.v(41): truncated value with size 32 to match size of target (4)" {  } { { "source/esp8266_decode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_decode.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543897710141 "|top|esp8266_decode:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiveMessage_control ReceiveMessage_control:UU " "Elaborating entity \"ReceiveMessage_control\" for hierarchy \"ReceiveMessage_control:UU\"" {  } { { "source/top.v" "UU" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897710142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ReceiveMessage_control.v(14) " "Verilog HDL assignment warning at ReceiveMessage_control.v(14): truncated value with size 32 to match size of target (13)" {  } { { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543897710143 "|top|ReceiveMessage_control:UU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd1602 lcd1602:U5 " "Elaborating entity \"lcd1602\" for hierarchy \"lcd1602:U5\"" {  } { { "source/top.v" "U5" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897710143 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "source/top.v" "Mod1" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897712523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "source/top.v" "Div0" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897712523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "source/top.v" "Mod0" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897712523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "source/top.v" "Div1" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897712523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ReceiveMessage_control:UU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ReceiveMessage_control:UU\|Mult0\"" {  } { { "source/ReceiveMessage_control.v" "Mult0" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897712523 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543897712523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897712547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712547 ""}  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543897712547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897712709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712709 ""}  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543897712709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_97f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_97f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_97f " "Found entity 1: alt_u_div_97f" {  } { { "db/alt_u_div_97f.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897712782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712782 ""}  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543897712782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897712834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712834 ""}  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543897712834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897712893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897712893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897712916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Instantiated megafunction \"ReceiveMessage_control:UU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712916 ""}  } { { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543897712916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897712961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897713005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897713005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897713012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897713015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897713058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897713058 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|altshift:external_latency_ffs ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897713068 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543897713308 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/esp8266_decode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_decode.v" 58 -1 0 } } { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1543897713384 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1543897713385 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543897714186 "|top|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543897714186 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543897714345 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_6_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_6_result_int\[0\]~12\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_6_result_int\[0\]~12" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_8_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_8_result_int\[0\]~14\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_8_result_int\[0\]~14" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_9_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_9_result_int\[0\]~14\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_9_result_int\[0\]~14" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_11_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_11_result_int\[0\]~14\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_11_result_int\[0\]~14" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_6_result_int\[0\]~12 " "Logic cell \"lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_6_result_int\[0\]~12\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_6_result_int\[0\]~12" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_8_result_int\[0\]~16 " "Logic cell \"lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_8_result_int\[0\]~16\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_8_result_int\[0\]~16" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_9_result_int\[0\]~16 " "Logic cell \"lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_9_result_int\[0\]~16\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_9_result_int\[0\]~16" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_27f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_27f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_27f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_27f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715474 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1543897715474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wslibeia/Desktop/bishe/output_files/lcd1602.map.smsg " "Generated suppressed messages file C:/Users/wslibeia/Desktop/bishe/output_files/lcd1602.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1543897715531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543897715671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715671 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_PC " "No output dependent on input pin \"rx_PC\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897715793 "|top|rx_PC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543897715793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1544 " "Implemented 1544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543897715793 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543897715793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1527 " "Implemented 1527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543897715793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543897715793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543897715813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 12:28:35 2018 " "Processing ended: Tue Dec 04 12:28:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543897715813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543897715813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543897715813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543897715813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543897716663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543897716663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 12:28:36 2018 " "Processing started: Tue Dec 04 12:28:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543897716663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543897716663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543897716664 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1543897716699 ""}
{ "Info" "0" "" "Project  = lcd1602" {  } {  } 0 0 "Project  = lcd1602" 0 0 "Fitter" 0 0 1543897716699 ""}
{ "Info" "0" "" "Revision = lcd1602" {  } {  } 0 0 "Revision = lcd1602" 0 0 "Fitter" 0 0 1543897716699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543897716766 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd1602 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"lcd1602\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543897716781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543897716806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543897716806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543897716872 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543897717013 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543897717013 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543897717013 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543897717013 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 3410 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543897717017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 3412 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543897717017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 3414 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543897717017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 3416 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543897717017 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543897717017 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543897717018 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 17 " "No exact pin location assignment(s) for 1 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rw " "Pin lcd_rw not assigned to an exact location on the device" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { lcd_rw } } } { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 11 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543897717204 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543897717204 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd1602.sdc " "Synopsys Design Constraints File file not found: 'lcd1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543897717473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543897717474 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543897717486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543897717486 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543897717486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_sys~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk_sys~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543897717569 ""}  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 8 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_sys~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 3405 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543897717569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "esp8266_encode:encode\|sig  " "Automatically promoted node esp8266_encode:encode\|sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543897717569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "esp8266_encode:encode\|sig~0 " "Destination node esp8266_encode:encode\|sig~0" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 13 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esp8266_encode:encode|sig~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 2639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543897717569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:module_tx_esp8266\|wrsigbuf " "Destination node uart_tx:module_tx_esp8266\|wrsigbuf" {  } { { "source/uart_tx.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/uart_tx.v" 20 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx:module_tx_esp8266|wrsigbuf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543897717569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:module_tx_esp8266\|wrsigrise~0 " "Destination node uart_tx:module_tx_esp8266\|wrsigrise~0" {  } { { "source/uart_tx.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/uart_tx.v" 20 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx:module_tx_esp8266|wrsigrise~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 2654 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543897717569 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543897717569 ""}  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 13 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esp8266_encode:encode|sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543897717569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_set:CLK_UART\|clk  " "Automatically promoted node clk_set:CLK_UART\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543897717570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_set:CLK_UART\|clk~0 " "Destination node clk_set:CLK_UART\|clk~0" {  } { { "source/clk_set.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/clk_set.v" 5 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_set:CLK_UART|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 2438 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543897717570 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543897717570 ""}  } { { "source/clk_set.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/clk_set.v" 5 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_set:CLK_UART|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 1208 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543897717570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_rx:module_rx_esp8266\|rx_int  " "Automatically promoted node uart_rx:module_rx_esp8266\|rx_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543897717570 ""}  } { { "source/uart_rx.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/uart_rx.v" 16 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_rx:module_rx_esp8266|rx_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543897717570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 90 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst_n~input (placed in PIN 90 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543897717570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "esp8266_encode:encode\|data_send\[0\]~2 " "Destination node esp8266_encode:encode\|data_send\[0\]~2" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 45 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esp8266_encode:encode|data_send[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 2418 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543897717570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rx:module_rx_esp8266\|dataout\[0\]~0 " "Destination node uart_rx:module_rx_esp8266\|dataout\[0\]~0" {  } { { "source/uart_rx.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/uart_rx.v" 50 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_rx:module_rx_esp8266|dataout[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 2764 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543897717570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rx:module_rx_esp8266\|Decoder0~2 " "Destination node uart_rx:module_rx_esp8266\|Decoder0~2" {  } { { "source/uart_rx.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/uart_rx.v" 51 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_rx:module_rx_esp8266|Decoder0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 2836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543897717570 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543897717570 ""}  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 8 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 0 { 0 ""} 0 3404 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543897717570 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543897717904 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543897717906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543897717906 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543897717907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543897717909 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543897717911 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543897717911 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543897717913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543897717956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543897717958 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543897717958 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543897717960 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543897717960 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543897717960 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543897717961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543897717961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543897717961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543897717961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 11 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543897717961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 1 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543897717961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 8 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543897717961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543897717961 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543897717961 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543897717961 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rx_mpu6050 " "Node \"rx_mpu6050\" is assigned to location or region, but does not exist in design" {  } { { "d:/1/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/1/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_mpu6050" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1543897717983 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1543897717983 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543897717983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543897718484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543897718937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543897718949 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543897720157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543897720157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543897720568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/wslibeia/Desktop/bishe/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543897721779 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543897721779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543897723995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543897723996 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543897723996 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.28 " "Total time spent on timing analysis during the Fitter is 1.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543897724025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543897724073 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543897724278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543897724323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543897724587 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543897724994 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1543897725164 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wslibeia/Desktop/bishe/output_files/lcd1602.fit.smsg " "Generated suppressed messages file C:/Users/wslibeia/Desktop/bishe/output_files/lcd1602.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543897725284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1427 " "Peak virtual memory: 1427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543897725785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 12:28:45 2018 " "Processing ended: Tue Dec 04 12:28:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543897725785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543897725785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543897725785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543897725785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543897726551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543897726551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 12:28:46 2018 " "Processing started: Tue Dec 04 12:28:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543897726551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543897726551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543897726551 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543897727033 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543897727047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543897727237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 12:28:47 2018 " "Processing ended: Tue Dec 04 12:28:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543897727237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543897727237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543897727237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543897727237 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543897727800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543897728082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 12:28:47 2018 " "Processing started: Tue Dec 04 12:28:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543897728082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543897728082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd1602 -c lcd1602 " "Command: quartus_sta lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543897728082 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543897728124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1543897728235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543897728261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543897728262 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd1602.sdc " "Synopsys Design Constraints File file not found: 'lcd1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543897728494 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543897728494 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_sys clk_sys " "create_clock -period 1.000 -name clk_sys clk_sys" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_set:CLK_UART\|clk clk_set:CLK_UART\|clk " "create_clock -period 1.000 -name clk_set:CLK_UART\|clk clk_set:CLK_UART\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_rx:module_rx_esp8266\|rx_int uart_rx:module_rx_esp8266\|rx_int " "create_clock -period 1.000 -name uart_rx:module_rx_esp8266\|rx_int uart_rx:module_rx_esp8266\|rx_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728498 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esp8266_encode:encode\|sig esp8266_encode:encode\|sig " "create_clock -period 1.000 -name esp8266_encode:encode\|sig esp8266_encode:encode\|sig" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728498 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728498 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1543897728580 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728581 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543897728581 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1543897728588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543897728650 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543897728650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.060 " "Worst-case setup slack is -31.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.060      -365.245 clk_sys  " "  -31.060      -365.245 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.758     -3452.792 esp8266_encode:encode\|sig  " "   -8.758     -3452.792 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.769      -225.394 clk_set:CLK_UART\|clk  " "   -7.769      -225.394 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381        -1.041 uart_rx:module_rx_esp8266\|rx_int  " "   -0.381        -1.041 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897728653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.250 " "Worst-case hold slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250        -0.627 clk_set:CLK_UART\|clk  " "   -0.250        -0.627 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 clk_sys  " "    0.146         0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.263         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 esp8266_encode:encode\|sig  " "    0.434         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897728660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897728664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897728667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -139.804 clk_sys  " "   -3.000      -139.804 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -623.053 esp8266_encode:encode\|sig  " "   -1.487      -623.053 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -120.447 clk_set:CLK_UART\|clk  " "   -1.487      -120.447 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int  " "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897728669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897728669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543897728833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1543897728855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1543897729172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729290 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543897729306 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543897729306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.282 " "Worst-case setup slack is -28.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.282      -324.477 clk_sys  " "  -28.282      -324.477 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.085     -3184.738 esp8266_encode:encode\|sig  " "   -8.085     -3184.738 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.212      -203.192 clk_set:CLK_UART\|clk  " "   -7.212      -203.192 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243        -0.630 uart_rx:module_rx_esp8266\|rx_int  " "   -0.243        -0.630 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897729310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.124 " "Worst-case hold slack is -0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124        -0.259 clk_set:CLK_UART\|clk  " "   -0.124        -0.259 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277         0.000 clk_sys  " "    0.277         0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.357         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 esp8266_encode:encode\|sig  " "    0.383         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897729319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897729323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897729327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -139.804 clk_sys  " "   -3.000      -139.804 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -623.053 esp8266_encode:encode\|sig  " "   -1.487      -623.053 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -120.447 clk_set:CLK_UART\|clk  " "   -1.487      -120.447 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int  " "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897729331 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543897729510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543897729697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543897729697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.716 " "Worst-case setup slack is -12.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.716      -100.905 clk_sys  " "  -12.716      -100.905 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.534       -65.509 clk_set:CLK_UART\|clk  " "   -3.534       -65.509 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.168     -1230.215 esp8266_encode:encode\|sig  " "   -3.168     -1230.215 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.273         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897729704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.280 " "Worst-case hold slack is -0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280        -0.711 clk_set:CLK_UART\|clk  " "   -0.280        -0.711 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162        -0.162 clk_sys  " "   -0.162        -0.162 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 esp8266_encode:encode\|sig  " "    0.179         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.185         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897729715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897729722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543897729729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -102.279 clk_sys  " "   -3.000      -102.279 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -419.000 esp8266_encode:encode\|sig  " "   -1.000      -419.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -81.000 clk_set:CLK_UART\|clk  " "   -1.000       -81.000 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 uart_rx:module_rx_esp8266\|rx_int  " "   -1.000        -3.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543897729735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543897729735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543897730211 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543897730212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "587 " "Peak virtual memory: 587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543897730307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 12:28:50 2018 " "Processing ended: Tue Dec 04 12:28:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543897730307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543897730307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543897730307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543897730307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543897731131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543897731132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 12:28:51 2018 " "Processing started: Tue Dec 04 12:28:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543897731132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543897731132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543897731132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_85c_slow.vo C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_85c_slow.vo in folder \"C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543897731647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_0c_slow.vo C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_0c_slow.vo in folder \"C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543897731818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_min_1200mv_0c_fast.vo C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/ simulation " "Generated file lcd1602_min_1200mv_0c_fast.vo in folder \"C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543897731993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602.vo C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/ simulation " "Generated file lcd1602.vo in folder \"C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543897732166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_85c_v_slow.sdo C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543897732310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_0c_v_slow.sdo C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543897732456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_min_1200mv_0c_v_fast.sdo C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/ simulation " "Generated file lcd1602_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543897732598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_v.sdo C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/ simulation " "Generated file lcd1602_v.sdo in folder \"C:/Users/wslibeia/Desktop/bishe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543897732743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543897732787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 12:28:52 2018 " "Processing ended: Tue Dec 04 12:28:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543897732787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543897732787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543897732787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543897732787 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543897733377 ""}
