>Dmel_RG2
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG3
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG5
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG9
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG18N
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG19
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG22
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG24
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG25
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG28
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG32N
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG34
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG36
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dmel_RG38N
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dsim_MD03
TGGTGGCGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD06
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dsim_MD105
TGGTGGCATCCTCGGAGCGAGAGCGCGC
>Dsim_MD106
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD146
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dsim_MD15
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD197
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD199
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD201
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dsim_MD221
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dsim_MD224
TGGTGGCGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD225
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD233
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dsim_MD235
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD238
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD243
TGGTGACGTCCTCGGAGCGGGAGCGCGC
>Dsim_MD251
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD255
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD63
TGGTGGCGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD72
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dsim_MD73
TGGTGACGTCCTCGGAGCGAGAGCGCGC
>Dyak_528_10115
CGGTGGCGTCCTCGGAGTGAGAGCGCGC
>Dere_528_10115
CGGTGGCGTCCTCGGAGTGAGAGCGCGC
