Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/ --output-directory=C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/ --report-file=bsf:C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core.qsys
Progress: Loading sample_ledslider/pwm_control_core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding physicaloid_bridge [physicaloid_avalon_bridge 0.9]
Progress: Parameterizing module physicaloid_bridge
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding pwmdata [altera_avalon_pio 13.1]
Progress: Parameterizing module pwmdata
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pwm_control_core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: pwm_control_core.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/ --output-directory=C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core.html --report-file=sopcinfo:C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core.sopcinfo --report-file=cmp:C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core.cmp --report-file=qip:C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/pwm_control_core.qip --report-file=svd --report-file=regmap:C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/pwm_control_core.regmap --report-file=debuginfo:C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/pwm_control_core.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core.qsys --language=VHDL
Progress: Loading sample_ledslider/pwm_control_core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding physicaloid_bridge [physicaloid_avalon_bridge 0.9]
Progress: Parameterizing module physicaloid_bridge
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding pwmdata [altera_avalon_pio 13.1]
Progress: Parameterizing module pwmdata
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pwm_control_core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: pwm_control_core.sysid: Time stamp will be automatically updated when this component is generated.
Info: pwm_control_core: Generating pwm_control_core "pwm_control_core" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 8 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 8 connections
Info: merlin_translator_transform: After transform: 7 modules, 17 connections
Info: merlin_domain_transform: After transform: 13 modules, 46 connections
Info: merlin_router_transform: After transform: 16 modules, 55 connections
Info: merlin_traffic_limiter_transform: After transform: 17 modules, 59 connections
Info: merlin_network_to_switch_transform: After transform: 22 modules, 69 connections
Info: limiter_update_transform: After transform: 22 modules, 70 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 24 modules, 93 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 11 connections
Info: merlin_mm_transform: After transform: 5 modules, 11 connections
Info: reset_adaptation_transform: After transform: 6 modules, 13 connections
Info: physicaloid_bridge: "pwm_control_core" instantiated physicaloid_avalon_bridge "physicaloid_bridge"
Info: sysid: "pwm_control_core" instantiated altera_avalon_sysid_qsys "sysid"
Info: pwmdata: Starting RTL generation for module 'pwm_control_core_pwmdata'
Info: pwmdata:   Generation command is [exec C:/develop/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/develop/altera/13.1/quartus/bin/perl/lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin/europa -I C:/develop/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/13.1/quartus/sopc_builder/bin -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pwm_control_core_pwmdata --dir=C:/Users/Regulus/AppData/Local/Temp/alt6016_2796694109032493383.dir/0003_pwmdata_gen/ --quartus_dir=C:/develop/altera/13.1/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6016_2796694109032493383.dir/0003_pwmdata_gen//pwm_control_core_pwmdata_component_configuration.pl  --do_build_sim=0  ]
Info: pwmdata: Done RTL generation for module 'pwm_control_core_pwmdata'
Info: pwmdata: "pwm_control_core" instantiated altera_avalon_pio "pwmdata"
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 62 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 62 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 62 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 62 connections
Info: mm_interconnect_0: "pwm_control_core" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: rst_controller: "pwm_control_core" instantiated altera_reset_controller "rst_controller"
Info: physicaloid_bridge_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "physicaloid_bridge_avalon_master_translator"
Info: sysid_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_control_slave_translator"
Info: physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent"
Info: sysid_control_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_control_slave_translator_avalon_universal_slave_0_agent"
Info: sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: pwm_control_core: Done "pwm_control_core" with 18 modules, 29 files, 458072 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
