--
-- Generated by VASY
--
ENTITY acc_4bits IS
PORT(
  clk	: IN BIT;
  a	: IN BIT_VECTOR(3 DOWNTO 0);
  s	: OUT BIT_VECTOR(3 DOWNTO 0);
  vdd	: IN BIT;
  vss	: IN BIT
);
END acc_4bits;

ARCHITECTURE VBE OF acc_4bits IS

  SIGNAL rtlalc_0	: REG_VECTOR(3 DOWNTO 0) REGISTER;
BEGIN

  s <= rtlalc_0;
  LABEL0 : BLOCK  ((clk = '1') AND NOT(clk'STABLE) )
  BEGIN
    rtlalc_0 <= GUARDED a;
  END BLOCK LABEL0;
END VBE;
