

================================================================
== Vivado HLS Report for 'reshape_2D_to_3D'
================================================================
* Date:           Wed Nov 27 18:08:51 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3105|     3105| 31.050 us | 31.050 us |  3105|  3105|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h   |     3104|     3104|       194|          -|          -|    16|    no    |
        | + l_S_d_0_d  |      192|      192|         2|          -|          -|    96|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)" [kernel.cpp:226]   --->   Operation 5 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %0" [kernel.cpp:227]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%h_0_0 = phi i5 [ 0, %l_S_s_0_s_begin ], [ %add_ln227, %l_S_h_0_h_end ]" [kernel.cpp:227]   --->   Operation 7 'phi' 'h_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.36ns)   --->   "%icmp_ln227 = icmp eq i5 %h_0_0, -16" [kernel.cpp:227]   --->   Operation 8 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 9 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.78ns)   --->   "%add_ln227 = add i5 %h_0_0, 1" [kernel.cpp:227]   --->   Operation 10 'add' 'add_ln227' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln227, label %l_S_s_0_s_end, label %l_S_h_0_h_begin" [kernel.cpp:227]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str11) nounwind" [kernel.cpp:227]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str11)" [kernel.cpp:227]   --->   Operation 13 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i5 %h_0_0 to i4" [kernel.cpp:229]   --->   Operation 14 'trunc' 'trunc_ln229' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln229, i7 0)" [kernel.cpp:229]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i11 %shl_ln to i12" [kernel.cpp:229]   --->   Operation 16 'zext' 'zext_ln229_1' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln229_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln229, i5 0)" [kernel.cpp:229]   --->   Operation 17 'bitconcatenate' 'shl_ln229_1' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln229_2 = zext i9 %shl_ln229_1 to i12" [kernel.cpp:229]   --->   Operation 18 'zext' 'zext_ln229_2' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.63ns)   --->   "%sub_ln229 = sub i12 %zext_ln229_1, %zext_ln229_2" [kernel.cpp:229]   --->   Operation 19 'sub' 'sub_ln229' <Predicate = (!icmp_ln227)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h_0_0, i7 0)" [kernel.cpp:230]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h_0_0, i5 0)" [kernel.cpp:230]   --->   Operation 21 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i10 %tmp_9 to i12" [kernel.cpp:230]   --->   Operation 22 'zext' 'zext_ln230' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%sub_ln230 = sub i12 %tmp_s, %zext_ln230" [kernel.cpp:230]   --->   Operation 23 'sub' 'sub_ln230' <Predicate = (!icmp_ln227)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:228]   --->   Operation 24 'br' <Predicate = (!icmp_ln227)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp)" [kernel.cpp:233]   --->   Operation 25 'specregionend' 'empty' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:234]   --->   Operation 26 'ret' <Predicate = (icmp_ln227)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%d_0_0 = phi i7 [ 0, %l_S_h_0_h_begin ], [ %add_ln228, %2 ]" [kernel.cpp:228]   --->   Operation 27 'phi' 'd_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i7 %d_0_0 to i12" [kernel.cpp:228]   --->   Operation 28 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.48ns)   --->   "%icmp_ln228 = icmp eq i7 %d_0_0, -32" [kernel.cpp:228]   --->   Operation 29 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 30 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln228 = add i7 %d_0_0, 1" [kernel.cpp:228]   --->   Operation 31 'add' 'add_ln228' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln228, label %l_S_h_0_h_end, label %2" [kernel.cpp:228]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.54ns)   --->   "%add_ln229 = add i12 %zext_ln228, %sub_ln229" [kernel.cpp:229]   --->   Operation 33 'add' 'add_ln229' <Predicate = (!icmp_ln228)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i12 %add_ln229 to i32" [kernel.cpp:229]   --->   Operation 34 'sext' 'sext_ln229' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i32 %sext_ln229 to i64" [kernel.cpp:229]   --->   Operation 35 'zext' 'zext_ln229' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%v141_addr = getelementptr [1536 x float]* %v141, i64 0, i64 %zext_ln229" [kernel.cpp:229]   --->   Operation 36 'getelementptr' 'v141_addr' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%v141_load = load float* %v141_addr, align 4" [kernel.cpp:229]   --->   Operation 37 'load' 'v141_load' <Predicate = (!icmp_ln228)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln230 = add i12 %sub_ln230, %zext_ln228" [kernel.cpp:230]   --->   Operation 38 'add' 'add_ln230' <Predicate = (!icmp_ln228)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str11, i32 %tmp_3)" [kernel.cpp:232]   --->   Operation 39 'specregionend' 'empty_43' <Predicate = (icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:227]   --->   Operation 40 'br' <Predicate = (icmp_ln228)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str12) nounwind" [kernel.cpp:228]   --->   Operation 41 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%v141_load = load float* %v141_addr, align 4" [kernel.cpp:229]   --->   Operation 42 'load' 'v141_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln230 = sext i12 %add_ln230 to i64" [kernel.cpp:230]   --->   Operation 43 'sext' 'sext_ln230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%v142_0_addr = getelementptr [1536 x float]* %v142_0, i64 0, i64 %sext_ln230" [kernel.cpp:230]   --->   Operation 44 'getelementptr' 'v142_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.25ns)   --->   "store float %v141_load, float* %v142_0_addr, align 4" [kernel.cpp:230]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:228]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v141]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v142_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                (specregionbegin  ) [ 00111]
br_ln227           (br               ) [ 01111]
h_0_0              (phi              ) [ 00100]
icmp_ln227         (icmp             ) [ 00111]
empty_42           (speclooptripcount) [ 00000]
add_ln227          (add              ) [ 01111]
br_ln227           (br               ) [ 00000]
specloopname_ln227 (specloopname     ) [ 00000]
tmp_3              (specregionbegin  ) [ 00011]
trunc_ln229        (trunc            ) [ 00000]
shl_ln             (bitconcatenate   ) [ 00000]
zext_ln229_1       (zext             ) [ 00000]
shl_ln229_1        (bitconcatenate   ) [ 00000]
zext_ln229_2       (zext             ) [ 00000]
sub_ln229          (sub              ) [ 00011]
tmp_s              (bitconcatenate   ) [ 00000]
tmp_9              (bitconcatenate   ) [ 00000]
zext_ln230         (zext             ) [ 00000]
sub_ln230          (sub              ) [ 00011]
br_ln228           (br               ) [ 00111]
empty              (specregionend    ) [ 00000]
ret_ln234          (ret              ) [ 00000]
d_0_0              (phi              ) [ 00010]
zext_ln228         (zext             ) [ 00000]
icmp_ln228         (icmp             ) [ 00111]
empty_44           (speclooptripcount) [ 00000]
add_ln228          (add              ) [ 00111]
br_ln228           (br               ) [ 00000]
add_ln229          (add              ) [ 00000]
sext_ln229         (sext             ) [ 00000]
zext_ln229         (zext             ) [ 00000]
v141_addr          (getelementptr    ) [ 00001]
add_ln230          (add              ) [ 00001]
empty_43           (specregionend    ) [ 00000]
br_ln227           (br               ) [ 01111]
specloopname_ln228 (specloopname     ) [ 00000]
v141_load          (load             ) [ 00000]
sext_ln230         (sext             ) [ 00000]
v142_0_addr        (getelementptr    ) [ 00000]
store_ln230        (store            ) [ 00000]
br_ln228           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v141">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v141"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v142_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v142_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="v141_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v141_addr/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="11" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v141_load/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="v142_0_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="12" slack="0"/>
<pin id="61" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v142_0_addr/4 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln230_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln230/4 "/>
</bind>
</comp>

<comp id="71" class="1005" name="h_0_0_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="1"/>
<pin id="73" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_0_0 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="h_0_0_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0_0/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="d_0_0_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="1"/>
<pin id="84" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d_0_0 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="d_0_0_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="7" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0_0/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln227_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln227_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="trunc_ln229_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln229/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="shl_ln_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln229_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="shl_ln229_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln229_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln229_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229_2/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sub_ln229_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="9" slack="0"/>
<pin id="136" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_s_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="5" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_9_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln230_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_ln230_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln230/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln228_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln228_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln228_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln229_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="12" slack="1"/>
<pin id="184" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln229_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln229/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln229_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln230_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="1"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln230_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln230/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="add_ln227_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln227 "/>
</bind>
</comp>

<comp id="212" class="1005" name="sub_ln229_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="1"/>
<pin id="214" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln229 "/>
</bind>
</comp>

<comp id="217" class="1005" name="sub_ln230_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="1"/>
<pin id="219" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln230 "/>
</bind>
</comp>

<comp id="225" class="1005" name="add_ln228_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln228 "/>
</bind>
</comp>

<comp id="230" class="1005" name="v141_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="1"/>
<pin id="232" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v141_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln230_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="1"/>
<pin id="237" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln230 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="40" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="40" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="51" pin="3"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="75" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="75" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="75" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="105" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="117" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="129" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="75" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="75" pin="4"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="139" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="86" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="86" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="86" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="165" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="199"><net_src comp="165" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="210"><net_src comp="99" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="215"><net_src comp="133" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="220"><net_src comp="159" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="228"><net_src comp="175" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="233"><net_src comp="44" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="238"><net_src comp="195" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="200" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v142_0 | {4 }
 - Input state : 
	Port: reshape_2D_to_3D : v141 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln227 : 1
		add_ln227 : 1
		br_ln227 : 2
		trunc_ln229 : 1
		shl_ln : 2
		zext_ln229_1 : 3
		shl_ln229_1 : 2
		zext_ln229_2 : 3
		sub_ln229 : 4
		tmp_s : 1
		tmp_9 : 1
		zext_ln230 : 2
		sub_ln230 : 3
	State 3
		zext_ln228 : 1
		icmp_ln228 : 1
		add_ln228 : 1
		br_ln228 : 2
		add_ln229 : 2
		sext_ln229 : 3
		zext_ln229 : 4
		v141_addr : 5
		v141_load : 6
		add_ln230 : 2
	State 4
		v142_0_addr : 1
		store_ln230 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln227_fu_99   |    0    |    15   |
|    add   |   add_ln228_fu_175  |    0    |    15   |
|          |   add_ln229_fu_181  |    0    |    12   |
|          |   add_ln230_fu_195  |    0    |    12   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln229_fu_133  |    0    |    13   |
|          |   sub_ln230_fu_159  |    0    |    12   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln227_fu_93  |    0    |    11   |
|          |  icmp_ln228_fu_169  |    0    |    11   |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln229_fu_105 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    shl_ln_fu_109    |    0    |    0    |
|bitconcatenate|  shl_ln229_1_fu_121 |    0    |    0    |
|          |     tmp_s_fu_139    |    0    |    0    |
|          |     tmp_9_fu_147    |    0    |    0    |
|----------|---------------------|---------|---------|
|          | zext_ln229_1_fu_117 |    0    |    0    |
|          | zext_ln229_2_fu_129 |    0    |    0    |
|   zext   |  zext_ln230_fu_155  |    0    |    0    |
|          |  zext_ln228_fu_165  |    0    |    0    |
|          |  zext_ln229_fu_190  |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln229_fu_186  |    0    |    0    |
|          |  sext_ln230_fu_200  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   101   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|add_ln227_reg_207|    5   |
|add_ln228_reg_225|    7   |
|add_ln230_reg_235|   12   |
|   d_0_0_reg_82  |    7   |
|   h_0_0_reg_71  |    5   |
|sub_ln229_reg_212|   12   |
|sub_ln230_reg_217|   12   |
|v141_addr_reg_230|   11   |
+-----------------+--------+
|      Total      |   71   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   71   |   110  |
+-----------+--------+--------+--------+
