# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/ALU.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/ALU_32.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/ALU_BOTTOM.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/ALU_CTRL.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/ALU_TOP.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/CTRL.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/DATA_MEMORY.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/EXPANDER.v" \
"../../../../pipeline.srcs/sources_1/new/EX_MEM_REGISTER.v" \
"../../../../../minipro/minipro.srcs/sources_1/new/FA.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/FA32.v" \
"../../../../pipeline.srcs/sources_1/new/FORWARDING_UNIT.v" \
"../../../../pipeline.srcs/sources_1/new/HAZARD_DETECTOR.v" \
"../../../../pipeline.srcs/sources_1/new/ID_EX_REGISTER.v" \
"../../../../pipeline.srcs/sources_1/new/IF_ID_REGISTER.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/INST_MEM.v" \
"../../../../pipeline.srcs/sources_1/new/MEM_WB_REGISTER.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/MUX.v" \
"../../../../pipeline.srcs/sources_1/new/MUX_2BIT.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/PC_CTRL.v" \
"../../../../pipeline.srcs/sources_1/new/PIPELINING.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/REGISTER.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/SHIFT_2LEFT.v" \
"../../../../../single_line_processor/single_line_processor.srcs/sources_1/new/SHIFT_2LEFT_26.v" \
"../../../../pipeline.srcs/sim_1/new/PIPLELINING_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
