// Seed: 3558617233
module module_0 (
    output wire id_0,
    output supply0 id_1,
    output tri1 id_2
);
  assign id_0 = -1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    output wire id_2,
    output wor  id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  parameter id_7 = (1) - 1;
  id_8 :
  assert property (@(posedge id_0 or -1) -1)
  else;
  wire id_9;
endmodule
module module_2 #(
    parameter id_4 = 32'd30
) (
    output wand id_0,
    input supply0 id_1
    , _id_4,
    input supply0 id_2
);
  wire [id_4 : 1] id_5;
  or primCall (id_0, id_1, id_2);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
