// Seed: 3108289158
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    input supply0 id_4,
    input tri0 id_5
);
  always @(posedge "") begin
    id_7 <= 1'b0;
  end
  assign id_8 = id_2;
  id_9(
      id_5, 1'h0
  );
  always @(posedge id_1) id_8 = (1);
  wire id_10;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri1  id_2
);
  module_0(
      id_0, id_1, id_1, id_0, id_1, id_1
  );
  reg id_4 = 1;
  id_5 :
  assert property (@(1) 1 == 1)
  else begin
    id_4 <= id_5;
  end
  assign id_5 = 1;
endmodule
