--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml project.twx project.ncd -o project.twr project.pcf -ucf
project.ucf

Design file:              project.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc3s400,ft256,-5 (PRODUCTION 1.39 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
owdata      |    2.064(R)|   -0.176(R)|clock_BUFGP       |   0.000|
rangeType   |    5.266(R)|   -0.638(R)|clock_BUFGP       |   0.000|
selectMode  |    3.178(R)|   -0.421(R)|clock_BUFGP       |   0.000|
setRange    |    2.457(R)|   -0.354(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   12.855(R)|clock_BUFGP       |   0.000|
an<1>       |   12.424(R)|clock_BUFGP       |   0.000|
an<2>       |   13.208(R)|clock_BUFGP       |   0.000|
an<3>       |   12.771(R)|clock_BUFGP       |   0.000|
ca<0>       |   16.018(R)|clock_BUFGP       |   0.000|
ca<1>       |   17.004(R)|clock_BUFGP       |   0.000|
ca<2>       |   16.251(R)|clock_BUFGP       |   0.000|
ca<3>       |   15.496(R)|clock_BUFGP       |   0.000|
ca<4>       |   13.762(R)|clock_BUFGP       |   0.000|
ca<5>       |   16.998(R)|clock_BUFGP       |   0.000|
ca<6>       |   16.279(R)|clock_BUFGP       |   0.000|
ca<7>       |   11.017(R)|clock_BUFGP       |   0.000|
owdata      |   10.286(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.397|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 23 19:33:30 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



