-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgForeground is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bckgndYUV_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_empty_n : IN STD_LOGIC;
    bckgndYUV_read : OUT STD_LOGIC;
    height_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    height_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    height_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    height_val_empty_n : IN STD_LOGIC;
    height_val_read : OUT STD_LOGIC;
    width_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    width_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    width_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    width_val_empty_n : IN STD_LOGIC;
    width_val_read : OUT STD_LOGIC;
    patternId_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    patternId_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    patternId_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    patternId_val_empty_n : IN STD_LOGIC;
    patternId_val_read : OUT STD_LOGIC;
    maskId_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    maskId_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    maskId_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    maskId_val_empty_n : IN STD_LOGIC;
    maskId_val_read : OUT STD_LOGIC;
    colorFormat_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    colorFormat_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    colorFormat_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    colorFormat_val_empty_n : IN STD_LOGIC;
    colorFormat_val_read : OUT STD_LOGIC;
    crossHairX_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    crossHairX_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    crossHairX_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    crossHairX_val_empty_n : IN STD_LOGIC;
    crossHairX_val_read : OUT STD_LOGIC;
    crossHairY_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    crossHairY_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    crossHairY_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    crossHairY_val_empty_n : IN STD_LOGIC;
    crossHairY_val_read : OUT STD_LOGIC;
    boxSize_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    boxSize_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    boxSize_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    boxSize_val_empty_n : IN STD_LOGIC;
    boxSize_val_read : OUT STD_LOGIC;
    boxColorR_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    boxColorR_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    boxColorR_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    boxColorR_val_empty_n : IN STD_LOGIC;
    boxColorR_val_read : OUT STD_LOGIC;
    boxColorG_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    boxColorG_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    boxColorG_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    boxColorG_val_empty_n : IN STD_LOGIC;
    boxColorG_val_read : OUT STD_LOGIC;
    boxColorB_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    boxColorB_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    boxColorB_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    boxColorB_val_empty_n : IN STD_LOGIC;
    boxColorB_val_read : OUT STD_LOGIC;
    motionSpeed_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    motionSpeed_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    motionSpeed_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    motionSpeed_val_empty_n : IN STD_LOGIC;
    motionSpeed_val_read : OUT STD_LOGIC;
    ovrlayYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_full_n : IN STD_LOGIC;
    ovrlayYUV_write : OUT STD_LOGIC;
    height_val7_c20_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    height_val7_c20_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    height_val7_c20_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    height_val7_c20_full_n : IN STD_LOGIC;
    height_val7_c20_write : OUT STD_LOGIC;
    width_val12_c23_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    width_val12_c23_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    width_val12_c23_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    width_val12_c23_full_n : IN STD_LOGIC;
    width_val12_c23_write : OUT STD_LOGIC;
    colorFormat_val_c_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    colorFormat_val_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    colorFormat_val_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    colorFormat_val_c_full_n : IN STD_LOGIC;
    colorFormat_val_c_write : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_0_tpgForeground is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal boxHCoord : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal boxVCoord : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal height_val_blk_n : STD_LOGIC;
    signal width_val_blk_n : STD_LOGIC;
    signal patternId_val_blk_n : STD_LOGIC;
    signal maskId_val_blk_n : STD_LOGIC;
    signal colorFormat_val_blk_n : STD_LOGIC;
    signal crossHairX_val_blk_n : STD_LOGIC;
    signal crossHairY_val_blk_n : STD_LOGIC;
    signal boxSize_val_blk_n : STD_LOGIC;
    signal boxColorR_val_blk_n : STD_LOGIC;
    signal boxColorG_val_blk_n : STD_LOGIC;
    signal boxColorB_val_blk_n : STD_LOGIC;
    signal motionSpeed_val_blk_n : STD_LOGIC;
    signal height_val7_c20_blk_n : STD_LOGIC;
    signal width_val12_c23_blk_n : STD_LOGIC;
    signal colorFormat_val_c_blk_n : STD_LOGIC;
    signal boxColorB_val_read_reg_421 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal boxColorG_val_read_reg_426 : STD_LOGIC_VECTOR (7 downto 0);
    signal boxColorR_val_read_reg_431 : STD_LOGIC_VECTOR (7 downto 0);
    signal boxSize_val_read_reg_436 : STD_LOGIC_VECTOR (15 downto 0);
    signal crossHairY_val_read_reg_443 : STD_LOGIC_VECTOR (15 downto 0);
    signal crossHairX_val_read_reg_448 : STD_LOGIC_VECTOR (15 downto 0);
    signal colorFormat_val_read_reg_453 : STD_LOGIC_VECTOR (7 downto 0);
    signal motionSpeed_val_read_reg_459 : STD_LOGIC_VECTOR (7 downto 0);
    signal patternId_val_read_reg_465 : STD_LOGIC_VECTOR (7 downto 0);
    signal loopWidth_reg_470 : STD_LOGIC_VECTOR (15 downto 0);
    signal loopHeight_reg_476 : STD_LOGIC_VECTOR (15 downto 0);
    signal tobool_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_reg_482 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_268_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_487 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_497 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_502 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixOut_fu_332_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixOut_reg_507 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal hMax_fu_340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal hMax_reg_512 : STD_LOGIC_VECTOR (15 downto 0);
    signal vMax_fu_344_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal vMax_reg_517 : STD_LOGIC_VECTOR (15 downto 0);
    signal and4_i_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and4_i_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal and10_i_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and10_i_reg_527 : STD_LOGIC_VECTOR (0 downto 0);
    signal and26_i_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and26_i_reg_532 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_i_fu_363_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_i_reg_537 : STD_LOGIC_VECTOR (8 downto 0);
    signal y_2_reg_542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal boxVCoord_loc_0_load_reg_550 : STD_LOGIC_VECTOR (15 downto 0);
    signal boxHCoord_loc_0_load_reg_555 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp2_i_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp2_i_reg_560 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start : STD_LOGIC;
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_done : STD_LOGIC;
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_idle : STD_LOGIC;
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_ready : STD_LOGIC;
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_bckgndYUV_read : STD_LOGIC;
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ovrlayYUV_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ovrlayYUV_write : STD_LOGIC;
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord_loc_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord_loc_1_out_ap_vld : STD_LOGIC;
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord_loc_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord_loc_1_out_ap_vld : STD_LOGIC;
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord_ap_vld : STD_LOGIC;
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord_ap_vld : STD_LOGIC;
    signal grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm_state4 : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal boxHCoord_loc_0_fu_120 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal boxVCoord_loc_0_fu_116 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y_fu_112 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y_3_fu_378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln772_fu_373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_288_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal cmp31_i_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bckgndYUV_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        bckgndYUV_empty_n : IN STD_LOGIC;
        bckgndYUV_read : OUT STD_LOGIC;
        ovrlayYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        ovrlayYUV_full_n : IN STD_LOGIC;
        ovrlayYUV_write : OUT STD_LOGIC;
        boxHCoord_loc_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        boxVCoord_loc_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
        boxColorB : IN STD_LOGIC_VECTOR (7 downto 0);
        pixOut : IN STD_LOGIC_VECTOR (7 downto 0);
        boxColorR : IN STD_LOGIC_VECTOR (7 downto 0);
        and4_i : IN STD_LOGIC_VECTOR (0 downto 0);
        and26_i : IN STD_LOGIC_VECTOR (0 downto 0);
        tobool : IN STD_LOGIC_VECTOR (0 downto 0);
        and10_i : IN STD_LOGIC_VECTOR (0 downto 0);
        patternId_val_load : IN STD_LOGIC_VECTOR (7 downto 0);
        boxSize : IN STD_LOGIC_VECTOR (15 downto 0);
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln1914 : IN STD_LOGIC_VECTOR (7 downto 0);
        vMax : IN STD_LOGIC_VECTOR (15 downto 0);
        hMax : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln1914_1 : IN STD_LOGIC_VECTOR (8 downto 0);
        icmp : IN STD_LOGIC_VECTOR (0 downto 0);
        boxColorG : IN STD_LOGIC_VECTOR (7 downto 0);
        crossHairX : IN STD_LOGIC_VECTOR (15 downto 0);
        cmp2_i : IN STD_LOGIC_VECTOR (0 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        boxHCoord_loc_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        boxHCoord_loc_1_out_ap_vld : OUT STD_LOGIC;
        boxVCoord_loc_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        boxVCoord_loc_1_out_ap_vld : OUT STD_LOGIC;
        boxHCoord : OUT STD_LOGIC_VECTOR (15 downto 0);
        boxHCoord_ap_vld : OUT STD_LOGIC;
        boxVCoord : OUT STD_LOGIC_VECTOR (15 downto 0);
        boxVCoord_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220 : component design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start,
        ap_done => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_done,
        ap_idle => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_idle,
        ap_ready => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_ready,
        bckgndYUV_dout => bckgndYUV_dout,
        bckgndYUV_num_data_valid => ap_const_lv5_0,
        bckgndYUV_fifo_cap => ap_const_lv5_0,
        bckgndYUV_empty_n => bckgndYUV_empty_n,
        bckgndYUV_read => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_bckgndYUV_read,
        ovrlayYUV_din => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ovrlayYUV_din,
        ovrlayYUV_num_data_valid => ap_const_lv5_0,
        ovrlayYUV_fifo_cap => ap_const_lv5_0,
        ovrlayYUV_full_n => ovrlayYUV_full_n,
        ovrlayYUV_write => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ovrlayYUV_write,
        boxHCoord_loc_0 => boxHCoord_loc_0_load_reg_555,
        boxVCoord_loc_0 => boxVCoord_loc_0_load_reg_550,
        loopWidth => loopWidth_reg_470,
        boxColorB => boxColorB_val_read_reg_421,
        pixOut => pixOut_reg_507,
        boxColorR => boxColorR_val_read_reg_431,
        and4_i => and4_i_reg_522,
        and26_i => and26_i_reg_532,
        tobool => tobool_reg_482,
        and10_i => and10_i_reg_527,
        patternId_val_load => patternId_val_read_reg_465,
        boxSize => boxSize_val_read_reg_436,
        y => y_2_reg_542,
        zext_ln1914 => motionSpeed_val_read_reg_459,
        vMax => vMax_reg_517,
        hMax => hMax_reg_512,
        zext_ln1914_1 => shl_i_reg_537,
        icmp => icmp_reg_502,
        boxColorG => boxColorG_val_read_reg_426,
        crossHairX => crossHairX_val_read_reg_448,
        cmp2_i => cmp2_i_reg_560,
        color => colorFormat_val_read_reg_453,
        boxHCoord_loc_1_out => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord_loc_1_out,
        boxHCoord_loc_1_out_ap_vld => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord_loc_1_out_ap_vld,
        boxVCoord_loc_1_out => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord_loc_1_out,
        boxVCoord_loc_1_out_ap_vld => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord_loc_1_out_ap_vld,
        boxHCoord => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord,
        boxHCoord_ap_vld => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord_ap_vld,
        boxVCoord => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord,
        boxVCoord_ap_vld => grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln772_fu_373_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state4) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_ready = ap_const_logic_1)) then 
                    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    boxHCoord_loc_0_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                boxHCoord_loc_0_fu_120 <= boxHCoord;
            elsif (((grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord_loc_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                boxHCoord_loc_0_fu_120 <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord_loc_1_out;
            end if; 
        end if;
    end process;

    boxVCoord_loc_0_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                boxVCoord_loc_0_fu_116 <= boxVCoord;
            elsif (((grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord_loc_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                boxVCoord_loc_0_fu_116 <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord_loc_1_out;
            end if; 
        end if;
    end process;

    y_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                y_fu_112 <= ap_const_lv16_0;
            elsif (((icmp_ln772_fu_373_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                y_fu_112 <= y_3_fu_378_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                and10_i_reg_527 <= and10_i_fu_353_p2;
                and26_i_reg_532 <= and26_i_fu_358_p2;
                and4_i_reg_522 <= and4_i_fu_348_p2;
                hMax_reg_512 <= hMax_fu_340_p2;
                    pixOut_reg_507(6 downto 4) <= pixOut_fu_332_p3(6 downto 4);
                    shl_i_reg_537(8 downto 1) <= shl_i_fu_363_p3(8 downto 1);
                vMax_reg_517 <= vMax_fu_344_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                boxColorB_val_read_reg_421 <= boxColorB_val_dout;
                boxColorG_val_read_reg_426 <= boxColorG_val_dout;
                boxColorR_val_read_reg_431 <= boxColorR_val_dout;
                boxSize_val_read_reg_436 <= boxSize_val_dout;
                colorFormat_val_read_reg_453 <= colorFormat_val_dout;
                crossHairX_val_read_reg_448 <= crossHairX_val_dout;
                crossHairY_val_read_reg_443 <= crossHairY_val_dout;
                empty_reg_487 <= empty_fu_268_p1;
                icmp_reg_502 <= icmp_fu_298_p2;
                loopHeight_reg_476 <= height_val_dout;
                loopWidth_reg_470 <= width_val_dout;
                motionSpeed_val_read_reg_459 <= motionSpeed_val_dout;
                patternId_val_read_reg_465 <= patternId_val_dout;
                tmp_4_reg_497 <= maskId_val_dout(2 downto 2);
                tmp_reg_492 <= maskId_val_dout(1 downto 1);
                tobool_reg_482 <= tobool_fu_262_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                boxHCoord <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxHCoord;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                boxHCoord_loc_0_load_reg_555 <= boxHCoord_loc_0_fu_120;
                boxVCoord_loc_0_load_reg_550 <= boxVCoord_loc_0_fu_116;
                cmp2_i_reg_560 <= cmp2_i_fu_390_p2;
                y_2_reg_542 <= y_fu_112;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                boxVCoord <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_boxVCoord;
            end if;
        end if;
    end process;
    pixOut_reg_507(3 downto 0) <= "0000";
    pixOut_reg_507(7) <= '1';
    shl_i_reg_537(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, ap_CS_fsm_state3, grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_done, ap_CS_fsm_state5, icmp_ln772_fu_373_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln772_fu_373_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    and10_i_fu_353_p2 <= (tmp_reg_492 and cmp31_i_fu_327_p2);
    and26_i_fu_358_p2 <= (tmp_4_reg_497 and cmp31_i_fu_327_p2);
    and4_i_fu_348_p2 <= (empty_reg_487 and cmp31_i_fu_327_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_NS_fsm_state4 <= ap_NS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_done)
    begin
        if ((grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, height_val_empty_n, width_val_empty_n, patternId_val_empty_n, maskId_val_empty_n, colorFormat_val_empty_n, crossHairX_val_empty_n, crossHairY_val_empty_n, boxSize_val_empty_n, boxColorR_val_empty_n, boxColorG_val_empty_n, boxColorB_val_empty_n, motionSpeed_val_empty_n, height_val7_c20_full_n, width_val12_c23_full_n, colorFormat_val_c_full_n)
    begin
                ap_block_state1 <= ((boxColorB_val_empty_n = ap_const_logic_0) or (boxColorG_val_empty_n = ap_const_logic_0) or (boxColorR_val_empty_n = ap_const_logic_0) or (boxSize_val_empty_n = ap_const_logic_0) or (crossHairY_val_empty_n = ap_const_logic_0) or (crossHairX_val_empty_n = ap_const_logic_0) or (colorFormat_val_empty_n = ap_const_logic_0) or (maskId_val_empty_n = ap_const_logic_0) or (patternId_val_empty_n = ap_const_logic_0) or (width_val_empty_n = ap_const_logic_0) or (height_val_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (colorFormat_val_c_full_n = ap_const_logic_0) or (width_val12_c23_full_n = ap_const_logic_0) or (height_val7_c20_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (motionSpeed_val_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state3, icmp_ln772_fu_373_p2)
    begin
        if (((icmp_ln772_fu_373_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln772_fu_373_p2)
    begin
        if (((icmp_ln772_fu_373_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bckgndYUV_read_assign_proc : process(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_bckgndYUV_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            bckgndYUV_read <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_bckgndYUV_read;
        else 
            bckgndYUV_read <= ap_const_logic_0;
        end if; 
    end process;


    boxColorB_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, boxColorB_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            boxColorB_val_blk_n <= boxColorB_val_empty_n;
        else 
            boxColorB_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    boxColorB_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            boxColorB_val_read <= ap_const_logic_1;
        else 
            boxColorB_val_read <= ap_const_logic_0;
        end if; 
    end process;


    boxColorG_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, boxColorG_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            boxColorG_val_blk_n <= boxColorG_val_empty_n;
        else 
            boxColorG_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    boxColorG_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            boxColorG_val_read <= ap_const_logic_1;
        else 
            boxColorG_val_read <= ap_const_logic_0;
        end if; 
    end process;


    boxColorR_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, boxColorR_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            boxColorR_val_blk_n <= boxColorR_val_empty_n;
        else 
            boxColorR_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    boxColorR_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            boxColorR_val_read <= ap_const_logic_1;
        else 
            boxColorR_val_read <= ap_const_logic_0;
        end if; 
    end process;


    boxSize_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, boxSize_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            boxSize_val_blk_n <= boxSize_val_empty_n;
        else 
            boxSize_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    boxSize_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            boxSize_val_read <= ap_const_logic_1;
        else 
            boxSize_val_read <= ap_const_logic_0;
        end if; 
    end process;

    cmp2_i_fu_390_p2 <= "1" when (y_fu_112 = crossHairY_val_read_reg_443) else "0";
    cmp31_i_fu_327_p2 <= "1" when (colorFormat_val_read_reg_453 = ap_const_lv8_0) else "0";

    colorFormat_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, colorFormat_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            colorFormat_val_blk_n <= colorFormat_val_empty_n;
        else 
            colorFormat_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    colorFormat_val_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, colorFormat_val_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            colorFormat_val_c_blk_n <= colorFormat_val_c_full_n;
        else 
            colorFormat_val_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    colorFormat_val_c_din <= colorFormat_val_dout;

    colorFormat_val_c_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            colorFormat_val_c_write <= ap_const_logic_1;
        else 
            colorFormat_val_c_write <= ap_const_logic_0;
        end if; 
    end process;


    colorFormat_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            colorFormat_val_read <= ap_const_logic_1;
        else 
            colorFormat_val_read <= ap_const_logic_0;
        end if; 
    end process;


    crossHairX_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, crossHairX_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            crossHairX_val_blk_n <= crossHairX_val_empty_n;
        else 
            crossHairX_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    crossHairX_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            crossHairX_val_read <= ap_const_logic_1;
        else 
            crossHairX_val_read <= ap_const_logic_0;
        end if; 
    end process;


    crossHairY_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, crossHairY_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            crossHairY_val_blk_n <= crossHairY_val_empty_n;
        else 
            crossHairY_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    crossHairY_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            crossHairY_val_read <= ap_const_logic_1;
        else 
            crossHairY_val_read <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_268_p1 <= maskId_val_dout(1 - 1 downto 0);
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg;
    hMax_fu_340_p2 <= std_logic_vector(unsigned(loopWidth_reg_470) - unsigned(boxSize_val_read_reg_436));

    height_val7_c20_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, height_val7_c20_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_val7_c20_blk_n <= height_val7_c20_full_n;
        else 
            height_val7_c20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_val7_c20_din <= height_val_dout;

    height_val7_c20_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            height_val7_c20_write <= ap_const_logic_1;
        else 
            height_val7_c20_write <= ap_const_logic_0;
        end if; 
    end process;


    height_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, height_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_val_blk_n <= height_val_empty_n;
        else 
            height_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    height_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            height_val_read <= ap_const_logic_1;
        else 
            height_val_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_fu_298_p2 <= "0" when (tmp_5_fu_288_p4 = ap_const_lv7_0) else "1";
    icmp_ln772_fu_373_p2 <= "1" when (y_fu_112 = loopHeight_reg_476) else "0";

    maskId_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, maskId_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            maskId_val_blk_n <= maskId_val_empty_n;
        else 
            maskId_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    maskId_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            maskId_val_read <= ap_const_logic_1;
        else 
            maskId_val_read <= ap_const_logic_0;
        end if; 
    end process;


    motionSpeed_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, motionSpeed_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            motionSpeed_val_blk_n <= motionSpeed_val_empty_n;
        else 
            motionSpeed_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    motionSpeed_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            motionSpeed_val_read <= ap_const_logic_1;
        else 
            motionSpeed_val_read <= ap_const_logic_0;
        end if; 
    end process;

    ovrlayYUV_din <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ovrlayYUV_din;

    ovrlayYUV_write_assign_proc : process(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ovrlayYUV_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ovrlayYUV_write <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ovrlayYUV_write;
        else 
            ovrlayYUV_write <= ap_const_logic_0;
        end if; 
    end process;


    patternId_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, patternId_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            patternId_val_blk_n <= patternId_val_empty_n;
        else 
            patternId_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    patternId_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            patternId_val_read <= ap_const_logic_1;
        else 
            patternId_val_read <= ap_const_logic_0;
        end if; 
    end process;

    pixOut_fu_332_p3 <= 
        ap_const_lv8_F0 when (cmp31_i_fu_327_p2(0) = '1') else 
        ap_const_lv8_80;
    shl_i_fu_363_p3 <= (motionSpeed_val_read_reg_459 & ap_const_lv1_0);
    tmp_5_fu_288_p4 <= colorFormat_val_dout(7 downto 1);
    tobool_fu_262_p2 <= "1" when (maskId_val_dout = ap_const_lv8_0) else "0";
    vMax_fu_344_p2 <= std_logic_vector(unsigned(loopHeight_reg_476) - unsigned(boxSize_val_read_reg_436));

    width_val12_c23_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, width_val12_c23_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_val12_c23_blk_n <= width_val12_c23_full_n;
        else 
            width_val12_c23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    width_val12_c23_din <= width_val_dout;

    width_val12_c23_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            width_val12_c23_write <= ap_const_logic_1;
        else 
            width_val12_c23_write <= ap_const_logic_0;
        end if; 
    end process;


    width_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, width_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_val_blk_n <= width_val_empty_n;
        else 
            width_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    width_val_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            width_val_read <= ap_const_logic_1;
        else 
            width_val_read <= ap_const_logic_0;
        end if; 
    end process;

    y_3_fu_378_p2 <= std_logic_vector(unsigned(y_fu_112) + unsigned(ap_const_lv16_1));
end behav;
