
RFM95W_Receive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e20  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002f5c  08002f5c  00012f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f94  08002f94  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002f94  08002f94  00012f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002f9c  08002f9c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f9c  08002f9c  00012f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002fa0  08002fa0  00012fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002fa4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  2000000c  08002fb0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  08002fb0  000200c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b62  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000181b  00000000  00000000  00028b97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  0002a3b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000650  00000000  00000000  0002aac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001684b  00000000  00000000  0002b110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000816b  00000000  00000000  0004195b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000870b0  00000000  00000000  00049ac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0b76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b74  00000000  00000000  000d0bcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000000c 	.word	0x2000000c
 8000158:	00000000 	.word	0x00000000
 800015c:	08002f44 	.word	0x08002f44

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000010 	.word	0x20000010
 8000178:	08002f44 	.word	0x08002f44

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <RFM95_setNSSPin>:
#include <stdio.h>
#include <math.h>
#include "rfm95.h"
/* Export functions */
static inline void RFM95_setNSSPin(RFM95_HandleTypeDef *const me)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
	if (me == NULL)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	2b00      	cmp	r3, #0
 8000480:	d008      	beq.n	8000494 <RFM95_setNSSPin+0x20>
	{
		return;
	}
	HAL_GPIO_WritePin(me->nssPort, me->nssPin, GPIO_PIN_SET);
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	8bdb      	ldrh	r3, [r3, #30]
 800048a:	2201      	movs	r2, #1
 800048c:	4619      	mov	r1, r3
 800048e:	f001 fa03 	bl	8001898 <HAL_GPIO_WritePin>
 8000492:	e000      	b.n	8000496 <RFM95_setNSSPin+0x22>
		return;
 8000494:	bf00      	nop
}
 8000496:	3708      	adds	r7, #8
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}

0800049c <RFM95_clearNSSPin>:

static inline void RFM95_clearNSSPin(RFM95_HandleTypeDef *const me)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
	if (me == NULL)
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d008      	beq.n	80004bc <RFM95_clearNSSPin+0x20>
	{
		return;
	}
	HAL_GPIO_WritePin(me->nssPort, me->nssPin, GPIO_PIN_RESET);
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	8bdb      	ldrh	r3, [r3, #30]
 80004b2:	2200      	movs	r2, #0
 80004b4:	4619      	mov	r1, r3
 80004b6:	f001 f9ef 	bl	8001898 <HAL_GPIO_WritePin>
 80004ba:	e000      	b.n	80004be <RFM95_clearNSSPin+0x22>
		return;
 80004bc:	bf00      	nop
}
 80004be:	3708      	adds	r7, #8
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}

080004c4 <RFM95_writeRegister>:

static THT_StatusTypeDef RFM95_writeRegister(RFM95_HandleTypeDef *const me,
		uint8_t address, uint8_t data)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b084      	sub	sp, #16
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	460b      	mov	r3, r1
 80004ce:	70fb      	strb	r3, [r7, #3]
 80004d0:	4613      	mov	r3, r2
 80004d2:	70bb      	strb	r3, [r7, #2]
	if (me == NULL)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d101      	bne.n	80004de <RFM95_writeRegister+0x1a>
	{
		return THT_ERROR;
 80004da:	2301      	movs	r3, #1
 80004dc:	e021      	b.n	8000522 <RFM95_writeRegister+0x5e>
	}

	/* The NSS pin goes low at the beginning of the frame */
	RFM95_clearNSSPin(me);
 80004de:	6878      	ldr	r0, [r7, #4]
 80004e0:	f7ff ffdc 	bl	800049c <RFM95_clearNSSPin>
	/* an address byte followed by a data byte is sent for a write access */
	uint8_t txBuffer[2] = { address | 0x80, data };
 80004e4:	78fb      	ldrb	r3, [r7, #3]
 80004e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	733b      	strb	r3, [r7, #12]
 80004ee:	78bb      	ldrb	r3, [r7, #2]
 80004f0:	737b      	strb	r3, [r7, #13]
//	printf("Write %X to address %x\n", txBuffer[1], txBuffer[0]);
	HAL_StatusTypeDef res = HAL_SPI_Transmit(me->hspi, txBuffer, 2, 100);
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	6998      	ldr	r0, [r3, #24]
 80004f6:	f107 010c 	add.w	r1, r7, #12
 80004fa:	2364      	movs	r3, #100	; 0x64
 80004fc:	2202      	movs	r2, #2
 80004fe:	f001 ffd6 	bl	80024ae <HAL_SPI_Transmit>
 8000502:	4603      	mov	r3, r0
 8000504:	73fb      	strb	r3, [r7, #15]
	/* The NSS pin goes high after the data byte. b*/
	RFM95_setNSSPin(me);
 8000506:	6878      	ldr	r0, [r7, #4]
 8000508:	f7ff ffb4 	bl	8000474 <RFM95_setNSSPin>

	if (res == HAL_OK)
 800050c:	7bfb      	ldrb	r3, [r7, #15]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d101      	bne.n	8000516 <RFM95_writeRegister+0x52>
	{
		return THT_OK;
 8000512:	2300      	movs	r3, #0
 8000514:	e005      	b.n	8000522 <RFM95_writeRegister+0x5e>
	}
	else if (res == HAL_ERROR)
 8000516:	7bfb      	ldrb	r3, [r7, #15]
 8000518:	2b01      	cmp	r3, #1
 800051a:	d101      	bne.n	8000520 <RFM95_writeRegister+0x5c>
	{
		return THT_ERROR;
 800051c:	2301      	movs	r3, #1
 800051e:	e000      	b.n	8000522 <RFM95_writeRegister+0x5e>
	}
	else
	{
		return THT_TIMEOUT;
 8000520:	2303      	movs	r3, #3
	}
}
 8000522:	4618      	mov	r0, r3
 8000524:	3710      	adds	r7, #16
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}

0800052a <RFM95_writeBurstRegister>:

static THT_StatusTypeDef RFM95_writeBurstRegister(RFM95_HandleTypeDef *const me,
		uint8_t address, uint8_t *pData, uint8_t size)
{
 800052a:	b580      	push	{r7, lr}
 800052c:	b086      	sub	sp, #24
 800052e:	af00      	add	r7, sp, #0
 8000530:	60f8      	str	r0, [r7, #12]
 8000532:	607a      	str	r2, [r7, #4]
 8000534:	461a      	mov	r2, r3
 8000536:	460b      	mov	r3, r1
 8000538:	72fb      	strb	r3, [r7, #11]
 800053a:	4613      	mov	r3, r2
 800053c:	72bb      	strb	r3, [r7, #10]
	if (me == NULL)
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d101      	bne.n	8000548 <RFM95_writeBurstRegister+0x1e>
	{
		return THT_ERROR;
 8000544:	2301      	movs	r3, #1
 8000546:	e041      	b.n	80005cc <RFM95_writeBurstRegister+0xa2>
	}

	HAL_StatusTypeDef res = HAL_OK;
 8000548:	2300      	movs	r3, #0
 800054a:	75fb      	strb	r3, [r7, #23]

	if (size == 1)
 800054c:	7abb      	ldrb	r3, [r7, #10]
 800054e:	2b01      	cmp	r3, #1
 8000550:	d109      	bne.n	8000566 <RFM95_writeBurstRegister+0x3c>
	{
		res = RFM95_writeRegister(me, address, *pData);
 8000552:	7af9      	ldrb	r1, [r7, #11]
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	461a      	mov	r2, r3
 800055a:	68f8      	ldr	r0, [r7, #12]
 800055c:	f7ff ffb2 	bl	80004c4 <RFM95_writeRegister>
 8000560:	4603      	mov	r3, r0
 8000562:	75fb      	strb	r3, [r7, #23]
 8000564:	e031      	b.n	80005ca <RFM95_writeBurstRegister+0xa0>
	}
	else
	{
		RFM95_clearNSSPin(me);
 8000566:	68f8      	ldr	r0, [r7, #12]
 8000568:	f7ff ff98 	bl	800049c <RFM95_clearNSSPin>

		address |= 0x80;
 800056c:	7afb      	ldrb	r3, [r7, #11]
 800056e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000572:	b2db      	uxtb	r3, r3
 8000574:	72fb      	strb	r3, [r7, #11]

		res = HAL_SPI_Transmit(me->hspi, &address, 1, 100);
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	6998      	ldr	r0, [r3, #24]
 800057a:	f107 010b 	add.w	r1, r7, #11
 800057e:	2364      	movs	r3, #100	; 0x64
 8000580:	2201      	movs	r2, #1
 8000582:	f001 ff94 	bl	80024ae <HAL_SPI_Transmit>
 8000586:	4603      	mov	r3, r0
 8000588:	75fb      	strb	r3, [r7, #23]
		if (res == HAL_OK)
 800058a:	7dfb      	ldrb	r3, [r7, #23]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d119      	bne.n	80005c4 <RFM95_writeBurstRegister+0x9a>
		{
			for (size_t i = 0; i < size; i++)
 8000590:	2300      	movs	r3, #0
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	e010      	b.n	80005b8 <RFM95_writeBurstRegister+0x8e>
			{
//				printf("Write %X to address %x\n", *pData, address);
				res = HAL_SPI_Transmit(me->hspi, pData++, 1, 100);    //pdata++
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	6998      	ldr	r0, [r3, #24]
 800059a:	6879      	ldr	r1, [r7, #4]
 800059c:	1c4b      	adds	r3, r1, #1
 800059e:	607b      	str	r3, [r7, #4]
 80005a0:	2364      	movs	r3, #100	; 0x64
 80005a2:	2201      	movs	r2, #1
 80005a4:	f001 ff83 	bl	80024ae <HAL_SPI_Transmit>
 80005a8:	4603      	mov	r3, r0
 80005aa:	75fb      	strb	r3, [r7, #23]

				if (res != HAL_OK)
 80005ac:	7dfb      	ldrb	r3, [r7, #23]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d107      	bne.n	80005c2 <RFM95_writeBurstRegister+0x98>
			for (size_t i = 0; i < size; i++)
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	3301      	adds	r3, #1
 80005b6:	613b      	str	r3, [r7, #16]
 80005b8:	7abb      	ldrb	r3, [r7, #10]
 80005ba:	693a      	ldr	r2, [r7, #16]
 80005bc:	429a      	cmp	r2, r3
 80005be:	d3ea      	bcc.n	8000596 <RFM95_writeBurstRegister+0x6c>
 80005c0:	e000      	b.n	80005c4 <RFM95_writeBurstRegister+0x9a>
				{
					break;
 80005c2:	bf00      	nop
				}
			}
		}

		RFM95_setNSSPin(me);
 80005c4:	68f8      	ldr	r0, [r7, #12]
 80005c6:	f7ff ff55 	bl	8000474 <RFM95_setNSSPin>
	}

	return res;
 80005ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3718      	adds	r7, #24
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}

080005d4 <RFM95_readRegister>:

static THT_StatusTypeDef RFM95_readRegister(RFM95_HandleTypeDef *const me,
		uint8_t address, uint8_t *value)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af00      	add	r7, sp, #0
 80005da:	60f8      	str	r0, [r7, #12]
 80005dc:	460b      	mov	r3, r1
 80005de:	607a      	str	r2, [r7, #4]
 80005e0:	72fb      	strb	r3, [r7, #11]
	if (me == NULL)
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d101      	bne.n	80005ec <RFM95_readRegister+0x18>
	{
		return THT_ERROR;
 80005e8:	2301      	movs	r3, #1
 80005ea:	e025      	b.n	8000638 <RFM95_readRegister+0x64>
	}

	/* The NSS pin goes low at the beginning of the frame */
	RFM95_clearNSSPin(me);
 80005ec:	68f8      	ldr	r0, [r7, #12]
 80005ee:	f7ff ff55 	bl	800049c <RFM95_clearNSSPin>

	HAL_StatusTypeDef res = HAL_OK;
 80005f2:	2300      	movs	r3, #0
 80005f4:	75fb      	strb	r3, [r7, #23]

	/* an address byte is sent */
	res = HAL_SPI_Transmit(me->hspi, &address, 1, 100);
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	6998      	ldr	r0, [r3, #24]
 80005fa:	f107 010b 	add.w	r1, r7, #11
 80005fe:	2364      	movs	r3, #100	; 0x64
 8000600:	2201      	movs	r2, #1
 8000602:	f001 ff54 	bl	80024ae <HAL_SPI_Transmit>
 8000606:	4603      	mov	r3, r0
 8000608:	75fb      	strb	r3, [r7, #23]
	/* and a read byte is received for the read access. */
	res = HAL_SPI_Receive(me->hspi, value, 1, 100);
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	6998      	ldr	r0, [r3, #24]
 800060e:	2364      	movs	r3, #100	; 0x64
 8000610:	2201      	movs	r2, #1
 8000612:	6879      	ldr	r1, [r7, #4]
 8000614:	f002 f887 	bl	8002726 <HAL_SPI_Receive>
 8000618:	4603      	mov	r3, r0
 800061a:	75fb      	strb	r3, [r7, #23]

	/* The NSS pin goes high after the data byte. b*/
	RFM95_setNSSPin(me);
 800061c:	68f8      	ldr	r0, [r7, #12]
 800061e:	f7ff ff29 	bl	8000474 <RFM95_setNSSPin>
//	printf("Read address %x: %x\n ", address, *value);
	if (res == HAL_OK)
 8000622:	7dfb      	ldrb	r3, [r7, #23]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d101      	bne.n	800062c <RFM95_readRegister+0x58>
	{
		return THT_OK;
 8000628:	2300      	movs	r3, #0
 800062a:	e005      	b.n	8000638 <RFM95_readRegister+0x64>
	}
	else if (res == HAL_ERROR)
 800062c:	7dfb      	ldrb	r3, [r7, #23]
 800062e:	2b01      	cmp	r3, #1
 8000630:	d101      	bne.n	8000636 <RFM95_readRegister+0x62>
	{
		return THT_ERROR;
 8000632:	2301      	movs	r3, #1
 8000634:	e000      	b.n	8000638 <RFM95_readRegister+0x64>
	}
	else
	{
		return THT_TIMEOUT;
 8000636:	2303      	movs	r3, #3
	}
}
 8000638:	4618      	mov	r0, r3
 800063a:	3718      	adds	r7, #24
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}

08000640 <RFM95_setHeaderMode>:
 * @arg RFLR_MODEMCONFIG1_IMPLICITHEADER_OFF        0x00 // Default
 */

THT_StatusTypeDef RFM95_setHeaderMode(RFM95_HandleTypeDef *const me,
		uint8_t headerMode)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
 8000648:	460b      	mov	r3, r1
 800064a:	70fb      	strb	r3, [r7, #3]
	if (me == NULL)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d101      	bne.n	8000656 <RFM95_setHeaderMode+0x16>
	{
		return THT_ERROR;
 8000652:	2301      	movs	r3, #1
 8000654:	e024      	b.n	80006a0 <RFM95_setHeaderMode+0x60>
	}

	uint8_t rByte = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	737b      	strb	r3, [r7, #13]
	uint8_t wByte = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	73fb      	strb	r3, [r7, #15]
	THT_StatusTypeDef res;

	/* Read current value of REG_LR_MODEMCONFIG1 register */
	res = RFM95_readRegister(me, REG_LR_MODEMCONFIG1, &rByte);
 800065e:	f107 030d 	add.w	r3, r7, #13
 8000662:	461a      	mov	r2, r3
 8000664:	211d      	movs	r1, #29
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f7ff ffb4 	bl	80005d4 <RFM95_readRegister>
 800066c:	4603      	mov	r3, r0
 800066e:	73bb      	strb	r3, [r7, #14]

	if (res != THT_OK)
 8000670:	7bbb      	ldrb	r3, [r7, #14]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <RFM95_setHeaderMode+0x3a>
	{
		return res;
 8000676:	7bbb      	ldrb	r3, [r7, #14]
 8000678:	e012      	b.n	80006a0 <RFM95_setHeaderMode+0x60>
	}

	/* Set the new value of REG_LR_MODEMCONFIG1 register */
	wByte = (uint8_t) (headerMode
			| (rByte & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK));
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	b25b      	sxtb	r3, r3
 800067e:	f023 0301 	bic.w	r3, r3, #1
 8000682:	b25a      	sxtb	r2, r3
 8000684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000688:	4313      	orrs	r3, r2
 800068a:	b25b      	sxtb	r3, r3
	wByte = (uint8_t) (headerMode
 800068c:	73fb      	strb	r3, [r7, #15]

	/* Write new value to REG_LR_MODEMCONFIG2 register */
	res = RFM95_writeRegister(me, REG_LR_MODEMCONFIG1, wByte);
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	461a      	mov	r2, r3
 8000692:	211d      	movs	r1, #29
 8000694:	6878      	ldr	r0, [r7, #4]
 8000696:	f7ff ff15 	bl	80004c4 <RFM95_writeRegister>
 800069a:	4603      	mov	r3, r0
 800069c:	73bb      	strb	r3, [r7, #14]

	return res;
 800069e:	7bbb      	ldrb	r3, [r7, #14]
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3710      	adds	r7, #16
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <RFM95_setSpreadingFactor>:
 @arg RFLR_MODEMCONFIG2_SF_11                     0xB0
 @arg RFLR_MODEMCONFIG2_SF_12                     0xC0
 */
THT_StatusTypeDef RFM95_setSpreadingFactor(RFM95_HandleTypeDef *const me,
		uint8_t SF)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	460b      	mov	r3, r1
 80006b2:	70fb      	strb	r3, [r7, #3]
	if (me == NULL)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d101      	bne.n	80006be <RFM95_setSpreadingFactor+0x16>
	{
		return THT_ERROR;
 80006ba:	2301      	movs	r3, #1
 80006bc:	e09f      	b.n	80007fe <RFM95_setSpreadingFactor+0x156>
	}

	me->parent.SF = SF >> 4u;
 80006be:	78fb      	ldrb	r3, [r7, #3]
 80006c0:	091b      	lsrs	r3, r3, #4
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	711a      	strb	r2, [r3, #4]

	uint8_t rByte = 0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	737b      	strb	r3, [r7, #13]
	uint8_t wByte = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	73fb      	strb	r3, [r7, #15]
	THT_StatusTypeDef res;

	/* Read current value of REG_LR_MODEMCONFIG2 register */
	res = RFM95_readRegister(me, REG_LR_MODEMCONFIG2, &rByte);
 80006d0:	f107 030d 	add.w	r3, r7, #13
 80006d4:	461a      	mov	r2, r3
 80006d6:	211e      	movs	r1, #30
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f7ff ff7b 	bl	80005d4 <RFM95_readRegister>
 80006de:	4603      	mov	r3, r0
 80006e0:	73bb      	strb	r3, [r7, #14]
	if (res != THT_OK)
 80006e2:	7bbb      	ldrb	r3, [r7, #14]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <RFM95_setSpreadingFactor+0x44>
	{
		return THT_ERROR;
 80006e8:	2301      	movs	r3, #1
 80006ea:	e088      	b.n	80007fe <RFM95_setSpreadingFactor+0x156>
	}

	/* SF = 6 Is a special use case for the highest data rate transmission possible with the LoRa modem */
	if (SF == RFLR_MODEMCONFIG2_SF_6)
 80006ec:	78fb      	ldrb	r3, [r7, #3]
 80006ee:	2b60      	cmp	r3, #96	; 0x60
 80006f0:	d144      	bne.n	800077c <RFM95_setSpreadingFactor+0xd4>
	{
		/* Set the new value of REG_LR_MODEMCONFIG2 register */
		wByte = (uint8_t) (RFLR_MODEMCONFIG2_SF_6
				| (rByte & RFLR_MODEMCONFIG2_SF_MASK));
 80006f2:	7b7b      	ldrb	r3, [r7, #13]
 80006f4:	b25b      	sxtb	r3, r3
 80006f6:	f003 030f 	and.w	r3, r3, #15
 80006fa:	b25b      	sxtb	r3, r3
 80006fc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000700:	b25b      	sxtb	r3, r3
		wByte = (uint8_t) (RFLR_MODEMCONFIG2_SF_6
 8000702:	73fb      	strb	r3, [r7, #15]

		/* 1. Write new value to REG_LR_MODEMCONFIG2 register */
		res = RFM95_writeRegister(me, REG_LR_MODEMCONFIG2, wByte);
 8000704:	7bfb      	ldrb	r3, [r7, #15]
 8000706:	461a      	mov	r2, r3
 8000708:	211e      	movs	r1, #30
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f7ff feda 	bl	80004c4 <RFM95_writeRegister>
 8000710:	4603      	mov	r3, r0
 8000712:	73bb      	strb	r3, [r7, #14]

		if (res != THT_OK)
 8000714:	7bbb      	ldrb	r3, [r7, #14]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <RFM95_setSpreadingFactor+0x76>
		{
			return res;
 800071a:	7bbb      	ldrb	r3, [r7, #14]
 800071c:	e06f      	b.n	80007fe <RFM95_setSpreadingFactor+0x156>
		}

		/* 2. Set the header to implicit mode */
		RFM95_setHeaderMode(me, RFLR_MODEMCONFIG1_IMPLICITHEADER_ON);
 800071e:	2101      	movs	r1, #1
 8000720:	6878      	ldr	r0, [r7, #4]
 8000722:	f7ff ff8d 	bl	8000640 <RFM95_setHeaderMode>

		/* 3. Write bit 2-0 of register 0x31 to value "0b101" */
		res = RFM95_readRegister(me, REG_LR_DETECTOPTIMIZE, &rByte);
 8000726:	f107 030d 	add.w	r3, r7, #13
 800072a:	461a      	mov	r2, r3
 800072c:	2131      	movs	r1, #49	; 0x31
 800072e:	6878      	ldr	r0, [r7, #4]
 8000730:	f7ff ff50 	bl	80005d4 <RFM95_readRegister>
 8000734:	4603      	mov	r3, r0
 8000736:	73bb      	strb	r3, [r7, #14]
		if (res != THT_OK)
 8000738:	7bbb      	ldrb	r3, [r7, #14]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <RFM95_setSpreadingFactor+0x9a>
		{
			return THT_ERROR;
 800073e:	2301      	movs	r3, #1
 8000740:	e05d      	b.n	80007fe <RFM95_setSpreadingFactor+0x156>
		}

		wByte = (uint8_t) (RFLR_DETECTIONOPTIMIZE_SF6
				| (rByte & RFLR_DETECTIONOPTIMIZE_MASK));
 8000742:	7b7b      	ldrb	r3, [r7, #13]
 8000744:	b25b      	sxtb	r3, r3
 8000746:	f023 0307 	bic.w	r3, r3, #7
 800074a:	b25b      	sxtb	r3, r3
 800074c:	f043 0305 	orr.w	r3, r3, #5
 8000750:	b25b      	sxtb	r3, r3
		wByte = (uint8_t) (RFLR_DETECTIONOPTIMIZE_SF6
 8000752:	73fb      	strb	r3, [r7, #15]

		res = RFM95_writeRegister(me, REG_LR_DETECTOPTIMIZE, wByte);
 8000754:	7bfb      	ldrb	r3, [r7, #15]
 8000756:	461a      	mov	r2, r3
 8000758:	2131      	movs	r1, #49	; 0x31
 800075a:	6878      	ldr	r0, [r7, #4]
 800075c:	f7ff feb2 	bl	80004c4 <RFM95_writeRegister>
 8000760:	4603      	mov	r3, r0
 8000762:	73bb      	strb	r3, [r7, #14]

		if (res != THT_OK)
 8000764:	7bbb      	ldrb	r3, [r7, #14]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <RFM95_setSpreadingFactor+0xc6>
		{
			return res;
 800076a:	7bbb      	ldrb	r3, [r7, #14]
 800076c:	e047      	b.n	80007fe <RFM95_setSpreadingFactor+0x156>
		}

		/* 4. Write register address 0x37 to value 0x0C */
		return RFM95_writeRegister(me, REG_LR_DETECTIONTHRESHOLD,
 800076e:	220c      	movs	r2, #12
 8000770:	2137      	movs	r1, #55	; 0x37
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f7ff fea6 	bl	80004c4 <RFM95_writeRegister>
 8000778:	4603      	mov	r3, r0
 800077a:	e040      	b.n	80007fe <RFM95_setSpreadingFactor+0x156>
		RFLR_DETECTIONTHRESH_SF6);
	}

	/* else if SF != 6 following below */
	/* 1. Write bit 2-0 of register 0x31 to value "0b101" */
	res = RFM95_readRegister(me, REG_LR_DETECTOPTIMIZE, &rByte);
 800077c:	f107 030d 	add.w	r3, r7, #13
 8000780:	461a      	mov	r2, r3
 8000782:	2131      	movs	r1, #49	; 0x31
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f7ff ff25 	bl	80005d4 <RFM95_readRegister>
 800078a:	4603      	mov	r3, r0
 800078c:	73bb      	strb	r3, [r7, #14]
	if (res != THT_OK)
 800078e:	7bbb      	ldrb	r3, [r7, #14]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <RFM95_setSpreadingFactor+0xf0>
	{
		return THT_ERROR;
 8000794:	2301      	movs	r3, #1
 8000796:	e032      	b.n	80007fe <RFM95_setSpreadingFactor+0x156>
	}

	wByte = (uint8_t) (RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12
			| (rByte & RFLR_DETECTIONOPTIMIZE_MASK));
 8000798:	7b7b      	ldrb	r3, [r7, #13]
 800079a:	b25b      	sxtb	r3, r3
 800079c:	f023 0307 	bic.w	r3, r3, #7
 80007a0:	b25b      	sxtb	r3, r3
 80007a2:	f043 0303 	orr.w	r3, r3, #3
 80007a6:	b25b      	sxtb	r3, r3
	wByte = (uint8_t) (RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12
 80007a8:	73fb      	strb	r3, [r7, #15]

	res = RFM95_writeRegister(me, REG_LR_DETECTOPTIMIZE, wByte);
 80007aa:	7bfb      	ldrb	r3, [r7, #15]
 80007ac:	461a      	mov	r2, r3
 80007ae:	2131      	movs	r1, #49	; 0x31
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	f7ff fe87 	bl	80004c4 <RFM95_writeRegister>
 80007b6:	4603      	mov	r3, r0
 80007b8:	73bb      	strb	r3, [r7, #14]

	if (res != THT_OK)
 80007ba:	7bbb      	ldrb	r3, [r7, #14]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <RFM95_setSpreadingFactor+0x11c>
	{
		return res;
 80007c0:	7bbb      	ldrb	r3, [r7, #14]
 80007c2:	e01c      	b.n	80007fe <RFM95_setSpreadingFactor+0x156>
	}

	/* 2. Write register address 0x37 to value 0x0C */
	res = RFM95_writeRegister(me, REG_LR_DETECTIONTHRESHOLD,
 80007c4:	220a      	movs	r2, #10
 80007c6:	2137      	movs	r1, #55	; 0x37
 80007c8:	6878      	ldr	r0, [r7, #4]
 80007ca:	f7ff fe7b 	bl	80004c4 <RFM95_writeRegister>
 80007ce:	4603      	mov	r3, r0
 80007d0:	73bb      	strb	r3, [r7, #14]
	RFLR_DETECTIONTHRESH_SF7_TO_SF12);

	if (res != THT_OK)
 80007d2:	7bbb      	ldrb	r3, [r7, #14]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <RFM95_setSpreadingFactor+0x134>
	{
		return res;
 80007d8:	7bbb      	ldrb	r3, [r7, #14]
 80007da:	e010      	b.n	80007fe <RFM95_setSpreadingFactor+0x156>
	}

	/* 3. Write register REG_LR_MODEMCONFIG2 to config SF */
	/* Set the new value of REG_LR_MODEMCONFIG2 register */
	wByte = (uint8_t) (SF | (rByte & RFLR_MODEMCONFIG2_SF_MASK));
 80007dc:	7b7b      	ldrb	r3, [r7, #13]
 80007de:	b25b      	sxtb	r3, r3
 80007e0:	f003 030f 	and.w	r3, r3, #15
 80007e4:	b25a      	sxtb	r2, r3
 80007e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80007ea:	4313      	orrs	r3, r2
 80007ec:	b25b      	sxtb	r3, r3
 80007ee:	73fb      	strb	r3, [r7, #15]

	/* 1. Write new value to REG_LR_MODEMCONFIG2 register */
	return RFM95_writeRegister(me, REG_LR_MODEMCONFIG2, wByte);
 80007f0:	7bfb      	ldrb	r3, [r7, #15]
 80007f2:	461a      	mov	r2, r3
 80007f4:	211e      	movs	r1, #30
 80007f6:	6878      	ldr	r0, [r7, #4]
 80007f8:	f7ff fe64 	bl	80004c4 <RFM95_writeRegister>
 80007fc:	4603      	mov	r3, r0
//	RFM95_writeRegister(me, REG_LR_MODEMCONFIG2, wByte);
//	return RFM95_readRegister(me, REG_LR_MODEMCONFIG2, &rByte);
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <RFM95_setBandwidth>:
 * Phạm vi băng thông phù hợp với hầu hết các tình huống quy định được đưa ra trong
 * bảng thông số kỹ thuật của modem LoRaTM (xem Phần 2.4.5).
 */

THT_StatusTypeDef RFM95_setBandwidth(RFM95_HandleTypeDef *const me, uint8_t BW)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b084      	sub	sp, #16
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
 800080e:	460b      	mov	r3, r1
 8000810:	70fb      	strb	r3, [r7, #3]
	if (me == NULL)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d101      	bne.n	800081c <RFM95_setBandwidth+0x16>
	{
		return THT_ERROR;
 8000818:	2301      	movs	r3, #1
 800081a:	e027      	b.n	800086c <RFM95_setBandwidth+0x66>
	}

	me->parent.BW = BW >> 4u;
 800081c:	78fb      	ldrb	r3, [r7, #3]
 800081e:	091b      	lsrs	r3, r3, #4
 8000820:	b2da      	uxtb	r2, r3
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	715a      	strb	r2, [r3, #5]

	uint8_t rByte = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	737b      	strb	r3, [r7, #13]
	uint8_t wByte = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	73fb      	strb	r3, [r7, #15]
	THT_StatusTypeDef res;

	/* Read current value of REG_LR_MODEMCONFIG1 register */
	res = RFM95_readRegister(me, REG_LR_MODEMCONFIG1, &rByte);
 800082e:	f107 030d 	add.w	r3, r7, #13
 8000832:	461a      	mov	r2, r3
 8000834:	211d      	movs	r1, #29
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff fecc 	bl	80005d4 <RFM95_readRegister>
 800083c:	4603      	mov	r3, r0
 800083e:	73bb      	strb	r3, [r7, #14]

	if (res != THT_OK)
 8000840:	7bbb      	ldrb	r3, [r7, #14]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <RFM95_setBandwidth+0x44>
	{
		return THT_ERROR;
 8000846:	2301      	movs	r3, #1
 8000848:	e010      	b.n	800086c <RFM95_setBandwidth+0x66>
	}

	wByte = (uint8_t) (BW | (rByte & RFLR_MODEMCONFIG1_BW_MASK));
 800084a:	7b7b      	ldrb	r3, [r7, #13]
 800084c:	b25b      	sxtb	r3, r3
 800084e:	f003 030f 	and.w	r3, r3, #15
 8000852:	b25a      	sxtb	r2, r3
 8000854:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000858:	4313      	orrs	r3, r2
 800085a:	b25b      	sxtb	r3, r3
 800085c:	73fb      	strb	r3, [r7, #15]

	return RFM95_writeRegister(me, REG_LR_MODEMCONFIG1, wByte);
 800085e:	7bfb      	ldrb	r3, [r7, #15]
 8000860:	461a      	mov	r2, r3
 8000862:	211d      	movs	r1, #29
 8000864:	6878      	ldr	r0, [r7, #4]
 8000866:	f7ff fe2d 	bl	80004c4 <RFM95_writeRegister>
 800086a:	4603      	mov	r3, r0
//	RFM95_writeRegister(me, REG_LR_MODEMCONFIG1, wByte);
//	return RFM95_readRegister(me, REG_LR_MODEMCONFIG1, &rByte);
}
 800086c:	4618      	mov	r0, r3
 800086e:	3710      	adds	r7, #16
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}

08000874 <RFM95_setLNA>:

	return RFM95_writeRegister(me, REG_LR_MODEMCONFIG3, wByte);
}

THT_StatusTypeDef RFM95_setLNA(RFM95_HandleTypeDef *const me)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	uint8_t rByte = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	737b      	strb	r3, [r7, #13]
	uint8_t wByte = 0;
 8000880:	2300      	movs	r3, #0
 8000882:	73fb      	strb	r3, [r7, #15]
	THT_StatusTypeDef res;

	res = RFM95_readRegister(me, REG_LR_LNA, &rByte);
 8000884:	f107 030d 	add.w	r3, r7, #13
 8000888:	461a      	mov	r2, r3
 800088a:	210c      	movs	r1, #12
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f7ff fea1 	bl	80005d4 <RFM95_readRegister>
 8000892:	4603      	mov	r3, r0
 8000894:	73bb      	strb	r3, [r7, #14]

	if (res != THT_OK)
 8000896:	7bbb      	ldrb	r3, [r7, #14]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <RFM95_setLNA+0x2c>
	{
		return THT_ERROR;
 800089c:	2301      	movs	r3, #1
 800089e:	e00c      	b.n	80008ba <RFM95_setLNA+0x46>
	}

	wByte = (uint8_t) (RFLR_LNA_BOOST_HF_ON | (rByte & RFLR_LNA_BOOST_HF_MASK));
 80008a0:	7b7b      	ldrb	r3, [r7, #13]
 80008a2:	b25b      	sxtb	r3, r3
 80008a4:	f043 0303 	orr.w	r3, r3, #3
 80008a8:	b25b      	sxtb	r3, r3
 80008aa:	73fb      	strb	r3, [r7, #15]

	return RFM95_writeRegister(me, REG_LR_LNA, wByte);
 80008ac:	7bfb      	ldrb	r3, [r7, #15]
 80008ae:	461a      	mov	r2, r3
 80008b0:	210c      	movs	r1, #12
 80008b2:	6878      	ldr	r0, [r7, #4]
 80008b4:	f7ff fe06 	bl	80004c4 <RFM95_writeRegister>
 80008b8:	4603      	mov	r3, r0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3710      	adds	r7, #16
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}

080008c2 <RFM95_setMode>:
 * nhận, nếu kích thước gói vượt quá bộ nhớ đệm được phân bổ cho Rx, nó sẽ ghi
 * đè lên phần truyền của bộ đệm dữ liệu.
 */

THT_StatusTypeDef RFM95_setMode(RFM95_HandleTypeDef *const me, uint8_t mode)
{
 80008c2:	b580      	push	{r7, lr}
 80008c4:	b084      	sub	sp, #16
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
 80008ca:	460b      	mov	r3, r1
 80008cc:	70fb      	strb	r3, [r7, #3]
	if (me == NULL)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d101      	bne.n	80008d8 <RFM95_setMode+0x16>
	{
		return THT_ERROR;
 80008d4:	2301      	movs	r3, #1
 80008d6:	e022      	b.n	800091e <RFM95_setMode+0x5c>
	}

	uint8_t rByte = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	737b      	strb	r3, [r7, #13]
	uint8_t wByte = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	73fb      	strb	r3, [r7, #15]
	THT_StatusTypeDef res;

	/* Read current value of REG_LR_MODEMCONFIG1 register */
	res = RFM95_readRegister(me, REG_LR_OPMODE, &rByte);
 80008e0:	f107 030d 	add.w	r3, r7, #13
 80008e4:	461a      	mov	r2, r3
 80008e6:	2101      	movs	r1, #1
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f7ff fe73 	bl	80005d4 <RFM95_readRegister>
 80008ee:	4603      	mov	r3, r0
 80008f0:	73bb      	strb	r3, [r7, #14]

	if (res != THT_OK)
 80008f2:	7bbb      	ldrb	r3, [r7, #14]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <RFM95_setMode+0x3a>
	{
		return THT_ERROR;
 80008f8:	2301      	movs	r3, #1
 80008fa:	e010      	b.n	800091e <RFM95_setMode+0x5c>
	}

	wByte = (uint8_t) (mode | (rByte & 0x70));
 80008fc:	7b7b      	ldrb	r3, [r7, #13]
 80008fe:	b25b      	sxtb	r3, r3
 8000900:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000904:	b25a      	sxtb	r2, r3
 8000906:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800090a:	4313      	orrs	r3, r2
 800090c:	b25b      	sxtb	r3, r3
 800090e:	73fb      	strb	r3, [r7, #15]

	return RFM95_writeRegister(me, REG_LR_OPMODE, wByte);
 8000910:	7bfb      	ldrb	r3, [r7, #15]
 8000912:	461a      	mov	r2, r3
 8000914:	2101      	movs	r1, #1
 8000916:	6878      	ldr	r0, [r7, #4]
 8000918:	f7ff fdd4 	bl	80004c4 <RFM95_writeRegister>
 800091c:	4603      	mov	r3, r0
}
 800091e:	4618      	mov	r0, r3
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <RFM95_setFrequency>:

THT_StatusTypeDef RFM95_setFrequency(RFM95_HandleTypeDef *const me,
		uint32_t frequency)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	b086      	sub	sp, #24
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
 800092e:	6039      	str	r1, [r7, #0]
	if (me == NULL)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d101      	bne.n	800093a <RFM95_setFrequency+0x14>
	{
		return THT_ERROR;
 8000936:	2301      	movs	r3, #1
 8000938:	e02c      	b.n	8000994 <RFM95_setFrequency+0x6e>
	}

	me->parent.freq = frequency;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	683a      	ldr	r2, [r7, #0]
 800093e:	601a      	str	r2, [r3, #0]
	uint64_t frf = (uint64_t) (frequency << 19u) / 32;
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	04db      	lsls	r3, r3, #19
 8000944:	095b      	lsrs	r3, r3, #5
 8000946:	461a      	mov	r2, r3
 8000948:	f04f 0300 	mov.w	r3, #0
 800094c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	uint8_t freq[3] = { (uint8_t) (frf >> 16), (uint8_t) (frf >> 8),
 8000950:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000954:	f04f 0200 	mov.w	r2, #0
 8000958:	f04f 0300 	mov.w	r3, #0
 800095c:	0c02      	lsrs	r2, r0, #16
 800095e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000962:	0c0b      	lsrs	r3, r1, #16
 8000964:	b2d3      	uxtb	r3, r2
 8000966:	733b      	strb	r3, [r7, #12]
 8000968:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800096c:	f04f 0200 	mov.w	r2, #0
 8000970:	f04f 0300 	mov.w	r3, #0
 8000974:	0a02      	lsrs	r2, r0, #8
 8000976:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800097a:	0a0b      	lsrs	r3, r1, #8
 800097c:	b2d3      	uxtb	r3, r2
 800097e:	737b      	strb	r3, [r7, #13]
			(uint8_t) (frf >> 0) };
 8000980:	7c3b      	ldrb	r3, [r7, #16]
	uint8_t freq[3] = { (uint8_t) (frf >> 16), (uint8_t) (frf >> 8),
 8000982:	73bb      	strb	r3, [r7, #14]

	return RFM95_writeBurstRegister(me, REG_LR_FRFMSB, freq, 3);
 8000984:	f107 020c 	add.w	r2, r7, #12
 8000988:	2303      	movs	r3, #3
 800098a:	2106      	movs	r1, #6
 800098c:	6878      	ldr	r0, [r7, #4]
 800098e:	f7ff fdcc 	bl	800052a <RFM95_writeBurstRegister>
 8000992:	4603      	mov	r3, r0
}
 8000994:	4618      	mov	r0, r3
 8000996:	3718      	adds	r7, #24
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <RFM95_transmit>:
/*
 * Data tranmission Squence
 */
THT_StatusTypeDef RFM95_transmit(RFM95_HandleTypeDef *const me, uint8_t *pData,
		uint8_t size, uint32_t timeout)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b088      	sub	sp, #32
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	603b      	str	r3, [r7, #0]
 80009a8:	4613      	mov	r3, r2
 80009aa:	71fb      	strb	r3, [r7, #7]
	if (me == NULL || pData == NULL)
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d002      	beq.n	80009b8 <RFM95_transmit+0x1c>
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d101      	bne.n	80009bc <RFM95_transmit+0x20>
	{
		return THT_ERROR;
 80009b8:	2301      	movs	r3, #1
 80009ba:	e093      	b.n	8000ae4 <RFM95_transmit+0x148>
	}

	uint8_t rByte = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	74fb      	strb	r3, [r7, #19]
	uint8_t wByte = 0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	76fb      	strb	r3, [r7, #27]
	uint8_t currentMode = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	74bb      	strb	r3, [r7, #18]

	RFM95_writeRegister(me, REG_LR_MODEMCONFIG2, 0xA0);
 80009c8:	22a0      	movs	r2, #160	; 0xa0
 80009ca:	211e      	movs	r1, #30
 80009cc:	68f8      	ldr	r0, [r7, #12]
 80009ce:	f7ff fd79 	bl	80004c4 <RFM95_writeRegister>

	/* 0. Tx init */
	/* Read current value of REG_LR_MODEMCONFIG1 register */
	RFM95_readRegister(me, REG_LR_OPMODE, &currentMode);
 80009d2:	f107 0312 	add.w	r3, r7, #18
 80009d6:	461a      	mov	r2, r3
 80009d8:	2101      	movs	r1, #1
 80009da:	68f8      	ldr	r0, [r7, #12]
 80009dc:	f7ff fdfa 	bl	80005d4 <RFM95_readRegister>

	/* 1. Static configuration registers can only be accessed in Sleep mode, Stand-by mode or FSTX mode. */
	wByte = (uint8_t) (RFLR_OPMODE_STANDBY | (currentMode & RFLR_OPMODE_MASK));
 80009e0:	7cbb      	ldrb	r3, [r7, #18]
 80009e2:	b25b      	sxtb	r3, r3
 80009e4:	f023 0307 	bic.w	r3, r3, #7
 80009e8:	b25b      	sxtb	r3, r3
 80009ea:	f043 0301 	orr.w	r3, r3, #1
 80009ee:	b25b      	sxtb	r3, r3
 80009f0:	76fb      	strb	r3, [r7, #27]

	RFM95_writeRegister(me, REG_LR_OPMODE, wByte);
 80009f2:	7efb      	ldrb	r3, [r7, #27]
 80009f4:	461a      	mov	r2, r3
 80009f6:	2101      	movs	r1, #1
 80009f8:	68f8      	ldr	r0, [r7, #12]
 80009fa:	f7ff fd63 	bl	80004c4 <RFM95_writeRegister>

	if (me->parent.SF == RFLR_MODEMCONFIG2_SF_6 >> 4)
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	791b      	ldrb	r3, [r3, #4]
 8000a02:	2b06      	cmp	r3, #6
 8000a04:	d103      	bne.n	8000a0e <RFM95_transmit+0x72>
	{
		RFM95_setHeaderMode(me, RFLR_MODEMCONFIG1_IMPLICITHEADER_ON);
 8000a06:	2101      	movs	r1, #1
 8000a08:	68f8      	ldr	r0, [r7, #12]
 8000a0a:	f7ff fe19 	bl	8000640 <RFM95_setHeaderMode>
	}

	/* 2. The LoRaTM FIFO can only be filled in Stand-by mode. */
	RFM95_readRegister(me, REG_LR_FIFOTXBASEADDR, &rByte);
 8000a0e:	f107 0313 	add.w	r3, r7, #19
 8000a12:	461a      	mov	r2, r3
 8000a14:	210e      	movs	r1, #14
 8000a16:	68f8      	ldr	r0, [r7, #12]
 8000a18:	f7ff fddc 	bl	80005d4 <RFM95_readRegister>

	RFM95_writeRegister(me, REG_LR_FIFOADDRPTR, rByte);
 8000a1c:	7cfb      	ldrb	r3, [r7, #19]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	210d      	movs	r1, #13
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	f7ff fd4e 	bl	80004c4 <RFM95_writeRegister>

//	RFM95_writeRegister(me, REG_LR_PAYLOADLENGTH, 0x0);

	RFM95_writeRegister(me, REG_LR_PAYLOADLENGTH, size);
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	2122      	movs	r1, #34	; 0x22
 8000a2e:	68f8      	ldr	r0, [r7, #12]
 8000a30:	f7ff fd48 	bl	80004c4 <RFM95_writeRegister>
	uint8_t temp = 0;
 8000a34:	2300      	movs	r3, #0
 8000a36:	747b      	strb	r3, [r7, #17]
	RFM95_readRegister(me, REG_LR_PAYLOADLENGTH, &temp);
 8000a38:	f107 0311 	add.w	r3, r7, #17
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	2122      	movs	r1, #34	; 0x22
 8000a40:	68f8      	ldr	r0, [r7, #12]
 8000a42:	f7ff fdc7 	bl	80005d4 <RFM95_readRegister>
	(void) temp;
	for (size_t i = 0; i < size; i++)
 8000a46:	2300      	movs	r3, #0
 8000a48:	61fb      	str	r3, [r7, #28]
 8000a4a:	e00b      	b.n	8000a64 <RFM95_transmit+0xc8>
	{
		RFM95_writeRegister(me, REG_LR_FIFO, *(pData++));
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	1c5a      	adds	r2, r3, #1
 8000a50:	60ba      	str	r2, [r7, #8]
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	461a      	mov	r2, r3
 8000a56:	2100      	movs	r1, #0
 8000a58:	68f8      	ldr	r0, [r7, #12]
 8000a5a:	f7ff fd33 	bl	80004c4 <RFM95_writeRegister>
	for (size_t i = 0; i < size; i++)
 8000a5e:	69fb      	ldr	r3, [r7, #28]
 8000a60:	3301      	adds	r3, #1
 8000a62:	61fb      	str	r3, [r7, #28]
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	69fa      	ldr	r2, [r7, #28]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	d3ef      	bcc.n	8000a4c <RFM95_transmit+0xb0>
	}

	/* 3. Data transmission is initiated by sending TX mode request. */
	wByte = (uint8_t) (RFLR_OPMODE_LONGRANGEMODE_ON | RFLR_OPMODE_TRANSMITTER);
 8000a6c:	2383      	movs	r3, #131	; 0x83
 8000a6e:	76fb      	strb	r3, [r7, #27]

	RFM95_writeRegister(me, REG_LR_OPMODE, wByte);
 8000a70:	7efb      	ldrb	r3, [r7, #27]
 8000a72:	461a      	mov	r2, r3
 8000a74:	2101      	movs	r1, #1
 8000a76:	68f8      	ldr	r0, [r7, #12]
 8000a78:	f7ff fd24 	bl	80004c4 <RFM95_writeRegister>

	HAL_Delay(1000);
 8000a7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a80:	f000 fc74 	bl	800136c <HAL_Delay>
	/* 4. Upon completion the TxDone interrupt is issued and the radio returns to Stand-by mode. */
	uint32_t tickStart = HAL_GetTick();
 8000a84:	f000 fc68 	bl	8001358 <HAL_GetTick>
 8000a88:	6178      	str	r0, [r7, #20]

	while (HAL_GetTick() - tickStart <= timeout)
 8000a8a:	e022      	b.n	8000ad2 <RFM95_transmit+0x136>
	{
		RFM95_readRegister(me, REG_LR_IRQFLAGS, &rByte);
 8000a8c:	f107 0313 	add.w	r3, r7, #19
 8000a90:	461a      	mov	r2, r3
 8000a92:	2112      	movs	r1, #18
 8000a94:	68f8      	ldr	r0, [r7, #12]
 8000a96:	f7ff fd9d 	bl	80005d4 <RFM95_readRegister>

		if ((rByte & RFLR_IRQFLAGS_TXDONE) == RFLR_IRQFLAGS_TXDONE)
 8000a9a:	7cfb      	ldrb	r3, [r7, #19]
 8000a9c:	f003 0308 	and.w	r3, r3, #8
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d016      	beq.n	8000ad2 <RFM95_transmit+0x136>
		{
			/* Clear TX DONE flag by write 1 */
			wByte = (uint8_t) (RFLR_IRQFLAGS_TXDONE
 8000aa4:	2308      	movs	r3, #8
 8000aa6:	76fb      	strb	r3, [r7, #27]
					| (rByte & RFLR_IRQFLAGS_TXDONE_MASK));
			RFM95_writeRegister(me, REG_LR_IRQFLAGS, wByte);
 8000aa8:	7efb      	ldrb	r3, [r7, #27]
 8000aaa:	461a      	mov	r2, r3
 8000aac:	2112      	movs	r1, #18
 8000aae:	68f8      	ldr	r0, [r7, #12]
 8000ab0:	f7ff fd08 	bl	80004c4 <RFM95_writeRegister>
			RFM95_readRegister(me, REG_LR_IRQFLAGS, &rByte);
 8000ab4:	f107 0313 	add.w	r3, r7, #19
 8000ab8:	461a      	mov	r2, r3
 8000aba:	2112      	movs	r1, #18
 8000abc:	68f8      	ldr	r0, [r7, #12]
 8000abe:	f7ff fd89 	bl	80005d4 <RFM95_readRegister>
			return RFM95_writeRegister(me, REG_LR_OPMODE, currentMode);
 8000ac2:	7cbb      	ldrb	r3, [r7, #18]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	2101      	movs	r1, #1
 8000ac8:	68f8      	ldr	r0, [r7, #12]
 8000aca:	f7ff fcfb 	bl	80004c4 <RFM95_writeRegister>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	e008      	b.n	8000ae4 <RFM95_transmit+0x148>
	while (HAL_GetTick() - tickStart <= timeout)
 8000ad2:	f000 fc41 	bl	8001358 <HAL_GetTick>
 8000ad6:	4602      	mov	r2, r0
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	1ad3      	subs	r3, r2, r3
 8000adc:	683a      	ldr	r2, [r7, #0]
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	d2d4      	bcs.n	8000a8c <RFM95_transmit+0xf0>
		}
	}

	return THT_TIMEOUT;
 8000ae2:	2303      	movs	r3, #3
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3720      	adds	r7, #32
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}

08000aec <RFM95_receiveContinuous>:
 at addresses 0x2F and 0x30 in the event that bit 7 at address 0x31 is re-set to 1 (this would automatically erase any
 previous value set in those registers).
 */
THT_StatusTypeDef RFM95_receiveContinuous(RFM95_HandleTypeDef *const me,
		uint8_t pBuffer[], uint8_t size, uint32_t timeout)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	60b9      	str	r1, [r7, #8]
 8000af6:	603b      	str	r3, [r7, #0]
 8000af8:	4613      	mov	r3, r2
 8000afa:	71fb      	strb	r3, [r7, #7]
	if (me == NULL || pBuffer == NULL)
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d002      	beq.n	8000b08 <RFM95_receiveContinuous+0x1c>
 8000b02:	68bb      	ldr	r3, [r7, #8]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d101      	bne.n	8000b0c <RFM95_receiveContinuous+0x20>
	{
		return THT_ERROR;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	e0d5      	b.n	8000cb8 <RFM95_receiveContinuous+0x1cc>
	}

	uint8_t rByte = 0;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	74fb      	strb	r3, [r7, #19]
	uint8_t wByte = 0;
 8000b10:	2300      	movs	r3, #0
 8000b12:	77fb      	strb	r3, [r7, #31]
	uint8_t currentMode = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	74bb      	strb	r3, [r7, #18]

	RFM95_readRegister(me, REG_LR_OPMODE, &currentMode);
 8000b18:	f107 0312 	add.w	r3, r7, #18
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	2101      	movs	r1, #1
 8000b20:	68f8      	ldr	r0, [r7, #12]
 8000b22:	f7ff fd57 	bl	80005d4 <RFM95_readRegister>
//	if ((currentMode & RFLR_OPMODE_RECEIVER) != RFLR_OPMODE_RECEIVER)
//	{
//		return THT_ERROR;
//	}

	wByte = (uint8_t) (RFLR_OPMODE_LONGRANGEMODE_ON | RFLR_OPMODE_RECEIVER);
 8000b26:	2385      	movs	r3, #133	; 0x85
 8000b28:	77fb      	strb	r3, [r7, #31]

	RFM95_writeRegister(me, REG_LR_OPMODE, wByte);
 8000b2a:	7ffb      	ldrb	r3, [r7, #31]
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	2101      	movs	r1, #1
 8000b30:	68f8      	ldr	r0, [r7, #12]
 8000b32:	f7ff fcc7 	bl	80004c4 <RFM95_writeRegister>

	RFM95_readRegister(me, REG_LR_DETECTOPTIMIZE, &rByte);
 8000b36:	f107 0313 	add.w	r3, r7, #19
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	2131      	movs	r1, #49	; 0x31
 8000b3e:	68f8      	ldr	r0, [r7, #12]
 8000b40:	f7ff fd48 	bl	80005d4 <RFM95_readRegister>

	if (me->parent.BW == LORA_BW_500)
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	795b      	ldrb	r3, [r3, #5]
 8000b48:	2b09      	cmp	r3, #9
 8000b4a:	d104      	bne.n	8000b56 <RFM95_receiveContinuous+0x6a>
	{
		wByte = (0x80 | (rByte & 0x7F));
 8000b4c:	7cfb      	ldrb	r3, [r7, #19]
 8000b4e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000b52:	77fb      	strb	r3, [r7, #31]
 8000b54:	e003      	b.n	8000b5e <RFM95_receiveContinuous+0x72>
	}
	else
	{
		wByte = (0x00 | (rByte & 0x7F));
 8000b56:	7cfb      	ldrb	r3, [r7, #19]
 8000b58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000b5c:	77fb      	strb	r3, [r7, #31]
	}

	RFM95_writeRegister(me, REG_LR_DETECTOPTIMIZE, wByte);
 8000b5e:	7ffb      	ldrb	r3, [r7, #31]
 8000b60:	461a      	mov	r2, r3
 8000b62:	2131      	movs	r1, #49	; 0x31
 8000b64:	68f8      	ldr	r0, [r7, #12]
 8000b66:	f7ff fcad 	bl	80004c4 <RFM95_writeRegister>

	switch (me->parent.BW)
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	795b      	ldrb	r3, [r3, #5]
 8000b6e:	2b08      	cmp	r3, #8
 8000b70:	dc2a      	bgt.n	8000bc8 <RFM95_receiveContinuous+0xdc>
 8000b72:	2b06      	cmp	r3, #6
 8000b74:	da1d      	bge.n	8000bb2 <RFM95_receiveContinuous+0xc6>
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d005      	beq.n	8000b86 <RFM95_receiveContinuous+0x9a>
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	db24      	blt.n	8000bc8 <RFM95_receiveContinuous+0xdc>
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	2b04      	cmp	r3, #4
 8000b82:	d821      	bhi.n	8000bc8 <RFM95_receiveContinuous+0xdc>
 8000b84:	e00a      	b.n	8000b9c <RFM95_receiveContinuous+0xb0>
	{
		case LORA_BW_7D8:
			RFM95_writeRegister(me, 0x27, 0x48);
 8000b86:	2248      	movs	r2, #72	; 0x48
 8000b88:	2127      	movs	r1, #39	; 0x27
 8000b8a:	68f8      	ldr	r0, [r7, #12]
 8000b8c:	f7ff fc9a 	bl	80004c4 <RFM95_writeRegister>
			RFM95_writeRegister(me, 0x3F, 0x00);
 8000b90:	2200      	movs	r2, #0
 8000b92:	213f      	movs	r1, #63	; 0x3f
 8000b94:	68f8      	ldr	r0, [r7, #12]
 8000b96:	f7ff fc95 	bl	80004c4 <RFM95_writeRegister>
			break;
 8000b9a:	e016      	b.n	8000bca <RFM95_receiveContinuous+0xde>
		case LORA_BW_10D4:
		case LORA_BW_15D6:
		case LORA_BW_20D8:
		case LORA_BW_31D25:
		case LORA_BW_41D7:
			RFM95_writeRegister(me, 0x27, 0x44);
 8000b9c:	2244      	movs	r2, #68	; 0x44
 8000b9e:	2127      	movs	r1, #39	; 0x27
 8000ba0:	68f8      	ldr	r0, [r7, #12]
 8000ba2:	f7ff fc8f 	bl	80004c4 <RFM95_writeRegister>
			RFM95_writeRegister(me, 0x3F, 0x00);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	213f      	movs	r1, #63	; 0x3f
 8000baa:	68f8      	ldr	r0, [r7, #12]
 8000bac:	f7ff fc8a 	bl	80004c4 <RFM95_writeRegister>
			break;
 8000bb0:	e00b      	b.n	8000bca <RFM95_receiveContinuous+0xde>
		case LORA_BW_62D5:
		case LORA_BW_125:
		case LORA_BW_250:
			RFM95_writeRegister(me, 0x27, 0x40);
 8000bb2:	2240      	movs	r2, #64	; 0x40
 8000bb4:	2127      	movs	r1, #39	; 0x27
 8000bb6:	68f8      	ldr	r0, [r7, #12]
 8000bb8:	f7ff fc84 	bl	80004c4 <RFM95_writeRegister>
			RFM95_writeRegister(me, 0x3F, 0x00);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	213f      	movs	r1, #63	; 0x3f
 8000bc0:	68f8      	ldr	r0, [r7, #12]
 8000bc2:	f7ff fc7f 	bl	80004c4 <RFM95_writeRegister>
			break;
 8000bc6:	e000      	b.n	8000bca <RFM95_receiveContinuous+0xde>
		case LORA_BW_500:
		default:
			break;
 8000bc8:	bf00      	nop
	}

	uint32_t tickStart = HAL_GetTick();
 8000bca:	f000 fbc5 	bl	8001358 <HAL_GetTick>
 8000bce:	6178      	str	r0, [r7, #20]

	while (HAL_GetTick() - tickStart <= timeout)
 8000bd0:	e063      	b.n	8000c9a <RFM95_receiveContinuous+0x1ae>
	{
		RFM95_readRegister(me, REG_LR_IRQFLAGS, &rByte);
 8000bd2:	f107 0313 	add.w	r3, r7, #19
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	2112      	movs	r1, #18
 8000bda:	68f8      	ldr	r0, [r7, #12]
 8000bdc:	f7ff fcfa 	bl	80005d4 <RFM95_readRegister>

		if ((rByte & RFLR_IRQFLAGS_RXTIMEOUT) == RFLR_IRQFLAGS_RXTIMEOUT)
 8000be0:	7cfb      	ldrb	r3, [r7, #19]
 8000be2:	b25b      	sxtb	r3, r3
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	da08      	bge.n	8000bfa <RFM95_receiveContinuous+0x10e>
		{
			/* Clear RFLR_IRQFLAGS_RXTIMEOUT flag by write 1 */
			wByte = (uint8_t) (RFLR_IRQFLAGS_RXTIMEOUT
 8000be8:	2380      	movs	r3, #128	; 0x80
 8000bea:	77fb      	strb	r3, [r7, #31]
					| (rByte & RFLR_IRQFLAGS_RXTIMEOUT_MASK));
			RFM95_writeRegister(me, REG_LR_IRQFLAGS, wByte);
 8000bec:	7ffb      	ldrb	r3, [r7, #31]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	2112      	movs	r1, #18
 8000bf2:	68f8      	ldr	r0, [r7, #12]
 8000bf4:	f7ff fc66 	bl	80004c4 <RFM95_writeRegister>
 8000bf8:	e04f      	b.n	8000c9a <RFM95_receiveContinuous+0x1ae>
		}
		else if ((rByte & RFLR_IRQFLAGS_RXDONE) == RFLR_IRQFLAGS_RXDONE)
 8000bfa:	7cfb      	ldrb	r3, [r7, #19]
 8000bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d04a      	beq.n	8000c9a <RFM95_receiveContinuous+0x1ae>
		{
			/* Clear RFLR_IRQFLAGS_RXDONE flag by write 1 */
			wByte = (uint8_t) (RFLR_IRQFLAGS_RXDONE
 8000c04:	2340      	movs	r3, #64	; 0x40
 8000c06:	77fb      	strb	r3, [r7, #31]
					| (rByte & RFLR_IRQFLAGS_RXDONE_MASK));
			RFM95_writeRegister(me, REG_LR_IRQFLAGS, wByte);
 8000c08:	7ffb      	ldrb	r3, [r7, #31]
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	2112      	movs	r1, #18
 8000c0e:	68f8      	ldr	r0, [r7, #12]
 8000c10:	f7ff fc58 	bl	80004c4 <RFM95_writeRegister>

			RFM95_readRegister(me, REG_LR_IRQFLAGS, &rByte);
 8000c14:	f107 0313 	add.w	r3, r7, #19
 8000c18:	461a      	mov	r2, r3
 8000c1a:	2112      	movs	r1, #18
 8000c1c:	68f8      	ldr	r0, [r7, #12]
 8000c1e:	f7ff fcd9 	bl	80005d4 <RFM95_readRegister>

			/* Payload CRC not error - read data */
			if ((rByte & RFLR_IRQFLAGS_PAYLOADCRCERROR)
 8000c22:	7cfb      	ldrb	r3, [r7, #19]
 8000c24:	f003 0320 	and.w	r3, r3, #32
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d12e      	bne.n	8000c8a <RFM95_receiveContinuous+0x19e>
					!= RFLR_IRQFLAGS_PAYLOADCRCERROR)
			{
				RFM95_writeRegister(me, REG_LR_OPMODE, currentMode);
 8000c2c:	7cbb      	ldrb	r3, [r7, #18]
 8000c2e:	461a      	mov	r2, r3
 8000c30:	2101      	movs	r1, #1
 8000c32:	68f8      	ldr	r0, [r7, #12]
 8000c34:	f7ff fc46 	bl	80004c4 <RFM95_writeRegister>

				/* Read first byte position of last packet */
				RFM95_readRegister(me, REG_LR_FIFORXCURRENTADDR, &rByte);
 8000c38:	f107 0313 	add.w	r3, r7, #19
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	2110      	movs	r1, #16
 8000c40:	68f8      	ldr	r0, [r7, #12]
 8000c42:	f7ff fcc7 	bl	80005d4 <RFM95_readRegister>

				/* */
				RFM95_writeRegister(me, REG_LR_FIFOADDRPTR, rByte);
 8000c46:	7cfb      	ldrb	r3, [r7, #19]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	210d      	movs	r1, #13
 8000c4c:	68f8      	ldr	r0, [r7, #12]
 8000c4e:	f7ff fc39 	bl	80004c4 <RFM95_writeRegister>

				RFM95_readRegister(me, REG_LR_RXNBBYTES, &rByte);
 8000c52:	f107 0313 	add.w	r3, r7, #19
 8000c56:	461a      	mov	r2, r3
 8000c58:	2113      	movs	r1, #19
 8000c5a:	68f8      	ldr	r0, [r7, #12]
 8000c5c:	f7ff fcba 	bl	80005d4 <RFM95_readRegister>
				/* May be use read burst or fifo read */
				for (size_t i = 0; i < rByte; i++)
 8000c60:	2300      	movs	r3, #0
 8000c62:	61bb      	str	r3, [r7, #24]
 8000c64:	e00a      	b.n	8000c7c <RFM95_receiveContinuous+0x190>
				{
					RFM95_readRegister(me, REG_LR_FIFO, pBuffer++);
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	1c5a      	adds	r2, r3, #1
 8000c6a:	60ba      	str	r2, [r7, #8]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	2100      	movs	r1, #0
 8000c70:	68f8      	ldr	r0, [r7, #12]
 8000c72:	f7ff fcaf 	bl	80005d4 <RFM95_readRegister>
				for (size_t i = 0; i < rByte; i++)
 8000c76:	69bb      	ldr	r3, [r7, #24]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	61bb      	str	r3, [r7, #24]
 8000c7c:	7cfb      	ldrb	r3, [r7, #19]
 8000c7e:	461a      	mov	r2, r3
 8000c80:	69bb      	ldr	r3, [r7, #24]
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d3ef      	bcc.n	8000c66 <RFM95_receiveContinuous+0x17a>
				}

				return THT_OK;
 8000c86:	2300      	movs	r3, #0
 8000c88:	e016      	b.n	8000cb8 <RFM95_receiveContinuous+0x1cc>
			}
			else
			{
				/* Clear RFLR_IRQFLAGS_PAYLOADCRCERROR flag by write 1 */
				wByte = (uint8_t) (RFLR_IRQFLAGS_PAYLOADCRCERROR
 8000c8a:	2320      	movs	r3, #32
 8000c8c:	77fb      	strb	r3, [r7, #31]
						| (rByte & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK));
				RFM95_writeRegister(me, REG_LR_IRQFLAGS, wByte);
 8000c8e:	7ffb      	ldrb	r3, [r7, #31]
 8000c90:	461a      	mov	r2, r3
 8000c92:	2112      	movs	r1, #18
 8000c94:	68f8      	ldr	r0, [r7, #12]
 8000c96:	f7ff fc15 	bl	80004c4 <RFM95_writeRegister>
	while (HAL_GetTick() - tickStart <= timeout)
 8000c9a:	f000 fb5d 	bl	8001358 <HAL_GetTick>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	1ad3      	subs	r3, r2, r3
 8000ca4:	683a      	ldr	r2, [r7, #0]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d293      	bcs.n	8000bd2 <RFM95_receiveContinuous+0xe6>
			}
		}
	}

	RFM95_writeRegister(me, REG_LR_OPMODE, currentMode);
 8000caa:	7cbb      	ldrb	r3, [r7, #18]
 8000cac:	461a      	mov	r2, r3
 8000cae:	2101      	movs	r1, #1
 8000cb0:	68f8      	ldr	r0, [r7, #12]
 8000cb2:	f7ff fc07 	bl	80004c4 <RFM95_writeRegister>
	return THT_TIMEOUT;
 8000cb6:	2303      	movs	r3, #3
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3720      	adds	r7, #32
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <RFM95_reset>:

THT_StatusTypeDef RFM95_receiveStartIT(RFM95_HandleTypeDef *const me)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	if (me == NULL)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d01f      	beq.n	8000d0e <RFM95_reset+0x4e>
	{
		return THT_ERROR;
	}

	uint8_t rByte = 0;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	8b9b      	ldrh	r3, [r3, #28]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	4619      	mov	r1, r3
 8000cda:	f000 fddd 	bl	8001898 <HAL_GPIO_WritePin>
	uint8_t wByte = 0;
 8000cde:	2001      	movs	r0, #1
 8000ce0:	f000 fb44 	bl	800136c <HAL_Delay>
	uint8_t currentMode = 0;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	8b9b      	ldrh	r3, [r3, #28]
 8000cec:	2201      	movs	r2, #1
 8000cee:	4619      	mov	r1, r3
 8000cf0:	f000 fdd2 	bl	8001898 <HAL_GPIO_WritePin>

 8000cf4:	200a      	movs	r0, #10
 8000cf6:	f000 fb39 	bl	800136c <HAL_Delay>
	RFM95_readRegister(me, REG_LR_OPMODE, &currentMode);

 8000cfa:	2300      	movs	r3, #0
 8000cfc:	73fb      	strb	r3, [r7, #15]
	wByte = (uint8_t) (RFLR_OPMODE_LONGRANGEMODE_ON | RFLR_OPMODE_RECEIVER);
 8000cfe:	f107 030f 	add.w	r3, r7, #15
 8000d02:	461a      	mov	r2, r3
 8000d04:	2142      	movs	r1, #66	; 0x42
 8000d06:	6878      	ldr	r0, [r7, #4]
 8000d08:	f7ff fc64 	bl	80005d4 <RFM95_readRegister>
 8000d0c:	e000      	b.n	8000d10 <RFM95_reset+0x50>
		return THT_ERROR;
 8000d0e:	bf00      	nop

	RFM95_writeRegister(me, REG_LR_OPMODE, wByte);

	RFM95_readRegister(me, REG_LR_DETECTOPTIMIZE, &rByte);

	if (me->parent.BW == LORA_BW_500)
 8000d10:	3710      	adds	r7, #16
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <RFM95_setRFPowerAmplifier>:
	RFM95_readRegister(me, REG_LR_IRQFLAGS, &rByte);

	if ((rByte & RFLR_IRQFLAGS_RXTIMEOUT) == RFLR_IRQFLAGS_RXTIMEOUT)
	{
		/* Clear RFLR_IRQFLAGS_RXTIMEOUT flag by write 1 */
		wByte = (uint8_t) (RFLR_IRQFLAGS_RXTIMEOUT
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b084      	sub	sp, #16
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
 8000d1e:	460b      	mov	r3, r1
 8000d20:	70fb      	strb	r3, [r7, #3]
 8000d22:	4613      	mov	r3, r2
 8000d24:	70bb      	strb	r3, [r7, #2]
				| (rByte & RFLR_IRQFLAGS_RXTIMEOUT_MASK));
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d101      	bne.n	8000d30 <RFM95_setRFPowerAmplifier+0x1a>
		RFM95_writeRegister(me, REG_LR_IRQFLAGS, wByte);
	}
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	e044      	b.n	8000dba <RFM95_setRFPowerAmplifier+0xa4>
	else if ((rByte & RFLR_IRQFLAGS_RXDONE) == RFLR_IRQFLAGS_RXDONE)
	{
		/* Clear RFLR_IRQFLAGS_RXDONE flag by write 1 */
 8000d30:	2300      	movs	r3, #0
 8000d32:	73fb      	strb	r3, [r7, #15]
		wByte = (uint8_t) (RFLR_IRQFLAGS_RXDONE
 8000d34:	2300      	movs	r3, #0
 8000d36:	73bb      	strb	r3, [r7, #14]
				| (rByte & RFLR_IRQFLAGS_RXDONE_MASK));
 8000d38:	78fb      	ldrb	r3, [r7, #3]
 8000d3a:	2b80      	cmp	r3, #128	; 0x80
 8000d3c:	d11e      	bne.n	8000d7c <RFM95_setRFPowerAmplifier+0x66>
		RFM95_writeRegister(me, REG_LR_IRQFLAGS, wByte);
 8000d3e:	78bb      	ldrb	r3, [r7, #2]
 8000d40:	2b0e      	cmp	r3, #14
 8000d42:	d91b      	bls.n	8000d7c <RFM95_setRFPowerAmplifier+0x66>
 8000d44:	78bb      	ldrb	r3, [r7, #2]
 8000d46:	2b14      	cmp	r3, #20
 8000d48:	d818      	bhi.n	8000d7c <RFM95_setRFPowerAmplifier+0x66>

		RFM95_readRegister(me, REG_LR_IRQFLAGS, &rByte);
 8000d4a:	78bb      	ldrb	r3, [r7, #2]
 8000d4c:	2b11      	cmp	r3, #17
 8000d4e:	d906      	bls.n	8000d5e <RFM95_setRFPowerAmplifier+0x48>

		/* Payload CRC not error - read data */
 8000d50:	2207      	movs	r2, #7
 8000d52:	214d      	movs	r1, #77	; 0x4d
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff fbb5 	bl	80004c4 <RFM95_writeRegister>
		if ((rByte & RFLR_IRQFLAGS_PAYLOADCRCERROR)
 8000d5a:	2311      	movs	r3, #17
 8000d5c:	70bb      	strb	r3, [r7, #2]
				!= RFLR_IRQFLAGS_PAYLOADCRCERROR)
		{
			RFM95_writeRegister(me, REG_LR_OPMODE, currentMode);
 8000d5e:	78bb      	ldrb	r3, [r7, #2]
 8000d60:	3b02      	subs	r3, #2
 8000d62:	73bb      	strb	r3, [r7, #14]

 8000d64:	78fa      	ldrb	r2, [r7, #3]
 8000d66:	7bbb      	ldrb	r3, [r7, #14]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	73fb      	strb	r3, [r7, #15]
			/* Read first byte position of last packet */
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	461a      	mov	r2, r3
 8000d70:	2109      	movs	r1, #9
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f7ff fba6 	bl	80004c4 <RFM95_writeRegister>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	e01e      	b.n	8000dba <RFM95_setRFPowerAmplifier+0xa4>
			RFM95_readRegister(me, REG_LR_FIFORXCURRENTADDR, &rByte);

 8000d7c:	78fb      	ldrb	r3, [r7, #3]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d11a      	bne.n	8000db8 <RFM95_setRFPowerAmplifier+0xa2>
			/* */
 8000d82:	78bb      	ldrb	r3, [r7, #2]
 8000d84:	2b0e      	cmp	r3, #14
 8000d86:	d817      	bhi.n	8000db8 <RFM95_setRFPowerAmplifier+0xa2>
			RFM95_writeRegister(me, REG_LR_FIFOADDRPTR, rByte);

 8000d88:	2307      	movs	r3, #7
 8000d8a:	737b      	strb	r3, [r7, #13]
			RFM95_readRegister(me, REG_LR_RXNBBYTES, &rByte);
 8000d8c:	78bb      	ldrb	r3, [r7, #2]
 8000d8e:	73bb      	strb	r3, [r7, #14]
			/* May be use read burst or fifo read */
 8000d90:	7b7b      	ldrb	r3, [r7, #13]
 8000d92:	011b      	lsls	r3, r3, #4
 8000d94:	b25a      	sxtb	r2, r3
 8000d96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	b25a      	sxtb	r2, r3
 8000d9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	b25b      	sxtb	r3, r3
 8000da6:	73fb      	strb	r3, [r7, #15]
			for (size_t i = 0; i < rByte; i++)
 8000da8:	7bfb      	ldrb	r3, [r7, #15]
 8000daa:	461a      	mov	r2, r3
 8000dac:	2109      	movs	r1, #9
 8000dae:	6878      	ldr	r0, [r7, #4]
 8000db0:	f7ff fb88 	bl	80004c4 <RFM95_writeRegister>
 8000db4:	4603      	mov	r3, r0
 8000db6:	e000      	b.n	8000dba <RFM95_setRFPowerAmplifier+0xa4>
			{
				RFM95_readRegister(me, REG_LR_FIFO, pBuffer++);
			}

 8000db8:	2300      	movs	r3, #0
			return THT_OK;
		}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3710      	adds	r7, #16
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}

08000dc2 <WLV_CRC8XOR>:

	return THT_OK;
}

uint8_t WLV_CRC8XOR(const uint8_t *array, size_t size)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b085      	sub	sp, #20
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
 8000dca:	6039      	str	r1, [r7, #0]
	uint8_t value = 0;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	73fb      	strb	r3, [r7, #15]

	for (size_t i = 0; i < size; i++)
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60bb      	str	r3, [r7, #8]
 8000dd4:	e009      	b.n	8000dea <WLV_CRC8XOR+0x28>
	{
		value ^= array[i];
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	4413      	add	r3, r2
 8000ddc:	781a      	ldrb	r2, [r3, #0]
 8000dde:	7bfb      	ldrb	r3, [r7, #15]
 8000de0:	4053      	eors	r3, r2
 8000de2:	73fb      	strb	r3, [r7, #15]
	for (size_t i = 0; i < size; i++)
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	3301      	adds	r3, #1
 8000de8:	60bb      	str	r3, [r7, #8]
 8000dea:	68ba      	ldr	r2, [r7, #8]
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	d3f1      	bcc.n	8000dd6 <WLV_CRC8XOR+0x14>
	}
	return value;
 8000df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3714      	adds	r7, #20
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
	...

08000e00 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b08e      	sub	sp, #56	; 0x38
 8000e04:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000e06:	f000 fa42 	bl	800128e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000e0a:	f000 f891 	bl	8000f30 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000e0e:	f000 f90d 	bl	800102c <MX_GPIO_Init>
	MX_SPI1_Init();
 8000e12:	f000 f8d5 	bl	8000fc0 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	rfm95.resetPort = RFM95_RESET_GPIO_Port;
 8000e16:	4b3f      	ldr	r3, [pc, #252]	; (8000f14 <main+0x114>)
 8000e18:	4a3f      	ldr	r2, [pc, #252]	; (8000f18 <main+0x118>)
 8000e1a:	629a      	str	r2, [r3, #40]	; 0x28
	rfm95.resetPin = RFM95_RESET_Pin;
 8000e1c:	4b3d      	ldr	r3, [pc, #244]	; (8000f14 <main+0x114>)
 8000e1e:	2210      	movs	r2, #16
 8000e20:	839a      	strh	r2, [r3, #28]
	rfm95.nssPin = RFM95_NSS_Pin;
 8000e22:	4b3c      	ldr	r3, [pc, #240]	; (8000f14 <main+0x114>)
 8000e24:	2210      	movs	r2, #16
 8000e26:	83da      	strh	r2, [r3, #30]
	rfm95.nssPort = RFM95_NSS_GPIO_Port;
 8000e28:	4b3a      	ldr	r3, [pc, #232]	; (8000f14 <main+0x114>)
 8000e2a:	4a3c      	ldr	r2, [pc, #240]	; (8000f1c <main+0x11c>)
 8000e2c:	62da      	str	r2, [r3, #44]	; 0x2c
	rfm95.resetPort = GPIOC;
 8000e2e:	4b39      	ldr	r3, [pc, #228]	; (8000f14 <main+0x114>)
 8000e30:	4a39      	ldr	r2, [pc, #228]	; (8000f18 <main+0x118>)
 8000e32:	629a      	str	r2, [r3, #40]	; 0x28
	rfm95.resetPin = GPIO_PIN_4;
 8000e34:	4b37      	ldr	r3, [pc, #220]	; (8000f14 <main+0x114>)
 8000e36:	2210      	movs	r2, #16
 8000e38:	839a      	strh	r2, [r3, #28]
	rfm95.nssPin = GPIO_PIN_4;
 8000e3a:	4b36      	ldr	r3, [pc, #216]	; (8000f14 <main+0x114>)
 8000e3c:	2210      	movs	r2, #16
 8000e3e:	83da      	strh	r2, [r3, #30]
	rfm95.nssPort = GPIOA;
 8000e40:	4b34      	ldr	r3, [pc, #208]	; (8000f14 <main+0x114>)
 8000e42:	4a36      	ldr	r2, [pc, #216]	; (8000f1c <main+0x11c>)
 8000e44:	62da      	str	r2, [r3, #44]	; 0x2c
	rfm95.hspi = &hspi1;
 8000e46:	4b33      	ldr	r3, [pc, #204]	; (8000f14 <main+0x114>)
 8000e48:	4a35      	ldr	r2, [pc, #212]	; (8000f20 <main+0x120>)
 8000e4a:	619a      	str	r2, [r3, #24]
	RFM95_reset(&rfm95);
 8000e4c:	4831      	ldr	r0, [pc, #196]	; (8000f14 <main+0x114>)
 8000e4e:	f7ff ff37 	bl	8000cc0 <RFM95_reset>
	RFM95_setMode(&rfm95,
 8000e52:	2180      	movs	r1, #128	; 0x80
 8000e54:	482f      	ldr	r0, [pc, #188]	; (8000f14 <main+0x114>)
 8000e56:	f7ff fd34 	bl	80008c2 <RFM95_setMode>
			RFLR_OPMODE_LONGRANGEMODE_ON | RFLR_OPMODE_SLEEP
					| RFLR_OPMODE_FREQMODE_ACCESS_HF);
	RFM95_setFrequency(&rfm95, 923);
 8000e5a:	f240 319b 	movw	r1, #923	; 0x39b
 8000e5e:	482d      	ldr	r0, [pc, #180]	; (8000f14 <main+0x114>)
 8000e60:	f7ff fd61 	bl	8000926 <RFM95_setFrequency>
	RFM95_setBandwidth(&rfm95, RFLR_MODEMCONFIG1_BW_125_KHZ);
 8000e64:	2170      	movs	r1, #112	; 0x70
 8000e66:	482b      	ldr	r0, [pc, #172]	; (8000f14 <main+0x114>)
 8000e68:	f7ff fccd 	bl	8000806 <RFM95_setBandwidth>
	RFM95_setSpreadingFactor(&rfm95, RFLR_MODEMCONFIG2_SF_10);
 8000e6c:	21a0      	movs	r1, #160	; 0xa0
 8000e6e:	4829      	ldr	r0, [pc, #164]	; (8000f14 <main+0x114>)
 8000e70:	f7ff fc1a 	bl	80006a8 <RFM95_setSpreadingFactor>
	RFM95_setLNA(&rfm95);
 8000e74:	4827      	ldr	r0, [pc, #156]	; (8000f14 <main+0x114>)
 8000e76:	f7ff fcfd 	bl	8000874 <RFM95_setLNA>
	RFM95_setRFPowerAmplifier(&rfm95, RFLR_PACONFIG_PASELECT_PABOOST, 20);
 8000e7a:	2214      	movs	r2, #20
 8000e7c:	2180      	movs	r1, #128	; 0x80
 8000e7e:	4825      	ldr	r0, [pc, #148]	; (8000f14 <main+0x114>)
 8000e80:	f7ff ff49 	bl	8000d16 <RFM95_setRFPowerAmplifier>
	RFM95_setMode(&rfm95, RFLR_OPMODE_LONGRANGEMODE_ON | RFLR_OPMODE_STANDBY);
 8000e84:	2181      	movs	r1, #129	; 0x81
 8000e86:	4823      	ldr	r0, [pc, #140]	; (8000f14 <main+0x114>)
 8000e88:	f7ff fd1b 	bl	80008c2 <RFM95_setMode>
	uint8_t rxBuffer[50] = { 0 };
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	607b      	str	r3, [r7, #4]
 8000e90:	f107 0308 	add.w	r3, r7, #8
 8000e94:	222e      	movs	r2, #46	; 0x2e
 8000e96:	2100      	movs	r1, #0
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f002 f84b 	bl	8002f34 <memset>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		RFM95_receiveContinuous(&rfm95, (uint8_t*) rxBuffer, sizeof(rxBuffer),
 8000e9e:	1d39      	adds	r1, r7, #4
 8000ea0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000ea4:	2232      	movs	r2, #50	; 0x32
 8000ea6:	481b      	ldr	r0, [pc, #108]	; (8000f14 <main+0x114>)
 8000ea8:	f7ff fe20 	bl	8000aec <RFM95_receiveContinuous>
				2000);
		if (rxBuffer[0] != 0)
 8000eac:	793b      	ldrb	r3, [r7, #4]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d0f5      	beq.n	8000e9e <main+0x9e>
		{
			txMsg.CRCDes = WLV_CRC8XOR((uint8_t*) "8411111111",
 8000eb2:	210a      	movs	r1, #10
 8000eb4:	481b      	ldr	r0, [pc, #108]	; (8000f24 <main+0x124>)
 8000eb6:	f7ff ff84 	bl	8000dc2 <WLV_CRC8XOR>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b1a      	ldr	r3, [pc, #104]	; (8000f28 <main+0x128>)
 8000ec0:	705a      	strb	r2, [r3, #1]
					strlen("8400000000"));
			txMsg.CRCSrc = WLV_CRC8XOR((uint8_t*) "841699741004",
 8000ec2:	210c      	movs	r1, #12
 8000ec4:	4819      	ldr	r0, [pc, #100]	; (8000f2c <main+0x12c>)
 8000ec6:	f7ff ff7c 	bl	8000dc2 <WLV_CRC8XOR>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	461a      	mov	r2, r3
 8000ece:	4b16      	ldr	r3, [pc, #88]	; (8000f28 <main+0x128>)
 8000ed0:	701a      	strb	r2, [r3, #0]
					strlen("841699741004"));
			txMsg.levelWarning = 1;
 8000ed2:	4b15      	ldr	r3, [pc, #84]	; (8000f28 <main+0x128>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	709a      	strb	r2, [r3, #2]
			txMsg.status = 1;
 8000ed8:	4b13      	ldr	r3, [pc, #76]	; (8000f28 <main+0x128>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	70da      	strb	r2, [r3, #3]
			txMsg.CRC8 = WLV_CRC8XOR((uint8_t*) &txMsg, sizeof(txMsg) - 1);
 8000ede:	2104      	movs	r1, #4
 8000ee0:	4811      	ldr	r0, [pc, #68]	; (8000f28 <main+0x128>)
 8000ee2:	f7ff ff6e 	bl	8000dc2 <WLV_CRC8XOR>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <main+0x128>)
 8000eec:	711a      	strb	r2, [r3, #4]
			HAL_Delay(1000);
 8000eee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ef2:	f000 fa3b 	bl	800136c <HAL_Delay>
			RFM95_transmit(&rfm95, (uint8_t*) &txMsg, sizeof(LORA_TxWarning),
 8000ef6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000efa:	2205      	movs	r2, #5
 8000efc:	490a      	ldr	r1, [pc, #40]	; (8000f28 <main+0x128>)
 8000efe:	4805      	ldr	r0, [pc, #20]	; (8000f14 <main+0x114>)
 8000f00:	f7ff fd4c 	bl	800099c <RFM95_transmit>
					2000);
			memset(rxBuffer, '\0', sizeof(rxBuffer));
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	2232      	movs	r2, #50	; 0x32
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f002 f812 	bl	8002f34 <memset>
		RFM95_receiveContinuous(&rfm95, (uint8_t*) rxBuffer, sizeof(rxBuffer),
 8000f10:	e7c5      	b.n	8000e9e <main+0x9e>
 8000f12:	bf00      	nop
 8000f14:	20000028 	.word	0x20000028
 8000f18:	40020800 	.word	0x40020800
 8000f1c:	40020000 	.word	0x40020000
 8000f20:	2000006c 	.word	0x2000006c
 8000f24:	08002f5c 	.word	0x08002f5c
 8000f28:	20000064 	.word	0x20000064
 8000f2c:	08002f68 	.word	0x08002f68

08000f30 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b092      	sub	sp, #72	; 0x48
 8000f34:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	2234      	movs	r2, #52	; 0x34
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f001 fff8 	bl	8002f34 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000f44:	463b      	mov	r3, r7
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
 8000f50:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f52:	4b1a      	ldr	r3, [pc, #104]	; (8000fbc <SystemClock_Config+0x8c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000f5a:	4a18      	ldr	r2, [pc, #96]	; (8000fbc <SystemClock_Config+0x8c>)
 8000f5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f60:	6013      	str	r3, [r2, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f62:	2310      	movs	r3, #16
 8000f64:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f66:	2301      	movs	r3, #1
 8000f68:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000f6e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000f72:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f74:	2300      	movs	r3, #0
 8000f76:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f78:	f107 0314 	add.w	r3, r7, #20
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 fca3 	bl	80018c8 <HAL_RCC_OscConfig>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <SystemClock_Config+0x5c>
	{
		Error_Handler();
 8000f88:	f000 f8b6 	bl	80010f8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000f8c:	230f      	movs	r3, #15
 8000f8e:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000f90:	2300      	movs	r3, #0
 8000f92:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f94:	2300      	movs	r3, #0
 8000f96:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 ffbf 	bl	8001f28 <HAL_RCC_ClockConfig>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <SystemClock_Config+0x84>
	{
		Error_Handler();
 8000fb0:	f000 f8a2 	bl	80010f8 <Error_Handler>
	}
}
 8000fb4:	bf00      	nop
 8000fb6:	3748      	adds	r7, #72	; 0x48
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40007000 	.word	0x40007000

08000fc0 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000fc4:	4b17      	ldr	r3, [pc, #92]	; (8001024 <MX_SPI1_Init+0x64>)
 8000fc6:	4a18      	ldr	r2, [pc, #96]	; (8001028 <MX_SPI1_Init+0x68>)
 8000fc8:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fca:	4b16      	ldr	r3, [pc, #88]	; (8001024 <MX_SPI1_Init+0x64>)
 8000fcc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fd0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fd2:	4b14      	ldr	r3, [pc, #80]	; (8001024 <MX_SPI1_Init+0x64>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <MX_SPI1_Init+0x64>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fde:	4b11      	ldr	r3, [pc, #68]	; (8001024 <MX_SPI1_Init+0x64>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <MX_SPI1_Init+0x64>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fea:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <MX_SPI1_Init+0x64>)
 8000fec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ff0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <MX_SPI1_Init+0x64>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ff8:	4b0a      	ldr	r3, [pc, #40]	; (8001024 <MX_SPI1_Init+0x64>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ffe:	4b09      	ldr	r3, [pc, #36]	; (8001024 <MX_SPI1_Init+0x64>)
 8001000:	2200      	movs	r2, #0
 8001002:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001004:	4b07      	ldr	r3, [pc, #28]	; (8001024 <MX_SPI1_Init+0x64>)
 8001006:	2200      	movs	r2, #0
 8001008:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 800100a:	4b06      	ldr	r3, [pc, #24]	; (8001024 <MX_SPI1_Init+0x64>)
 800100c:	220a      	movs	r2, #10
 800100e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001010:	4804      	ldr	r0, [pc, #16]	; (8001024 <MX_SPI1_Init+0x64>)
 8001012:	f001 f9c3 	bl	800239c <HAL_SPI_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 800101c:	f000 f86c 	bl	80010f8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	2000006c 	.word	0x2000006c
 8001028:	40013000 	.word	0x40013000

0800102c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001032:	f107 030c 	add.w	r3, r7, #12
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]
 8001040:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001042:	4b2a      	ldr	r3, [pc, #168]	; (80010ec <MX_GPIO_Init+0xc0>)
 8001044:	69db      	ldr	r3, [r3, #28]
 8001046:	4a29      	ldr	r2, [pc, #164]	; (80010ec <MX_GPIO_Init+0xc0>)
 8001048:	f043 0304 	orr.w	r3, r3, #4
 800104c:	61d3      	str	r3, [r2, #28]
 800104e:	4b27      	ldr	r3, [pc, #156]	; (80010ec <MX_GPIO_Init+0xc0>)
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	f003 0304 	and.w	r3, r3, #4
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800105a:	4b24      	ldr	r3, [pc, #144]	; (80010ec <MX_GPIO_Init+0xc0>)
 800105c:	69db      	ldr	r3, [r3, #28]
 800105e:	4a23      	ldr	r2, [pc, #140]	; (80010ec <MX_GPIO_Init+0xc0>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	61d3      	str	r3, [r2, #28]
 8001066:	4b21      	ldr	r3, [pc, #132]	; (80010ec <MX_GPIO_Init+0xc0>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(RFM95_PWREN_GPIO_Port, RFM95_PWREN_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	2108      	movs	r1, #8
 8001076:	481e      	ldr	r0, [pc, #120]	; (80010f0 <MX_GPIO_Init+0xc4>)
 8001078:	f000 fc0e 	bl	8001898 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(RFM95_NSS_GPIO_Port, RFM95_NSS_Pin, GPIO_PIN_RESET);
 800107c:	2200      	movs	r2, #0
 800107e:	2110      	movs	r1, #16
 8001080:	481c      	ldr	r0, [pc, #112]	; (80010f4 <MX_GPIO_Init+0xc8>)
 8001082:	f000 fc09 	bl	8001898 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(RFM95_RESET_GPIO_Port, RFM95_RESET_Pin, GPIO_PIN_SET);
 8001086:	2201      	movs	r2, #1
 8001088:	2110      	movs	r1, #16
 800108a:	4819      	ldr	r0, [pc, #100]	; (80010f0 <MX_GPIO_Init+0xc4>)
 800108c:	f000 fc04 	bl	8001898 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : RFM95_DIO0_Pin RFM95_DIO1_Pin RFM95_DIO2_Pin */
	GPIO_InitStruct.Pin = RFM95_DIO0_Pin | RFM95_DIO1_Pin | RFM95_DIO2_Pin;
 8001090:	2307      	movs	r3, #7
 8001092:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001094:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001098:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800109e:	f107 030c 	add.w	r3, r7, #12
 80010a2:	4619      	mov	r1, r3
 80010a4:	4812      	ldr	r0, [pc, #72]	; (80010f0 <MX_GPIO_Init+0xc4>)
 80010a6:	f000 fa67 	bl	8001578 <HAL_GPIO_Init>

	/*Configure GPIO pins : RFM95_PWREN_Pin RFM95_RESET_Pin */
	GPIO_InitStruct.Pin = RFM95_PWREN_Pin | RFM95_RESET_Pin;
 80010aa:	2318      	movs	r3, #24
 80010ac:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ae:	2301      	movs	r3, #1
 80010b0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ba:	f107 030c 	add.w	r3, r7, #12
 80010be:	4619      	mov	r1, r3
 80010c0:	480b      	ldr	r0, [pc, #44]	; (80010f0 <MX_GPIO_Init+0xc4>)
 80010c2:	f000 fa59 	bl	8001578 <HAL_GPIO_Init>

	/*Configure GPIO pin : RFM95_NSS_Pin */
	GPIO_InitStruct.Pin = RFM95_NSS_Pin;
 80010c6:	2310      	movs	r3, #16
 80010c8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ca:	2301      	movs	r3, #1
 80010cc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(RFM95_NSS_GPIO_Port, &GPIO_InitStruct);
 80010d6:	f107 030c 	add.w	r3, r7, #12
 80010da:	4619      	mov	r1, r3
 80010dc:	4805      	ldr	r0, [pc, #20]	; (80010f4 <MX_GPIO_Init+0xc8>)
 80010de:	f000 fa4b 	bl	8001578 <HAL_GPIO_Init>

}
 80010e2:	bf00      	nop
 80010e4:	3720      	adds	r7, #32
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40023800 	.word	0x40023800
 80010f0:	40020800 	.word	0x40020800
 80010f4:	40020000 	.word	0x40020000

080010f8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010fc:	b672      	cpsid	i
}
 80010fe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001100:	e7fe      	b.n	8001100 <Error_Handler+0x8>
	...

08001104 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800110a:	4b14      	ldr	r3, [pc, #80]	; (800115c <HAL_MspInit+0x58>)
 800110c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800110e:	4a13      	ldr	r2, [pc, #76]	; (800115c <HAL_MspInit+0x58>)
 8001110:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001114:	6253      	str	r3, [r2, #36]	; 0x24
 8001116:	4b11      	ldr	r3, [pc, #68]	; (800115c <HAL_MspInit+0x58>)
 8001118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001122:	4b0e      	ldr	r3, [pc, #56]	; (800115c <HAL_MspInit+0x58>)
 8001124:	6a1b      	ldr	r3, [r3, #32]
 8001126:	4a0d      	ldr	r2, [pc, #52]	; (800115c <HAL_MspInit+0x58>)
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	6213      	str	r3, [r2, #32]
 800112e:	4b0b      	ldr	r3, [pc, #44]	; (800115c <HAL_MspInit+0x58>)
 8001130:	6a1b      	ldr	r3, [r3, #32]
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800113a:	4b08      	ldr	r3, [pc, #32]	; (800115c <HAL_MspInit+0x58>)
 800113c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113e:	4a07      	ldr	r2, [pc, #28]	; (800115c <HAL_MspInit+0x58>)
 8001140:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001144:	6253      	str	r3, [r2, #36]	; 0x24
 8001146:	4b05      	ldr	r3, [pc, #20]	; (800115c <HAL_MspInit+0x58>)
 8001148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800114a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	bc80      	pop	{r7}
 800115a:	4770      	bx	lr
 800115c:	40023800 	.word	0x40023800

08001160 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08a      	sub	sp, #40	; 0x28
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001168:	f107 0314 	add.w	r3, r7, #20
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a17      	ldr	r2, [pc, #92]	; (80011dc <HAL_SPI_MspInit+0x7c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d127      	bne.n	80011d2 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001182:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <HAL_SPI_MspInit+0x80>)
 8001184:	6a1b      	ldr	r3, [r3, #32]
 8001186:	4a16      	ldr	r2, [pc, #88]	; (80011e0 <HAL_SPI_MspInit+0x80>)
 8001188:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800118c:	6213      	str	r3, [r2, #32]
 800118e:	4b14      	ldr	r3, [pc, #80]	; (80011e0 <HAL_SPI_MspInit+0x80>)
 8001190:	6a1b      	ldr	r3, [r3, #32]
 8001192:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001196:	613b      	str	r3, [r7, #16]
 8001198:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800119a:	4b11      	ldr	r3, [pc, #68]	; (80011e0 <HAL_SPI_MspInit+0x80>)
 800119c:	69db      	ldr	r3, [r3, #28]
 800119e:	4a10      	ldr	r2, [pc, #64]	; (80011e0 <HAL_SPI_MspInit+0x80>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	61d3      	str	r3, [r2, #28]
 80011a6:	4b0e      	ldr	r3, [pc, #56]	; (80011e0 <HAL_SPI_MspInit+0x80>)
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80011b2:	23e0      	movs	r3, #224	; 0xe0
 80011b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b6:	2302      	movs	r3, #2
 80011b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011be:	2303      	movs	r3, #3
 80011c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011c2:	2305      	movs	r3, #5
 80011c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c6:	f107 0314 	add.w	r3, r7, #20
 80011ca:	4619      	mov	r1, r3
 80011cc:	4805      	ldr	r0, [pc, #20]	; (80011e4 <HAL_SPI_MspInit+0x84>)
 80011ce:	f000 f9d3 	bl	8001578 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80011d2:	bf00      	nop
 80011d4:	3728      	adds	r7, #40	; 0x28
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40013000 	.word	0x40013000
 80011e0:	40023800 	.word	0x40023800
 80011e4:	40020000 	.word	0x40020000

080011e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011ec:	e7fe      	b.n	80011ec <NMI_Handler+0x4>

080011ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011f2:	e7fe      	b.n	80011f2 <HardFault_Handler+0x4>

080011f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f8:	e7fe      	b.n	80011f8 <MemManage_Handler+0x4>

080011fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011fa:	b480      	push	{r7}
 80011fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011fe:	e7fe      	b.n	80011fe <BusFault_Handler+0x4>

08001200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001204:	e7fe      	b.n	8001204 <UsageFault_Handler+0x4>

08001206 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	bc80      	pop	{r7}
 8001210:	4770      	bx	lr

08001212 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr

0800121e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800121e:	b480      	push	{r7}
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr

0800122a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800122e:	f000 f881 	bl	8001334 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}

08001236 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800123a:	bf00      	nop
 800123c:	46bd      	mov	sp, r7
 800123e:	bc80      	pop	{r7}
 8001240:	4770      	bx	lr
	...

08001244 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001244:	480c      	ldr	r0, [pc, #48]	; (8001278 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001246:	490d      	ldr	r1, [pc, #52]	; (800127c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001248:	4a0d      	ldr	r2, [pc, #52]	; (8001280 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800124a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800124c:	e002      	b.n	8001254 <LoopCopyDataInit>

0800124e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001252:	3304      	adds	r3, #4

08001254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001258:	d3f9      	bcc.n	800124e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800125a:	4a0a      	ldr	r2, [pc, #40]	; (8001284 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800125c:	4c0a      	ldr	r4, [pc, #40]	; (8001288 <LoopFillZerobss+0x22>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001260:	e001      	b.n	8001266 <LoopFillZerobss>

08001262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001264:	3204      	adds	r2, #4

08001266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001268:	d3fb      	bcc.n	8001262 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800126a:	f7ff ffe4 	bl	8001236 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800126e:	f001 fe3d 	bl	8002eec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001272:	f7ff fdc5 	bl	8000e00 <main>
  bx lr
 8001276:	4770      	bx	lr
  ldr r0, =_sdata
 8001278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800127c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001280:	08002fa4 	.word	0x08002fa4
  ldr r2, =_sbss
 8001284:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001288:	200000c8 	.word	0x200000c8

0800128c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800128c:	e7fe      	b.n	800128c <ADC1_IRQHandler>

0800128e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b082      	sub	sp, #8
 8001292:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001294:	2300      	movs	r3, #0
 8001296:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001298:	2003      	movs	r0, #3
 800129a:	f000 f939 	bl	8001510 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800129e:	200f      	movs	r0, #15
 80012a0:	f000 f80e 	bl	80012c0 <HAL_InitTick>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d002      	beq.n	80012b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	e001      	b.n	80012b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012b0:	f7ff ff28 	bl	8001104 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012b4:	79fb      	ldrb	r3, [r7, #7]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012c8:	2300      	movs	r3, #0
 80012ca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80012cc:	4b16      	ldr	r3, [pc, #88]	; (8001328 <HAL_InitTick+0x68>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d022      	beq.n	800131a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80012d4:	4b15      	ldr	r3, [pc, #84]	; (800132c <HAL_InitTick+0x6c>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b13      	ldr	r3, [pc, #76]	; (8001328 <HAL_InitTick+0x68>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80012e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e8:	4618      	mov	r0, r3
 80012ea:	f000 f938 	bl	800155e <HAL_SYSTICK_Config>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d10f      	bne.n	8001314 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b0f      	cmp	r3, #15
 80012f8:	d809      	bhi.n	800130e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012fa:	2200      	movs	r2, #0
 80012fc:	6879      	ldr	r1, [r7, #4]
 80012fe:	f04f 30ff 	mov.w	r0, #4294967295
 8001302:	f000 f910 	bl	8001526 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001306:	4a0a      	ldr	r2, [pc, #40]	; (8001330 <HAL_InitTick+0x70>)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6013      	str	r3, [r2, #0]
 800130c:	e007      	b.n	800131e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	73fb      	strb	r3, [r7, #15]
 8001312:	e004      	b.n	800131e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	73fb      	strb	r3, [r7, #15]
 8001318:	e001      	b.n	800131e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800131e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000008 	.word	0x20000008
 800132c:	20000000 	.word	0x20000000
 8001330:	20000004 	.word	0x20000004

08001334 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001338:	4b05      	ldr	r3, [pc, #20]	; (8001350 <HAL_IncTick+0x1c>)
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	4b05      	ldr	r3, [pc, #20]	; (8001354 <HAL_IncTick+0x20>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4413      	add	r3, r2
 8001342:	4a03      	ldr	r2, [pc, #12]	; (8001350 <HAL_IncTick+0x1c>)
 8001344:	6013      	str	r3, [r2, #0]
}
 8001346:	bf00      	nop
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	200000c4 	.word	0x200000c4
 8001354:	20000008 	.word	0x20000008

08001358 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  return uwTick;
 800135c:	4b02      	ldr	r3, [pc, #8]	; (8001368 <HAL_GetTick+0x10>)
 800135e:	681b      	ldr	r3, [r3, #0]
}
 8001360:	4618      	mov	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr
 8001368:	200000c4 	.word	0x200000c4

0800136c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001374:	f7ff fff0 	bl	8001358 <HAL_GetTick>
 8001378:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001384:	d004      	beq.n	8001390 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001386:	4b09      	ldr	r3, [pc, #36]	; (80013ac <HAL_Delay+0x40>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	68fa      	ldr	r2, [r7, #12]
 800138c:	4413      	add	r3, r2
 800138e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001390:	bf00      	nop
 8001392:	f7ff ffe1 	bl	8001358 <HAL_GetTick>
 8001396:	4602      	mov	r2, r0
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	68fa      	ldr	r2, [r7, #12]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d8f7      	bhi.n	8001392 <HAL_Delay+0x26>
  {
  }
}
 80013a2:	bf00      	nop
 80013a4:	bf00      	nop
 80013a6:	3710      	adds	r7, #16
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20000008 	.word	0x20000008

080013b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f003 0307 	and.w	r3, r3, #7
 80013be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <__NVIC_SetPriorityGrouping+0x44>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013c6:	68ba      	ldr	r2, [r7, #8]
 80013c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013cc:	4013      	ands	r3, r2
 80013ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013e2:	4a04      	ldr	r2, [pc, #16]	; (80013f4 <__NVIC_SetPriorityGrouping+0x44>)
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	60d3      	str	r3, [r2, #12]
}
 80013e8:	bf00      	nop
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013fc:	4b04      	ldr	r3, [pc, #16]	; (8001410 <__NVIC_GetPriorityGrouping+0x18>)
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	0a1b      	lsrs	r3, r3, #8
 8001402:	f003 0307 	and.w	r3, r3, #7
}
 8001406:	4618      	mov	r0, r3
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	6039      	str	r1, [r7, #0]
 800141e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001424:	2b00      	cmp	r3, #0
 8001426:	db0a      	blt.n	800143e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	b2da      	uxtb	r2, r3
 800142c:	490c      	ldr	r1, [pc, #48]	; (8001460 <__NVIC_SetPriority+0x4c>)
 800142e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001432:	0112      	lsls	r2, r2, #4
 8001434:	b2d2      	uxtb	r2, r2
 8001436:	440b      	add	r3, r1
 8001438:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800143c:	e00a      	b.n	8001454 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4908      	ldr	r1, [pc, #32]	; (8001464 <__NVIC_SetPriority+0x50>)
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	f003 030f 	and.w	r3, r3, #15
 800144a:	3b04      	subs	r3, #4
 800144c:	0112      	lsls	r2, r2, #4
 800144e:	b2d2      	uxtb	r2, r2
 8001450:	440b      	add	r3, r1
 8001452:	761a      	strb	r2, [r3, #24]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	e000e100 	.word	0xe000e100
 8001464:	e000ed00 	.word	0xe000ed00

08001468 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001468:	b480      	push	{r7}
 800146a:	b089      	sub	sp, #36	; 0x24
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f003 0307 	and.w	r3, r3, #7
 800147a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	f1c3 0307 	rsb	r3, r3, #7
 8001482:	2b04      	cmp	r3, #4
 8001484:	bf28      	it	cs
 8001486:	2304      	movcs	r3, #4
 8001488:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3304      	adds	r3, #4
 800148e:	2b06      	cmp	r3, #6
 8001490:	d902      	bls.n	8001498 <NVIC_EncodePriority+0x30>
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	3b03      	subs	r3, #3
 8001496:	e000      	b.n	800149a <NVIC_EncodePriority+0x32>
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800149c:	f04f 32ff 	mov.w	r2, #4294967295
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	fa02 f303 	lsl.w	r3, r2, r3
 80014a6:	43da      	mvns	r2, r3
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	401a      	ands	r2, r3
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014b0:	f04f 31ff 	mov.w	r1, #4294967295
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ba:	43d9      	mvns	r1, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c0:	4313      	orrs	r3, r2
         );
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3724      	adds	r7, #36	; 0x24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr

080014cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	3b01      	subs	r3, #1
 80014d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014dc:	d301      	bcc.n	80014e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014de:	2301      	movs	r3, #1
 80014e0:	e00f      	b.n	8001502 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014e2:	4a0a      	ldr	r2, [pc, #40]	; (800150c <SysTick_Config+0x40>)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	3b01      	subs	r3, #1
 80014e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014ea:	210f      	movs	r1, #15
 80014ec:	f04f 30ff 	mov.w	r0, #4294967295
 80014f0:	f7ff ff90 	bl	8001414 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014f4:	4b05      	ldr	r3, [pc, #20]	; (800150c <SysTick_Config+0x40>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014fa:	4b04      	ldr	r3, [pc, #16]	; (800150c <SysTick_Config+0x40>)
 80014fc:	2207      	movs	r2, #7
 80014fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	e000e010 	.word	0xe000e010

08001510 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff ff49 	bl	80013b0 <__NVIC_SetPriorityGrouping>
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b086      	sub	sp, #24
 800152a:	af00      	add	r7, sp, #0
 800152c:	4603      	mov	r3, r0
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	607a      	str	r2, [r7, #4]
 8001532:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001538:	f7ff ff5e 	bl	80013f8 <__NVIC_GetPriorityGrouping>
 800153c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	6978      	ldr	r0, [r7, #20]
 8001544:	f7ff ff90 	bl	8001468 <NVIC_EncodePriority>
 8001548:	4602      	mov	r2, r0
 800154a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154e:	4611      	mov	r1, r2
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff ff5f 	bl	8001414 <__NVIC_SetPriority>
}
 8001556:	bf00      	nop
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b082      	sub	sp, #8
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff ffb0 	bl	80014cc <SysTick_Config>
 800156c:	4603      	mov	r3, r0
}
 800156e:	4618      	mov	r0, r3
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001578:	b480      	push	{r7}
 800157a:	b087      	sub	sp, #28
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001582:	2300      	movs	r3, #0
 8001584:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001586:	2300      	movs	r3, #0
 8001588:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800158a:	2300      	movs	r3, #0
 800158c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800158e:	e160      	b.n	8001852 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	2101      	movs	r1, #1
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	fa01 f303 	lsl.w	r3, r1, r3
 800159c:	4013      	ands	r3, r2
 800159e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	f000 8152 	beq.w	800184c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f003 0303 	and.w	r3, r3, #3
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d005      	beq.n	80015c0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d130      	bne.n	8001622 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	2203      	movs	r2, #3
 80015cc:	fa02 f303 	lsl.w	r3, r2, r3
 80015d0:	43db      	mvns	r3, r3
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	4013      	ands	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	68da      	ldr	r2, [r3, #12]
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	693a      	ldr	r2, [r7, #16]
 80015ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80015f6:	2201      	movs	r2, #1
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	43db      	mvns	r3, r3
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	4013      	ands	r3, r2
 8001604:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	091b      	lsrs	r3, r3, #4
 800160c:	f003 0201 	and.w	r2, r3, #1
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	fa02 f303 	lsl.w	r3, r2, r3
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	4313      	orrs	r3, r2
 800161a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	f003 0303 	and.w	r3, r3, #3
 800162a:	2b03      	cmp	r3, #3
 800162c:	d017      	beq.n	800165e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	2203      	movs	r2, #3
 800163a:	fa02 f303 	lsl.w	r3, r2, r3
 800163e:	43db      	mvns	r3, r3
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	4013      	ands	r3, r2
 8001644:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	689a      	ldr	r2, [r3, #8]
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	fa02 f303 	lsl.w	r3, r2, r3
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	4313      	orrs	r3, r2
 8001656:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f003 0303 	and.w	r3, r3, #3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d123      	bne.n	80016b2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	08da      	lsrs	r2, r3, #3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	3208      	adds	r2, #8
 8001672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001676:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	220f      	movs	r2, #15
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43db      	mvns	r3, r3
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	4013      	ands	r3, r2
 800168c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	691a      	ldr	r2, [r3, #16]
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	f003 0307 	and.w	r3, r3, #7
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	08da      	lsrs	r2, r3, #3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3208      	adds	r2, #8
 80016ac:	6939      	ldr	r1, [r7, #16]
 80016ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	2203      	movs	r2, #3
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43db      	mvns	r3, r3
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	4013      	ands	r3, r2
 80016c8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f003 0203 	and.w	r2, r3, #3
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	4313      	orrs	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f000 80ac 	beq.w	800184c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016f4:	4b5e      	ldr	r3, [pc, #376]	; (8001870 <HAL_GPIO_Init+0x2f8>)
 80016f6:	6a1b      	ldr	r3, [r3, #32]
 80016f8:	4a5d      	ldr	r2, [pc, #372]	; (8001870 <HAL_GPIO_Init+0x2f8>)
 80016fa:	f043 0301 	orr.w	r3, r3, #1
 80016fe:	6213      	str	r3, [r2, #32]
 8001700:	4b5b      	ldr	r3, [pc, #364]	; (8001870 <HAL_GPIO_Init+0x2f8>)
 8001702:	6a1b      	ldr	r3, [r3, #32]
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800170c:	4a59      	ldr	r2, [pc, #356]	; (8001874 <HAL_GPIO_Init+0x2fc>)
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	089b      	lsrs	r3, r3, #2
 8001712:	3302      	adds	r3, #2
 8001714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001718:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	f003 0303 	and.w	r3, r3, #3
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	220f      	movs	r2, #15
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	4013      	ands	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a51      	ldr	r2, [pc, #324]	; (8001878 <HAL_GPIO_Init+0x300>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d025      	beq.n	8001784 <HAL_GPIO_Init+0x20c>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	4a50      	ldr	r2, [pc, #320]	; (800187c <HAL_GPIO_Init+0x304>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d01f      	beq.n	8001780 <HAL_GPIO_Init+0x208>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a4f      	ldr	r2, [pc, #316]	; (8001880 <HAL_GPIO_Init+0x308>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d019      	beq.n	800177c <HAL_GPIO_Init+0x204>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4a4e      	ldr	r2, [pc, #312]	; (8001884 <HAL_GPIO_Init+0x30c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d013      	beq.n	8001778 <HAL_GPIO_Init+0x200>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a4d      	ldr	r2, [pc, #308]	; (8001888 <HAL_GPIO_Init+0x310>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d00d      	beq.n	8001774 <HAL_GPIO_Init+0x1fc>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	4a4c      	ldr	r2, [pc, #304]	; (800188c <HAL_GPIO_Init+0x314>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d007      	beq.n	8001770 <HAL_GPIO_Init+0x1f8>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4a4b      	ldr	r2, [pc, #300]	; (8001890 <HAL_GPIO_Init+0x318>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d101      	bne.n	800176c <HAL_GPIO_Init+0x1f4>
 8001768:	2306      	movs	r3, #6
 800176a:	e00c      	b.n	8001786 <HAL_GPIO_Init+0x20e>
 800176c:	2307      	movs	r3, #7
 800176e:	e00a      	b.n	8001786 <HAL_GPIO_Init+0x20e>
 8001770:	2305      	movs	r3, #5
 8001772:	e008      	b.n	8001786 <HAL_GPIO_Init+0x20e>
 8001774:	2304      	movs	r3, #4
 8001776:	e006      	b.n	8001786 <HAL_GPIO_Init+0x20e>
 8001778:	2303      	movs	r3, #3
 800177a:	e004      	b.n	8001786 <HAL_GPIO_Init+0x20e>
 800177c:	2302      	movs	r3, #2
 800177e:	e002      	b.n	8001786 <HAL_GPIO_Init+0x20e>
 8001780:	2301      	movs	r3, #1
 8001782:	e000      	b.n	8001786 <HAL_GPIO_Init+0x20e>
 8001784:	2300      	movs	r3, #0
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	f002 0203 	and.w	r2, r2, #3
 800178c:	0092      	lsls	r2, r2, #2
 800178e:	4093      	lsls	r3, r2
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	4313      	orrs	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001796:	4937      	ldr	r1, [pc, #220]	; (8001874 <HAL_GPIO_Init+0x2fc>)
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	089b      	lsrs	r3, r3, #2
 800179c:	3302      	adds	r3, #2
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017a4:	4b3b      	ldr	r3, [pc, #236]	; (8001894 <HAL_GPIO_Init+0x31c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	43db      	mvns	r3, r3
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	4013      	ands	r3, r2
 80017b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d003      	beq.n	80017c8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80017c0:	693a      	ldr	r2, [r7, #16]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80017c8:	4a32      	ldr	r2, [pc, #200]	; (8001894 <HAL_GPIO_Init+0x31c>)
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80017ce:	4b31      	ldr	r3, [pc, #196]	; (8001894 <HAL_GPIO_Init+0x31c>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	43db      	mvns	r3, r3
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	4013      	ands	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d003      	beq.n	80017f2 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80017f2:	4a28      	ldr	r2, [pc, #160]	; (8001894 <HAL_GPIO_Init+0x31c>)
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017f8:	4b26      	ldr	r3, [pc, #152]	; (8001894 <HAL_GPIO_Init+0x31c>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	43db      	mvns	r3, r3
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	4013      	ands	r3, r2
 8001806:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d003      	beq.n	800181c <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8001814:	693a      	ldr	r2, [r7, #16]
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	4313      	orrs	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800181c:	4a1d      	ldr	r2, [pc, #116]	; (8001894 <HAL_GPIO_Init+0x31c>)
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001822:	4b1c      	ldr	r3, [pc, #112]	; (8001894 <HAL_GPIO_Init+0x31c>)
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	43db      	mvns	r3, r3
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	4013      	ands	r3, r2
 8001830:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	4313      	orrs	r3, r2
 8001844:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001846:	4a13      	ldr	r2, [pc, #76]	; (8001894 <HAL_GPIO_Init+0x31c>)
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	3301      	adds	r3, #1
 8001850:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	fa22 f303 	lsr.w	r3, r2, r3
 800185c:	2b00      	cmp	r3, #0
 800185e:	f47f ae97 	bne.w	8001590 <HAL_GPIO_Init+0x18>
  }
}
 8001862:	bf00      	nop
 8001864:	bf00      	nop
 8001866:	371c      	adds	r7, #28
 8001868:	46bd      	mov	sp, r7
 800186a:	bc80      	pop	{r7}
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	40023800 	.word	0x40023800
 8001874:	40010000 	.word	0x40010000
 8001878:	40020000 	.word	0x40020000
 800187c:	40020400 	.word	0x40020400
 8001880:	40020800 	.word	0x40020800
 8001884:	40020c00 	.word	0x40020c00
 8001888:	40021000 	.word	0x40021000
 800188c:	40021400 	.word	0x40021400
 8001890:	40021800 	.word	0x40021800
 8001894:	40010400 	.word	0x40010400

08001898 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	460b      	mov	r3, r1
 80018a2:	807b      	strh	r3, [r7, #2]
 80018a4:	4613      	mov	r3, r2
 80018a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018a8:	787b      	ldrb	r3, [r7, #1]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80018ae:	887a      	ldrh	r2, [r7, #2]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80018b4:	e003      	b.n	80018be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80018b6:	887b      	ldrh	r3, [r7, #2]
 80018b8:	041a      	lsls	r2, r3, #16
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	619a      	str	r2, [r3, #24]
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b088      	sub	sp, #32
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e31d      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018da:	4b94      	ldr	r3, [pc, #592]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 030c 	and.w	r3, r3, #12
 80018e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018e4:	4b91      	ldr	r3, [pc, #580]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ec:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d07b      	beq.n	80019f2 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	2b08      	cmp	r3, #8
 80018fe:	d006      	beq.n	800190e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	2b0c      	cmp	r3, #12
 8001904:	d10f      	bne.n	8001926 <HAL_RCC_OscConfig+0x5e>
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800190c:	d10b      	bne.n	8001926 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190e:	4b87      	ldr	r3, [pc, #540]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d06a      	beq.n	80019f0 <HAL_RCC_OscConfig+0x128>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d166      	bne.n	80019f0 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e2f7      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d106      	bne.n	800193c <HAL_RCC_OscConfig+0x74>
 800192e:	4b7f      	ldr	r3, [pc, #508]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a7e      	ldr	r2, [pc, #504]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001934:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001938:	6013      	str	r3, [r2, #0]
 800193a:	e02d      	b.n	8001998 <HAL_RCC_OscConfig+0xd0>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d10c      	bne.n	800195e <HAL_RCC_OscConfig+0x96>
 8001944:	4b79      	ldr	r3, [pc, #484]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a78      	ldr	r2, [pc, #480]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 800194a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800194e:	6013      	str	r3, [r2, #0]
 8001950:	4b76      	ldr	r3, [pc, #472]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a75      	ldr	r2, [pc, #468]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001956:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800195a:	6013      	str	r3, [r2, #0]
 800195c:	e01c      	b.n	8001998 <HAL_RCC_OscConfig+0xd0>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	2b05      	cmp	r3, #5
 8001964:	d10c      	bne.n	8001980 <HAL_RCC_OscConfig+0xb8>
 8001966:	4b71      	ldr	r3, [pc, #452]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a70      	ldr	r2, [pc, #448]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 800196c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001970:	6013      	str	r3, [r2, #0]
 8001972:	4b6e      	ldr	r3, [pc, #440]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a6d      	ldr	r2, [pc, #436]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800197c:	6013      	str	r3, [r2, #0]
 800197e:	e00b      	b.n	8001998 <HAL_RCC_OscConfig+0xd0>
 8001980:	4b6a      	ldr	r3, [pc, #424]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a69      	ldr	r2, [pc, #420]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001986:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800198a:	6013      	str	r3, [r2, #0]
 800198c:	4b67      	ldr	r3, [pc, #412]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a66      	ldr	r2, [pc, #408]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001992:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001996:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d013      	beq.n	80019c8 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a0:	f7ff fcda 	bl	8001358 <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019a8:	f7ff fcd6 	bl	8001358 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b64      	cmp	r3, #100	; 0x64
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e2ad      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019ba:	4b5c      	ldr	r3, [pc, #368]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d0f0      	beq.n	80019a8 <HAL_RCC_OscConfig+0xe0>
 80019c6:	e014      	b.n	80019f2 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c8:	f7ff fcc6 	bl	8001358 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019d0:	f7ff fcc2 	bl	8001358 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b64      	cmp	r3, #100	; 0x64
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e299      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019e2:	4b52      	ldr	r3, [pc, #328]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1f0      	bne.n	80019d0 <HAL_RCC_OscConfig+0x108>
 80019ee:	e000      	b.n	80019f2 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d05a      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	2b04      	cmp	r3, #4
 8001a02:	d005      	beq.n	8001a10 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	2b0c      	cmp	r3, #12
 8001a08:	d119      	bne.n	8001a3e <HAL_RCC_OscConfig+0x176>
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d116      	bne.n	8001a3e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a10:	4b46      	ldr	r3, [pc, #280]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d005      	beq.n	8001a28 <HAL_RCC_OscConfig+0x160>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d001      	beq.n	8001a28 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e276      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a28:	4b40      	ldr	r3, [pc, #256]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	691b      	ldr	r3, [r3, #16]
 8001a34:	021b      	lsls	r3, r3, #8
 8001a36:	493d      	ldr	r1, [pc, #244]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a3c:	e03a      	b.n	8001ab4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d020      	beq.n	8001a88 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a46:	4b3a      	ldr	r3, [pc, #232]	; (8001b30 <HAL_RCC_OscConfig+0x268>)
 8001a48:	2201      	movs	r2, #1
 8001a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4c:	f7ff fc84 	bl	8001358 <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a54:	f7ff fc80 	bl	8001358 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e257      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a66:	4b31      	ldr	r3, [pc, #196]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d0f0      	beq.n	8001a54 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a72:	4b2e      	ldr	r3, [pc, #184]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	021b      	lsls	r3, r3, #8
 8001a80:	492a      	ldr	r1, [pc, #168]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	604b      	str	r3, [r1, #4]
 8001a86:	e015      	b.n	8001ab4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a88:	4b29      	ldr	r3, [pc, #164]	; (8001b30 <HAL_RCC_OscConfig+0x268>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a8e:	f7ff fc63 	bl	8001358 <HAL_GetTick>
 8001a92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a94:	e008      	b.n	8001aa8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a96:	f7ff fc5f 	bl	8001358 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e236      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001aa8:	4b20      	ldr	r3, [pc, #128]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d1f0      	bne.n	8001a96 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0310 	and.w	r3, r3, #16
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	f000 80b8 	beq.w	8001c32 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d170      	bne.n	8001baa <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ac8:	4b18      	ldr	r3, [pc, #96]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d005      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x218>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d101      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e21a      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a1a      	ldr	r2, [r3, #32]
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d921      	bls.n	8001b34 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a1b      	ldr	r3, [r3, #32]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 fbf1 	bl	80022dc <RCC_SetFlashLatencyFromMSIRange>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e208      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b04:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	4906      	ldr	r1, [pc, #24]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001b12:	4313      	orrs	r3, r2
 8001b14:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b16:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	061b      	lsls	r3, r3, #24
 8001b24:	4901      	ldr	r1, [pc, #4]	; (8001b2c <HAL_RCC_OscConfig+0x264>)
 8001b26:	4313      	orrs	r3, r2
 8001b28:	604b      	str	r3, [r1, #4]
 8001b2a:	e020      	b.n	8001b6e <HAL_RCC_OscConfig+0x2a6>
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b34:	4ba4      	ldr	r3, [pc, #656]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	49a1      	ldr	r1, [pc, #644]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b46:	4ba0      	ldr	r3, [pc, #640]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	061b      	lsls	r3, r3, #24
 8001b54:	499c      	ldr	r1, [pc, #624]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a1b      	ldr	r3, [r3, #32]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f000 fbbc 	bl	80022dc <RCC_SetFlashLatencyFromMSIRange>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e1d3      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a1b      	ldr	r3, [r3, #32]
 8001b72:	0b5b      	lsrs	r3, r3, #13
 8001b74:	3301      	adds	r3, #1
 8001b76:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001b7e:	4a92      	ldr	r2, [pc, #584]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001b80:	6892      	ldr	r2, [r2, #8]
 8001b82:	0912      	lsrs	r2, r2, #4
 8001b84:	f002 020f 	and.w	r2, r2, #15
 8001b88:	4990      	ldr	r1, [pc, #576]	; (8001dcc <HAL_RCC_OscConfig+0x504>)
 8001b8a:	5c8a      	ldrb	r2, [r1, r2]
 8001b8c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001b8e:	4a90      	ldr	r2, [pc, #576]	; (8001dd0 <HAL_RCC_OscConfig+0x508>)
 8001b90:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b92:	4b90      	ldr	r3, [pc, #576]	; (8001dd4 <HAL_RCC_OscConfig+0x50c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff fb92 	bl	80012c0 <HAL_InitTick>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d045      	beq.n	8001c32 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	e1b5      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	699b      	ldr	r3, [r3, #24]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d029      	beq.n	8001c06 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001bb2:	4b89      	ldr	r3, [pc, #548]	; (8001dd8 <HAL_RCC_OscConfig+0x510>)
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb8:	f7ff fbce 	bl	8001358 <HAL_GetTick>
 8001bbc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001bbe:	e008      	b.n	8001bd2 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bc0:	f7ff fbca 	bl	8001358 <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e1a1      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001bd2:	4b7d      	ldr	r3, [pc, #500]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d0f0      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bde:	4b7a      	ldr	r3, [pc, #488]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	4977      	ldr	r1, [pc, #476]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bf0:	4b75      	ldr	r3, [pc, #468]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	69db      	ldr	r3, [r3, #28]
 8001bfc:	061b      	lsls	r3, r3, #24
 8001bfe:	4972      	ldr	r1, [pc, #456]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001c00:	4313      	orrs	r3, r2
 8001c02:	604b      	str	r3, [r1, #4]
 8001c04:	e015      	b.n	8001c32 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c06:	4b74      	ldr	r3, [pc, #464]	; (8001dd8 <HAL_RCC_OscConfig+0x510>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fba4 	bl	8001358 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c14:	f7ff fba0 	bl	8001358 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e177      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001c26:	4b68      	ldr	r3, [pc, #416]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0308 	and.w	r3, r3, #8
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d030      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	695b      	ldr	r3, [r3, #20]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d016      	beq.n	8001c74 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c46:	4b65      	ldr	r3, [pc, #404]	; (8001ddc <HAL_RCC_OscConfig+0x514>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c4c:	f7ff fb84 	bl	8001358 <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c54:	f7ff fb80 	bl	8001358 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e157      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c66:	4b58      	ldr	r3, [pc, #352]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d0f0      	beq.n	8001c54 <HAL_RCC_OscConfig+0x38c>
 8001c72:	e015      	b.n	8001ca0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c74:	4b59      	ldr	r3, [pc, #356]	; (8001ddc <HAL_RCC_OscConfig+0x514>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c7a:	f7ff fb6d 	bl	8001358 <HAL_GetTick>
 8001c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c80:	e008      	b.n	8001c94 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c82:	f7ff fb69 	bl	8001358 <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d901      	bls.n	8001c94 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e140      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c94:	4b4c      	ldr	r3, [pc, #304]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c98:	f003 0302 	and.w	r3, r3, #2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1f0      	bne.n	8001c82 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0304 	and.w	r3, r3, #4
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 80b5 	beq.w	8001e18 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb2:	4b45      	ldr	r3, [pc, #276]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10d      	bne.n	8001cda <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cbe:	4b42      	ldr	r3, [pc, #264]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc2:	4a41      	ldr	r2, [pc, #260]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc8:	6253      	str	r3, [r2, #36]	; 0x24
 8001cca:	4b3f      	ldr	r3, [pc, #252]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cda:	4b41      	ldr	r3, [pc, #260]	; (8001de0 <HAL_RCC_OscConfig+0x518>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d118      	bne.n	8001d18 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ce6:	4b3e      	ldr	r3, [pc, #248]	; (8001de0 <HAL_RCC_OscConfig+0x518>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a3d      	ldr	r2, [pc, #244]	; (8001de0 <HAL_RCC_OscConfig+0x518>)
 8001cec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cf2:	f7ff fb31 	bl	8001358 <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cfa:	f7ff fb2d 	bl	8001358 <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b64      	cmp	r3, #100	; 0x64
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e104      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d0c:	4b34      	ldr	r3, [pc, #208]	; (8001de0 <HAL_RCC_OscConfig+0x518>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0f0      	beq.n	8001cfa <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d106      	bne.n	8001d2e <HAL_RCC_OscConfig+0x466>
 8001d20:	4b29      	ldr	r3, [pc, #164]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d24:	4a28      	ldr	r2, [pc, #160]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d2a:	6353      	str	r3, [r2, #52]	; 0x34
 8001d2c:	e02d      	b.n	8001d8a <HAL_RCC_OscConfig+0x4c2>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10c      	bne.n	8001d50 <HAL_RCC_OscConfig+0x488>
 8001d36:	4b24      	ldr	r3, [pc, #144]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d3a:	4a23      	ldr	r2, [pc, #140]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d40:	6353      	str	r3, [r2, #52]	; 0x34
 8001d42:	4b21      	ldr	r3, [pc, #132]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d46:	4a20      	ldr	r2, [pc, #128]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d4c:	6353      	str	r3, [r2, #52]	; 0x34
 8001d4e:	e01c      	b.n	8001d8a <HAL_RCC_OscConfig+0x4c2>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	2b05      	cmp	r3, #5
 8001d56:	d10c      	bne.n	8001d72 <HAL_RCC_OscConfig+0x4aa>
 8001d58:	4b1b      	ldr	r3, [pc, #108]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d5c:	4a1a      	ldr	r2, [pc, #104]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d62:	6353      	str	r3, [r2, #52]	; 0x34
 8001d64:	4b18      	ldr	r3, [pc, #96]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d68:	4a17      	ldr	r2, [pc, #92]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d6e:	6353      	str	r3, [r2, #52]	; 0x34
 8001d70:	e00b      	b.n	8001d8a <HAL_RCC_OscConfig+0x4c2>
 8001d72:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d76:	4a14      	ldr	r2, [pc, #80]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d7c:	6353      	str	r3, [r2, #52]	; 0x34
 8001d7e:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d82:	4a11      	ldr	r2, [pc, #68]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001d84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d88:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d015      	beq.n	8001dbe <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d92:	f7ff fae1 	bl	8001358 <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d98:	e00a      	b.n	8001db0 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d9a:	f7ff fadd 	bl	8001358 <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d901      	bls.n	8001db0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e0b2      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001db0:	4b05      	ldr	r3, [pc, #20]	; (8001dc8 <HAL_RCC_OscConfig+0x500>)
 8001db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d0ee      	beq.n	8001d9a <HAL_RCC_OscConfig+0x4d2>
 8001dbc:	e023      	b.n	8001e06 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dbe:	f7ff facb 	bl	8001358 <HAL_GetTick>
 8001dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001dc4:	e019      	b.n	8001dfa <HAL_RCC_OscConfig+0x532>
 8001dc6:	bf00      	nop
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	08002f84 	.word	0x08002f84
 8001dd0:	20000000 	.word	0x20000000
 8001dd4:	20000004 	.word	0x20000004
 8001dd8:	42470020 	.word	0x42470020
 8001ddc:	42470680 	.word	0x42470680
 8001de0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001de4:	f7ff fab8 	bl	8001358 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d901      	bls.n	8001dfa <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e08d      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001dfa:	4b49      	ldr	r3, [pc, #292]	; (8001f20 <HAL_RCC_OscConfig+0x658>)
 8001dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d1ee      	bne.n	8001de4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e06:	7ffb      	ldrb	r3, [r7, #31]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d105      	bne.n	8001e18 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e0c:	4b44      	ldr	r3, [pc, #272]	; (8001f20 <HAL_RCC_OscConfig+0x658>)
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e10:	4a43      	ldr	r2, [pc, #268]	; (8001f20 <HAL_RCC_OscConfig+0x658>)
 8001e12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e16:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d079      	beq.n	8001f14 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	2b0c      	cmp	r3, #12
 8001e24:	d056      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d13b      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e2e:	4b3d      	ldr	r3, [pc, #244]	; (8001f24 <HAL_RCC_OscConfig+0x65c>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e34:	f7ff fa90 	bl	8001358 <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e3c:	f7ff fa8c 	bl	8001358 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e063      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e4e:	4b34      	ldr	r3, [pc, #208]	; (8001f20 <HAL_RCC_OscConfig+0x658>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1f0      	bne.n	8001e3c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e5a:	4b31      	ldr	r3, [pc, #196]	; (8001f20 <HAL_RCC_OscConfig+0x658>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6a:	4319      	orrs	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e70:	430b      	orrs	r3, r1
 8001e72:	492b      	ldr	r1, [pc, #172]	; (8001f20 <HAL_RCC_OscConfig+0x658>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e78:	4b2a      	ldr	r3, [pc, #168]	; (8001f24 <HAL_RCC_OscConfig+0x65c>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7e:	f7ff fa6b 	bl	8001358 <HAL_GetTick>
 8001e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e84:	e008      	b.n	8001e98 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e86:	f7ff fa67 	bl	8001358 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e03e      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e98:	4b21      	ldr	r3, [pc, #132]	; (8001f20 <HAL_RCC_OscConfig+0x658>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0f0      	beq.n	8001e86 <HAL_RCC_OscConfig+0x5be>
 8001ea4:	e036      	b.n	8001f14 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ea6:	4b1f      	ldr	r3, [pc, #124]	; (8001f24 <HAL_RCC_OscConfig+0x65c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eac:	f7ff fa54 	bl	8001358 <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eb4:	f7ff fa50 	bl	8001358 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e027      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ec6:	4b16      	ldr	r3, [pc, #88]	; (8001f20 <HAL_RCC_OscConfig+0x658>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f0      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x5ec>
 8001ed2:	e01f      	b.n	8001f14 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e01a      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <HAL_RCC_OscConfig+0x658>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d10d      	bne.n	8001f10 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d106      	bne.n	8001f10 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d001      	beq.n	8001f14 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e000      	b.n	8001f16 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3720      	adds	r7, #32
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800
 8001f24:	42470060 	.word	0x42470060

08001f28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e11a      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f3c:	4b8f      	ldr	r3, [pc, #572]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d919      	bls.n	8001f7e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d105      	bne.n	8001f5c <HAL_RCC_ClockConfig+0x34>
 8001f50:	4b8a      	ldr	r3, [pc, #552]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a89      	ldr	r2, [pc, #548]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 8001f56:	f043 0304 	orr.w	r3, r3, #4
 8001f5a:	6013      	str	r3, [r2, #0]
 8001f5c:	4b87      	ldr	r3, [pc, #540]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f023 0201 	bic.w	r2, r3, #1
 8001f64:	4985      	ldr	r1, [pc, #532]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6c:	4b83      	ldr	r3, [pc, #524]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0301 	and.w	r3, r3, #1
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d001      	beq.n	8001f7e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e0f9      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d008      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f8a:	4b7d      	ldr	r3, [pc, #500]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	497a      	ldr	r1, [pc, #488]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	f000 808e 	beq.w	80020c6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d107      	bne.n	8001fc2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001fb2:	4b73      	ldr	r3, [pc, #460]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d121      	bne.n	8002002 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e0d7      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	d107      	bne.n	8001fda <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fca:	4b6d      	ldr	r3, [pc, #436]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d115      	bne.n	8002002 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e0cb      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d107      	bne.n	8001ff2 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001fe2:	4b67      	ldr	r3, [pc, #412]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d109      	bne.n	8002002 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e0bf      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ff2:	4b63      	ldr	r3, [pc, #396]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e0b7      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002002:	4b5f      	ldr	r3, [pc, #380]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f023 0203 	bic.w	r2, r3, #3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	495c      	ldr	r1, [pc, #368]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8002010:	4313      	orrs	r3, r2
 8002012:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002014:	f7ff f9a0 	bl	8001358 <HAL_GetTick>
 8002018:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b02      	cmp	r3, #2
 8002020:	d112      	bne.n	8002048 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002022:	e00a      	b.n	800203a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002024:	f7ff f998 	bl	8001358 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002032:	4293      	cmp	r3, r2
 8002034:	d901      	bls.n	800203a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e09b      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800203a:	4b51      	ldr	r3, [pc, #324]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f003 030c 	and.w	r3, r3, #12
 8002042:	2b08      	cmp	r3, #8
 8002044:	d1ee      	bne.n	8002024 <HAL_RCC_ClockConfig+0xfc>
 8002046:	e03e      	b.n	80020c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	2b03      	cmp	r3, #3
 800204e:	d112      	bne.n	8002076 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002050:	e00a      	b.n	8002068 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002052:	f7ff f981 	bl	8001358 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002060:	4293      	cmp	r3, r2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e084      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002068:	4b45      	ldr	r3, [pc, #276]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f003 030c 	and.w	r3, r3, #12
 8002070:	2b0c      	cmp	r3, #12
 8002072:	d1ee      	bne.n	8002052 <HAL_RCC_ClockConfig+0x12a>
 8002074:	e027      	b.n	80020c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d11d      	bne.n	80020ba <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800207e:	e00a      	b.n	8002096 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002080:	f7ff f96a 	bl	8001358 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	f241 3288 	movw	r2, #5000	; 0x1388
 800208e:	4293      	cmp	r3, r2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e06d      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002096:	4b3a      	ldr	r3, [pc, #232]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f003 030c 	and.w	r3, r3, #12
 800209e:	2b04      	cmp	r3, #4
 80020a0:	d1ee      	bne.n	8002080 <HAL_RCC_ClockConfig+0x158>
 80020a2:	e010      	b.n	80020c6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020a4:	f7ff f958 	bl	8001358 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e05b      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80020ba:	4b31      	ldr	r3, [pc, #196]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 030c 	and.w	r3, r3, #12
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1ee      	bne.n	80020a4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020c6:	4b2d      	ldr	r3, [pc, #180]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d219      	bcs.n	8002108 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d105      	bne.n	80020e6 <HAL_RCC_ClockConfig+0x1be>
 80020da:	4b28      	ldr	r3, [pc, #160]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a27      	ldr	r2, [pc, #156]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 80020e0:	f043 0304 	orr.w	r3, r3, #4
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	4b25      	ldr	r3, [pc, #148]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f023 0201 	bic.w	r2, r3, #1
 80020ee:	4923      	ldr	r1, [pc, #140]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020f6:	4b21      	ldr	r3, [pc, #132]	; (800217c <HAL_RCC_ClockConfig+0x254>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	429a      	cmp	r2, r3
 8002102:	d001      	beq.n	8002108 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e034      	b.n	8002172 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0304 	and.w	r3, r3, #4
 8002110:	2b00      	cmp	r3, #0
 8002112:	d008      	beq.n	8002126 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002114:	4b1a      	ldr	r3, [pc, #104]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	4917      	ldr	r1, [pc, #92]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8002122:	4313      	orrs	r3, r2
 8002124:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0308 	and.w	r3, r3, #8
 800212e:	2b00      	cmp	r3, #0
 8002130:	d009      	beq.n	8002146 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002132:	4b13      	ldr	r3, [pc, #76]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	490f      	ldr	r1, [pc, #60]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 8002142:	4313      	orrs	r3, r2
 8002144:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002146:	f000 f823 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 800214a:	4602      	mov	r2, r0
 800214c:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <HAL_RCC_ClockConfig+0x258>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	091b      	lsrs	r3, r3, #4
 8002152:	f003 030f 	and.w	r3, r3, #15
 8002156:	490b      	ldr	r1, [pc, #44]	; (8002184 <HAL_RCC_ClockConfig+0x25c>)
 8002158:	5ccb      	ldrb	r3, [r1, r3]
 800215a:	fa22 f303 	lsr.w	r3, r2, r3
 800215e:	4a0a      	ldr	r2, [pc, #40]	; (8002188 <HAL_RCC_ClockConfig+0x260>)
 8002160:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002162:	4b0a      	ldr	r3, [pc, #40]	; (800218c <HAL_RCC_ClockConfig+0x264>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff f8aa 	bl	80012c0 <HAL_InitTick>
 800216c:	4603      	mov	r3, r0
 800216e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002170:	7afb      	ldrb	r3, [r7, #11]
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40023c00 	.word	0x40023c00
 8002180:	40023800 	.word	0x40023800
 8002184:	08002f84 	.word	0x08002f84
 8002188:	20000000 	.word	0x20000000
 800218c:	20000004 	.word	0x20000004

08002190 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002190:	b5b0      	push	{r4, r5, r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002196:	4b4d      	ldr	r3, [pc, #308]	; (80022cc <HAL_RCC_GetSysClockFreq+0x13c>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f003 030c 	and.w	r3, r3, #12
 80021a2:	2b0c      	cmp	r3, #12
 80021a4:	d00c      	beq.n	80021c0 <HAL_RCC_GetSysClockFreq+0x30>
 80021a6:	2b0c      	cmp	r3, #12
 80021a8:	d87c      	bhi.n	80022a4 <HAL_RCC_GetSysClockFreq+0x114>
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	d002      	beq.n	80021b4 <HAL_RCC_GetSysClockFreq+0x24>
 80021ae:	2b08      	cmp	r3, #8
 80021b0:	d003      	beq.n	80021ba <HAL_RCC_GetSysClockFreq+0x2a>
 80021b2:	e077      	b.n	80022a4 <HAL_RCC_GetSysClockFreq+0x114>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021b4:	4b46      	ldr	r3, [pc, #280]	; (80022d0 <HAL_RCC_GetSysClockFreq+0x140>)
 80021b6:	613b      	str	r3, [r7, #16]
      break;
 80021b8:	e082      	b.n	80022c0 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021ba:	4b46      	ldr	r3, [pc, #280]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x144>)
 80021bc:	613b      	str	r3, [r7, #16]
      break;
 80021be:	e07f      	b.n	80022c0 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	0c9b      	lsrs	r3, r3, #18
 80021c4:	f003 030f 	and.w	r3, r3, #15
 80021c8:	4a43      	ldr	r2, [pc, #268]	; (80022d8 <HAL_RCC_GetSysClockFreq+0x148>)
 80021ca:	5cd3      	ldrb	r3, [r2, r3]
 80021cc:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	0d9b      	lsrs	r3, r3, #22
 80021d2:	f003 0303 	and.w	r3, r3, #3
 80021d6:	3301      	adds	r3, #1
 80021d8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021da:	4b3c      	ldr	r3, [pc, #240]	; (80022cc <HAL_RCC_GetSysClockFreq+0x13c>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d01a      	beq.n	800221c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	461a      	mov	r2, r3
 80021ea:	f04f 0300 	mov.w	r3, #0
 80021ee:	4939      	ldr	r1, [pc, #228]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x144>)
 80021f0:	fb01 f003 	mul.w	r0, r1, r3
 80021f4:	2100      	movs	r1, #0
 80021f6:	fb01 f102 	mul.w	r1, r1, r2
 80021fa:	1844      	adds	r4, r0, r1
 80021fc:	4935      	ldr	r1, [pc, #212]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x144>)
 80021fe:	fba2 0101 	umull	r0, r1, r2, r1
 8002202:	1863      	adds	r3, r4, r1
 8002204:	4619      	mov	r1, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	461a      	mov	r2, r3
 800220a:	f04f 0300 	mov.w	r3, #0
 800220e:	f7fd ffb5 	bl	800017c <__aeabi_uldivmod>
 8002212:	4602      	mov	r2, r0
 8002214:	460b      	mov	r3, r1
 8002216:	4613      	mov	r3, r2
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	e040      	b.n	800229e <HAL_RCC_GetSysClockFreq+0x10e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	461c      	mov	r4, r3
 8002220:	f04f 0500 	mov.w	r5, #0
 8002224:	4620      	mov	r0, r4
 8002226:	4629      	mov	r1, r5
 8002228:	f04f 0200 	mov.w	r2, #0
 800222c:	f04f 0300 	mov.w	r3, #0
 8002230:	014b      	lsls	r3, r1, #5
 8002232:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002236:	0142      	lsls	r2, r0, #5
 8002238:	4610      	mov	r0, r2
 800223a:	4619      	mov	r1, r3
 800223c:	1b00      	subs	r0, r0, r4
 800223e:	eb61 0105 	sbc.w	r1, r1, r5
 8002242:	f04f 0200 	mov.w	r2, #0
 8002246:	f04f 0300 	mov.w	r3, #0
 800224a:	018b      	lsls	r3, r1, #6
 800224c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002250:	0182      	lsls	r2, r0, #6
 8002252:	1a12      	subs	r2, r2, r0
 8002254:	eb63 0301 	sbc.w	r3, r3, r1
 8002258:	f04f 0000 	mov.w	r0, #0
 800225c:	f04f 0100 	mov.w	r1, #0
 8002260:	00d9      	lsls	r1, r3, #3
 8002262:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002266:	00d0      	lsls	r0, r2, #3
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	1912      	adds	r2, r2, r4
 800226e:	eb45 0303 	adc.w	r3, r5, r3
 8002272:	f04f 0000 	mov.w	r0, #0
 8002276:	f04f 0100 	mov.w	r1, #0
 800227a:	0299      	lsls	r1, r3, #10
 800227c:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002280:	0290      	lsls	r0, r2, #10
 8002282:	4602      	mov	r2, r0
 8002284:	460b      	mov	r3, r1
 8002286:	4610      	mov	r0, r2
 8002288:	4619      	mov	r1, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	461a      	mov	r2, r3
 800228e:	f04f 0300 	mov.w	r3, #0
 8002292:	f7fd ff73 	bl	800017c <__aeabi_uldivmod>
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	4613      	mov	r3, r2
 800229c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	613b      	str	r3, [r7, #16]
      break;
 80022a2:	e00d      	b.n	80022c0 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80022a4:	4b09      	ldr	r3, [pc, #36]	; (80022cc <HAL_RCC_GetSysClockFreq+0x13c>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	0b5b      	lsrs	r3, r3, #13
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	3301      	adds	r3, #1
 80022b4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	613b      	str	r3, [r7, #16]
      break;
 80022be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022c0:	693b      	ldr	r3, [r7, #16]
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bdb0      	pop	{r4, r5, r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40023800 	.word	0x40023800
 80022d0:	00f42400 	.word	0x00f42400
 80022d4:	016e3600 	.word	0x016e3600
 80022d8:	08002f78 	.word	0x08002f78

080022dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80022dc:	b480      	push	{r7}
 80022de:	b087      	sub	sp, #28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80022e4:	2300      	movs	r3, #0
 80022e6:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80022e8:	4b29      	ldr	r3, [pc, #164]	; (8002390 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d12c      	bne.n	800234e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80022f4:	4b26      	ldr	r3, [pc, #152]	; (8002390 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002300:	4b24      	ldr	r3, [pc, #144]	; (8002394 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	e016      	b.n	800233a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230c:	4b20      	ldr	r3, [pc, #128]	; (8002390 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800230e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002310:	4a1f      	ldr	r2, [pc, #124]	; (8002390 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002312:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002316:	6253      	str	r3, [r2, #36]	; 0x24
 8002318:	4b1d      	ldr	r3, [pc, #116]	; (8002390 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800231a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002324:	4b1b      	ldr	r3, [pc, #108]	; (8002394 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800232c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800232e:	4b18      	ldr	r3, [pc, #96]	; (8002390 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002332:	4a17      	ldr	r2, [pc, #92]	; (8002390 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002334:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002338:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002340:	d105      	bne.n	800234e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002348:	d101      	bne.n	800234e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800234a:	2301      	movs	r3, #1
 800234c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d105      	bne.n	8002360 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002354:	4b10      	ldr	r3, [pc, #64]	; (8002398 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a0f      	ldr	r2, [pc, #60]	; (8002398 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800235a:	f043 0304 	orr.w	r3, r3, #4
 800235e:	6013      	str	r3, [r2, #0]
 8002360:	4b0d      	ldr	r3, [pc, #52]	; (8002398 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f023 0201 	bic.w	r2, r3, #1
 8002368:	490b      	ldr	r1, [pc, #44]	; (8002398 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	4313      	orrs	r3, r2
 800236e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002370:	4b09      	ldr	r3, [pc, #36]	; (8002398 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0301 	and.w	r3, r3, #1
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	429a      	cmp	r2, r3
 800237c:	d001      	beq.n	8002382 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e000      	b.n	8002384 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	371c      	adds	r7, #28
 8002388:	46bd      	mov	sp, r7
 800238a:	bc80      	pop	{r7}
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	40023800 	.word	0x40023800
 8002394:	40007000 	.word	0x40007000
 8002398:	40023c00 	.word	0x40023c00

0800239c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d101      	bne.n	80023ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e07b      	b.n	80024a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d108      	bne.n	80023c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023be:	d009      	beq.n	80023d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	61da      	str	r2, [r3, #28]
 80023c6:	e005      	b.n	80023d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2200      	movs	r2, #0
 80023d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d106      	bne.n	80023f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7fe feb6 	bl	8001160 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2202      	movs	r2, #2
 80023f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800240a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800241c:	431a      	orrs	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002426:	431a      	orrs	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	431a      	orrs	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	695b      	ldr	r3, [r3, #20]
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	431a      	orrs	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002444:	431a      	orrs	r2, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800244e:	431a      	orrs	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a1b      	ldr	r3, [r3, #32]
 8002454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002458:	ea42 0103 	orr.w	r1, r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002460:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	0c1b      	lsrs	r3, r3, #16
 8002472:	f003 0104 	and.w	r1, r3, #4
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247a:	f003 0210 	and.w	r2, r3, #16
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	69da      	ldr	r2, [r3, #28]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002494:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b088      	sub	sp, #32
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	60f8      	str	r0, [r7, #12]
 80024b6:	60b9      	str	r1, [r7, #8]
 80024b8:	603b      	str	r3, [r7, #0]
 80024ba:	4613      	mov	r3, r2
 80024bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80024be:	2300      	movs	r3, #0
 80024c0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d101      	bne.n	80024d0 <HAL_SPI_Transmit+0x22>
 80024cc:	2302      	movs	r3, #2
 80024ce:	e126      	b.n	800271e <HAL_SPI_Transmit+0x270>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80024d8:	f7fe ff3e 	bl	8001358 <HAL_GetTick>
 80024dc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80024de:	88fb      	ldrh	r3, [r7, #6]
 80024e0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d002      	beq.n	80024f4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80024ee:	2302      	movs	r3, #2
 80024f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80024f2:	e10b      	b.n	800270c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d002      	beq.n	8002500 <HAL_SPI_Transmit+0x52>
 80024fa:	88fb      	ldrh	r3, [r7, #6]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d102      	bne.n	8002506 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002504:	e102      	b.n	800270c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2203      	movs	r2, #3
 800250a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2200      	movs	r2, #0
 8002512:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	68ba      	ldr	r2, [r7, #8]
 8002518:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	88fa      	ldrh	r2, [r7, #6]
 800251e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	88fa      	ldrh	r2, [r7, #6]
 8002524:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2200      	movs	r2, #0
 800252a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2200      	movs	r2, #0
 8002536:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2200      	movs	r2, #0
 8002542:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800254c:	d10f      	bne.n	800256e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800255c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800256c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002578:	2b40      	cmp	r3, #64	; 0x40
 800257a:	d007      	beq.n	800258c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800258a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002594:	d14b      	bne.n	800262e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d002      	beq.n	80025a4 <HAL_SPI_Transmit+0xf6>
 800259e:	8afb      	ldrh	r3, [r7, #22]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d13e      	bne.n	8002622 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a8:	881a      	ldrh	r2, [r3, #0]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b4:	1c9a      	adds	r2, r3, #2
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025be:	b29b      	uxth	r3, r3
 80025c0:	3b01      	subs	r3, #1
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80025c8:	e02b      	b.n	8002622 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d112      	bne.n	80025fe <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025dc:	881a      	ldrh	r2, [r3, #0]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e8:	1c9a      	adds	r2, r3, #2
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	3b01      	subs	r3, #1
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	86da      	strh	r2, [r3, #54]	; 0x36
 80025fc:	e011      	b.n	8002622 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025fe:	f7fe feab 	bl	8001358 <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	429a      	cmp	r2, r3
 800260c:	d803      	bhi.n	8002616 <HAL_SPI_Transmit+0x168>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002614:	d102      	bne.n	800261c <HAL_SPI_Transmit+0x16e>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d102      	bne.n	8002622 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002620:	e074      	b.n	800270c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002626:	b29b      	uxth	r3, r3
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1ce      	bne.n	80025ca <HAL_SPI_Transmit+0x11c>
 800262c:	e04c      	b.n	80026c8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d002      	beq.n	800263c <HAL_SPI_Transmit+0x18e>
 8002636:	8afb      	ldrh	r3, [r7, #22]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d140      	bne.n	80026be <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	330c      	adds	r3, #12
 8002646:	7812      	ldrb	r2, [r2, #0]
 8002648:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264e:	1c5a      	adds	r2, r3, #1
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002658:	b29b      	uxth	r3, r3
 800265a:	3b01      	subs	r3, #1
 800265c:	b29a      	uxth	r2, r3
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002662:	e02c      	b.n	80026be <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b02      	cmp	r3, #2
 8002670:	d113      	bne.n	800269a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	330c      	adds	r3, #12
 800267c:	7812      	ldrb	r2, [r2, #0]
 800267e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002684:	1c5a      	adds	r2, r3, #1
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800268e:	b29b      	uxth	r3, r3
 8002690:	3b01      	subs	r3, #1
 8002692:	b29a      	uxth	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	86da      	strh	r2, [r3, #54]	; 0x36
 8002698:	e011      	b.n	80026be <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800269a:	f7fe fe5d 	bl	8001358 <HAL_GetTick>
 800269e:	4602      	mov	r2, r0
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	683a      	ldr	r2, [r7, #0]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d803      	bhi.n	80026b2 <HAL_SPI_Transmit+0x204>
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b0:	d102      	bne.n	80026b8 <HAL_SPI_Transmit+0x20a>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d102      	bne.n	80026be <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	77fb      	strb	r3, [r7, #31]
          goto error;
 80026bc:	e026      	b.n	800270c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d1cd      	bne.n	8002664 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	6839      	ldr	r1, [r7, #0]
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f000 fbcb 	bl	8002e68 <SPI_EndRxTxTransaction>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d002      	beq.n	80026de <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2220      	movs	r2, #32
 80026dc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10a      	bne.n	80026fc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026e6:	2300      	movs	r3, #0
 80026e8:	613b      	str	r3, [r7, #16]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	613b      	str	r3, [r7, #16]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	613b      	str	r3, [r7, #16]
 80026fa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002700:	2b00      	cmp	r3, #0
 8002702:	d002      	beq.n	800270a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	77fb      	strb	r3, [r7, #31]
 8002708:	e000      	b.n	800270c <HAL_SPI_Transmit+0x25e>
  }

error:
 800270a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800271c:	7ffb      	ldrb	r3, [r7, #31]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3720      	adds	r7, #32
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b088      	sub	sp, #32
 800272a:	af02      	add	r7, sp, #8
 800272c:	60f8      	str	r0, [r7, #12]
 800272e:	60b9      	str	r1, [r7, #8]
 8002730:	603b      	str	r3, [r7, #0]
 8002732:	4613      	mov	r3, r2
 8002734:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002736:	2300      	movs	r3, #0
 8002738:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002742:	d112      	bne.n	800276a <HAL_SPI_Receive+0x44>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d10e      	bne.n	800276a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2204      	movs	r2, #4
 8002750:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002754:	88fa      	ldrh	r2, [r7, #6]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	4613      	mov	r3, r2
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	68b9      	ldr	r1, [r7, #8]
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f000 f8f1 	bl	8002948 <HAL_SPI_TransmitReceive>
 8002766:	4603      	mov	r3, r0
 8002768:	e0ea      	b.n	8002940 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_SPI_Receive+0x52>
 8002774:	2302      	movs	r3, #2
 8002776:	e0e3      	b.n	8002940 <HAL_SPI_Receive+0x21a>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002780:	f7fe fdea 	bl	8001358 <HAL_GetTick>
 8002784:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b01      	cmp	r3, #1
 8002790:	d002      	beq.n	8002798 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002792:	2302      	movs	r3, #2
 8002794:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002796:	e0ca      	b.n	800292e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d002      	beq.n	80027a4 <HAL_SPI_Receive+0x7e>
 800279e:	88fb      	ldrh	r3, [r7, #6]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d102      	bne.n	80027aa <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80027a8:	e0c1      	b.n	800292e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2204      	movs	r2, #4
 80027ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2200      	movs	r2, #0
 80027b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	68ba      	ldr	r2, [r7, #8]
 80027bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	88fa      	ldrh	r2, [r7, #6]
 80027c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	88fa      	ldrh	r2, [r7, #6]
 80027c8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2200      	movs	r2, #0
 80027da:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027f0:	d10f      	bne.n	8002812 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002800:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002810:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800281c:	2b40      	cmp	r3, #64	; 0x40
 800281e:	d007      	beq.n	8002830 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800282e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d162      	bne.n	80028fe <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002838:	e02e      	b.n	8002898 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b01      	cmp	r3, #1
 8002846:	d115      	bne.n	8002874 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f103 020c 	add.w	r2, r3, #12
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002854:	7812      	ldrb	r2, [r2, #0]
 8002856:	b2d2      	uxtb	r2, r2
 8002858:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800285e:	1c5a      	adds	r2, r3, #1
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002868:	b29b      	uxth	r3, r3
 800286a:	3b01      	subs	r3, #1
 800286c:	b29a      	uxth	r2, r3
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002872:	e011      	b.n	8002898 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002874:	f7fe fd70 	bl	8001358 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	429a      	cmp	r2, r3
 8002882:	d803      	bhi.n	800288c <HAL_SPI_Receive+0x166>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800288a:	d102      	bne.n	8002892 <HAL_SPI_Receive+0x16c>
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d102      	bne.n	8002898 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002896:	e04a      	b.n	800292e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800289c:	b29b      	uxth	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1cb      	bne.n	800283a <HAL_SPI_Receive+0x114>
 80028a2:	e031      	b.n	8002908 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d113      	bne.n	80028da <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	68da      	ldr	r2, [r3, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028bc:	b292      	uxth	r2, r2
 80028be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c4:	1c9a      	adds	r2, r3, #2
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	3b01      	subs	r3, #1
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80028d8:	e011      	b.n	80028fe <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028da:	f7fe fd3d 	bl	8001358 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d803      	bhi.n	80028f2 <HAL_SPI_Receive+0x1cc>
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f0:	d102      	bne.n	80028f8 <HAL_SPI_Receive+0x1d2>
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d102      	bne.n	80028fe <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80028fc:	e017      	b.n	800292e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002902:	b29b      	uxth	r3, r3
 8002904:	2b00      	cmp	r3, #0
 8002906:	d1cd      	bne.n	80028a4 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	6839      	ldr	r1, [r7, #0]
 800290c:	68f8      	ldr	r0, [r7, #12]
 800290e:	f000 fa45 	bl	8002d9c <SPI_EndRxTransaction>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d002      	beq.n	800291e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2220      	movs	r2, #32
 800291c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002922:	2b00      	cmp	r3, #0
 8002924:	d002      	beq.n	800292c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	75fb      	strb	r3, [r7, #23]
 800292a:	e000      	b.n	800292e <HAL_SPI_Receive+0x208>
  }

error :
 800292c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2201      	movs	r2, #1
 8002932:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800293e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002940:	4618      	mov	r0, r3
 8002942:	3718      	adds	r7, #24
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}

08002948 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b08c      	sub	sp, #48	; 0x30
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	607a      	str	r2, [r7, #4]
 8002954:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002956:	2301      	movs	r3, #1
 8002958:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800295a:	2300      	movs	r3, #0
 800295c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002966:	2b01      	cmp	r3, #1
 8002968:	d101      	bne.n	800296e <HAL_SPI_TransmitReceive+0x26>
 800296a:	2302      	movs	r3, #2
 800296c:	e18a      	b.n	8002c84 <HAL_SPI_TransmitReceive+0x33c>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002976:	f7fe fcef 	bl	8001358 <HAL_GetTick>
 800297a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800298c:	887b      	ldrh	r3, [r7, #2]
 800298e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002990:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002994:	2b01      	cmp	r3, #1
 8002996:	d00f      	beq.n	80029b8 <HAL_SPI_TransmitReceive+0x70>
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800299e:	d107      	bne.n	80029b0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d103      	bne.n	80029b0 <HAL_SPI_TransmitReceive+0x68>
 80029a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80029ac:	2b04      	cmp	r3, #4
 80029ae:	d003      	beq.n	80029b8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80029b0:	2302      	movs	r3, #2
 80029b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80029b6:	e15b      	b.n	8002c70 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d005      	beq.n	80029ca <HAL_SPI_TransmitReceive+0x82>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d002      	beq.n	80029ca <HAL_SPI_TransmitReceive+0x82>
 80029c4:	887b      	ldrh	r3, [r7, #2]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d103      	bne.n	80029d2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80029d0:	e14e      	b.n	8002c70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b04      	cmp	r3, #4
 80029dc:	d003      	beq.n	80029e6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2205      	movs	r2, #5
 80029e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2200      	movs	r2, #0
 80029ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	887a      	ldrh	r2, [r7, #2]
 80029f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	887a      	ldrh	r2, [r7, #2]
 80029fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	68ba      	ldr	r2, [r7, #8]
 8002a02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	887a      	ldrh	r2, [r7, #2]
 8002a08:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	887a      	ldrh	r2, [r7, #2]
 8002a0e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a26:	2b40      	cmp	r3, #64	; 0x40
 8002a28:	d007      	beq.n	8002a3a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a42:	d178      	bne.n	8002b36 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d002      	beq.n	8002a52 <HAL_SPI_TransmitReceive+0x10a>
 8002a4c:	8b7b      	ldrh	r3, [r7, #26]
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d166      	bne.n	8002b20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a56:	881a      	ldrh	r2, [r3, #0]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a62:	1c9a      	adds	r2, r3, #2
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a76:	e053      	b.n	8002b20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d11b      	bne.n	8002abe <HAL_SPI_TransmitReceive+0x176>
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d016      	beq.n	8002abe <HAL_SPI_TransmitReceive+0x176>
 8002a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d113      	bne.n	8002abe <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9a:	881a      	ldrh	r2, [r3, #0]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	1c9a      	adds	r2, r3, #2
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d119      	bne.n	8002b00 <HAL_SPI_TransmitReceive+0x1b8>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d014      	beq.n	8002b00 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	68da      	ldr	r2, [r3, #12]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae0:	b292      	uxth	r2, r2
 8002ae2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae8:	1c9a      	adds	r2, r3, #2
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	3b01      	subs	r3, #1
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002afc:	2301      	movs	r3, #1
 8002afe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002b00:	f7fe fc2a 	bl	8001358 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d807      	bhi.n	8002b20 <HAL_SPI_TransmitReceive+0x1d8>
 8002b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b16:	d003      	beq.n	8002b20 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002b1e:	e0a7      	b.n	8002c70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1a6      	bne.n	8002a78 <HAL_SPI_TransmitReceive+0x130>
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1a1      	bne.n	8002a78 <HAL_SPI_TransmitReceive+0x130>
 8002b34:	e07c      	b.n	8002c30 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d002      	beq.n	8002b44 <HAL_SPI_TransmitReceive+0x1fc>
 8002b3e:	8b7b      	ldrh	r3, [r7, #26]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d16b      	bne.n	8002c1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	330c      	adds	r3, #12
 8002b4e:	7812      	ldrb	r2, [r2, #0]
 8002b50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b56:	1c5a      	adds	r2, r3, #1
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	3b01      	subs	r3, #1
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b6a:	e057      	b.n	8002c1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d11c      	bne.n	8002bb4 <HAL_SPI_TransmitReceive+0x26c>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d017      	beq.n	8002bb4 <HAL_SPI_TransmitReceive+0x26c>
 8002b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d114      	bne.n	8002bb4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	330c      	adds	r3, #12
 8002b94:	7812      	ldrb	r2, [r2, #0]
 8002b96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9c:	1c5a      	adds	r2, r3, #1
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d119      	bne.n	8002bf6 <HAL_SPI_TransmitReceive+0x2ae>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d014      	beq.n	8002bf6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68da      	ldr	r2, [r3, #12]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bd6:	b2d2      	uxtb	r2, r2
 8002bd8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	3b01      	subs	r3, #1
 8002bec:	b29a      	uxth	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002bf6:	f7fe fbaf 	bl	8001358 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d803      	bhi.n	8002c0e <HAL_SPI_TransmitReceive+0x2c6>
 8002c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c0c:	d102      	bne.n	8002c14 <HAL_SPI_TransmitReceive+0x2cc>
 8002c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d103      	bne.n	8002c1c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002c1a:	e029      	b.n	8002c70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1a2      	bne.n	8002b6c <HAL_SPI_TransmitReceive+0x224>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d19d      	bne.n	8002b6c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 f917 	bl	8002e68 <SPI_EndRxTxTransaction>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d006      	beq.n	8002c4e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2220      	movs	r2, #32
 8002c4a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002c4c:	e010      	b.n	8002c70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10b      	bne.n	8002c6e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c56:	2300      	movs	r3, #0
 8002c58:	617b      	str	r3, [r7, #20]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	617b      	str	r3, [r7, #20]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	617b      	str	r3, [r7, #20]
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	e000      	b.n	8002c70 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002c6e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002c80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3730      	adds	r7, #48	; 0x30
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b088      	sub	sp, #32
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	603b      	str	r3, [r7, #0]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002c9c:	f7fe fb5c 	bl	8001358 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca4:	1a9b      	subs	r3, r3, r2
 8002ca6:	683a      	ldr	r2, [r7, #0]
 8002ca8:	4413      	add	r3, r2
 8002caa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002cac:	f7fe fb54 	bl	8001358 <HAL_GetTick>
 8002cb0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002cb2:	4b39      	ldr	r3, [pc, #228]	; (8002d98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	015b      	lsls	r3, r3, #5
 8002cb8:	0d1b      	lsrs	r3, r3, #20
 8002cba:	69fa      	ldr	r2, [r7, #28]
 8002cbc:	fb02 f303 	mul.w	r3, r2, r3
 8002cc0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cc2:	e054      	b.n	8002d6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cca:	d050      	beq.n	8002d6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002ccc:	f7fe fb44 	bl	8001358 <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	69fa      	ldr	r2, [r7, #28]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d902      	bls.n	8002ce2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d13d      	bne.n	8002d5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002cf0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002cfa:	d111      	bne.n	8002d20 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d04:	d004      	beq.n	8002d10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d0e:	d107      	bne.n	8002d20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d28:	d10f      	bne.n	8002d4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e017      	b.n	8002d8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d101      	bne.n	8002d68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689a      	ldr	r2, [r3, #8]
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	4013      	ands	r3, r2
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	bf0c      	ite	eq
 8002d7e:	2301      	moveq	r3, #1
 8002d80:	2300      	movne	r3, #0
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	461a      	mov	r2, r3
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d19b      	bne.n	8002cc4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3720      	adds	r7, #32
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000000 	.word	0x20000000

08002d9c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af02      	add	r7, sp, #8
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002db0:	d111      	bne.n	8002dd6 <SPI_EndRxTransaction+0x3a>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dba:	d004      	beq.n	8002dc6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dc4:	d107      	bne.n	8002dd6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dd4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002dde:	d12a      	bne.n	8002e36 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002de8:	d012      	beq.n	8002e10 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	2200      	movs	r2, #0
 8002df2:	2180      	movs	r1, #128	; 0x80
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f7ff ff49 	bl	8002c8c <SPI_WaitFlagStateUntilTimeout>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d02d      	beq.n	8002e5c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e04:	f043 0220 	orr.w	r2, r3, #32
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e026      	b.n	8002e5e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2200      	movs	r2, #0
 8002e18:	2101      	movs	r1, #1
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f7ff ff36 	bl	8002c8c <SPI_WaitFlagStateUntilTimeout>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d01a      	beq.n	8002e5c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e2a:	f043 0220 	orr.w	r2, r3, #32
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e013      	b.n	8002e5e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	2101      	movs	r1, #1
 8002e40:	68f8      	ldr	r0, [r7, #12]
 8002e42:	f7ff ff23 	bl	8002c8c <SPI_WaitFlagStateUntilTimeout>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d007      	beq.n	8002e5c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e50:	f043 0220 	orr.w	r2, r3, #32
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e000      	b.n	8002e5e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
	...

08002e68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b088      	sub	sp, #32
 8002e6c:	af02      	add	r7, sp, #8
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002e74:	4b1b      	ldr	r3, [pc, #108]	; (8002ee4 <SPI_EndRxTxTransaction+0x7c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a1b      	ldr	r2, [pc, #108]	; (8002ee8 <SPI_EndRxTxTransaction+0x80>)
 8002e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7e:	0d5b      	lsrs	r3, r3, #21
 8002e80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002e84:	fb02 f303 	mul.w	r3, r2, r3
 8002e88:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e92:	d112      	bne.n	8002eba <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2180      	movs	r1, #128	; 0x80
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f7ff fef4 	bl	8002c8c <SPI_WaitFlagStateUntilTimeout>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d016      	beq.n	8002ed8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eae:	f043 0220 	orr.w	r2, r3, #32
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e00f      	b.n	8002eda <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d00a      	beq.n	8002ed6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ed0:	2b80      	cmp	r3, #128	; 0x80
 8002ed2:	d0f2      	beq.n	8002eba <SPI_EndRxTxTransaction+0x52>
 8002ed4:	e000      	b.n	8002ed8 <SPI_EndRxTxTransaction+0x70>
        break;
 8002ed6:	bf00      	nop
  }

  return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	20000000 	.word	0x20000000
 8002ee8:	165e9f81 	.word	0x165e9f81

08002eec <__libc_init_array>:
 8002eec:	b570      	push	{r4, r5, r6, lr}
 8002eee:	2600      	movs	r6, #0
 8002ef0:	4d0c      	ldr	r5, [pc, #48]	; (8002f24 <__libc_init_array+0x38>)
 8002ef2:	4c0d      	ldr	r4, [pc, #52]	; (8002f28 <__libc_init_array+0x3c>)
 8002ef4:	1b64      	subs	r4, r4, r5
 8002ef6:	10a4      	asrs	r4, r4, #2
 8002ef8:	42a6      	cmp	r6, r4
 8002efa:	d109      	bne.n	8002f10 <__libc_init_array+0x24>
 8002efc:	f000 f822 	bl	8002f44 <_init>
 8002f00:	2600      	movs	r6, #0
 8002f02:	4d0a      	ldr	r5, [pc, #40]	; (8002f2c <__libc_init_array+0x40>)
 8002f04:	4c0a      	ldr	r4, [pc, #40]	; (8002f30 <__libc_init_array+0x44>)
 8002f06:	1b64      	subs	r4, r4, r5
 8002f08:	10a4      	asrs	r4, r4, #2
 8002f0a:	42a6      	cmp	r6, r4
 8002f0c:	d105      	bne.n	8002f1a <__libc_init_array+0x2e>
 8002f0e:	bd70      	pop	{r4, r5, r6, pc}
 8002f10:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f14:	4798      	blx	r3
 8002f16:	3601      	adds	r6, #1
 8002f18:	e7ee      	b.n	8002ef8 <__libc_init_array+0xc>
 8002f1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f1e:	4798      	blx	r3
 8002f20:	3601      	adds	r6, #1
 8002f22:	e7f2      	b.n	8002f0a <__libc_init_array+0x1e>
 8002f24:	08002f9c 	.word	0x08002f9c
 8002f28:	08002f9c 	.word	0x08002f9c
 8002f2c:	08002f9c 	.word	0x08002f9c
 8002f30:	08002fa0 	.word	0x08002fa0

08002f34 <memset>:
 8002f34:	4603      	mov	r3, r0
 8002f36:	4402      	add	r2, r0
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d100      	bne.n	8002f3e <memset+0xa>
 8002f3c:	4770      	bx	lr
 8002f3e:	f803 1b01 	strb.w	r1, [r3], #1
 8002f42:	e7f9      	b.n	8002f38 <memset+0x4>

08002f44 <_init>:
 8002f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f46:	bf00      	nop
 8002f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f4a:	bc08      	pop	{r3}
 8002f4c:	469e      	mov	lr, r3
 8002f4e:	4770      	bx	lr

08002f50 <_fini>:
 8002f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f52:	bf00      	nop
 8002f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f56:	bc08      	pop	{r3}
 8002f58:	469e      	mov	lr, r3
 8002f5a:	4770      	bx	lr
