16:52:43 INFO  : Registering command handlers for SDK TCF services
16:52:48 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
16:52:55 INFO  : XSCT server has started successfully.
16:53:04 INFO  : Successfully done setting XSCT server connection channel  
16:53:04 INFO  : Successfully done setting SDK workspace  
16:53:04 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
16:59:42 INFO  : Inferring section assignments and sizes from elf file: /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
16:59:55 INFO  : Successfully generated /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/src/lscript.ld.
16:59:55 INFO  : Applying linker script to all configurations of project BandwidthAssessment.
16:59:55 INFO  : Setting rebuild state to true for all configurations of project BandwidthAssessment.
17:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:49 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
17:00:49 INFO  : 'jtag frequency' command is executed.
17:00:49 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:49 INFO  : Context for 'APU' is selected.
17:00:49 INFO  : System reset is completed.
17:00:52 INFO  : 'after 3000' command is executed.
17:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
17:00:54 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:54 INFO  : Context for 'APU' is selected.
17:00:54 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:54 INFO  : Context for 'APU' is selected.
17:00:54 INFO  : 'ps7_init' command is executed.
17:00:54 INFO  : 'ps7_post_config' command is executed.
17:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:55 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:55 INFO  : Memory regions updated for context APU
17:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:55 INFO  : 'con' command is executed.
17:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

17:00:55 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
17:01:25 INFO  : Disconnected from the channel tcfchan#1.
17:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:26 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
17:01:26 INFO  : 'jtag frequency' command is executed.
17:01:26 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:26 INFO  : Context for 'APU' is selected.
17:01:26 INFO  : System reset is completed.
17:01:29 INFO  : 'after 3000' command is executed.
17:01:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
17:01:31 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:31 INFO  : Context for 'APU' is selected.
17:01:33 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:33 INFO  : Context for 'APU' is selected.
17:01:34 INFO  : 'ps7_init' command is executed.
17:01:34 INFO  : 'ps7_post_config' command is executed.
17:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:34 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:34 INFO  : Memory regions updated for context APU
17:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:34 INFO  : 'con' command is executed.
17:01:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

17:01:34 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
17:01:56 INFO  : Disconnected from the channel tcfchan#2.
17:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:57 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
17:01:57 INFO  : 'jtag frequency' command is executed.
17:01:57 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:57 INFO  : Context for 'APU' is selected.
17:01:57 INFO  : System reset is completed.
17:02:00 INFO  : 'after 3000' command is executed.
17:02:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
17:02:02 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:02 INFO  : Context for 'APU' is selected.
17:02:05 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:05 INFO  : Context for 'APU' is selected.
17:02:05 INFO  : 'ps7_init' command is executed.
17:02:05 INFO  : 'ps7_post_config' command is executed.
17:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:06 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:06 INFO  : Memory regions updated for context APU
17:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:06 INFO  : 'con' command is executed.
17:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

17:02:06 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
17:02:39 INFO  : Disconnected from the channel tcfchan#3.
17:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:40 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
17:02:40 INFO  : 'jtag frequency' command is executed.
17:02:40 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:40 INFO  : Context for 'APU' is selected.
17:02:41 INFO  : System reset is completed.
17:02:44 INFO  : 'after 3000' command is executed.
17:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
17:02:45 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:45 INFO  : Context for 'APU' is selected.
17:02:48 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:48 INFO  : Context for 'APU' is selected.
17:02:49 INFO  : 'ps7_init' command is executed.
17:02:49 INFO  : 'ps7_post_config' command is executed.
17:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:49 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:49 INFO  : Memory regions updated for context APU
17:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:50 INFO  : 'con' command is executed.
17:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

17:02:50 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
17:03:06 INFO  : Disconnected from the channel tcfchan#4.
17:03:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:07 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
17:03:07 INFO  : 'jtag frequency' command is executed.
17:03:07 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:07 INFO  : Context for 'APU' is selected.
17:03:08 INFO  : System reset is completed.
17:03:11 INFO  : 'after 3000' command is executed.
17:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
17:03:12 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:12 INFO  : Context for 'APU' is selected.
17:03:15 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:15 INFO  : Context for 'APU' is selected.
17:03:16 INFO  : 'ps7_init' command is executed.
17:03:16 INFO  : 'ps7_post_config' command is executed.
17:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:16 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:16 INFO  : Memory regions updated for context APU
17:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:16 INFO  : 'con' command is executed.
17:03:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

17:03:16 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
17:03:35 INFO  : Disconnected from the channel tcfchan#5.
17:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:37 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
17:03:37 INFO  : 'jtag frequency' command is executed.
17:03:37 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:37 INFO  : Context for 'APU' is selected.
17:03:37 INFO  : System reset is completed.
17:03:40 INFO  : 'after 3000' command is executed.
17:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
17:03:41 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:42 INFO  : Context for 'APU' is selected.
17:03:45 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:45 INFO  : Context for 'APU' is selected.
17:03:45 INFO  : 'ps7_init' command is executed.
17:03:45 INFO  : 'ps7_post_config' command is executed.
17:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:46 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:46 INFO  : Memory regions updated for context APU
17:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:46 INFO  : 'con' command is executed.
17:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

17:03:46 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
17:04:10 INFO  : Disconnected from the channel tcfchan#6.
21:42:48 INFO  : Registering command handlers for SDK TCF services
21:42:52 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
21:42:58 INFO  : XSCT server has started successfully.
21:42:58 INFO  : Successfully done setting XSCT server connection channel  
21:43:00 INFO  : Successfully done setting SDK workspace  
21:43:00 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:43:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:20 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
21:43:20 INFO  : 'jtag frequency' command is executed.
21:43:20 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:20 INFO  : Context for 'APU' is selected.
21:43:21 INFO  : System reset is completed.
21:43:24 INFO  : 'after 3000' command is executed.
21:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
21:43:25 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:43:25 INFO  : Context for 'APU' is selected.
21:43:25 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:25 INFO  : Context for 'APU' is selected.
21:43:26 INFO  : 'ps7_init' command is executed.
21:43:26 INFO  : 'ps7_post_config' command is executed.
21:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:26 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:26 INFO  : Memory regions updated for context APU
21:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:27 INFO  : 'con' command is executed.
21:43:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

21:43:27 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
21:43:42 INFO  : Disconnected from the channel tcfchan#1.
13:09:04 INFO  : Registering command handlers for SDK TCF services
13:09:08 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
13:09:14 INFO  : XSCT server has started successfully.
13:09:17 INFO  : Successfully done setting XSCT server connection channel  
13:09:17 INFO  : Successfully done setting SDK workspace  
13:09:17 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
13:09:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:15 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
13:10:15 INFO  : 'jtag frequency' command is executed.
13:10:15 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:15 INFO  : Context for 'APU' is selected.
13:10:16 INFO  : System reset is completed.
13:10:19 INFO  : 'after 3000' command is executed.
13:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
13:10:20 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:10:20 INFO  : Context for 'APU' is selected.
13:10:20 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:10:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:20 INFO  : Context for 'APU' is selected.
13:10:21 INFO  : 'ps7_init' command is executed.
13:10:21 INFO  : 'ps7_post_config' command is executed.
13:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:21 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:21 INFO  : Memory regions updated for context APU
13:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:21 INFO  : 'con' command is executed.
13:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

13:10:21 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
13:10:57 INFO  : Disconnected from the channel tcfchan#1.
13:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:58 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
13:10:58 INFO  : 'jtag frequency' command is executed.
13:10:58 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:58 INFO  : Context for 'APU' is selected.
13:10:59 INFO  : System reset is completed.
13:11:02 INFO  : 'after 3000' command is executed.
13:11:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
13:11:03 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:03 INFO  : Context for 'APU' is selected.
13:11:07 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:11:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:07 INFO  : Context for 'APU' is selected.
13:11:07 INFO  : 'ps7_init' command is executed.
13:11:07 INFO  : 'ps7_post_config' command is executed.
13:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:07 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:07 INFO  : Memory regions updated for context APU
13:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:08 INFO  : 'con' command is executed.
13:11:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

13:11:08 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
13:11:15 INFO  : Disconnected from the channel tcfchan#2.
13:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:16 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
13:11:16 INFO  : 'jtag frequency' command is executed.
13:11:16 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:16 INFO  : Context for 'APU' is selected.
13:11:17 INFO  : System reset is completed.
13:11:20 INFO  : 'after 3000' command is executed.
13:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
13:11:21 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:21 INFO  : Context for 'APU' is selected.
13:11:24 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:24 INFO  : Context for 'APU' is selected.
13:11:25 INFO  : 'ps7_init' command is executed.
13:11:25 INFO  : 'ps7_post_config' command is executed.
13:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:25 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:25 INFO  : Memory regions updated for context APU
13:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:26 INFO  : 'con' command is executed.
13:11:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

13:11:26 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
13:11:45 INFO  : Disconnected from the channel tcfchan#3.
13:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:46 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
13:11:46 INFO  : 'jtag frequency' command is executed.
13:11:46 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:46 INFO  : Context for 'APU' is selected.
13:11:47 INFO  : System reset is completed.
13:11:50 INFO  : 'after 3000' command is executed.
13:11:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
13:11:51 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:51 INFO  : Context for 'APU' is selected.
13:11:54 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:54 INFO  : Context for 'APU' is selected.
13:11:55 INFO  : 'ps7_init' command is executed.
13:11:55 INFO  : 'ps7_post_config' command is executed.
13:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:55 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:55 INFO  : Memory regions updated for context APU
13:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:55 INFO  : 'con' command is executed.
13:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

13:11:55 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
13:12:21 INFO  : Disconnected from the channel tcfchan#4.
15:15:34 INFO  : Registering command handlers for SDK TCF services
15:15:37 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
15:15:42 INFO  : XSCT server has started successfully.
15:15:42 INFO  : Successfully done setting XSCT server connection channel  
15:15:50 INFO  : Successfully done setting SDK workspace  
15:15:50 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
15:15:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:04 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
15:16:04 INFO  : 'jtag frequency' command is executed.
15:16:04 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:04 INFO  : Context for 'APU' is selected.
15:16:04 INFO  : System reset is completed.
15:16:07 INFO  : 'after 3000' command is executed.
15:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
15:16:09 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:09 INFO  : Context for 'APU' is selected.
15:16:09 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:09 INFO  : Context for 'APU' is selected.
15:16:10 INFO  : 'ps7_init' command is executed.
15:16:10 INFO  : 'ps7_post_config' command is executed.
15:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:10 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:10 INFO  : Memory regions updated for context APU
15:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:10 INFO  : 'con' command is executed.
15:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

15:16:10 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
15:17:29 INFO  : Disconnected from the channel tcfchan#1.
15:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:30 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
15:17:30 INFO  : 'jtag frequency' command is executed.
15:17:30 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:30 INFO  : Context for 'APU' is selected.
15:17:31 INFO  : System reset is completed.
15:17:34 INFO  : 'after 3000' command is executed.
15:17:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
15:17:35 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:35 INFO  : Context for 'APU' is selected.
15:17:38 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:17:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:38 INFO  : Context for 'APU' is selected.
15:17:39 INFO  : 'ps7_init' command is executed.
15:17:39 INFO  : 'ps7_post_config' command is executed.
15:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:39 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:39 INFO  : Memory regions updated for context APU
15:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:39 INFO  : 'con' command is executed.
15:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

15:17:39 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
15:19:41 INFO  : Disconnected from the channel tcfchan#2.
15:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:42 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
15:19:42 INFO  : 'jtag frequency' command is executed.
15:19:42 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:42 INFO  : Context for 'APU' is selected.
15:19:42 INFO  : System reset is completed.
15:19:45 INFO  : 'after 3000' command is executed.
15:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
15:19:47 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:19:47 INFO  : Context for 'APU' is selected.
15:19:50 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:50 INFO  : Context for 'APU' is selected.
15:19:50 INFO  : 'ps7_init' command is executed.
15:19:50 INFO  : 'ps7_post_config' command is executed.
15:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:51 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:51 INFO  : Memory regions updated for context APU
15:19:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:51 INFO  : 'con' command is executed.
15:19:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

15:19:51 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
15:20:13 INFO  : Disconnected from the channel tcfchan#3.
16:50:35 INFO  : Registering command handlers for SDK TCF services
16:50:40 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
16:50:47 INFO  : XSCT server has started successfully.
16:50:55 INFO  : Successfully done setting XSCT server connection channel  
16:50:55 INFO  : Successfully done setting SDK workspace  
16:50:55 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
16:50:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:54:22 INFO  : Inferring section assignments and sizes from elf file: /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
16:54:45 INFO  : Successfully generated /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/src/lscript.ld.
16:54:45 INFO  : Applying linker script to all configurations of project BandwidthAssessment.
16:54:45 INFO  : Setting rebuild state to true for all configurations of project BandwidthAssessment.
16:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:30 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
16:55:30 INFO  : 'jtag frequency' command is executed.
16:55:30 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:30 INFO  : Context for 'APU' is selected.
16:55:30 INFO  : System reset is completed.
16:55:33 INFO  : 'after 3000' command is executed.
16:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
16:55:35 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:55:35 INFO  : Context for 'APU' is selected.
16:55:35 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:35 INFO  : Context for 'APU' is selected.
16:55:35 INFO  : 'ps7_init' command is executed.
16:55:35 INFO  : 'ps7_post_config' command is executed.
16:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:36 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:36 INFO  : Memory regions updated for context APU
16:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:36 INFO  : 'con' command is executed.
16:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

16:55:36 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
16:57:06 INFO  : Disconnected from the channel tcfchan#1.
16:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:08 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
16:57:08 INFO  : 'jtag frequency' command is executed.
16:57:08 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:08 INFO  : Context for 'APU' is selected.
16:57:08 INFO  : System reset is completed.
16:57:11 INFO  : 'after 3000' command is executed.
16:57:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
16:57:12 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:57:12 INFO  : Context for 'APU' is selected.
16:57:17 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:57:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:17 INFO  : Context for 'APU' is selected.
16:57:17 INFO  : 'ps7_init' command is executed.
16:57:17 INFO  : 'ps7_post_config' command is executed.
16:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:18 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:18 INFO  : Memory regions updated for context APU
16:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:18 INFO  : 'con' command is executed.
16:57:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

16:57:18 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
17:02:08 INFO  : Disconnected from the channel tcfchan#2.
17:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:10 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
17:02:10 INFO  : 'jtag frequency' command is executed.
17:02:10 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:10 INFO  : Context for 'APU' is selected.
17:02:10 INFO  : System reset is completed.
17:02:13 INFO  : 'after 3000' command is executed.
17:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
17:02:15 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:15 INFO  : Context for 'APU' is selected.
17:02:19 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:19 INFO  : Context for 'APU' is selected.
17:02:19 INFO  : 'ps7_init' command is executed.
17:02:19 INFO  : 'ps7_post_config' command is executed.
17:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:20 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:20 INFO  : Memory regions updated for context APU
17:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:20 INFO  : 'con' command is executed.
17:02:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

17:02:20 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/ps2pl_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
17:05:26 INFO  : Disconnected from the channel tcfchan#3.
11:33:45 INFO  : Registering command handlers for SDK TCF services
11:33:49 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
11:33:55 INFO  : XSCT server has started successfully.
11:33:55 INFO  : Successfully done setting XSCT server connection channel  
11:34:00 INFO  : Successfully done setting SDK workspace  
11:34:00 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper.hdf.
11:35:15 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
11:35:21 INFO  : XSCT server has started successfully.
11:35:21 INFO  : Successfully done setting XSCT server connection channel  
11:35:32 INFO  : Successfully done setting SDK workspace  
11:35:35 INFO  : Registering command handlers for SDK TCF services
11:35:39 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper.hdf.
11:35:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
11:43:00 INFO  : Registering command handlers for SDK TCF services
11:43:06 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
11:43:13 INFO  : XSCT server has started successfully.
11:43:13 INFO  : Successfully done setting XSCT server connection channel  
11:43:18 INFO  : Successfully done setting SDK workspace  
11:43:18 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper.hdf.
11:48:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:04 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
11:48:04 INFO  : 'jtag frequency' command is executed.
11:48:04 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:04 INFO  : Context for 'APU' is selected.
11:48:05 INFO  : System reset is completed.
11:48:08 INFO  : 'after 3000' command is executed.
11:48:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
11:48:09 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:09 INFO  : Context for 'APU' is selected.
11:48:09 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:48:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:09 INFO  : Context for 'APU' is selected.
11:48:10 INFO  : 'ps7_init' command is executed.
11:48:10 INFO  : 'ps7_post_config' command is executed.
11:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:10 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:10 INFO  : Memory regions updated for context APU
11:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:11 INFO  : 'con' command is executed.
11:48:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

11:48:11 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
11:49:41 INFO  : Disconnected from the channel tcfchan#1.
12:41:45 INFO  : Registering command handlers for SDK TCF services
12:41:51 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
12:42:01 INFO  : XSCT server has started successfully.
12:42:01 INFO  : Successfully done setting XSCT server connection channel  
12:42:06 INFO  : Successfully done setting SDK workspace  
12:42:06 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper.hdf.
12:42:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:26 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
12:44:26 INFO  : 'jtag frequency' command is executed.
12:44:26 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:26 INFO  : Context for 'APU' is selected.
12:44:26 INFO  : System reset is completed.
12:44:29 INFO  : 'after 3000' command is executed.
12:44:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
12:44:31 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:44:31 INFO  : Context for 'APU' is selected.
12:44:31 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:44:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:31 INFO  : Context for 'APU' is selected.
12:44:32 INFO  : 'ps7_init' command is executed.
12:44:32 INFO  : 'ps7_post_config' command is executed.
12:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:32 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:33 INFO  : Memory regions updated for context APU
12:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:33 INFO  : 'con' command is executed.
12:44:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

12:44:33 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
12:50:22 INFO  : Disconnected from the channel tcfchan#1.
12:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:23 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
12:50:23 INFO  : 'jtag frequency' command is executed.
12:50:23 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:23 INFO  : Context for 'APU' is selected.
12:50:23 INFO  : System reset is completed.
12:50:26 INFO  : 'after 3000' command is executed.
12:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
12:50:28 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:28 INFO  : Context for 'APU' is selected.
12:50:33 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:50:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:33 INFO  : Context for 'APU' is selected.
12:50:33 INFO  : 'ps7_init' command is executed.
12:50:33 INFO  : 'ps7_post_config' command is executed.
12:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:34 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:34 INFO  : Memory regions updated for context APU
12:50:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:34 INFO  : 'con' command is executed.
12:50:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

12:50:34 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/max_performance_ps2pl/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
12:52:31 INFO  : Disconnected from the channel tcfchan#2.
15:45:12 INFO  : Registering command handlers for SDK TCF services
15:45:14 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
15:45:18 INFO  : XSCT server has started successfully.
15:45:18 INFO  : Successfully done setting XSCT server connection channel  
15:45:18 INFO  : Successfully done setting SDK workspace  
15:45:18 INFO  : Processing command line option -hwspec /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper.hdf.
15:56:06 INFO  : Registering command handlers for SDK TCF services
15:56:09 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
15:56:13 INFO  : XSCT server has started successfully.
15:56:13 INFO  : Successfully done setting XSCT server connection channel  
15:56:13 INFO  : Successfully done setting SDK workspace  
15:56:13 INFO  : Processing command line option -hwspec /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper.hdf.
18:15:34 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
18:18:35 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
18:20:12 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
18:20:20 INFO  : XSCT server has started successfully.
18:20:34 INFO  : Successfully done setting XSCT server connection channel  
18:20:34 INFO  : Successfully done setting SDK workspace  
18:20:38 INFO  : Registering command handlers for SDK TCF services
18:20:43 INFO  : Processing command line option -hwspec /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper.hdf.
18:20:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:52 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
18:36:52 INFO  : 'jtag frequency' command is executed.
18:36:52 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:52 INFO  : Context for 'APU' is selected.
18:36:52 INFO  : System reset is completed.
18:36:55 INFO  : 'after 3000' command is executed.
18:36:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
18:36:57 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:36:57 INFO  : Context for 'APU' is selected.
18:36:57 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:57 INFO  : Context for 'APU' is selected.
18:36:57 INFO  : 'ps7_init' command is executed.
18:36:57 INFO  : 'ps7_post_config' command is executed.
18:36:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:58 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:58 INFO  : Memory regions updated for context APU
18:36:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:58 INFO  : 'con' command is executed.
18:36:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

18:36:58 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
18:39:01 INFO  : Disconnected from the channel tcfchan#1.
18:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:03 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
18:39:03 INFO  : 'jtag frequency' command is executed.
18:39:03 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:03 INFO  : Context for 'APU' is selected.
18:39:03 INFO  : System reset is completed.
18:39:06 INFO  : 'after 3000' command is executed.
18:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
18:39:08 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:39:08 INFO  : Context for 'APU' is selected.
18:39:11 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:11 INFO  : Context for 'APU' is selected.
18:39:12 INFO  : 'ps7_init' command is executed.
18:39:12 INFO  : 'ps7_post_config' command is executed.
18:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:12 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:12 INFO  : Memory regions updated for context APU
18:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:12 INFO  : 'con' command is executed.
18:39:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

18:39:12 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
18:40:15 INFO  : Disconnected from the channel tcfchan#2.
18:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:16 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
18:40:16 INFO  : 'jtag frequency' command is executed.
18:40:16 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:16 INFO  : Context for 'APU' is selected.
18:40:16 INFO  : System reset is completed.
18:40:19 INFO  : 'after 3000' command is executed.
18:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
18:40:21 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:40:21 INFO  : Context for 'APU' is selected.
18:40:23 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:23 INFO  : Context for 'APU' is selected.
18:40:24 INFO  : 'ps7_init' command is executed.
18:40:24 INFO  : 'ps7_post_config' command is executed.
18:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:24 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:24 INFO  : Memory regions updated for context APU
18:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:24 INFO  : 'con' command is executed.
18:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

18:40:24 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/max_performance/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
18:41:23 INFO  : Disconnected from the channel tcfchan#3.
