{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714072192299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 14:09:51 2024 " "Processing started: Thu Apr 25 14:09:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714072192300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714072192300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714072192300 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714072197229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714072197719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714072197719 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714072197741 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714072197741 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714072198598 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714072199174 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714072199414 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714072199429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.998 " "Worst-case setup slack is 1.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072199970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072199970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998               0.000 iCLK  " "    1.998               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072199970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714072199970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072200075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072200075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 iCLK  " "    0.427               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072200075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714072200075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714072200081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714072200086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072200103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072200103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 iCLK  " "    9.623               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072200103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714072200103 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072200484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072200484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072200484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072200484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.365 ns " "Worst Case Available Settling Time: 34.365 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072200484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072200484 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072200484 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.998 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.998" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072200617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.998  " "Path #1: Setup slack is 1.998 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IID_EX\|n_dffg:InstOut_input\|dffg:\\dffg_instances:6:dffg_instance\|s_Q " "From Node    : ID_EX:IID_EX\|n_dffg:InstOut_input\|dffg:\\dffg_instances:6:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q " "To Node      : EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.048      3.048  R        clock network delay " "     3.048      3.048  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.280      0.232     uTco  ID_EX:IID_EX\|n_dffg:InstOut_input\|dffg:\\dffg_instances:6:dffg_instance\|s_Q " "     3.280      0.232     uTco  ID_EX:IID_EX\|n_dffg:InstOut_input\|dffg:\\dffg_instances:6:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.280      0.000 FF  CELL  IID_EX\|InstOut_input\|\\dffg_instances:6:dffg_instance\|s_Q\|q " "     3.280      0.000 FF  CELL  IID_EX\|InstOut_input\|\\dffg_instances:6:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.414      2.134 FF    IC  Mux62~0\|datab " "     5.414      2.134 FF    IC  Mux62~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.807      0.393 FF  CELL  Mux62~0\|combout " "     5.807      0.393 FF  CELL  Mux62~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.536      1.729 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datac " "     7.536      1.729 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.797      0.261 FR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout " "     7.797      0.261 FR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.021      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datac " "     8.021      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.308      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout " "     8.308      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.536      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datad " "     8.536      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.691      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout " "     8.691      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.918      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datad " "     8.918      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.073      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout " "     9.073      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.297      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datac " "     9.297      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.584      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout " "     9.584      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.810      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datad " "     9.810      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.965      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout " "     9.965      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.189      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datac " "    10.189      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.476      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout " "    10.476      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.706      0.230 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datad " "    10.706      0.230 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.861      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout " "    10.861      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.087      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad " "    11.087      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.242      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout " "    11.242      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.650      0.408 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad " "    11.650      0.408 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.805      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout " "    11.805      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.018      0.213 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad " "    12.018      0.213 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.173      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout " "    12.173      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.385      0.212 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad " "    12.385      0.212 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.540      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout " "    12.540      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.752      0.212 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datad " "    12.752      0.212 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.907      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout " "    12.907      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.134      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datad " "    13.134      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.289      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout " "    13.289      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.686      0.397 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad " "    13.686      0.397 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.841      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout " "    13.841      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.069      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datad " "    14.069      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.224      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout " "    14.224      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.452      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad " "    14.452      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.607      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout " "    14.607      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.834      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datad " "    14.834      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.989      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout " "    14.989      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.217      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datac " "    15.217      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.504      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout " "    15.504      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.729      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad " "    15.729      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.884      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout " "    15.884      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.110      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad " "    16.110      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.265      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout " "    16.265      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.492      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad " "    16.492      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.647      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout " "    16.647      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.874      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|datad " "    16.874      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.029      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|combout " "    17.029      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.256      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|datad " "    17.256      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.411      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|combout " "    17.411      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.639      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|datad " "    17.639      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.794      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|combout " "    17.794      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.005      0.211 RR    IC  ALUObject\|Mux0~3\|datac " "    18.005      0.211 RR    IC  ALUObject\|Mux0~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.292      0.287 RR  CELL  ALUObject\|Mux0~3\|combout " "    18.292      0.287 RR  CELL  ALUObject\|Mux0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.638      1.346 RR    IC  ALUObject\|Mux0~4\|datad " "    19.638      1.346 RR    IC  ALUObject\|Mux0~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.793      0.155 RR  CELL  ALUObject\|Mux0~4\|combout " "    19.793      0.155 RR  CELL  ALUObject\|Mux0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.997      0.204 RR    IC  ALUObject\|Mux0~5\|datad " "    19.997      0.204 RR    IC  ALUObject\|Mux0~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.152      0.155 RR  CELL  ALUObject\|Mux0~5\|combout " "    20.152      0.155 RR  CELL  ALUObject\|Mux0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.357      0.205 RR    IC  ALUObject\|Mux0~6\|datad " "    20.357      0.205 RR    IC  ALUObject\|Mux0~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.512      0.155 RR  CELL  ALUObject\|Mux0~6\|combout " "    20.512      0.155 RR  CELL  ALUObject\|Mux0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.741      0.229 RR    IC  IEX_MEM\|ALUOut_dffg\|\\dffg_instances:31:dffg_instance\|s_Q~feeder\|datad " "    20.741      0.229 RR    IC  IEX_MEM\|ALUOut_dffg\|\\dffg_instances:31:dffg_instance\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.896      0.155 RR  CELL  IEX_MEM\|ALUOut_dffg\|\\dffg_instances:31:dffg_instance\|s_Q~feeder\|combout " "    20.896      0.155 RR  CELL  IEX_MEM\|ALUOut_dffg\|\\dffg_instances:31:dffg_instance\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.896      0.000 RR    IC  IEX_MEM\|ALUOut_dffg\|\\dffg_instances:31:dffg_instance\|s_Q\|d " "    20.896      0.000 RR    IC  IEX_MEM\|ALUOut_dffg\|\\dffg_instances:31:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.983      0.087 RR  CELL  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q " "    20.983      0.087 RR  CELL  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.951      2.951  R        clock network delay " "    22.951      2.951  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.983      0.032           clock pessimism removed " "    22.983      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.963     -0.020           clock uncertainty " "    22.963     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.981      0.018     uTsu  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q " "    22.981      0.018     uTsu  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.983 " "Data Arrival Time  :    20.983" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.981 " "Data Required Time :    22.981" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.998  " "Slack              :     1.998 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072200617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.427 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.427" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072200751 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.427  " "Path #1: Hold slack is 0.427 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_dffg:PC\|s_Q\[20\] " "From Node    : pc_dffg:PC\|s_Q\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q " "To Node      : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      2.944  R        clock network delay " "     2.944      2.944  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.176      0.232     uTco  pc_dffg:PC\|s_Q\[20\] " "     3.176      0.232     uTco  pc_dffg:PC\|s_Q\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.176      0.000 RR  CELL  PC\|s_Q\[20\]\|q " "     3.176      0.000 RR  CELL  PC\|s_Q\[20\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.428      0.252 RR    IC  i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_S\|datad " "     3.428      0.252 RR    IC  i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_S\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.561      0.133 RF  CELL  i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_S\|combout " "     3.561      0.133 RF  CELL  i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_S\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.561      0.000 FF    IC  IIF_ID\|pc_input\|\\dffg_instances:20:dffg_instance\|s_Q\|d " "     3.561      0.000 FF    IC  IIF_ID\|pc_input\|\\dffg_instances:20:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.637      0.076 FF  CELL  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q " "     3.637      0.076 FF  CELL  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.056      3.056  R        clock network delay " "     3.056      3.056  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.024     -0.032           clock pessimism removed " "     3.024     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.024      0.000           clock uncertainty " "     3.024      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.210      0.186      uTh  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q " "     3.210      0.186      uTh  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.637 " "Data Arrival Time  :     3.637" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.210 " "Data Required Time :     3.210" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.427  " "Slack              :     0.427 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072200751 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072200751 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714072200752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714072200826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714072202441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.908 " "Worst-case setup slack is 2.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072203618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072203618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.908               0.000 iCLK  " "    2.908               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072203618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714072203618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072203717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072203717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 iCLK  " "    0.387               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072203717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714072203717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714072203721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714072203725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072203741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072203741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072203741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714072203741 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072204121 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072204121 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072204121 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072204121 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.772 ns " "Worst Case Available Settling Time: 34.772 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072204121 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072204121 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072204121 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.908 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072204254 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.908  " "Path #1: Setup slack is 2.908 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\] " "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_dffg:PC\|s_Q\[31\] " "To Node      : pc_dffg:PC\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.851      2.851  F        clock network delay " "    12.851      2.851  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.064      0.213     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\] " "    13.064      0.213     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.064      0.000 RR  CELL  RegFile\|\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\]\|q " "    13.064      0.000 RR  CELL  RegFile\|\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.500      0.436 RR    IC  RegFile\|i1_nm_mux\|Mux0~16\|dataa " "    13.500      0.436 RR    IC  RegFile\|i1_nm_mux\|Mux0~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.858      0.358 RR  CELL  RegFile\|i1_nm_mux\|Mux0~16\|combout " "    13.858      0.358 RR  CELL  RegFile\|i1_nm_mux\|Mux0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.751      0.893 RR    IC  RegFile\|i1_nm_mux\|Mux0~17\|dataa " "    14.751      0.893 RR    IC  RegFile\|i1_nm_mux\|Mux0~17\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.131      0.380 RR  CELL  RegFile\|i1_nm_mux\|Mux0~17\|combout " "    15.131      0.380 RR  CELL  RegFile\|i1_nm_mux\|Mux0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.896      1.765 RR    IC  RegFile\|i1_nm_mux\|Mux0~18\|datac " "    16.896      1.765 RR    IC  RegFile\|i1_nm_mux\|Mux0~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.161      0.265 RR  CELL  RegFile\|i1_nm_mux\|Mux0~18\|combout " "    17.161      0.265 RR  CELL  RegFile\|i1_nm_mux\|Mux0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.347      0.186 RR    IC  RegFile\|i1_nm_mux\|Mux0~19\|datac " "    17.347      0.186 RR    IC  RegFile\|i1_nm_mux\|Mux0~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.612      0.265 RR  CELL  RegFile\|i1_nm_mux\|Mux0~19\|combout " "    17.612      0.265 RR  CELL  RegFile\|i1_nm_mux\|Mux0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.193      0.581 RR    IC  Mux0~0\|datad " "    18.193      0.581 RR    IC  Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.337      0.144 RR  CELL  Mux0~0\|combout " "    18.337      0.144 RR  CELL  Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.297      0.960 RR    IC  Mux0~1\|dataa " "    19.297      0.960 RR    IC  Mux0~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.686      0.389 RF  CELL  Mux0~1\|combout " "    19.686      0.389 RF  CELL  Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.686      0.000 FF    IC  PC\|s_Q\[31\]\|d " "    19.686      0.000 FF    IC  PC\|s_Q\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.776      0.090 FF  CELL  pc_dffg:PC\|s_Q\[31\] " "    19.776      0.090 FF  CELL  pc_dffg:PC\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.657      2.657  R        clock network delay " "    22.657      2.657  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.685      0.028           clock pessimism removed " "    22.685      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.665     -0.020           clock uncertainty " "    22.665     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.684      0.019     uTsu  pc_dffg:PC\|s_Q\[31\] " "    22.684      0.019     uTsu  pc_dffg:PC\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.776 " "Data Arrival Time  :    19.776" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.684 " "Data Required Time :    22.684" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.908  " "Slack              :     2.908 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204254 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072204254 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.387 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.387" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072204385 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.387  " "Path #1: Hold slack is 0.387 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_dffg:PC\|s_Q\[20\] " "From Node    : pc_dffg:PC\|s_Q\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q " "To Node      : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.674      2.674  R        clock network delay " "     2.674      2.674  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.887      0.213     uTco  pc_dffg:PC\|s_Q\[20\] " "     2.887      0.213     uTco  pc_dffg:PC\|s_Q\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.887      0.000 RR  CELL  PC\|s_Q\[20\]\|q " "     2.887      0.000 RR  CELL  PC\|s_Q\[20\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.118      0.231 RR    IC  i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_S\|datad " "     3.118      0.231 RR    IC  i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_S\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.120 RF  CELL  i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_S\|combout " "     3.238      0.120 RF  CELL  i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_S\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.000 FF    IC  IIF_ID\|pc_input\|\\dffg_instances:20:dffg_instance\|s_Q\|d " "     3.238      0.000 FF    IC  IIF_ID\|pc_input\|\\dffg_instances:20:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.303      0.065 FF  CELL  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q " "     3.303      0.065 FF  CELL  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.773      2.773  R        clock network delay " "     2.773      2.773  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.745     -0.028           clock pessimism removed " "     2.745     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.745      0.000           clock uncertainty " "     2.745      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.171      uTh  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q " "     2.916      0.171      uTh  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:20:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.303 " "Data Arrival Time  :     3.303" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.916 " "Data Required Time :     2.916" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.387  " "Slack              :     0.387 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072204385 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072204385 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714072204386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.720 " "Worst-case setup slack is 5.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072205009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072205009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.720               0.000 iCLK  " "    5.720               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072205009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714072205009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072205115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072205115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 iCLK  " "    0.188               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072205115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714072205115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714072205119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714072205123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.373 " "Worst-case minimum pulse width slack is 9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072205139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072205139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 iCLK  " "    9.373               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714072205139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714072205139 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072205502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072205502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072205502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072205502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.171 ns " "Worst Case Available Settling Time: 37.171 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072205502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714072205502 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072205502 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.720 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.720" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072205637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.720  " "Path #1: Setup slack is 5.720 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\] " "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_dffg:PC\|s_Q\[31\] " "To Node      : pc_dffg:PC\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.032      2.032  F        clock network delay " "    12.032      2.032  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.137      0.105     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\] " "    12.137      0.105     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.137      0.000 FF  CELL  RegFile\|\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\]\|q " "    12.137      0.000 FF  CELL  RegFile\|\\n_dffg_instances:27:n_dffg_instance\|s_Q\[31\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.398      0.261 FF    IC  RegFile\|i1_nm_mux\|Mux0~16\|dataa " "    12.398      0.261 FF    IC  RegFile\|i1_nm_mux\|Mux0~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.602      0.204 FF  CELL  RegFile\|i1_nm_mux\|Mux0~16\|combout " "    12.602      0.204 FF  CELL  RegFile\|i1_nm_mux\|Mux0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.091      0.489 FF    IC  RegFile\|i1_nm_mux\|Mux0~17\|dataa " "    13.091      0.489 FF    IC  RegFile\|i1_nm_mux\|Mux0~17\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.295      0.204 FF  CELL  RegFile\|i1_nm_mux\|Mux0~17\|combout " "    13.295      0.204 FF  CELL  RegFile\|i1_nm_mux\|Mux0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.324      1.029 FF    IC  RegFile\|i1_nm_mux\|Mux0~18\|datac " "    14.324      1.029 FF    IC  RegFile\|i1_nm_mux\|Mux0~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.457      0.133 FF  CELL  RegFile\|i1_nm_mux\|Mux0~18\|combout " "    14.457      0.133 FF  CELL  RegFile\|i1_nm_mux\|Mux0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.568      0.111 FF    IC  RegFile\|i1_nm_mux\|Mux0~19\|datac " "    14.568      0.111 FF    IC  RegFile\|i1_nm_mux\|Mux0~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.701      0.133 FF  CELL  RegFile\|i1_nm_mux\|Mux0~19\|combout " "    14.701      0.133 FF  CELL  RegFile\|i1_nm_mux\|Mux0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.004      0.303 FF    IC  Mux0~0\|datad " "    15.004      0.303 FF    IC  Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.067      0.063 FF  CELL  Mux0~0\|combout " "    15.067      0.063 FF  CELL  Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.591      0.524 FF    IC  Mux0~1\|dataa " "    15.591      0.524 FF    IC  Mux0~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.784      0.193 FF  CELL  Mux0~1\|combout " "    15.784      0.193 FF  CELL  Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.784      0.000 FF    IC  PC\|s_Q\[31\]\|d " "    15.784      0.000 FF    IC  PC\|s_Q\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.834      0.050 FF  CELL  pc_dffg:PC\|s_Q\[31\] " "    15.834      0.050 FF  CELL  pc_dffg:PC\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.548      1.548  R        clock network delay " "    21.548      1.548  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.567      0.019           clock pessimism removed " "    21.567      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.547     -0.020           clock uncertainty " "    21.547     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.554      0.007     uTsu  pc_dffg:PC\|s_Q\[31\] " "    21.554      0.007     uTsu  pc_dffg:PC\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.834 " "Data Arrival Time  :    15.834" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.554 " "Data Required Time :    21.554" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.720  " "Slack              :     5.720 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072205637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072205771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.188  " "Path #1: Hold slack is 0.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q " "From Node    : EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q " "To Node      : MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.580      1.580  R        clock network delay " "     1.580      1.580  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.105     uTco  EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q " "     1.685      0.105     uTco  EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.000 RR  CELL  IEX_MEM\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q\|q " "     1.685      0.000 RR  CELL  IEX_MEM\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.797      0.112 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q~feeder\|datad " "     1.797      0.112 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.862      0.065 RR  CELL  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q~feeder\|combout " "     1.862      0.065 RR  CELL  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.862      0.000 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q\|d " "     1.862      0.000 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.893      0.031 RR  CELL  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q " "     1.893      0.031 RR  CELL  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.641      1.641  R        clock network delay " "     1.641      1.641  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.621     -0.020           clock pessimism removed " "     1.621     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.621      0.000           clock uncertainty " "     1.621      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.705      0.084      uTh  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q " "     1.705      0.084      uTh  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.893 " "Data Arrival Time  :     1.893" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.705 " "Data Required Time :     1.705" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.188  " "Slack              :     0.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714072205771 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714072205771 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714072206067 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714072206073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1359 " "Peak virtual memory: 1359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714072206208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 14:10:06 2024 " "Processing ended: Thu Apr 25 14:10:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714072206208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714072206208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714072206208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714072206208 ""}
