
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -221.12

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3476.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.63    0.52    0.96 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.96   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.97    0.97   library removal time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.12    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.91    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.57    0.01    0.02    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3476.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.63    0.52    0.96 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.96   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.09    2.11   library recovery time
                                  2.11   data required time
-----------------------------------------------------------------------------
                                  2.11   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.54    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.04    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.30    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   59.71    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   50.60    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.01    0.21 ^ _16519_/A (BUF_X16)
    10   33.50    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.24 ^ _16520_/A (BUF_X8)
    10   29.44    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   49.43    0.03    0.04    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.32 ^ _18246_/A (BUF_X1)
    10   28.30    0.06    0.09    0.41 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.41 ^ _18247_/A (BUF_X1)
    10   31.05    0.07    0.10    0.51 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.52 ^ _18354_/S (MUX2_X1)
     1    1.14    0.01    0.06    0.58 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.58 v _18355_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.63 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.63 v _18356_/B (MUX2_X1)
     1    1.15    0.01    0.06    0.69 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.69 v _18357_/B (MUX2_X1)
     1    1.64    0.01    0.06    0.75 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.75 v _18358_/B1 (AOI21_X1)
     8   32.74    0.16    0.18    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.76    0.01    0.05    0.99 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.99 ^ _20582_/A (AOI21_X1)
     2    3.21    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20603_/A (INV_X1)
     7   17.97    0.04    0.06    1.07 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.07 ^ _20604_/A2 (NAND2_X1)
     1    3.57    0.02    0.02    1.09 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.09 v _30153_/B (FA_X1)
     1    3.04    0.01    0.08    1.17 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.01    0.00    1.17 v _30168_/CI (FA_X1)
     1    1.74    0.01    0.11    1.29 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.29 ^ _21493_/A (INV_X1)
     1    2.78    0.01    0.01    1.30 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.30 v _30169_/CI (FA_X1)
     1    3.97    0.02    0.09    1.39 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.39 v _30174_/A (FA_X1)
     1    1.94    0.01    0.12    1.50 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.50 ^ _21168_/A (INV_X1)
     1    3.91    0.01    0.01    1.51 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.51 v _30178_/A (FA_X1)
     1    4.06    0.02    0.12    1.63 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.63 ^ _30179_/A (FA_X1)
     1    2.78    0.02    0.09    1.72 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.72 v _21495_/A (INV_X1)
     1    3.32    0.01    0.02    1.74 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.74 ^ _30534_/A (HA_X1)
     2    5.01    0.04    0.06    1.80 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.80 ^ _23568_/B2 (AOI21_X1)
     3    7.26    0.02    0.03    1.84 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.84 v _23570_/A (AOI21_X1)
     3    7.84    0.05    0.07    1.91 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.91 ^ _23655_/A4 (AND4_X1)
     2    3.76    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    1.68    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    8.17    0.05    0.06    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.06 ^ _23719_/B1 (AOI21_X1)
     1    2.57    0.02    0.02    2.08 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.08 v _23720_/B (XOR2_X1)
     1    2.61    0.03    0.04    2.12 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.12 ^ _23721_/A2 (NOR2_X1)
     1    2.96    0.03    0.02    2.14 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.14 v _23722_/A3 (NOR3_X1)
     2    9.73    0.08    0.12    2.26 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.26 ^ _23724_/B1 (OAI22_X1)
     1    1.50    0.02    0.03    2.29 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.29 v _23725_/B2 (AOI21_X1)
     4   16.75    0.09    0.11    2.39 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.40 ^ _23726_/A (BUF_X1)
    10   24.33    0.06    0.09    2.49 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.49 ^ _24274_/B2 (OAI21_X1)
     1    1.32    0.02    0.02    2.51 v _24274_/ZN (OAI21_X1)
                                         _01407_ (net)
                  0.02    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3476.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.63    0.52    0.96 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.96   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.09    2.11   library recovery time
                                  2.11   data required time
-----------------------------------------------------------------------------
                                  2.11   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.54    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.04    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.30    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   59.71    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   50.60    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.01    0.21 ^ _16519_/A (BUF_X16)
    10   33.50    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.24 ^ _16520_/A (BUF_X8)
    10   29.44    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   49.43    0.03    0.04    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.32 ^ _18246_/A (BUF_X1)
    10   28.30    0.06    0.09    0.41 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.41 ^ _18247_/A (BUF_X1)
    10   31.05    0.07    0.10    0.51 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.52 ^ _18354_/S (MUX2_X1)
     1    1.14    0.01    0.06    0.58 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.58 v _18355_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.63 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.63 v _18356_/B (MUX2_X1)
     1    1.15    0.01    0.06    0.69 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.69 v _18357_/B (MUX2_X1)
     1    1.64    0.01    0.06    0.75 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.75 v _18358_/B1 (AOI21_X1)
     8   32.74    0.16    0.18    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.76    0.01    0.05    0.99 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.99 ^ _20582_/A (AOI21_X1)
     2    3.21    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20603_/A (INV_X1)
     7   17.97    0.04    0.06    1.07 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.07 ^ _20604_/A2 (NAND2_X1)
     1    3.57    0.02    0.02    1.09 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.09 v _30153_/B (FA_X1)
     1    3.04    0.01    0.08    1.17 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.01    0.00    1.17 v _30168_/CI (FA_X1)
     1    1.74    0.01    0.11    1.29 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.29 ^ _21493_/A (INV_X1)
     1    2.78    0.01    0.01    1.30 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.30 v _30169_/CI (FA_X1)
     1    3.97    0.02    0.09    1.39 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.39 v _30174_/A (FA_X1)
     1    1.94    0.01    0.12    1.50 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.50 ^ _21168_/A (INV_X1)
     1    3.91    0.01    0.01    1.51 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.51 v _30178_/A (FA_X1)
     1    4.06    0.02    0.12    1.63 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.63 ^ _30179_/A (FA_X1)
     1    2.78    0.02    0.09    1.72 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.72 v _21495_/A (INV_X1)
     1    3.32    0.01    0.02    1.74 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.74 ^ _30534_/A (HA_X1)
     2    5.01    0.04    0.06    1.80 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.80 ^ _23568_/B2 (AOI21_X1)
     3    7.26    0.02    0.03    1.84 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.84 v _23570_/A (AOI21_X1)
     3    7.84    0.05    0.07    1.91 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.91 ^ _23655_/A4 (AND4_X1)
     2    3.76    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    1.68    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    8.17    0.05    0.06    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.06 ^ _23719_/B1 (AOI21_X1)
     1    2.57    0.02    0.02    2.08 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.08 v _23720_/B (XOR2_X1)
     1    2.61    0.03    0.04    2.12 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.12 ^ _23721_/A2 (NOR2_X1)
     1    2.96    0.03    0.02    2.14 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.14 v _23722_/A3 (NOR3_X1)
     2    9.73    0.08    0.12    2.26 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.26 ^ _23724_/B1 (OAI22_X1)
     1    1.50    0.02    0.03    2.29 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.29 v _23725_/B2 (AOI21_X1)
     4   16.75    0.09    0.11    2.39 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.40 ^ _23726_/A (BUF_X1)
    10   24.33    0.06    0.09    2.49 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.49 ^ _24274_/B2 (OAI21_X1)
     1    1.32    0.02    0.02    2.51 v _24274_/ZN (OAI21_X1)
                                         _01407_ (net)
                  0.02    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.27   -0.08 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.02 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   27.28  -16.81 (VIOLATED)
_17048_/Z                              25.33   41.04  -15.71 (VIOLATED)
_22176_/ZN                             23.23   38.22  -14.99 (VIOLATED)
_27512_/ZN                             23.23   37.29  -14.06 (VIOLATED)
_20328_/ZN                             16.02   29.42  -13.40 (VIOLATED)
_22344_/ZN                             23.23   36.59  -13.36 (VIOLATED)
_22217_/ZN                             23.23   36.13  -12.90 (VIOLATED)
_22284_/ZN                             23.23   36.11  -12.88 (VIOLATED)
_22073_/ZN                             23.23   35.52  -12.29 (VIOLATED)
_22089_/ZN                             23.23   35.07  -11.84 (VIOLATED)
_27504_/ZN                             23.23   34.94  -11.71 (VIOLATED)
_24776_/ZN                             16.02   27.44  -11.41 (VIOLATED)
_19553_/ZN                             26.02   37.34  -11.33 (VIOLATED)
_27522_/ZN                             23.23   34.45  -11.21 (VIOLATED)
_19370_/ZN                             26.02   37.21  -11.19 (VIOLATED)
_20318_/Z                              25.33   36.42  -11.09 (VIOLATED)
_19183_/ZN                             26.70   37.56  -10.85 (VIOLATED)
_20319_/Z                              25.33   35.87  -10.54 (VIOLATED)
_18055_/ZN                             28.99   39.53  -10.54 (VIOLATED)
_18303_/ZN                             25.33   35.57  -10.24 (VIOLATED)
_18028_/ZN                             26.02   36.18  -10.17 (VIOLATED)
_22133_/ZN                             23.23   33.00   -9.77 (VIOLATED)
_18225_/ZN                             26.02   35.67   -9.65 (VIOLATED)
_18977_/ZN                             26.02   35.10   -9.08 (VIOLATED)
_18215_/ZN                             26.02   34.93   -8.92 (VIOLATED)
_22911_/ZN                             10.47   19.28   -8.81 (VIOLATED)
_19731_/ZN                             26.02   34.68   -8.66 (VIOLATED)
_18417_/ZN                             26.02   34.65   -8.63 (VIOLATED)
_22052_/ZN                             23.23   31.34   -8.10 (VIOLATED)
_18429_/ZN                             26.02   34.08   -8.06 (VIOLATED)
_22363_/ZN                             26.05   33.95   -7.90 (VIOLATED)
_19924_/ZN                             25.33   33.05   -7.72 (VIOLATED)
_18471_/ZN                             25.33   32.96   -7.63 (VIOLATED)
_20890_/ZN                             16.02   23.57   -7.55 (VIOLATED)
_18358_/ZN                             25.33   32.74   -7.41 (VIOLATED)
_25831_/ZN                             10.47   17.41   -6.93 (VIOLATED)
_19863_/ZN                             25.33   31.15   -5.83 (VIOLATED)
_22868_/ZN                             10.47   15.56   -5.09 (VIOLATED)
_19681_/ZN                             25.33   29.77   -4.45 (VIOLATED)
_20352_/ZN                             16.02   20.32   -4.30 (VIOLATED)
_20147_/ZN                             10.47   14.73   -4.26 (VIOLATED)
_22301_/ZN                             10.47   14.52   -4.05 (VIOLATED)
_19781_/ZN                             25.33   29.26   -3.93 (VIOLATED)
_23322_/ZN                             10.47   14.40   -3.92 (VIOLATED)
_19965_/ZN                             25.33   28.48   -3.15 (VIOLATED)
_19421_/ZN                             25.33   28.29   -2.96 (VIOLATED)
_18615_/ZN                             28.99   31.90   -2.91 (VIOLATED)
_18603_/ZN                             26.02   28.92   -2.90 (VIOLATED)
_22831_/ZN                             10.47   13.26   -2.79 (VIOLATED)
_20148_/ZN                             10.47   12.91   -2.44 (VIOLATED)
_23367_/ZN                             16.02   18.19   -2.17 (VIOLATED)
_22360_/ZN                             10.47   12.60   -2.13 (VIOLATED)
_17229_/ZN                             16.02   18.13   -2.11 (VIOLATED)
_17534_/ZN                             13.81   15.67   -1.86 (VIOLATED)
_21836_/ZN                             10.47   12.23   -1.75 (VIOLATED)
_21844_/ZN                             10.47   12.16   -1.68 (VIOLATED)
_19384_/ZN                             26.70   28.38   -1.67 (VIOLATED)
_23513_/ZN                             13.81   15.42   -1.61 (VIOLATED)
_27336_/ZN                             25.33   26.55   -1.22 (VIOLATED)
_17872_/ZN                             25.33   26.05   -0.72 (VIOLATED)
_22195_/ZN                             16.02   16.61   -0.59 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.07537990063428879

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3797

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.806583404541016

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.6050

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 61

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1161

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 178

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.02    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.04    0.23 ^ _16519_/Z (BUF_X16)
   0.03    0.26 ^ _16520_/Z (BUF_X8)
   0.04    0.31 ^ _16566_/Z (BUF_X4)
   0.10    0.41 ^ _18246_/Z (BUF_X1)
   0.10    0.51 ^ _18247_/Z (BUF_X1)
   0.06    0.58 v _18354_/Z (MUX2_X1)
   0.06    0.63 v _18355_/Z (MUX2_X1)
   0.06    0.69 v _18356_/Z (MUX2_X1)
   0.06    0.75 v _18357_/Z (MUX2_X1)
   0.18    0.92 ^ _18358_/ZN (AOI21_X1)
   0.07    0.99 ^ _20581_/ZN (AND2_X1)
   0.02    1.01 v _20582_/ZN (AOI21_X1)
   0.06    1.07 ^ _20603_/ZN (INV_X1)
   0.03    1.09 v _20604_/ZN (NAND2_X1)
   0.08    1.17 v _30153_/CO (FA_X1)
   0.11    1.29 ^ _30168_/S (FA_X1)
   0.01    1.30 v _21493_/ZN (INV_X1)
   0.09    1.39 v _30169_/S (FA_X1)
   0.12    1.50 ^ _30174_/S (FA_X1)
   0.01    1.51 v _21168_/ZN (INV_X1)
   0.12    1.63 ^ _30178_/S (FA_X1)
   0.09    1.72 v _30179_/S (FA_X1)
   0.02    1.74 ^ _21495_/ZN (INV_X1)
   0.06    1.80 ^ _30534_/S (HA_X1)
   0.03    1.84 v _23568_/ZN (AOI21_X1)
   0.07    1.91 ^ _23570_/ZN (AOI21_X1)
   0.07    1.98 ^ _23655_/ZN (AND4_X1)
   0.01    1.99 v _23717_/ZN (NOR2_X1)
   0.06    2.06 ^ _23718_/ZN (AOI21_X1)
   0.02    2.08 v _23719_/ZN (AOI21_X1)
   0.04    2.12 ^ _23720_/Z (XOR2_X1)
   0.02    2.14 v _23721_/ZN (NOR2_X1)
   0.12    2.26 ^ _23722_/ZN (NOR3_X1)
   0.03    2.29 v _23724_/ZN (OAI22_X1)
   0.11    2.39 ^ _23725_/ZN (AOI21_X1)
   0.09    2.49 ^ _23726_/Z (BUF_X1)
   0.03    2.51 v _24274_/ZN (OAI21_X1)
   0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_/D (DFFR_X1)
           2.51   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.51   data arrival time
---------------------------------------------------------
          -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5130

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3570

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.206128

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.44e-03   1.56e-04   1.27e-02  16.3%
Combinational          2.99e-02   3.45e-02   4.29e-04   6.48e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.63e-02   5.85e-04   7.79e-02 100.0%
                          52.6%      46.7%       0.8%
