--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml connect4_top.twx connect4_top.ncd -o connect4_top.twr
connect4_top.pcf -ucf connect4.ucf

Design file:              connect4_top.ncd
Physical constraint file: connect4_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20000 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1070 paths analyzed, 107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.542ns.
--------------------------------------------------------------------------------

Paths for end point BPD/count_22 (SLICE_X43Y80.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     19992.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_9 (FF)
  Destination:          BPD/count_22 (FF)
  Requirement:          20000.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BPD/count_9 to BPD/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y73.YQ      Tcko                  0.587   BPD/count<8>
                                                       BPD/count_9
    SLICE_X41Y75.F1      net (fanout=2)        1.120   BPD/count<9>
    SLICE_X41Y75.COUT    Topcyf                1.162   BPD/clk_out_cmp_eq0000_wg_cy<1>
                                                       BPD/clk_out_cmp_eq0000_wg_lut<0>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<0>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<3>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<5>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<4>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.XB      Tcinxb                0.404   BPD/clk_out_cmp_eq0000
                                                       BPD/clk_out_cmp_eq0000_wg_cy<6>
    SLICE_X40Y70.G4      net (fanout=2)        0.921   BPD/clk_out_cmp_eq0000
    SLICE_X40Y70.Y       Tilo                  0.759   BPD/count_or0000
                                                       BPD/count_or00001
    SLICE_X43Y80.SR      net (fanout=13)       1.443   BPD/count_or0000
    SLICE_X43Y80.CLK     Tsrck                 0.910   BPD/count<22>
                                                       BPD/count_22
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (4.058ns logic, 3.484ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19992.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_10 (FF)
  Destination:          BPD/count_22 (FF)
  Requirement:          20000.000ns
  Data Path Delay:      7.386ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BPD/count_10 to BPD/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.XQ      Tcko                  0.591   BPD/count<10>
                                                       BPD/count_10
    SLICE_X41Y76.F1      net (fanout=2)        1.078   BPD/count<10>
    SLICE_X41Y76.COUT    Topcyf                1.162   BPD/clk_out_cmp_eq0000_wg_cy<3>
                                                       BPD/clk_out_cmp_eq0000_wg_lut<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<5>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<4>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.XB      Tcinxb                0.404   BPD/clk_out_cmp_eq0000
                                                       BPD/clk_out_cmp_eq0000_wg_cy<6>
    SLICE_X40Y70.G4      net (fanout=2)        0.921   BPD/clk_out_cmp_eq0000
    SLICE_X40Y70.Y       Tilo                  0.759   BPD/count_or0000
                                                       BPD/count_or00001
    SLICE_X43Y80.SR      net (fanout=13)       1.443   BPD/count_or0000
    SLICE_X43Y80.CLK     Tsrck                 0.910   BPD/count<22>
                                                       BPD/count_22
    -------------------------------------------------  ---------------------------
    Total                                      7.386ns (3.944ns logic, 3.442ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19992.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_7 (FF)
  Destination:          BPD/count_22 (FF)
  Requirement:          20000.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BPD/count_7 to BPD/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y72.YQ      Tcko                  0.587   BPD/count<6>
                                                       BPD/count_7
    SLICE_X41Y75.G1      net (fanout=2)        1.104   BPD/count<7>
    SLICE_X41Y75.COUT    Topcyg                1.001   BPD/clk_out_cmp_eq0000_wg_cy<1>
                                                       BPD/clk_out_cmp_eq0000_wg_lut<1>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<3>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<5>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<4>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.XB      Tcinxb                0.404   BPD/clk_out_cmp_eq0000
                                                       BPD/clk_out_cmp_eq0000_wg_cy<6>
    SLICE_X40Y70.G4      net (fanout=2)        0.921   BPD/clk_out_cmp_eq0000
    SLICE_X40Y70.Y       Tilo                  0.759   BPD/count_or0000
                                                       BPD/count_or00001
    SLICE_X43Y80.SR      net (fanout=13)       1.443   BPD/count_or0000
    SLICE_X43Y80.CLK     Tsrck                 0.910   BPD/count<22>
                                                       BPD/count_22
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (3.897ns logic, 3.468ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_23 (SLICE_X43Y80.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     19992.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_9 (FF)
  Destination:          BPD/count_23 (FF)
  Requirement:          20000.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BPD/count_9 to BPD/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y73.YQ      Tcko                  0.587   BPD/count<8>
                                                       BPD/count_9
    SLICE_X41Y75.F1      net (fanout=2)        1.120   BPD/count<9>
    SLICE_X41Y75.COUT    Topcyf                1.162   BPD/clk_out_cmp_eq0000_wg_cy<1>
                                                       BPD/clk_out_cmp_eq0000_wg_lut<0>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<0>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<3>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<5>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<4>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.XB      Tcinxb                0.404   BPD/clk_out_cmp_eq0000
                                                       BPD/clk_out_cmp_eq0000_wg_cy<6>
    SLICE_X40Y70.G4      net (fanout=2)        0.921   BPD/clk_out_cmp_eq0000
    SLICE_X40Y70.Y       Tilo                  0.759   BPD/count_or0000
                                                       BPD/count_or00001
    SLICE_X43Y80.SR      net (fanout=13)       1.443   BPD/count_or0000
    SLICE_X43Y80.CLK     Tsrck                 0.910   BPD/count<22>
                                                       BPD/count_23
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (4.058ns logic, 3.484ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19992.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_10 (FF)
  Destination:          BPD/count_23 (FF)
  Requirement:          20000.000ns
  Data Path Delay:      7.386ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BPD/count_10 to BPD/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.XQ      Tcko                  0.591   BPD/count<10>
                                                       BPD/count_10
    SLICE_X41Y76.F1      net (fanout=2)        1.078   BPD/count<10>
    SLICE_X41Y76.COUT    Topcyf                1.162   BPD/clk_out_cmp_eq0000_wg_cy<3>
                                                       BPD/clk_out_cmp_eq0000_wg_lut<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<5>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<4>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.XB      Tcinxb                0.404   BPD/clk_out_cmp_eq0000
                                                       BPD/clk_out_cmp_eq0000_wg_cy<6>
    SLICE_X40Y70.G4      net (fanout=2)        0.921   BPD/clk_out_cmp_eq0000
    SLICE_X40Y70.Y       Tilo                  0.759   BPD/count_or0000
                                                       BPD/count_or00001
    SLICE_X43Y80.SR      net (fanout=13)       1.443   BPD/count_or0000
    SLICE_X43Y80.CLK     Tsrck                 0.910   BPD/count<22>
                                                       BPD/count_23
    -------------------------------------------------  ---------------------------
    Total                                      7.386ns (3.944ns logic, 3.442ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19992.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_7 (FF)
  Destination:          BPD/count_23 (FF)
  Requirement:          20000.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BPD/count_7 to BPD/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y72.YQ      Tcko                  0.587   BPD/count<6>
                                                       BPD/count_7
    SLICE_X41Y75.G1      net (fanout=2)        1.104   BPD/count<7>
    SLICE_X41Y75.COUT    Topcyg                1.001   BPD/clk_out_cmp_eq0000_wg_cy<1>
                                                       BPD/clk_out_cmp_eq0000_wg_lut<1>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<3>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<5>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<4>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.XB      Tcinxb                0.404   BPD/clk_out_cmp_eq0000
                                                       BPD/clk_out_cmp_eq0000_wg_cy<6>
    SLICE_X40Y70.G4      net (fanout=2)        0.921   BPD/clk_out_cmp_eq0000
    SLICE_X40Y70.Y       Tilo                  0.759   BPD/count_or0000
                                                       BPD/count_or00001
    SLICE_X43Y80.SR      net (fanout=13)       1.443   BPD/count_or0000
    SLICE_X43Y80.CLK     Tsrck                 0.910   BPD/count<22>
                                                       BPD/count_23
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (3.897ns logic, 3.468ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_24 (SLICE_X43Y81.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     19992.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_9 (FF)
  Destination:          BPD/count_24 (FF)
  Requirement:          20000.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BPD/count_9 to BPD/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y73.YQ      Tcko                  0.587   BPD/count<8>
                                                       BPD/count_9
    SLICE_X41Y75.F1      net (fanout=2)        1.120   BPD/count<9>
    SLICE_X41Y75.COUT    Topcyf                1.162   BPD/clk_out_cmp_eq0000_wg_cy<1>
                                                       BPD/clk_out_cmp_eq0000_wg_lut<0>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<0>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<3>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<5>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<4>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.XB      Tcinxb                0.404   BPD/clk_out_cmp_eq0000
                                                       BPD/clk_out_cmp_eq0000_wg_cy<6>
    SLICE_X40Y70.G4      net (fanout=2)        0.921   BPD/clk_out_cmp_eq0000
    SLICE_X40Y70.Y       Tilo                  0.759   BPD/count_or0000
                                                       BPD/count_or00001
    SLICE_X43Y81.SR      net (fanout=13)       1.443   BPD/count_or0000
    SLICE_X43Y81.CLK     Tsrck                 0.910   BPD/count<24>
                                                       BPD/count_24
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (4.058ns logic, 3.484ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19992.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_10 (FF)
  Destination:          BPD/count_24 (FF)
  Requirement:          20000.000ns
  Data Path Delay:      7.386ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BPD/count_10 to BPD/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.XQ      Tcko                  0.591   BPD/count<10>
                                                       BPD/count_10
    SLICE_X41Y76.F1      net (fanout=2)        1.078   BPD/count<10>
    SLICE_X41Y76.COUT    Topcyf                1.162   BPD/clk_out_cmp_eq0000_wg_cy<3>
                                                       BPD/clk_out_cmp_eq0000_wg_lut<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<5>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<4>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.XB      Tcinxb                0.404   BPD/clk_out_cmp_eq0000
                                                       BPD/clk_out_cmp_eq0000_wg_cy<6>
    SLICE_X40Y70.G4      net (fanout=2)        0.921   BPD/clk_out_cmp_eq0000
    SLICE_X40Y70.Y       Tilo                  0.759   BPD/count_or0000
                                                       BPD/count_or00001
    SLICE_X43Y81.SR      net (fanout=13)       1.443   BPD/count_or0000
    SLICE_X43Y81.CLK     Tsrck                 0.910   BPD/count<24>
                                                       BPD/count_24
    -------------------------------------------------  ---------------------------
    Total                                      7.386ns (3.944ns logic, 3.442ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19992.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_7 (FF)
  Destination:          BPD/count_24 (FF)
  Requirement:          20000.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BPD/count_7 to BPD/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y72.YQ      Tcko                  0.587   BPD/count<6>
                                                       BPD/count_7
    SLICE_X41Y75.G1      net (fanout=2)        1.104   BPD/count<7>
    SLICE_X41Y75.COUT    Topcyg                1.001   BPD/clk_out_cmp_eq0000_wg_cy<1>
                                                       BPD/clk_out_cmp_eq0000_wg_lut<1>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<1>
    SLICE_X41Y76.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<3>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<2>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<3>
    SLICE_X41Y77.COUT    Tbyp                  0.118   BPD/clk_out_cmp_eq0000_wg_cy<5>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<4>
                                                       BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.CIN     net (fanout=1)        0.000   BPD/clk_out_cmp_eq0000_wg_cy<5>
    SLICE_X41Y78.XB      Tcinxb                0.404   BPD/clk_out_cmp_eq0000
                                                       BPD/clk_out_cmp_eq0000_wg_cy<6>
    SLICE_X40Y70.G4      net (fanout=2)        0.921   BPD/clk_out_cmp_eq0000
    SLICE_X40Y70.Y       Tilo                  0.759   BPD/count_or0000
                                                       BPD/count_or00001
    SLICE_X43Y81.SR      net (fanout=13)       1.443   BPD/count_or0000
    SLICE_X43Y81.CLK     Tsrck                 0.910   BPD/count<24>
                                                       BPD/count_24
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (3.897ns logic, 3.468ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20000 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point BPD/clk_out (SLICE_X40Y71.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BPD/clk_out (FF)
  Destination:          BPD/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20000.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BPD/clk_out to BPD/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.YQ      Tcko                  0.522   BPD/clk_out
                                                       BPD/clk_out
    SLICE_X40Y71.BY      net (fanout=25)       0.428   BPD/clk_out
    SLICE_X40Y71.CLK     Tckdi       (-Th)    -0.152   BPD/clk_out
                                                       BPD/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.674ns logic, 0.428ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_22 (SLICE_X43Y80.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BPD/count_22 (FF)
  Destination:          BPD/count_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20000.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BPD/count_22 to BPD/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y80.XQ      Tcko                  0.473   BPD/count<22>
                                                       BPD/count_22
    SLICE_X43Y80.F4      net (fanout=2)        0.333   BPD/count<22>
    SLICE_X43Y80.CLK     Tckf        (-Th)    -0.801   BPD/count<22>
                                                       BPD/count<22>_rt
                                                       BPD/Mcount_count_xor<22>
                                                       BPD/count_22
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_18 (SLICE_X43Y78.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BPD/count_18 (FF)
  Destination:          BPD/count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20000.000ns
  Destination Clock:    clk_BUFGP rising at 20000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BPD/count_18 to BPD/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y78.XQ      Tcko                  0.473   BPD/count<18>
                                                       BPD/count_18
    SLICE_X43Y78.F3      net (fanout=2)        0.344   BPD/count<18>
    SLICE_X43Y78.CLK     Tckf        (-Th)    -0.801   BPD/count<18>
                                                       BPD/count<18>_rt
                                                       BPD/Mcount_count_xor<18>
                                                       BPD/count_18
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (1.274ns logic, 0.344ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20000 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19998.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20000.000ns
  Low pulse: 10000.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: columnSelectorV2/out_gameboard<11>/CLK
  Logical resource: columnSelectorV2/out_gameboard_11/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19998.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20000.000ns
  High pulse: 10000.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: columnSelectorV2/out_gameboard<11>/CLK
  Logical resource: columnSelectorV2/out_gameboard_11/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19998.348ns (period - min period limit)
  Period: 20000.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: columnSelectorV2/out_gameboard<11>/CLK
  Logical resource: columnSelectorV2/out_gameboard_11/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.542|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1070 paths, 0 nets, and 146 connections

Design statistics:
   Minimum period:   7.542ns{1}   (Maximum frequency: 132.591MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 14 12:17:49 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4510 MB



