Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 21 00:47:19 2020
| Host         : DESKTOP-B3FLJGH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.888        0.000                      0                  144        0.193        0.000                      0                  144        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.888        0.000                      0                  144        0.193        0.000                      0                  144        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/pulse_generator_i/pulse_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.331ns (45.125%)  route 2.835ns (54.875%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.718     5.321    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y84          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/Q
                         net (fo=3, routed)           0.817     6.656    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4/O
                         net (fo=1, routed)           1.312     8.092    seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.216 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_1/O
                         net (fo=43, routed)          0.705     8.921    seg7_controller_i/pulse_generator_i/load
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.045 r  seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.045    seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.578 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.046    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.486 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.486    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[24]_i_1_n_6
    SLICE_X2Y90          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.603    15.026    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y90          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[25]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/pulse_generator_i/pulse_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.247ns (44.218%)  route 2.835ns (55.782%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.718     5.321    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y84          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/Q
                         net (fo=3, routed)           0.817     6.656    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4/O
                         net (fo=1, routed)           1.312     8.092    seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.216 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_1/O
                         net (fo=43, routed)          0.705     8.921    seg7_controller_i/pulse_generator_i/load
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.045 r  seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.045    seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.578 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.046    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.402 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.402    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[24]_i_1_n_5
    SLICE_X2Y90          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.603    15.026    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y90          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[26]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/pulse_generator_i/pulse_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 2.227ns (43.997%)  route 2.835ns (56.003%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.718     5.321    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y84          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/Q
                         net (fo=3, routed)           0.817     6.656    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4/O
                         net (fo=1, routed)           1.312     8.092    seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.216 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_1/O
                         net (fo=43, routed)          0.705     8.921    seg7_controller_i/pulse_generator_i/load
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.045 r  seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.045    seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.578 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.046    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.382 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.382    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[24]_i_1_n_7
    SLICE_X2Y90          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.603    15.026    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y90          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[24]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/pulse_generator_i/pulse_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 2.214ns (43.853%)  route 2.835ns (56.147%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.718     5.321    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y84          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/Q
                         net (fo=3, routed)           0.817     6.656    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4/O
                         net (fo=1, routed)           1.312     8.092    seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.216 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_1/O
                         net (fo=43, routed)          0.705     8.921    seg7_controller_i/pulse_generator_i/load
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.045 r  seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.045    seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.578 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.046    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.369 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.369    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1_n_6
    SLICE_X2Y89          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.603    15.026    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y89          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[21]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.109    15.374    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/pulse_generator_i/pulse_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.206ns (43.764%)  route 2.835ns (56.236%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.718     5.321    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y84          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/Q
                         net (fo=3, routed)           0.817     6.656    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4/O
                         net (fo=1, routed)           1.312     8.092    seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.216 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_1/O
                         net (fo=43, routed)          0.705     8.921    seg7_controller_i/pulse_generator_i/load
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.045 r  seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.045    seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.578 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.046    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.361 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.361    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1_n_4
    SLICE_X2Y89          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.603    15.026    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y89          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[23]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.109    15.374    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/pulse_generator_i/pulse_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 2.130ns (42.903%)  route 2.835ns (57.097%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.718     5.321    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y84          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/Q
                         net (fo=3, routed)           0.817     6.656    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4/O
                         net (fo=1, routed)           1.312     8.092    seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.216 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_1/O
                         net (fo=43, routed)          0.705     8.921    seg7_controller_i/pulse_generator_i/load
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.045 r  seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.045    seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.578 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.046    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.285 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.285    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1_n_5
    SLICE_X2Y89          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.603    15.026    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y89          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[22]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.109    15.374    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 2.110ns (42.672%)  route 2.835ns (57.328%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.718     5.321    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y84          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/Q
                         net (fo=3, routed)           0.817     6.656    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4/O
                         net (fo=1, routed)           1.312     8.092    seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.216 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_1/O
                         net (fo=43, routed)          0.705     8.921    seg7_controller_i/pulse_generator_i/load
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.045 r  seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.045    seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.578 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.046    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.265 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.265    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]_i_1_n_7
    SLICE_X2Y89          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.603    15.026    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y89          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.109    15.374    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/pulse_generator_i/pulse_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 2.097ns (42.521%)  route 2.835ns (57.479%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.718     5.321    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y84          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/Q
                         net (fo=3, routed)           0.817     6.656    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4/O
                         net (fo=1, routed)           1.312     8.092    seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.216 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_1/O
                         net (fo=43, routed)          0.705     8.921    seg7_controller_i/pulse_generator_i/load
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.045 r  seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.045    seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.578 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.252 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.252    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1_n_6
    SLICE_X2Y88          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.602    15.025    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y88          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[17]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDCE (Setup_fdce_C_D)        0.109    15.373    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/pulse_generator_i/pulse_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 2.089ns (42.428%)  route 2.835ns (57.572%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.718     5.321    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y84          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/Q
                         net (fo=3, routed)           0.817     6.656    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4/O
                         net (fo=1, routed)           1.312     8.092    seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.216 f  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_1/O
                         net (fo=43, routed)          0.705     8.921    seg7_controller_i/pulse_generator_i/load
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.045 r  seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.045    seg7_controller_i/pulse_generator_i/pulse_cnt[0]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.578 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.695 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.812 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.929 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.244 r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.244    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[16]_i_1_n_4
    SLICE_X2Y88          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.602    15.025    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y88          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[19]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDCE (Setup_fdce_C_D)        0.109    15.373    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/an_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.916ns (20.912%)  route 3.464ns (79.088%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.718     5.321    seg7_controller_i/pulse_generator_i/CLK
    SLICE_X2Y84          FDCE                                         r  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 f  seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/Q
                         net (fo=3, routed)           0.817     6.656    seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     6.780 r  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4/O
                         net (fo=1, routed)           1.312     8.092    seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.216 r  seg7_controller_i/pulse_generator_i/cntr3bit[2]_i_1/O
                         net (fo=43, routed)          0.673     8.889    seg7_controller_i/pulse_generator_i/load
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.150     9.039 r  seg7_controller_i/pulse_generator_i/an[0]_i_1/O
                         net (fo=1, routed)           0.662     9.701    seg7_controller_i/pulse_generator_i_n_8
    SLICE_X1Y87          FDCE                                         r  seg7_controller_i/an_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.601    15.024    seg7_controller_i/CLK
    SLICE_X1Y87          FDCE                                         r  seg7_controller_i/an_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_CE)      -0.407    14.856    seg7_controller_i/an_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 char_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  char_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  char_3_reg[2]/Q
                         net (fo=2, routed)           0.124     1.784    char_3[2]
    SLICE_X6Y87          FDCE                                         r  char_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDCE                                         r  char_4_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.059     1.591    char_4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 char_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  char_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  char_1_reg[3]/Q
                         net (fo=2, routed)           0.115     1.777    char_1[3]
    SLICE_X3Y89          FDCE                                         r  char_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  char_2_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.047     1.568    char_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 char_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  char_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  char_0_reg[0]/Q
                         net (fo=2, routed)           0.116     1.777    char_0[0]
    SLICE_X3Y86          FDCE                                         r  char_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  char_1_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.047     1.566    char_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 char_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  char_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  char_2_reg[0]/Q
                         net (fo=2, routed)           0.125     1.785    char_2[0]
    SLICE_X3Y86          FDCE                                         r  char_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  char_3_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.047     1.566    char_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 char_4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_5_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  char_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  char_4_reg[3]/Q
                         net (fo=2, routed)           0.157     1.820    char_4[3]
    SLICE_X3Y89          FDCE                                         r  char_5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  char_5_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.075     1.596    char_5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 char_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.256%)  route 0.134ns (48.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  char_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  char_2_reg[1]/Q
                         net (fo=2, routed)           0.134     1.794    char_2[1]
    SLICE_X0Y86          FDCE                                         r  char_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  char_3_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.047     1.566    char_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 seg7_controller_i/cntr3bit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/an_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.174%)  route 0.171ns (54.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.521    seg7_controller_i/CLK
    SLICE_X1Y88          FDCE                                         r  seg7_controller_i/cntr3bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  seg7_controller_i/cntr3bit_reg[0]/Q
                         net (fo=21, routed)          0.171     1.833    seg7_controller_i/cntr3bit[0]
    SLICE_X1Y87          FDCE                                         r  seg7_controller_i/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.873     2.038    seg7_controller_i/CLK
    SLICE_X1Y87          FDCE                                         r  seg7_controller_i/an_reg[0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.070     1.605    seg7_controller_i/an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 char_6_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_7_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  char_6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.128     1.649 r  char_6_reg[3]/Q
                         net (fo=2, routed)           0.135     1.785    char_6[3]
    SLICE_X3Y89          FDCE                                         r  char_7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  char_7_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.023     1.544    char_7_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 char_5_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_6_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  char_5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  char_5_reg[0]/Q
                         net (fo=2, routed)           0.135     1.783    char_5[0]
    SLICE_X3Y86          FDCE                                         r  char_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  char_6_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.023     1.542    char_6_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 seg7_controller_i/cntr3bit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_i/cntr3bit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.600     1.519    seg7_controller_i/CLK
    SLICE_X3Y85          FDCE                                         r  seg7_controller_i/cntr3bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  seg7_controller_i/cntr3bit_reg[1]/Q
                         net (fo=21, routed)          0.168     1.829    seg7_controller_i/cntr3bit[1]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.042     1.871 r  seg7_controller_i/cntr3bit[2]_i_2/O
                         net (fo=1, routed)           0.000     1.871    seg7_controller_i/plusOp[2]
    SLICE_X3Y85          FDCE                                         r  seg7_controller_i/cntr3bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    seg7_controller_i/CLK
    SLICE_X3Y85          FDCE                                         r  seg7_controller_i/cntr3bit_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.107     1.626    seg7_controller_i/cntr3bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     char_2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y87     char_2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     char_2_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     char_3_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     char_3_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y87     char_3_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     char_3_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     char_4_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     char_4_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     char_2_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     char_3_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     char_4_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     char_5_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     char_6_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     char_7_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     pulse_generator_i/pulse_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     pulse_generator_i/pulse_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     pulse_generator_i/pulse_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     pulse_generator_i/pulse_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     pulse_generator_i/pulse_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     pulse_generator_i/pulse_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     pulse_generator_i/pulse_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     pulse_generator_i/pulse_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     seg7_controller_i/an_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     seg7_controller_i/an_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seg7_controller_i/pulse_generator_i/pulse_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seg7_controller_i/pulse_generator_i/pulse_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seg7_controller_i/pulse_generator_i/pulse_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seg7_controller_i/pulse_generator_i/pulse_cnt_reg[3]/C



