;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, 6
	SLT 0, 0
	SUB @-26, 100
	SUB -206, <-120
	SUB @-206, <-120
	DJN -1, @-20
	SUB @-526, 120
	SUB <13, 0
	CMP 63, @70
	SUB @-206, <-120
	SLT 0, 0
	SUB 210, 25
	MOV 1, 0
	JMN 1, @0
	SUB 0, 201
	SUB 210, 20
	JMP 1
	SUB 63, @70
	SUB 63, @70
	SUB <13, 0
	SUB <13, 0
	SUB @-526, 120
	ADD 210, 30
	CMP 63, @70
	SLT 0, 0
	SUB 21, 2
	SUB <13, 0
	MOV <13, 0
	MOV <13, 0
	MOV <13, 0
	MOV <13, 0
	MOV <13, 0
	MOV <13, 0
	SUB <13, 0
	SUB <13, 0
	MOV 0, 201
	MOV 1, 0
	SUB <13, 0
	ADD 1, <0
	SUB 63, @70
	SUB @127, 106
	MOV 1, <-62
	SPL 0, <332
	MOV 1, <-62
	SPL 0, <332
	MOV 0, 201
