2:50:18 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-C9SO7TB

# Tue Aug 18 14:50:22 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v" (library work)
@W: CG921 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":134:6:134:15|aluReadBus is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":5:7:5:13|Synthesizing module control in library work.

@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":19:23:19:26|Removing wire hreg, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":21:23:21:28|Removing wire romAdd, as there is no assignment to it.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Pruning unused register increment. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":44:2:44:7|Pruning unused register programCounter[15:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_16s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_Z2

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Synthesizing module top in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z4

@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":97:18:97:27|Expecting wire for output connection, found aluReadBus
@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":97:18:97:27|Illegal or Unsupported Syntax within black box. Use: // synthesis translate_off {  unsupported Verilog } // synthesis translate_on 
@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":97:18:97:27|Alternatively, set the builtin compiler directive IGNORE_VERILOG_BLACKBOX_GUTS in the Verilog tab of the UI or set `define IGNORE_VERILOG_BLACKBOX_GUTS in any Verilog file.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 18 14:50:23 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 18 14:50:23 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-C9SO7TB

# Tue Aug 18 14:52:25 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v" (library work)
@W: CG921 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":134:6:134:15|aluReadBus is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":5:7:5:13|Synthesizing module control in library work.

@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":19:23:19:26|Removing wire hreg, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":21:23:21:28|Removing wire romAdd, as there is no assignment to it.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Pruning unused register increment. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":44:2:44:7|Pruning unused register programCounter[15:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_16s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_Z2

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Synthesizing module top in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z4

@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":97:18:97:27|Expecting wire for output connection, found aluReadBus
@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":97:18:97:27|Illegal or Unsupported Syntax within black box. Use: // synthesis translate_off {  unsupported Verilog } // synthesis translate_on 
@E: CS164 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":97:18:97:27|Alternatively, set the builtin compiler directive IGNORE_VERILOG_BLACKBOX_GUTS in the Verilog tab of the UI or set `define IGNORE_VERILOG_BLACKBOX_GUTS in any Verilog file.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 18 14:52:26 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 18 14:52:26 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-C9SO7TB

# Tue Aug 18 14:53:19 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":5:7:5:13|Synthesizing module control in library work.

@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":19:23:19:26|Removing wire hreg, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":21:23:21:28|Removing wire romAdd, as there is no assignment to it.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Pruning unused register increment. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":44:2:44:7|Pruning unused register programCounter[15:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_16s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_Z2

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Synthesizing module top in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z4

@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|Removing wire ramOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|Removing wire romOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|Removing wire gpuOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|Removing wire apuOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|Removing wire clkOut, as there is no assignment to it.
@W: CG133 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":134:13:134:15|Object din is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":135:14:135:17|Removing wire dout, as there is no assignment to it.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[8]; possible missing assignment in an if or case statement.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Trying to extract state machine for register testState.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Register bit testState[3] is always 0.
@W: CL260 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning register bit 3 of testState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Removing register 'ramAddMode' because it is only assigned 0 or its original value.
@N: CL189 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Register bit busState[3] is always 0.
@W: CL260 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Pruning register bit 3 of busState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":24:22:24:29|Input port bit 6 of testWord[31:0] is unused

@W: CL247 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":24:22:24:29|Input port bit 0 of testWord[31:0] is unused

@W: CL157 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":19:23:19:26|*Output hreg has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":21:23:21:28|*Output romAdd has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":18:22:18:25|Input greg is unused.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 84MB peak: 99MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:53:21 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:53:21 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:53:21 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:53:22 2020

###########################################################]
Pre-mapping Report

# Tue Aug 18 14:53:23 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":235:32:235:32|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":82:21:82:23|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_7d5186020056a223808828e9cc25bba0
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_1 (in view: work.control(verilog)) on net hreg_1 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_2 (in view: work.control(verilog)) on net hreg_2 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_3 (in view: work.control(verilog)) on net hreg_3 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_4 (in view: work.control(verilog)) on net hreg_4 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_5 (in view: work.control(verilog)) on net hreg_5 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_6 (in view: work.control(verilog)) on net hreg_6 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_7 (in view: work.control(verilog)) on net hreg_7 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_8 (in view: work.control(verilog)) on net hreg_8 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_9 (in view: work.control(verilog)) on net hreg_9 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_10 (in view: work.control(verilog)) on net hreg_10 (in view: work.control(verilog)) has its enable tied to GND.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Removing sequential instance ramWrite (in view: work.control(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
top|CLK                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     100  
top|testClock_derived_clock     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     152  
======================================================================================================================

@W: MT529 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 100 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 18 14:53:23 2020

###########################################################]
Map & Optimize Report

# Tue Aug 18 14:53:23 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_1 (in view: work.control(verilog)) on net romAdd_1 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_2 (in view: work.control(verilog)) on net romAdd_2 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_3 (in view: work.control(verilog)) on net romAdd_3 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_4 (in view: work.control(verilog)) on net romAdd_4 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_5 (in view: work.control(verilog)) on net romAdd_5 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_6 (in view: work.control(verilog)) on net romAdd_6 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_7 (in view: work.control(verilog)) on net romAdd_7 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_8 (in view: work.control(verilog)) on net romAdd_8 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_9 (in view: work.control(verilog)) on net romAdd_9 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_10 (in view: work.control(verilog)) on net romAdd_10 (in view: work.control(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|ROM busState_2[2:0] (in view: work.control(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|ROM aluReadBus_2 (in view: work.control(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|ROM busState_2[2:0] (in view: work.control(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|Found ROM .delname. (in view: work.control(verilog)) with 19 words by 3 bits.
@W: FA239 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|ROM aluReadBus_2 (in view: work.control(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|Found ROM .delname. (in view: work.control(verilog)) with 19 words by 1 bit.
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXstate[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXready is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.gap[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXbuffer[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.aluParams[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.results[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.operand1[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.aluOperation[5:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.operand2[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.busState_1[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.aluReadBus is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.overflow is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.h[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.g[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.f[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.e[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.d[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.c[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.b[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.a[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance testState[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[15] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[14] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[13] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[12] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[11] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[10] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[9] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[8] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance TXstart is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance testWord[31:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance testClock is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance TXbuffer[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[15] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@W: BN132 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Removing instance CONTROL.busState_1[1] because it is equivalent to instance CONTROL.aluReadBus. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|Removing sequential instance testWord[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|Removing sequential instance testWord[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|Removing sequential instance ALU.overflow (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 166MB peak: 188MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -6.44ns		1100 /       248
   2		0h:00m:04s		    -6.44ns		1001 /       248
   3		0h:00m:04s		    -6.44ns		1001 /       248
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.operand2[2] (in view: work.top(verilog)) with 71 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.operand1[1] (in view: work.top(verilog)) with 62 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.operand1[2] (in view: work.top(verilog)) with 35 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.operand2[0] (in view: work.top(verilog)) with 35 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.aluReadBus (in view: work.top(verilog)) with 121 loads 3 times to improve timing.
Timing driven replication report
Added 15 Registers via timing driven replication
Added 15 LUTs via timing driven replication

   4		0h:00m:06s		    -6.44ns		1073 /       263
   5		0h:00m:06s		    -6.44ns		1071 /       263
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.operand2[1] (in view: work.top(verilog)) with 31 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   6		0h:00m:06s		    -6.44ns		1067 /       265
   7		0h:00m:07s		    -6.44ns		1068 /       265
@N: FX1016 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":13:15:13:17|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net testState_i[2].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 201MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 200MB peak: 201MB)

@N: MT611 :|Automatically generated clock top|testClock_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 265 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
167 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               265        testWord[10]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 171MB peak: 201MB)

Writing Analyst data base C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 198MB peak: 201MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 199MB peak: 201MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 201MB)

@W: MT420 |Found inferred clock top|CLK with period 22.21ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 18 14:53:32 2020
#


Top view:               top
Requested Frequency:    45.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.920

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            45.0 MHz      38.3 MHz      22.211        26.131        -3.920     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  22.211      -3.920  |  22.211      14.421  |  11.106      6.955  |  11.106      5.086
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                  Arrival           
Instance                     Reference     Type        Pin     Net                     Time        Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
ALU.e[0]                     top|CLK       SB_DFFE     Q       e[0]                    0.540       -3.920
ALU.a[0]                     top|CLK       SB_DFFE     Q       a[0]                    0.540       -3.913
ALU.c[0]                     top|CLK       SB_DFFE     Q       c[0]                    0.540       -3.913
CONTROL.operand2_fast[2]     top|CLK       SB_DFF      Q       aluOperand2_fast[2]     0.540       -3.913
ALU.e[1]                     top|CLK       SB_DFFE     Q       e[1]                    0.540       -3.899
ALU.a[1]                     top|CLK       SB_DFFE     Q       a[1]                    0.540       -3.892
ALU.c[1]                     top|CLK       SB_DFFE     Q       c[1]                    0.540       -3.892
ALU.e[4]                     top|CLK       SB_DFFE     Q       e[4]                    0.540       -3.885
ALU.a[4]                     top|CLK       SB_DFFE     Q       a[4]                    0.540       -3.878
ALU.c[4]                     top|CLK       SB_DFFE     Q       c[4]                    0.540       -3.878
=========================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                       Required           
Instance      Reference     Type        Pin     Net          Time         Slack 
              Clock                                                             
--------------------------------------------------------------------------------
ALU.a[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.b[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.c[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.d[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.e[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.f[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.g[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.h[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.a[14]     top|CLK       SB_DFFE     D       a_15[14]     22.106       -3.779
ALU.b[14]     top|CLK       SB_DFFE     D       a_15[14]     22.106       -3.779
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      22.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.106

    - Propagation time:                      26.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.920

    Number of logic level(s):                16
    Starting point:                          ALU.e[0] / Q
    Ending point:                            ALU.a[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
ALU.e[0]                               SB_DFFE      Q        Out     0.540     0.540       -         
e[0]                                   Net          -        -       1.599     -           2         
ALU.e_RNINIVJ[0]                       SB_LUT4      I0       In      -         2.139       -         
ALU.e_RNINIVJ[0]                       SB_LUT4      O        Out     0.449     2.588       -         
e_RNINIVJ[0]                           Net          -        -       1.371     -           1         
ALU.e_RNIHCSL1[0]                      SB_LUT4      I0       In      -         3.959       -         
ALU.e_RNIHCSL1[0]                      SB_LUT4      O        Out     0.386     4.345       -         
operand2_7_ns_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIPDJU2[0]                      SB_LUT4      I0       In      -         5.715       -         
ALU.d_RNIPDJU2[0]                      SB_LUT4      O        Out     0.449     6.164       -         
operand2[0]                            Net          -        -       1.371     -           1         
ALU.d_RNIGTOD3[0]                      SB_LUT4      I0       In      -         7.535       -         
ALU.d_RNIGTOD3[0]                      SB_LUT4      O        Out     0.449     7.984       -         
N_252_0                                Net          -        -       1.371     -           40        
ALU.mult.madd_165_0_tz                 SB_LUT4      I1       In      -         9.355       -         
ALU.mult.madd_165_0_tz                 SB_LUT4      O        Out     0.400     9.755       -         
madd_165_0_tz                          Net          -        -       1.371     -           2         
ALU.mult.madd_165_0                    SB_LUT4      I0       In      -         11.126      -         
ALU.mult.madd_165_0                    SB_LUT4      O        Out     0.449     11.575      -         
madd_165_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_227                      SB_LUT4      I1       In      -         12.946      -         
ALU.mult.madd_227                      SB_LUT4      O        Out     0.400     13.345      -         
madd_227                               Net          -        -       1.371     -           3         
ALU.mult.madd_285                      SB_LUT4      I2       In      -         14.716      -         
ALU.mult.madd_285                      SB_LUT4      O        Out     0.379     15.095      -         
madd_285                               Net          -        -       1.371     -           2         
ALU.mult.madd_295_0                    SB_LUT4      I0       In      -         16.466      -         
ALU.mult.madd_295_0                    SB_LUT4      O        Out     0.449     16.915      -         
madd_295_0                             Net          -        -       1.371     -           1         
ALU.mult.madd_300_0                    SB_LUT4      I0       In      -         18.286      -         
ALU.mult.madd_300_0                    SB_LUT4      O        Out     0.449     18.735      -         
madd_N_10                              Net          -        -       1.371     -           2         
ALU.mult.madd_axb_11                   SB_LUT4      I0       In      -         20.106      -         
ALU.mult.madd_axb_11                   SB_LUT4      O        Out     0.449     20.554      -         
madd_axb_11                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     I0       In      -         21.459      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.258     21.717      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_c                 SB_CARRY     CI       In      -         21.731      -         
ALU.mult.madd_cry_12_c                 SB_CARRY     CO       Out     0.126     21.857      -         
madd_cry_12                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CI       In      -         21.871      -         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CO       Out     0.126     21.997      -         
madd_cry_13                            Net          -        -       0.386     -           1         
ALU.mult.madd_s_14                     SB_LUT4      I3       In      -         22.383      -         
ALU.mult.madd_s_14                     SB_LUT4      O        Out     0.316     22.699      -         
mult[15]                               Net          -        -       1.371     -           1         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      I0       In      -         24.070      -         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      O        Out     0.449     24.519      -         
a_15[15]                               Net          -        -       1.507     -           8         
ALU.a[15]                              SB_DFFE      D        In      -         26.026      -         
=====================================================================================================
Total path delay (propagation time + setup) of 26.131 is 6.625(25.4%) logic and 19.506(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      22.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.106

    - Propagation time:                      26.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.920

    Number of logic level(s):                16
    Starting point:                          ALU.e[0] / Q
    Ending point:                            ALU.b[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
ALU.e[0]                               SB_DFFE      Q        Out     0.540     0.540       -         
e[0]                                   Net          -        -       1.599     -           2         
ALU.e_RNINIVJ[0]                       SB_LUT4      I0       In      -         2.139       -         
ALU.e_RNINIVJ[0]                       SB_LUT4      O        Out     0.449     2.588       -         
e_RNINIVJ[0]                           Net          -        -       1.371     -           1         
ALU.e_RNIHCSL1[0]                      SB_LUT4      I0       In      -         3.959       -         
ALU.e_RNIHCSL1[0]                      SB_LUT4      O        Out     0.386     4.345       -         
operand2_7_ns_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIPDJU2[0]                      SB_LUT4      I0       In      -         5.715       -         
ALU.d_RNIPDJU2[0]                      SB_LUT4      O        Out     0.449     6.164       -         
operand2[0]                            Net          -        -       1.371     -           1         
ALU.d_RNIGTOD3[0]                      SB_LUT4      I0       In      -         7.535       -         
ALU.d_RNIGTOD3[0]                      SB_LUT4      O        Out     0.449     7.984       -         
N_252_0                                Net          -        -       1.371     -           40        
ALU.mult.madd_165_0_tz                 SB_LUT4      I1       In      -         9.355       -         
ALU.mult.madd_165_0_tz                 SB_LUT4      O        Out     0.400     9.755       -         
madd_165_0_tz                          Net          -        -       1.371     -           2         
ALU.mult.madd_165_0                    SB_LUT4      I0       In      -         11.126      -         
ALU.mult.madd_165_0                    SB_LUT4      O        Out     0.449     11.575      -         
madd_165_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_227                      SB_LUT4      I1       In      -         12.946      -         
ALU.mult.madd_227                      SB_LUT4      O        Out     0.400     13.345      -         
madd_227                               Net          -        -       1.371     -           3         
ALU.mult.madd_285                      SB_LUT4      I2       In      -         14.716      -         
ALU.mult.madd_285                      SB_LUT4      O        Out     0.379     15.095      -         
madd_285                               Net          -        -       1.371     -           2         
ALU.mult.madd_295_0                    SB_LUT4      I0       In      -         16.466      -         
ALU.mult.madd_295_0                    SB_LUT4      O        Out     0.449     16.915      -         
madd_295_0                             Net          -        -       1.371     -           1         
ALU.mult.madd_300_0                    SB_LUT4      I0       In      -         18.286      -         
ALU.mult.madd_300_0                    SB_LUT4      O        Out     0.449     18.735      -         
madd_N_10                              Net          -        -       1.371     -           2         
ALU.mult.madd_axb_11                   SB_LUT4      I0       In      -         20.106      -         
ALU.mult.madd_axb_11                   SB_LUT4      O        Out     0.449     20.554      -         
madd_axb_11                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     I0       In      -         21.459      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.258     21.717      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_c                 SB_CARRY     CI       In      -         21.731      -         
ALU.mult.madd_cry_12_c                 SB_CARRY     CO       Out     0.126     21.857      -         
madd_cry_12                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CI       In      -         21.871      -         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CO       Out     0.126     21.997      -         
madd_cry_13                            Net          -        -       0.386     -           1         
ALU.mult.madd_s_14                     SB_LUT4      I3       In      -         22.383      -         
ALU.mult.madd_s_14                     SB_LUT4      O        Out     0.316     22.699      -         
mult[15]                               Net          -        -       1.371     -           1         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      I0       In      -         24.070      -         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      O        Out     0.449     24.519      -         
a_15[15]                               Net          -        -       1.507     -           8         
ALU.b[15]                              SB_DFFE      D        In      -         26.026      -         
=====================================================================================================
Total path delay (propagation time + setup) of 26.131 is 6.625(25.4%) logic and 19.506(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      22.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.106

    - Propagation time:                      26.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.920

    Number of logic level(s):                16
    Starting point:                          ALU.e[0] / Q
    Ending point:                            ALU.c[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
ALU.e[0]                               SB_DFFE      Q        Out     0.540     0.540       -         
e[0]                                   Net          -        -       1.599     -           2         
ALU.e_RNINIVJ[0]                       SB_LUT4      I0       In      -         2.139       -         
ALU.e_RNINIVJ[0]                       SB_LUT4      O        Out     0.449     2.588       -         
e_RNINIVJ[0]                           Net          -        -       1.371     -           1         
ALU.e_RNIHCSL1[0]                      SB_LUT4      I0       In      -         3.959       -         
ALU.e_RNIHCSL1[0]                      SB_LUT4      O        Out     0.386     4.345       -         
operand2_7_ns_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIPDJU2[0]                      SB_LUT4      I0       In      -         5.715       -         
ALU.d_RNIPDJU2[0]                      SB_LUT4      O        Out     0.449     6.164       -         
operand2[0]                            Net          -        -       1.371     -           1         
ALU.d_RNIGTOD3[0]                      SB_LUT4      I0       In      -         7.535       -         
ALU.d_RNIGTOD3[0]                      SB_LUT4      O        Out     0.449     7.984       -         
N_252_0                                Net          -        -       1.371     -           40        
ALU.mult.madd_165_0_tz                 SB_LUT4      I1       In      -         9.355       -         
ALU.mult.madd_165_0_tz                 SB_LUT4      O        Out     0.400     9.755       -         
madd_165_0_tz                          Net          -        -       1.371     -           2         
ALU.mult.madd_165_0                    SB_LUT4      I0       In      -         11.126      -         
ALU.mult.madd_165_0                    SB_LUT4      O        Out     0.449     11.575      -         
madd_165_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_227                      SB_LUT4      I1       In      -         12.946      -         
ALU.mult.madd_227                      SB_LUT4      O        Out     0.400     13.345      -         
madd_227                               Net          -        -       1.371     -           3         
ALU.mult.madd_285                      SB_LUT4      I2       In      -         14.716      -         
ALU.mult.madd_285                      SB_LUT4      O        Out     0.379     15.095      -         
madd_285                               Net          -        -       1.371     -           2         
ALU.mult.madd_295_0                    SB_LUT4      I0       In      -         16.466      -         
ALU.mult.madd_295_0                    SB_LUT4      O        Out     0.449     16.915      -         
madd_295_0                             Net          -        -       1.371     -           1         
ALU.mult.madd_300_0                    SB_LUT4      I0       In      -         18.286      -         
ALU.mult.madd_300_0                    SB_LUT4      O        Out     0.449     18.735      -         
madd_N_10                              Net          -        -       1.371     -           2         
ALU.mult.madd_axb_11                   SB_LUT4      I0       In      -         20.106      -         
ALU.mult.madd_axb_11                   SB_LUT4      O        Out     0.449     20.554      -         
madd_axb_11                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     I0       In      -         21.459      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.258     21.717      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_c                 SB_CARRY     CI       In      -         21.731      -         
ALU.mult.madd_cry_12_c                 SB_CARRY     CO       Out     0.126     21.857      -         
madd_cry_12                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CI       In      -         21.871      -         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CO       Out     0.126     21.997      -         
madd_cry_13                            Net          -        -       0.386     -           1         
ALU.mult.madd_s_14                     SB_LUT4      I3       In      -         22.383      -         
ALU.mult.madd_s_14                     SB_LUT4      O        Out     0.316     22.699      -         
mult[15]                               Net          -        -       1.371     -           1         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      I0       In      -         24.070      -         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      O        Out     0.449     24.519      -         
a_15[15]                               Net          -        -       1.507     -           8         
ALU.c[15]                              SB_DFFE      D        In      -         26.026      -         
=====================================================================================================
Total path delay (propagation time + setup) of 26.131 is 6.625(25.4%) logic and 19.506(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      22.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.106

    - Propagation time:                      26.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.920

    Number of logic level(s):                16
    Starting point:                          ALU.e[0] / Q
    Ending point:                            ALU.d[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
ALU.e[0]                               SB_DFFE      Q        Out     0.540     0.540       -         
e[0]                                   Net          -        -       1.599     -           2         
ALU.e_RNINIVJ[0]                       SB_LUT4      I0       In      -         2.139       -         
ALU.e_RNINIVJ[0]                       SB_LUT4      O        Out     0.449     2.588       -         
e_RNINIVJ[0]                           Net          -        -       1.371     -           1         
ALU.e_RNIHCSL1[0]                      SB_LUT4      I0       In      -         3.959       -         
ALU.e_RNIHCSL1[0]                      SB_LUT4      O        Out     0.386     4.345       -         
operand2_7_ns_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIPDJU2[0]                      SB_LUT4      I0       In      -         5.715       -         
ALU.d_RNIPDJU2[0]                      SB_LUT4      O        Out     0.449     6.164       -         
operand2[0]                            Net          -        -       1.371     -           1         
ALU.d_RNIGTOD3[0]                      SB_LUT4      I0       In      -         7.535       -         
ALU.d_RNIGTOD3[0]                      SB_LUT4      O        Out     0.449     7.984       -         
N_252_0                                Net          -        -       1.371     -           40        
ALU.mult.madd_165_0_tz                 SB_LUT4      I1       In      -         9.355       -         
ALU.mult.madd_165_0_tz                 SB_LUT4      O        Out     0.400     9.755       -         
madd_165_0_tz                          Net          -        -       1.371     -           2         
ALU.mult.madd_165_0                    SB_LUT4      I0       In      -         11.126      -         
ALU.mult.madd_165_0                    SB_LUT4      O        Out     0.449     11.575      -         
madd_165_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_227                      SB_LUT4      I1       In      -         12.946      -         
ALU.mult.madd_227                      SB_LUT4      O        Out     0.400     13.345      -         
madd_227                               Net          -        -       1.371     -           3         
ALU.mult.madd_285                      SB_LUT4      I2       In      -         14.716      -         
ALU.mult.madd_285                      SB_LUT4      O        Out     0.379     15.095      -         
madd_285                               Net          -        -       1.371     -           2         
ALU.mult.madd_295_0                    SB_LUT4      I0       In      -         16.466      -         
ALU.mult.madd_295_0                    SB_LUT4      O        Out     0.449     16.915      -         
madd_295_0                             Net          -        -       1.371     -           1         
ALU.mult.madd_300_0                    SB_LUT4      I0       In      -         18.286      -         
ALU.mult.madd_300_0                    SB_LUT4      O        Out     0.449     18.735      -         
madd_N_10                              Net          -        -       1.371     -           2         
ALU.mult.madd_axb_11                   SB_LUT4      I0       In      -         20.106      -         
ALU.mult.madd_axb_11                   SB_LUT4      O        Out     0.449     20.554      -         
madd_axb_11                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     I0       In      -         21.459      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.258     21.717      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_c                 SB_CARRY     CI       In      -         21.731      -         
ALU.mult.madd_cry_12_c                 SB_CARRY     CO       Out     0.126     21.857      -         
madd_cry_12                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CI       In      -         21.871      -         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CO       Out     0.126     21.997      -         
madd_cry_13                            Net          -        -       0.386     -           1         
ALU.mult.madd_s_14                     SB_LUT4      I3       In      -         22.383      -         
ALU.mult.madd_s_14                     SB_LUT4      O        Out     0.316     22.699      -         
mult[15]                               Net          -        -       1.371     -           1         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      I0       In      -         24.070      -         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      O        Out     0.449     24.519      -         
a_15[15]                               Net          -        -       1.507     -           8         
ALU.d[15]                              SB_DFFE      D        In      -         26.026      -         
=====================================================================================================
Total path delay (propagation time + setup) of 26.131 is 6.625(25.4%) logic and 19.506(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      22.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.106

    - Propagation time:                      26.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.920

    Number of logic level(s):                16
    Starting point:                          ALU.e[0] / Q
    Ending point:                            ALU.e[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
ALU.e[0]                               SB_DFFE      Q        Out     0.540     0.540       -         
e[0]                                   Net          -        -       1.599     -           2         
ALU.e_RNINIVJ[0]                       SB_LUT4      I0       In      -         2.139       -         
ALU.e_RNINIVJ[0]                       SB_LUT4      O        Out     0.449     2.588       -         
e_RNINIVJ[0]                           Net          -        -       1.371     -           1         
ALU.e_RNIHCSL1[0]                      SB_LUT4      I0       In      -         3.959       -         
ALU.e_RNIHCSL1[0]                      SB_LUT4      O        Out     0.386     4.345       -         
operand2_7_ns_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIPDJU2[0]                      SB_LUT4      I0       In      -         5.715       -         
ALU.d_RNIPDJU2[0]                      SB_LUT4      O        Out     0.449     6.164       -         
operand2[0]                            Net          -        -       1.371     -           1         
ALU.d_RNIGTOD3[0]                      SB_LUT4      I0       In      -         7.535       -         
ALU.d_RNIGTOD3[0]                      SB_LUT4      O        Out     0.449     7.984       -         
N_252_0                                Net          -        -       1.371     -           40        
ALU.mult.madd_165_0_tz                 SB_LUT4      I1       In      -         9.355       -         
ALU.mult.madd_165_0_tz                 SB_LUT4      O        Out     0.400     9.755       -         
madd_165_0_tz                          Net          -        -       1.371     -           2         
ALU.mult.madd_165_0                    SB_LUT4      I0       In      -         11.126      -         
ALU.mult.madd_165_0                    SB_LUT4      O        Out     0.449     11.575      -         
madd_165_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_227                      SB_LUT4      I1       In      -         12.946      -         
ALU.mult.madd_227                      SB_LUT4      O        Out     0.400     13.345      -         
madd_227                               Net          -        -       1.371     -           3         
ALU.mult.madd_285                      SB_LUT4      I2       In      -         14.716      -         
ALU.mult.madd_285                      SB_LUT4      O        Out     0.379     15.095      -         
madd_285                               Net          -        -       1.371     -           2         
ALU.mult.madd_295_0                    SB_LUT4      I0       In      -         16.466      -         
ALU.mult.madd_295_0                    SB_LUT4      O        Out     0.449     16.915      -         
madd_295_0                             Net          -        -       1.371     -           1         
ALU.mult.madd_300_0                    SB_LUT4      I0       In      -         18.286      -         
ALU.mult.madd_300_0                    SB_LUT4      O        Out     0.449     18.735      -         
madd_N_10                              Net          -        -       1.371     -           2         
ALU.mult.madd_axb_11                   SB_LUT4      I0       In      -         20.106      -         
ALU.mult.madd_axb_11                   SB_LUT4      O        Out     0.449     20.554      -         
madd_axb_11                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     I0       In      -         21.459      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.258     21.717      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_c                 SB_CARRY     CI       In      -         21.731      -         
ALU.mult.madd_cry_12_c                 SB_CARRY     CO       Out     0.126     21.857      -         
madd_cry_12                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CI       In      -         21.871      -         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CO       Out     0.126     21.997      -         
madd_cry_13                            Net          -        -       0.386     -           1         
ALU.mult.madd_s_14                     SB_LUT4      I3       In      -         22.383      -         
ALU.mult.madd_s_14                     SB_LUT4      O        Out     0.316     22.699      -         
mult[15]                               Net          -        -       1.371     -           1         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      I0       In      -         24.070      -         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      O        Out     0.449     24.519      -         
a_15[15]                               Net          -        -       1.507     -           8         
ALU.e[15]                              SB_DFFE      D        In      -         26.026      -         
=====================================================================================================
Total path delay (propagation time + setup) of 26.131 is 6.625(25.4%) logic and 19.506(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 201MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 201MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             3 uses
SB_CARRY        69 uses
SB_DFF          46 uses
SB_DFFE         188 uses
SB_DFFN         15 uses
SB_DFFNE        16 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         1086 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   265 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 1086 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1086 = 1086 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 30MB peak: 201MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Tue Aug 18 14:53:32 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MULT_syn.prj" -log "MULT_Implmnt/MULT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MULT_Implmnt/MULT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-C9SO7TB

# Tue Aug 18 14:54:47 2020

#Implementation: MULT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":5:7:5:13|Synthesizing module control in library work.

@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":19:23:19:26|Removing wire hreg, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":21:23:21:28|Removing wire romAdd, as there is no assignment to it.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Pruning unused register increment. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":44:2:44:7|Pruning unused register programCounter[15:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_16s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_Z2

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Synthesizing module top in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z4

@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|Removing wire ramOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|Removing wire romOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|Removing wire gpuOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|Removing wire apuOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|Removing wire clkOut, as there is no assignment to it.
@W: CG133 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":134:13:134:15|Object din is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":135:14:135:17|Removing wire dout, as there is no assignment to it.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[8]; possible missing assignment in an if or case statement.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Trying to extract state machine for register testState.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Register bit testState[3] is always 0.
@W: CL260 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning register bit 3 of testState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Removing register 'ramAddMode' because it is only assigned 0 or its original value.
@N: CL189 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Register bit busState[3] is always 0.
@W: CL260 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Pruning register bit 3 of busState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":24:22:24:29|Input port bit 6 of testWord[31:0] is unused

@W: CL247 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":24:22:24:29|Input port bit 0 of testWord[31:0] is unused

@W: CL157 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":19:23:19:26|*Output hreg has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":21:23:21:28|*Output romAdd has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":18:22:18:25|Input greg is unused.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:54:47 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:54:47 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:54:47 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs changed - recompiling
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:54:49 2020

###########################################################]
Pre-mapping Report

# Tue Aug 18 14:54:49 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt 
Printing clock  summary report in "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":235:32:235:32|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_7d5186020056a223808828e9cc25bba0
@N: BN397 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":82:21:82:23|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_7d5186020056a223808828e9cc25bba0
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_1 (in view: work.control(verilog)) on net hreg_1 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_2 (in view: work.control(verilog)) on net hreg_2 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_3 (in view: work.control(verilog)) on net hreg_3 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_4 (in view: work.control(verilog)) on net hreg_4 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_5 (in view: work.control(verilog)) on net hreg_5 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_6 (in view: work.control(verilog)) on net hreg_6 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_7 (in view: work.control(verilog)) on net hreg_7 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_8 (in view: work.control(verilog)) on net hreg_8 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_9 (in view: work.control(verilog)) on net hreg_9 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":19:23:19:26|Tristate driver hreg_10 (in view: work.control(verilog)) on net hreg_10 (in view: work.control(verilog)) has its enable tied to GND.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Removing sequential instance ramWrite (in view: work.control(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
top|CLK                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     100  
top|testClock_derived_clock     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     152  
======================================================================================================================

@W: MT529 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|Found inferred clock top|CLK which controls 100 sequential elements including FTDI.TXstate[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 18 14:54:49 2020

###########################################################]
Map & Optimize Report

# Tue Aug 18 14:54:49 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_1 (in view: work.control(verilog)) on net romAdd_1 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_2 (in view: work.control(verilog)) on net romAdd_2 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_3 (in view: work.control(verilog)) on net romAdd_3 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_4 (in view: work.control(verilog)) on net romAdd_4 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_5 (in view: work.control(verilog)) on net romAdd_5 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_6 (in view: work.control(verilog)) on net romAdd_6 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_7 (in view: work.control(verilog)) on net romAdd_7 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_8 (in view: work.control(verilog)) on net romAdd_8 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_9 (in view: work.control(verilog)) on net romAdd_9 (in view: work.control(verilog)) has its enable tied to GND.
@N: MO111 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":21:23:21:28|Tristate driver romAdd_10 (in view: work.control(verilog)) on net romAdd_10 (in view: work.control(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|ROM busState_2[2:0] (in view: work.control(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|ROM aluReadBus_2 (in view: work.control(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|ROM busState_2[2:0] (in view: work.control(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|Found ROM .delname. (in view: work.control(verilog)) with 19 words by 3 bits.
@W: FA239 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|ROM aluReadBus_2 (in view: work.control(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":47:4:47:7|Found ROM .delname. (in view: work.control(verilog)) with 19 words by 1 bit.
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXstate[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXready is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.gap[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXbuffer[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.aluParams[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.results[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.operand1[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.aluOperation[5:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.operand2[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.busState_1[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|User-specified initial value defined for instance CONTROL.aluReadBus is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.overflow is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.h[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.g[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.f[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.e[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.d[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.c[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.b[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|User-specified initial value defined for instance ALU.a[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance testState[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[15] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[14] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[13] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[12] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[11] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[10] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[9] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|User-specified initial value defined for instance bus[8] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance TXstart is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance testWord[31:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance testClock is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|User-specified initial value defined for instance TXbuffer[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":119:4:119:7|Sequential instance bus_0[15] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@W: BN132 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Removing instance CONTROL.busState_1[1] because it is equivalent to instance CONTROL.aluReadBus. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)

@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|Removing sequential instance testWord[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":160:2:160:7|Removing sequential instance testWord[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":118:2:118:7|Removing sequential instance ALU.overflow (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 166MB peak: 188MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -6.44ns		1100 /       248
   2		0h:00m:04s		    -6.44ns		1001 /       248
   3		0h:00m:04s		    -6.44ns		1001 /       248
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.operand2[2] (in view: work.top(verilog)) with 71 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.operand1[1] (in view: work.top(verilog)) with 62 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.operand1[2] (in view: work.top(verilog)) with 35 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.operand2[0] (in view: work.top(verilog)) with 35 loads 3 times to improve timing.
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.aluReadBus (in view: work.top(verilog)) with 121 loads 3 times to improve timing.
Timing driven replication report
Added 15 Registers via timing driven replication
Added 15 LUTs via timing driven replication

   4		0h:00m:06s		    -6.44ns		1073 /       263
   5		0h:00m:06s		    -6.44ns		1071 /       263
@N: FX271 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\control.v":46:2:46:7|Replicating instance CONTROL.operand2[1] (in view: work.top(verilog)) with 31 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   6		0h:00m:07s		    -6.44ns		1067 /       265
   7		0h:00m:07s		    -6.44ns		1068 /       265
@N: FX1016 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":13:15:13:17|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net testState_i[2].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 201MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 200MB peak: 201MB)

@N: MT611 :|Automatically generated clock top|testClock_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 265 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
167 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               265        testWord[10]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 171MB peak: 201MB)

Writing Analyst data base C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 198MB peak: 201MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 199MB peak: 201MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 201MB)

@W: MT420 |Found inferred clock top|CLK with period 22.21ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 18 14:54:58 2020
#


Top view:               top
Requested Frequency:    45.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.920

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            45.0 MHz      38.3 MHz      22.211        26.131        -3.920     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  22.211      -3.920  |  22.211      14.421  |  11.106      6.955  |  11.106      5.086
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                  Arrival           
Instance                     Reference     Type        Pin     Net                     Time        Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
ALU.e[0]                     top|CLK       SB_DFFE     Q       e[0]                    0.540       -3.920
ALU.a[0]                     top|CLK       SB_DFFE     Q       a[0]                    0.540       -3.913
ALU.c[0]                     top|CLK       SB_DFFE     Q       c[0]                    0.540       -3.913
CONTROL.operand2_fast[2]     top|CLK       SB_DFF      Q       aluOperand2_fast[2]     0.540       -3.913
ALU.e[1]                     top|CLK       SB_DFFE     Q       e[1]                    0.540       -3.899
ALU.a[1]                     top|CLK       SB_DFFE     Q       a[1]                    0.540       -3.892
ALU.c[1]                     top|CLK       SB_DFFE     Q       c[1]                    0.540       -3.892
ALU.e[4]                     top|CLK       SB_DFFE     Q       e[4]                    0.540       -3.885
ALU.a[4]                     top|CLK       SB_DFFE     Q       a[4]                    0.540       -3.878
ALU.c[4]                     top|CLK       SB_DFFE     Q       c[4]                    0.540       -3.878
=========================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                       Required           
Instance      Reference     Type        Pin     Net          Time         Slack 
              Clock                                                             
--------------------------------------------------------------------------------
ALU.a[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.b[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.c[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.d[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.e[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.f[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.g[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.h[15]     top|CLK       SB_DFFE     D       a_15[15]     22.106       -3.920
ALU.a[14]     top|CLK       SB_DFFE     D       a_15[14]     22.106       -3.779
ALU.b[14]     top|CLK       SB_DFFE     D       a_15[14]     22.106       -3.779
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      22.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.106

    - Propagation time:                      26.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.920

    Number of logic level(s):                16
    Starting point:                          ALU.e[0] / Q
    Ending point:                            ALU.a[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
ALU.e[0]                               SB_DFFE      Q        Out     0.540     0.540       -         
e[0]                                   Net          -        -       1.599     -           2         
ALU.e_RNINIVJ[0]                       SB_LUT4      I0       In      -         2.139       -         
ALU.e_RNINIVJ[0]                       SB_LUT4      O        Out     0.449     2.588       -         
e_RNINIVJ[0]                           Net          -        -       1.371     -           1         
ALU.e_RNIHCSL1[0]                      SB_LUT4      I0       In      -         3.959       -         
ALU.e_RNIHCSL1[0]                      SB_LUT4      O        Out     0.386     4.345       -         
operand2_7_ns_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIPDJU2[0]                      SB_LUT4      I0       In      -         5.715       -         
ALU.d_RNIPDJU2[0]                      SB_LUT4      O        Out     0.449     6.164       -         
operand2[0]                            Net          -        -       1.371     -           1         
ALU.d_RNIGTOD3[0]                      SB_LUT4      I0       In      -         7.535       -         
ALU.d_RNIGTOD3[0]                      SB_LUT4      O        Out     0.449     7.984       -         
N_252_0                                Net          -        -       1.371     -           40        
ALU.mult.madd_165_0_tz                 SB_LUT4      I1       In      -         9.355       -         
ALU.mult.madd_165_0_tz                 SB_LUT4      O        Out     0.400     9.755       -         
madd_165_0_tz                          Net          -        -       1.371     -           2         
ALU.mult.madd_165_0                    SB_LUT4      I0       In      -         11.126      -         
ALU.mult.madd_165_0                    SB_LUT4      O        Out     0.449     11.575      -         
madd_165_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_227                      SB_LUT4      I1       In      -         12.946      -         
ALU.mult.madd_227                      SB_LUT4      O        Out     0.400     13.345      -         
madd_227                               Net          -        -       1.371     -           3         
ALU.mult.madd_285                      SB_LUT4      I2       In      -         14.716      -         
ALU.mult.madd_285                      SB_LUT4      O        Out     0.379     15.095      -         
madd_285                               Net          -        -       1.371     -           2         
ALU.mult.madd_295_0                    SB_LUT4      I0       In      -         16.466      -         
ALU.mult.madd_295_0                    SB_LUT4      O        Out     0.449     16.915      -         
madd_295_0                             Net          -        -       1.371     -           1         
ALU.mult.madd_300_0                    SB_LUT4      I0       In      -         18.286      -         
ALU.mult.madd_300_0                    SB_LUT4      O        Out     0.449     18.735      -         
madd_N_10                              Net          -        -       1.371     -           2         
ALU.mult.madd_axb_11                   SB_LUT4      I0       In      -         20.106      -         
ALU.mult.madd_axb_11                   SB_LUT4      O        Out     0.449     20.554      -         
madd_axb_11                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     I0       In      -         21.459      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.258     21.717      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_c                 SB_CARRY     CI       In      -         21.731      -         
ALU.mult.madd_cry_12_c                 SB_CARRY     CO       Out     0.126     21.857      -         
madd_cry_12                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CI       In      -         21.871      -         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CO       Out     0.126     21.997      -         
madd_cry_13                            Net          -        -       0.386     -           1         
ALU.mult.madd_s_14                     SB_LUT4      I3       In      -         22.383      -         
ALU.mult.madd_s_14                     SB_LUT4      O        Out     0.316     22.699      -         
mult[15]                               Net          -        -       1.371     -           1         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      I0       In      -         24.070      -         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      O        Out     0.449     24.519      -         
a_15[15]                               Net          -        -       1.507     -           8         
ALU.a[15]                              SB_DFFE      D        In      -         26.026      -         
=====================================================================================================
Total path delay (propagation time + setup) of 26.131 is 6.625(25.4%) logic and 19.506(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      22.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.106

    - Propagation time:                      26.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.920

    Number of logic level(s):                16
    Starting point:                          ALU.e[0] / Q
    Ending point:                            ALU.b[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
ALU.e[0]                               SB_DFFE      Q        Out     0.540     0.540       -         
e[0]                                   Net          -        -       1.599     -           2         
ALU.e_RNINIVJ[0]                       SB_LUT4      I0       In      -         2.139       -         
ALU.e_RNINIVJ[0]                       SB_LUT4      O        Out     0.449     2.588       -         
e_RNINIVJ[0]                           Net          -        -       1.371     -           1         
ALU.e_RNIHCSL1[0]                      SB_LUT4      I0       In      -         3.959       -         
ALU.e_RNIHCSL1[0]                      SB_LUT4      O        Out     0.386     4.345       -         
operand2_7_ns_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIPDJU2[0]                      SB_LUT4      I0       In      -         5.715       -         
ALU.d_RNIPDJU2[0]                      SB_LUT4      O        Out     0.449     6.164       -         
operand2[0]                            Net          -        -       1.371     -           1         
ALU.d_RNIGTOD3[0]                      SB_LUT4      I0       In      -         7.535       -         
ALU.d_RNIGTOD3[0]                      SB_LUT4      O        Out     0.449     7.984       -         
N_252_0                                Net          -        -       1.371     -           40        
ALU.mult.madd_165_0_tz                 SB_LUT4      I1       In      -         9.355       -         
ALU.mult.madd_165_0_tz                 SB_LUT4      O        Out     0.400     9.755       -         
madd_165_0_tz                          Net          -        -       1.371     -           2         
ALU.mult.madd_165_0                    SB_LUT4      I0       In      -         11.126      -         
ALU.mult.madd_165_0                    SB_LUT4      O        Out     0.449     11.575      -         
madd_165_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_227                      SB_LUT4      I1       In      -         12.946      -         
ALU.mult.madd_227                      SB_LUT4      O        Out     0.400     13.345      -         
madd_227                               Net          -        -       1.371     -           3         
ALU.mult.madd_285                      SB_LUT4      I2       In      -         14.716      -         
ALU.mult.madd_285                      SB_LUT4      O        Out     0.379     15.095      -         
madd_285                               Net          -        -       1.371     -           2         
ALU.mult.madd_295_0                    SB_LUT4      I0       In      -         16.466      -         
ALU.mult.madd_295_0                    SB_LUT4      O        Out     0.449     16.915      -         
madd_295_0                             Net          -        -       1.371     -           1         
ALU.mult.madd_300_0                    SB_LUT4      I0       In      -         18.286      -         
ALU.mult.madd_300_0                    SB_LUT4      O        Out     0.449     18.735      -         
madd_N_10                              Net          -        -       1.371     -           2         
ALU.mult.madd_axb_11                   SB_LUT4      I0       In      -         20.106      -         
ALU.mult.madd_axb_11                   SB_LUT4      O        Out     0.449     20.554      -         
madd_axb_11                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     I0       In      -         21.459      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.258     21.717      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_c                 SB_CARRY     CI       In      -         21.731      -         
ALU.mult.madd_cry_12_c                 SB_CARRY     CO       Out     0.126     21.857      -         
madd_cry_12                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CI       In      -         21.871      -         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CO       Out     0.126     21.997      -         
madd_cry_13                            Net          -        -       0.386     -           1         
ALU.mult.madd_s_14                     SB_LUT4      I3       In      -         22.383      -         
ALU.mult.madd_s_14                     SB_LUT4      O        Out     0.316     22.699      -         
mult[15]                               Net          -        -       1.371     -           1         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      I0       In      -         24.070      -         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      O        Out     0.449     24.519      -         
a_15[15]                               Net          -        -       1.507     -           8         
ALU.b[15]                              SB_DFFE      D        In      -         26.026      -         
=====================================================================================================
Total path delay (propagation time + setup) of 26.131 is 6.625(25.4%) logic and 19.506(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      22.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.106

    - Propagation time:                      26.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.920

    Number of logic level(s):                16
    Starting point:                          ALU.e[0] / Q
    Ending point:                            ALU.c[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
ALU.e[0]                               SB_DFFE      Q        Out     0.540     0.540       -         
e[0]                                   Net          -        -       1.599     -           2         
ALU.e_RNINIVJ[0]                       SB_LUT4      I0       In      -         2.139       -         
ALU.e_RNINIVJ[0]                       SB_LUT4      O        Out     0.449     2.588       -         
e_RNINIVJ[0]                           Net          -        -       1.371     -           1         
ALU.e_RNIHCSL1[0]                      SB_LUT4      I0       In      -         3.959       -         
ALU.e_RNIHCSL1[0]                      SB_LUT4      O        Out     0.386     4.345       -         
operand2_7_ns_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIPDJU2[0]                      SB_LUT4      I0       In      -         5.715       -         
ALU.d_RNIPDJU2[0]                      SB_LUT4      O        Out     0.449     6.164       -         
operand2[0]                            Net          -        -       1.371     -           1         
ALU.d_RNIGTOD3[0]                      SB_LUT4      I0       In      -         7.535       -         
ALU.d_RNIGTOD3[0]                      SB_LUT4      O        Out     0.449     7.984       -         
N_252_0                                Net          -        -       1.371     -           40        
ALU.mult.madd_165_0_tz                 SB_LUT4      I1       In      -         9.355       -         
ALU.mult.madd_165_0_tz                 SB_LUT4      O        Out     0.400     9.755       -         
madd_165_0_tz                          Net          -        -       1.371     -           2         
ALU.mult.madd_165_0                    SB_LUT4      I0       In      -         11.126      -         
ALU.mult.madd_165_0                    SB_LUT4      O        Out     0.449     11.575      -         
madd_165_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_227                      SB_LUT4      I1       In      -         12.946      -         
ALU.mult.madd_227                      SB_LUT4      O        Out     0.400     13.345      -         
madd_227                               Net          -        -       1.371     -           3         
ALU.mult.madd_285                      SB_LUT4      I2       In      -         14.716      -         
ALU.mult.madd_285                      SB_LUT4      O        Out     0.379     15.095      -         
madd_285                               Net          -        -       1.371     -           2         
ALU.mult.madd_295_0                    SB_LUT4      I0       In      -         16.466      -         
ALU.mult.madd_295_0                    SB_LUT4      O        Out     0.449     16.915      -         
madd_295_0                             Net          -        -       1.371     -           1         
ALU.mult.madd_300_0                    SB_LUT4      I0       In      -         18.286      -         
ALU.mult.madd_300_0                    SB_LUT4      O        Out     0.449     18.735      -         
madd_N_10                              Net          -        -       1.371     -           2         
ALU.mult.madd_axb_11                   SB_LUT4      I0       In      -         20.106      -         
ALU.mult.madd_axb_11                   SB_LUT4      O        Out     0.449     20.554      -         
madd_axb_11                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     I0       In      -         21.459      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.258     21.717      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_c                 SB_CARRY     CI       In      -         21.731      -         
ALU.mult.madd_cry_12_c                 SB_CARRY     CO       Out     0.126     21.857      -         
madd_cry_12                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CI       In      -         21.871      -         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CO       Out     0.126     21.997      -         
madd_cry_13                            Net          -        -       0.386     -           1         
ALU.mult.madd_s_14                     SB_LUT4      I3       In      -         22.383      -         
ALU.mult.madd_s_14                     SB_LUT4      O        Out     0.316     22.699      -         
mult[15]                               Net          -        -       1.371     -           1         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      I0       In      -         24.070      -         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      O        Out     0.449     24.519      -         
a_15[15]                               Net          -        -       1.507     -           8         
ALU.c[15]                              SB_DFFE      D        In      -         26.026      -         
=====================================================================================================
Total path delay (propagation time + setup) of 26.131 is 6.625(25.4%) logic and 19.506(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      22.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.106

    - Propagation time:                      26.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.920

    Number of logic level(s):                16
    Starting point:                          ALU.e[0] / Q
    Ending point:                            ALU.d[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
ALU.e[0]                               SB_DFFE      Q        Out     0.540     0.540       -         
e[0]                                   Net          -        -       1.599     -           2         
ALU.e_RNINIVJ[0]                       SB_LUT4      I0       In      -         2.139       -         
ALU.e_RNINIVJ[0]                       SB_LUT4      O        Out     0.449     2.588       -         
e_RNINIVJ[0]                           Net          -        -       1.371     -           1         
ALU.e_RNIHCSL1[0]                      SB_LUT4      I0       In      -         3.959       -         
ALU.e_RNIHCSL1[0]                      SB_LUT4      O        Out     0.386     4.345       -         
operand2_7_ns_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIPDJU2[0]                      SB_LUT4      I0       In      -         5.715       -         
ALU.d_RNIPDJU2[0]                      SB_LUT4      O        Out     0.449     6.164       -         
operand2[0]                            Net          -        -       1.371     -           1         
ALU.d_RNIGTOD3[0]                      SB_LUT4      I0       In      -         7.535       -         
ALU.d_RNIGTOD3[0]                      SB_LUT4      O        Out     0.449     7.984       -         
N_252_0                                Net          -        -       1.371     -           40        
ALU.mult.madd_165_0_tz                 SB_LUT4      I1       In      -         9.355       -         
ALU.mult.madd_165_0_tz                 SB_LUT4      O        Out     0.400     9.755       -         
madd_165_0_tz                          Net          -        -       1.371     -           2         
ALU.mult.madd_165_0                    SB_LUT4      I0       In      -         11.126      -         
ALU.mult.madd_165_0                    SB_LUT4      O        Out     0.449     11.575      -         
madd_165_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_227                      SB_LUT4      I1       In      -         12.946      -         
ALU.mult.madd_227                      SB_LUT4      O        Out     0.400     13.345      -         
madd_227                               Net          -        -       1.371     -           3         
ALU.mult.madd_285                      SB_LUT4      I2       In      -         14.716      -         
ALU.mult.madd_285                      SB_LUT4      O        Out     0.379     15.095      -         
madd_285                               Net          -        -       1.371     -           2         
ALU.mult.madd_295_0                    SB_LUT4      I0       In      -         16.466      -         
ALU.mult.madd_295_0                    SB_LUT4      O        Out     0.449     16.915      -         
madd_295_0                             Net          -        -       1.371     -           1         
ALU.mult.madd_300_0                    SB_LUT4      I0       In      -         18.286      -         
ALU.mult.madd_300_0                    SB_LUT4      O        Out     0.449     18.735      -         
madd_N_10                              Net          -        -       1.371     -           2         
ALU.mult.madd_axb_11                   SB_LUT4      I0       In      -         20.106      -         
ALU.mult.madd_axb_11                   SB_LUT4      O        Out     0.449     20.554      -         
madd_axb_11                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     I0       In      -         21.459      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.258     21.717      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_c                 SB_CARRY     CI       In      -         21.731      -         
ALU.mult.madd_cry_12_c                 SB_CARRY     CO       Out     0.126     21.857      -         
madd_cry_12                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CI       In      -         21.871      -         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CO       Out     0.126     21.997      -         
madd_cry_13                            Net          -        -       0.386     -           1         
ALU.mult.madd_s_14                     SB_LUT4      I3       In      -         22.383      -         
ALU.mult.madd_s_14                     SB_LUT4      O        Out     0.316     22.699      -         
mult[15]                               Net          -        -       1.371     -           1         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      I0       In      -         24.070      -         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      O        Out     0.449     24.519      -         
a_15[15]                               Net          -        -       1.507     -           8         
ALU.d[15]                              SB_DFFE      D        In      -         26.026      -         
=====================================================================================================
Total path delay (propagation time + setup) of 26.131 is 6.625(25.4%) logic and 19.506(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      22.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.106

    - Propagation time:                      26.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.920

    Number of logic level(s):                16
    Starting point:                          ALU.e[0] / Q
    Ending point:                            ALU.e[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
ALU.e[0]                               SB_DFFE      Q        Out     0.540     0.540       -         
e[0]                                   Net          -        -       1.599     -           2         
ALU.e_RNINIVJ[0]                       SB_LUT4      I0       In      -         2.139       -         
ALU.e_RNINIVJ[0]                       SB_LUT4      O        Out     0.449     2.588       -         
e_RNINIVJ[0]                           Net          -        -       1.371     -           1         
ALU.e_RNIHCSL1[0]                      SB_LUT4      I0       In      -         3.959       -         
ALU.e_RNIHCSL1[0]                      SB_LUT4      O        Out     0.386     4.345       -         
operand2_7_ns_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIPDJU2[0]                      SB_LUT4      I0       In      -         5.715       -         
ALU.d_RNIPDJU2[0]                      SB_LUT4      O        Out     0.449     6.164       -         
operand2[0]                            Net          -        -       1.371     -           1         
ALU.d_RNIGTOD3[0]                      SB_LUT4      I0       In      -         7.535       -         
ALU.d_RNIGTOD3[0]                      SB_LUT4      O        Out     0.449     7.984       -         
N_252_0                                Net          -        -       1.371     -           40        
ALU.mult.madd_165_0_tz                 SB_LUT4      I1       In      -         9.355       -         
ALU.mult.madd_165_0_tz                 SB_LUT4      O        Out     0.400     9.755       -         
madd_165_0_tz                          Net          -        -       1.371     -           2         
ALU.mult.madd_165_0                    SB_LUT4      I0       In      -         11.126      -         
ALU.mult.madd_165_0                    SB_LUT4      O        Out     0.449     11.575      -         
madd_165_0                             Net          -        -       1.371     -           2         
ALU.mult.madd_227                      SB_LUT4      I1       In      -         12.946      -         
ALU.mult.madd_227                      SB_LUT4      O        Out     0.400     13.345      -         
madd_227                               Net          -        -       1.371     -           3         
ALU.mult.madd_285                      SB_LUT4      I2       In      -         14.716      -         
ALU.mult.madd_285                      SB_LUT4      O        Out     0.379     15.095      -         
madd_285                               Net          -        -       1.371     -           2         
ALU.mult.madd_295_0                    SB_LUT4      I0       In      -         16.466      -         
ALU.mult.madd_295_0                    SB_LUT4      O        Out     0.449     16.915      -         
madd_295_0                             Net          -        -       1.371     -           1         
ALU.mult.madd_300_0                    SB_LUT4      I0       In      -         18.286      -         
ALU.mult.madd_300_0                    SB_LUT4      O        Out     0.449     18.735      -         
madd_N_10                              Net          -        -       1.371     -           2         
ALU.mult.madd_axb_11                   SB_LUT4      I0       In      -         20.106      -         
ALU.mult.madd_axb_11                   SB_LUT4      O        Out     0.449     20.554      -         
madd_axb_11                            Net          -        -       0.905     -           2         
ALU.mult.madd_cry_11_c                 SB_CARRY     I0       In      -         21.459      -         
ALU.mult.madd_cry_11_c                 SB_CARRY     CO       Out     0.258     21.717      -         
madd_cry_11                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_12_c                 SB_CARRY     CI       In      -         21.731      -         
ALU.mult.madd_cry_12_c                 SB_CARRY     CO       Out     0.126     21.857      -         
madd_cry_12                            Net          -        -       0.014     -           2         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CI       In      -         21.871      -         
ALU.mult.madd_cry_13_0_c               SB_CARRY     CO       Out     0.126     21.997      -         
madd_cry_13                            Net          -        -       0.386     -           1         
ALU.mult.madd_s_14                     SB_LUT4      I3       In      -         22.383      -         
ALU.mult.madd_s_14                     SB_LUT4      O        Out     0.316     22.699      -         
mult[15]                               Net          -        -       1.371     -           1         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      I0       In      -         24.070      -         
ALU.un9_addsub_cry_14_c_RNIH4JOS63     SB_LUT4      O        Out     0.449     24.519      -         
a_15[15]                               Net          -        -       1.507     -           8         
ALU.e[15]                              SB_DFFE      D        In      -         26.026      -         
=====================================================================================================
Total path delay (propagation time + setup) of 26.131 is 6.625(25.4%) logic and 19.506(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 201MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 201MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             3 uses
SB_CARRY        69 uses
SB_DFF          46 uses
SB_DFFE         188 uses
SB_DFFN         15 uses
SB_DFFNE        16 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         1086 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   265 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 1086 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1086 = 1086 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 30MB peak: 201MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Tue Aug 18 14:54:58 2020

###########################################################]


Synthesis exit by 0.
Current Implementation MULT_Implmnt its sbt path: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.edf " "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist" "-pCT256" "-yG:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.edf...
Parsing constraint file: G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf ...
Warning: pin SDI doesn't exist in the design netlist.ignoring the set_io command on line 5 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SDO doesn't exist in the design netlist.ignoring the set_io command on line 6 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCK doesn't exist in the design netlist.ignoring the set_io command on line 7 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SCS doesn't exist in the design netlist.ignoring the set_io command on line 8 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RTS doesn't exist in the design netlist.ignoring the set_io command on line 12 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTS doesn't exist in the design netlist.ignoring the set_io command on line 13 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO0 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO5 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO6 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO7 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO8 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO9 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO10 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO11 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO12 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO13 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO14 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RIO15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA1 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA2 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA3 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA4 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA5 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA6 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA7 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA8 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA9 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA10 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA11 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA12 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA13 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA14 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA15 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RA17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0CE doesn't exist in the design netlist.ignoring the set_io command on line 49 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1CE doesn't exist in the design netlist.ignoring the set_io command on line 50 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RWE doesn't exist in the design netlist.ignoring the set_io command on line 51 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROE doesn't exist in the design netlist.ignoring the set_io command on line 52 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RUB doesn't exist in the design netlist.ignoring the set_io command on line 53 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RLB doesn't exist in the design netlist.ignoring the set_io command on line 54 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO0 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO1 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO2 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO4 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO5 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO6 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO7 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO8 doesn't exist in the design netlist.ignoring the set_io command on line 64 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin GPIO10 doesn't exist in the design netlist.ignoring the set_io command on line 66 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP doesn't exist in the design netlist.ignoring the set_io command on line 69 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKN doesn't exist in the design netlist.ignoring the set_io command on line 70 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLKP_GLOBAL doesn't exist in the design netlist.ignoring the set_io command on line 71 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRP doesn't exist in the design netlist.ignoring the set_io command on line 72 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin SYSCLRN doesn't exist in the design netlist.ignoring the set_io command on line 73 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D1 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D2 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D3 doesn't exist in the design netlist.ignoring the set_io command on line 79 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D4 doesn't exist in the design netlist.ignoring the set_io command on line 80 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D5 doesn't exist in the design netlist.ignoring the set_io command on line 81 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D6 doesn't exist in the design netlist.ignoring the set_io command on line 82 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D7 doesn't exist in the design netlist.ignoring the set_io command on line 83 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D8 doesn't exist in the design netlist.ignoring the set_io command on line 84 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D9 doesn't exist in the design netlist.ignoring the set_io command on line 85 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D10 doesn't exist in the design netlist.ignoring the set_io command on line 86 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D11 doesn't exist in the design netlist.ignoring the set_io command on line 87 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D12 doesn't exist in the design netlist.ignoring the set_io command on line 88 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D13 doesn't exist in the design netlist.ignoring the set_io command on line 89 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D14 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin D15 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A0 doesn't exist in the design netlist.ignoring the set_io command on line 93 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A1 doesn't exist in the design netlist.ignoring the set_io command on line 94 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A2 doesn't exist in the design netlist.ignoring the set_io command on line 95 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A3 doesn't exist in the design netlist.ignoring the set_io command on line 96 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A4 doesn't exist in the design netlist.ignoring the set_io command on line 97 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A5 doesn't exist in the design netlist.ignoring the set_io command on line 98 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A6 doesn't exist in the design netlist.ignoring the set_io command on line 99 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A7 doesn't exist in the design netlist.ignoring the set_io command on line 100 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A8 doesn't exist in the design netlist.ignoring the set_io command on line 101 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A9 doesn't exist in the design netlist.ignoring the set_io command on line 102 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A10 doesn't exist in the design netlist.ignoring the set_io command on line 103 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A11 doesn't exist in the design netlist.ignoring the set_io command on line 104 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A12 doesn't exist in the design netlist.ignoring the set_io command on line 105 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A13 doesn't exist in the design netlist.ignoring the set_io command on line 106 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A14 doesn't exist in the design netlist.ignoring the set_io command on line 107 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin A15 doesn't exist in the design netlist.ignoring the set_io command on line 108 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R0 doesn't exist in the design netlist.ignoring the set_io command on line 110 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R1 doesn't exist in the design netlist.ignoring the set_io command on line 111 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R2 doesn't exist in the design netlist.ignoring the set_io command on line 112 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R3 doesn't exist in the design netlist.ignoring the set_io command on line 113 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R4 doesn't exist in the design netlist.ignoring the set_io command on line 114 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R5 doesn't exist in the design netlist.ignoring the set_io command on line 115 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R6 doesn't exist in the design netlist.ignoring the set_io command on line 116 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R7 doesn't exist in the design netlist.ignoring the set_io command on line 117 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R8 doesn't exist in the design netlist.ignoring the set_io command on line 118 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R9 doesn't exist in the design netlist.ignoring the set_io command on line 119 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R10 doesn't exist in the design netlist.ignoring the set_io command on line 120 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R11 doesn't exist in the design netlist.ignoring the set_io command on line 121 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R12 doesn't exist in the design netlist.ignoring the set_io command on line 122 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R13 doesn't exist in the design netlist.ignoring the set_io command on line 123 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R14 doesn't exist in the design netlist.ignoring the set_io command on line 124 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin R15 doesn't exist in the design netlist.ignoring the set_io command on line 125 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S0 doesn't exist in the design netlist.ignoring the set_io command on line 127 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S1 doesn't exist in the design netlist.ignoring the set_io command on line 128 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S2 doesn't exist in the design netlist.ignoring the set_io command on line 129 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S3 doesn't exist in the design netlist.ignoring the set_io command on line 130 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S4 doesn't exist in the design netlist.ignoring the set_io command on line 131 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S5 doesn't exist in the design netlist.ignoring the set_io command on line 132 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S6 doesn't exist in the design netlist.ignoring the set_io command on line 133 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S7 doesn't exist in the design netlist.ignoring the set_io command on line 134 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin B22 doesn't exists in the package CT256. ignoring the set_io command on line 135 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S9 doesn't exist in the design netlist.ignoring the set_io command on line 136 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S10 doesn't exist in the design netlist.ignoring the set_io command on line 137 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S11 doesn't exist in the design netlist.ignoring the set_io command on line 138 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S12 doesn't exist in the design netlist.ignoring the set_io command on line 139 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S13 doesn't exist in the design netlist.ignoring the set_io command on line 140 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S14 doesn't exist in the design netlist.ignoring the set_io command on line 141 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin S15 doesn't exist in the design netlist.ignoring the set_io command on line 142 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR0 doesn't exist in the design netlist.ignoring the set_io command on line 144 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR1 doesn't exist in the design netlist.ignoring the set_io command on line 145 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR2 doesn't exist in the design netlist.ignoring the set_io command on line 146 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR3 doesn't exist in the design netlist.ignoring the set_io command on line 147 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR4 doesn't exist in the design netlist.ignoring the set_io command on line 148 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR5 doesn't exist in the design netlist.ignoring the set_io command on line 149 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR6 doesn't exist in the design netlist.ignoring the set_io command on line 150 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR7 doesn't exist in the design netlist.ignoring the set_io command on line 151 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR8 doesn't exist in the design netlist.ignoring the set_io command on line 152 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR9 doesn't exist in the design netlist.ignoring the set_io command on line 153 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR10 doesn't exist in the design netlist.ignoring the set_io command on line 154 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR11 doesn't exist in the design netlist.ignoring the set_io command on line 155 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR12 doesn't exist in the design netlist.ignoring the set_io command on line 156 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR13 doesn't exist in the design netlist.ignoring the set_io command on line 157 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR14 doesn't exist in the design netlist.ignoring the set_io command on line 158 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin AR15 doesn't exist in the design netlist.ignoring the set_io command on line 159 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin CTRLEN doesn't exist in the design netlist.ignoring the set_io command on line 161 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RAMWE doesn't exist in the design netlist.ignoring the set_io command on line 162 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMWE doesn't exist in the design netlist.ignoring the set_io command on line 163 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin ROMCE doesn't exist in the design netlist.ignoring the set_io command on line 164 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin RROE doesn't exist in the design netlist.ignoring the set_io command on line 165 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C0 doesn't exist in the design netlist.ignoring the set_io command on line 166 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C1 doesn't exist in the design netlist.ignoring the set_io command on line 167 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C2 doesn't exist in the design netlist.ignoring the set_io command on line 168 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C3 doesn't exist in the design netlist.ignoring the set_io command on line 169 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C4 doesn't exist in the design netlist.ignoring the set_io command on line 170 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C5 doesn't exist in the design netlist.ignoring the set_io command on line 171 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C6 doesn't exist in the design netlist.ignoring the set_io command on line 172 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C7 doesn't exist in the design netlist.ignoring the set_io command on line 173 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C8 doesn't exist in the design netlist.ignoring the set_io command on line 174 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C9 doesn't exist in the design netlist.ignoring the set_io command on line 175 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C10 doesn't exist in the design netlist.ignoring the set_io command on line 176 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C11 doesn't exist in the design netlist.ignoring the set_io command on line 177 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C12 doesn't exist in the design netlist.ignoring the set_io command on line 178 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C13 doesn't exist in the design netlist.ignoring the set_io command on line 179 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C14 doesn't exist in the design netlist.ignoring the set_io command on line 180 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C15 doesn't exist in the design netlist.ignoring the set_io command on line 181 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin C16 doesn't exist in the design netlist.ignoring the set_io command on line 182 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P0 doesn't exist in the design netlist.ignoring the set_io command on line 183 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P1 doesn't exist in the design netlist.ignoring the set_io command on line 184 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P2 doesn't exist in the design netlist.ignoring the set_io command on line 185 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P3 doesn't exist in the design netlist.ignoring the set_io command on line 186 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P4 doesn't exist in the design netlist.ignoring the set_io command on line 187 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P5 doesn't exist in the design netlist.ignoring the set_io command on line 188 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P6 doesn't exist in the design netlist.ignoring the set_io command on line 189 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
Warning: pin P7 doesn't exist in the design netlist.ignoring the set_io command on line 190 of file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf 
parse file G:/My Drive/SixteenBitComputer/Debugger/Code/Projects/debugProgrammer/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.scf
sdc_reader OK C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/MULT.scf
Stored edif netlist at C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --outdir C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1086
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	28
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	116
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	146
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1233
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	242
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	924
        CARRY Only       	:	2
        LUT with CARRY   	:	44
    LogicCells                  :	1235/7680
    PLBs                        :	171/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 3.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 8.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 54.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1233
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1235/7680
    PLBs                        :	192/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 44.27 MHz | Target: 45.02 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 67.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 6554
used logic cells: 1235
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 6554
used logic cells: 1235
Translating sdc file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\router" --sdf_file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\router --sdf_file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1451 
I1212: Iteration  1 :   236 unrouted : 6 seconds
I1212: Iteration  2 :    25 unrouted : 3 seconds
I1212: Iteration  3 :    19 unrouted : 1 seconds
I1212: Iteration  4 :    10 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 10
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 21 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 11 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\icecube\MULT\MULT_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 13 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
Unrecognizable name top
3:03:35 PM
