// Seed: 3821361860
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output wire id_2,
    input uwire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wor id_7,
    input uwire id_8,
    input wand id_9
);
  assign id_7 = id_9;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output logic id_6,
    input logic id_7
);
  final id_6.id_7 <= 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_0,
      id_3,
      id_4,
      id_0,
      id_5,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
