// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "05/20/2015 19:38:40"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPGA_EP2C (
	INT0,
	clk,
	wr_enable,
	NADV,
	A16,
	A17,
	A18,
	AD_IN,
	NOE,
	ADS930_DATA,
	INT4,
	adclk,
	ADS930CLk,
	J1_DIN,
	J7_DIN,
	J1_SYNC,
	J7_SYNC,
	J1_SCLk,
	J7_SCLK,
	ADS930_DIN,
	ADS930_SYNC,
	ADS_SYNC,
	ADS930_SCLK,
	panduan_FIFOADIN,
	rd_enable,
	\output ,
	NWE);
output 	INT0;
input 	clk;
output 	wr_enable;
input 	NADV;
input 	A16;
input 	A17;
input 	A18;
inout 	[15:0] AD_IN;
input 	NOE;
input 	[7:0] ADS930_DATA;
output 	INT4;
output 	adclk;
output 	ADS930CLk;
output 	J1_DIN;
input 	J7_DIN;
output 	J1_SYNC;
input 	J7_SYNC;
output 	J1_SCLk;
input 	J7_SCLK;
output 	ADS930_DIN;
output 	ADS930_SYNC;
input 	ADS_SYNC;
output 	ADS930_SCLK;
output 	panduan_FIFOADIN;
output 	rd_enable;
output 	[7:0] \output ;
input 	NWE;

// Design Ports Information
// INT0	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// wr_enable	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// INT4	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// adclk	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADS930CLk	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// J1_DIN	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// J1_SYNC	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// J1_SCLk	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADS930_DIN	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADS930_SYNC	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADS930_SCLK	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// panduan_FIFOADIN	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rd_enable	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// output[7]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// output[6]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// output[5]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// output[4]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// output[3]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// output[2]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// output[1]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// output[0]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[15]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[14]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[13]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[12]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[11]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[10]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[9]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[8]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[7]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[6]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[5]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[4]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[3]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[2]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[1]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD_IN[0]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// J7_DIN	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// J7_SYNC	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// J7_SCLK	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS_SYNC	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A16	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NADV	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A18	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A17	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NWE	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NOE	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[7]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[6]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[5]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[4]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[3]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[2]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[1]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[0]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FPGA_EP2C_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \inst3|acc[2]~36_combout ;
wire \inst3|acc[3]~38_combout ;
wire \inst3|acc[4]~40_combout ;
wire \inst3|acc[5]~42_combout ;
wire \inst3|acc[6]~44_combout ;
wire \inst3|acc[11]~54_combout ;
wire \inst3|acc[13]~58_combout ;
wire \inst3|acc[14]~60_combout ;
wire \inst3|acc[15]~62_combout ;
wire \inst3|acc[19]~70_combout ;
wire \inst3|acc[20]~72_combout ;
wire \inst3|acc[21]~74_combout ;
wire \inst3|acc[22]~76_combout ;
wire \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \A16~input_o ;
wire \NADV~input_o ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ;
wire \inst6|DATA_OUT[14]~feeder_combout ;
wire \inst|ADDR[13]~feeder_combout ;
wire \inst5|DATA_OUT[12]~feeder_combout ;
wire \inst5|DATA_OUT[10]~feeder_combout ;
wire \inst5|DATA_OUT[9]~feeder_combout ;
wire \inst6|DATA_OUT[9]~feeder_combout ;
wire \inst6|DATA_OUT[7]~feeder_combout ;
wire \inst5|DATA_OUT[7]~feeder_combout ;
wire \inst6|DATA_OUT[2]~feeder_combout ;
wire \inst6|DATA_OUT[1]~feeder_combout ;
wire \inst5|DATA_OUT[1]~feeder_combout ;
wire \inst6|DATA_OUT[0]~feeder_combout ;
wire \inst5|DATA_OUT[0]~feeder_combout ;
wire \inst|ADDR[16]~feeder_combout ;
wire \NOE~input_o ;
wire \AD_IN[10]~input_o ;
wire \AD_IN[0]~input_o ;
wire \AD_IN[14]~input_o ;
wire \inst|ADDR[14]~feeder_combout ;
wire \AD_IN[12]~input_o ;
wire \AD_IN[15]~input_o ;
wire \inst|ADDR[15]~feeder_combout ;
wire \inst7|Equal1~3_combout ;
wire \AD_IN[8]~input_o ;
wire \AD_IN[9]~input_o ;
wire \AD_IN[7]~input_o ;
wire \inst7|Equal1~2_combout ;
wire \A17~input_o ;
wire \A18~input_o ;
wire \AD_IN[1]~input_o ;
wire \inst|ADDR[1]~feeder_combout ;
wire \inst7|Equal1~0_combout ;
wire \inst7|Equal1~4_combout ;
wire \inst7|Equal3~0_combout ;
wire \inst11|DATA_OUT[0]_89~combout ;
wire \inst7|Equal3~0clkctrl_outclk ;
wire \inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \clk~input_o ;
wire \inst2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \NOE~inputclkctrl_outclk ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ;
wire \inst4|current_state.START~q ;
wire \inst4|next_state~1_combout ;
wire \inst4|wr_enable~q ;
wire \inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \ADS930_DATA[6]~input_o ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \ADS930_DATA[7]~input_o ;
wire \inst11|DATA_OUT[7]$latch~combout ;
wire \inst11|DATA_OUT[6]$latch~combout ;
wire \ADS930_DATA[4]~input_o ;
wire \ADS930_DATA[5]~input_o ;
wire \inst11|DATA_OUT[5]$latch~combout ;
wire \inst11|DATA_OUT[4]$latch~combout ;
wire \ADS930_DATA[2]~input_o ;
wire \ADS930_DATA[3]~input_o ;
wire \inst11|DATA_OUT[3]$latch~combout ;
wire \inst11|DATA_OUT[2]$latch~combout ;
wire \ADS930_DATA[0]~input_o ;
wire \ADS930_DATA[1]~input_o ;
wire \inst11|DATA_OUT[1]$latch~combout ;
wire \inst11|DATA_OUT[0]$latch~combout ;
wire \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst4|rd_enable~q ;
wire \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_ADS930CLk_outclk ;
wire \J7_DIN~input_o ;
wire \J7_SYNC~input_o ;
wire \J7_SCLK~input_o ;
wire \ADS_SYNC~input_o ;
wire \inst7|Equal0~0_combout ;
wire \NWE~input_o ;
wire \NWE~inputclkctrl_outclk ;
wire \clk~inputclkctrl_outclk ;
wire \AD_IN[2]~input_o ;
wire \inst|ADDR[2]~feeder_combout ;
wire \AD_IN[3]~input_o ;
wire \AD_IN[4]~input_o ;
wire \AD_IN[5]~input_o ;
wire \AD_IN[6]~input_o ;
wire \inst7|Equal2~0_combout ;
wire \inst6|DATA_OUT[5]~feeder_combout ;
wire \inst6|DATA_OUT[4]~feeder_combout ;
wire \inst6|DATA_OUT[3]~feeder_combout ;
wire \inst5|DATA_OUT[15]~feeder_combout ;
wire \inst7|Equal1~1_combout ;
wire \AD_IN[11]~input_o ;
wire \inst7|Equal1~5_combout ;
wire \inst7|Equal1~6_combout ;
wire \inst5|DATA_OUT[14]~feeder_combout ;
wire \AD_IN[13]~input_o ;
wire \inst5|DATA_OUT[13]~feeder_combout ;
wire \inst5|DATA_OUT[6]~feeder_combout ;
wire \inst5|DATA_OUT[2]~feeder_combout ;
wire \inst3|acc[0]~32_combout ;
wire \inst3|acc[0]~33 ;
wire \inst3|acc[1]~34_combout ;
wire \inst3|acc[1]~35 ;
wire \inst3|acc[2]~37 ;
wire \inst3|acc[3]~39 ;
wire \inst3|acc[4]~41 ;
wire \inst3|acc[5]~43 ;
wire \inst3|acc[6]~45 ;
wire \inst3|acc[7]~46_combout ;
wire \inst3|acc[7]~47 ;
wire \inst3|acc[8]~48_combout ;
wire \inst3|acc[8]~49 ;
wire \inst3|acc[9]~50_combout ;
wire \inst3|acc[9]~51 ;
wire \inst3|acc[10]~52_combout ;
wire \inst3|acc[10]~53 ;
wire \inst3|acc[11]~55 ;
wire \inst3|acc[12]~56_combout ;
wire \inst3|acc[12]~57 ;
wire \inst3|acc[13]~59 ;
wire \inst3|acc[14]~61 ;
wire \inst3|acc[15]~63 ;
wire \inst3|acc[16]~64_combout ;
wire \inst3|acc[16]~65 ;
wire \inst3|acc[17]~66_combout ;
wire \inst3|acc[17]~67 ;
wire \inst3|acc[18]~68_combout ;
wire \inst3|acc[18]~69 ;
wire \inst3|acc[19]~71 ;
wire \inst3|acc[20]~73 ;
wire \inst3|acc[21]~75 ;
wire \inst3|acc[22]~77 ;
wire \inst3|acc[23]~78_combout ;
wire \inst3|acc[23]~79 ;
wire \inst3|acc[24]~80_combout ;
wire \inst3|acc[24]~81 ;
wire \inst3|acc[25]~82_combout ;
wire \inst3|acc[25]~83 ;
wire \inst3|acc[26]~84_combout ;
wire \inst3|acc[26]~85 ;
wire \inst3|acc[27]~86_combout ;
wire \inst3|acc[27]~87 ;
wire \inst3|acc[28]~88_combout ;
wire \inst6|DATA_OUT[13]~feeder_combout ;
wire \inst3|acc[28]~89 ;
wire \inst3|acc[29]~90_combout ;
wire \inst3|acc[29]~91 ;
wire \inst3|acc[30]~92_combout ;
wire \inst6|DATA_OUT[15]~feeder_combout ;
wire \inst3|acc[30]~93 ;
wire \inst3|acc[31]~94_combout ;
wire [12:0] \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [15:0] \inst5|DATA_OUT ;
wire [3:0] \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [12:0] \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [31:0] \inst3|acc ;
wire [18:0] \inst|ADDR ;
wire [0:0] \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [12:0] \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [7:0] \inst1|altsyncram_component|auto_generated|q_b ;
wire [12:0] \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [7:0] \inst8|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [15:0] \inst6|DATA_OUT ;
wire [4:0] \inst2|altpll_component|auto_generated|wire_pll1_clk ;
wire [12:0] \inst8|dcfifo_component|auto_generated|wrptr_g ;
wire [12:0] \inst8|dcfifo_component|auto_generated|rdptr_g ;
wire [11:0] \inst8|dcfifo_component|auto_generated|ram_address_b ;
wire [11:0] \inst8|dcfifo_component|auto_generated|ram_address_a ;
wire [12:0] \inst8|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [3:0] \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;

wire [4:0] \inst2|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [1:0] \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [1:0] \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [1:0] \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;

assign \inst2|altpll_component|auto_generated|wire_pll1_clk [0] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [1] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [2] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [3] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [4] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst1|altsyncram_component|auto_generated|q_b [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_b [1] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_b [2] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_b [3] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_b [4] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_b [5] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_b [6] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_b [7] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \inst8|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];
assign \inst8|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [1];

assign \inst8|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];
assign \inst8|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [1];

assign \inst8|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];
assign \inst8|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [1];

assign \inst8|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \inst8|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];

// Location: FF_X22_Y3_N13
dffeas \inst3|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[22] .is_wysiwyg = "true";
defparam \inst3|acc[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N11
dffeas \inst3|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[21] .is_wysiwyg = "true";
defparam \inst3|acc[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N9
dffeas \inst3|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[20] .is_wysiwyg = "true";
defparam \inst3|acc[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N7
dffeas \inst3|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[19] .is_wysiwyg = "true";
defparam \inst3|acc[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N31
dffeas \inst3|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[15] .is_wysiwyg = "true";
defparam \inst3|acc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N29
dffeas \inst3|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[14] .is_wysiwyg = "true";
defparam \inst3|acc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N27
dffeas \inst3|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[13] .is_wysiwyg = "true";
defparam \inst3|acc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N23
dffeas \inst3|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[11] .is_wysiwyg = "true";
defparam \inst3|acc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \inst3|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[6] .is_wysiwyg = "true";
defparam \inst3|acc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \inst3|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[5] .is_wysiwyg = "true";
defparam \inst3|acc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N9
dffeas \inst3|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[4] .is_wysiwyg = "true";
defparam \inst3|acc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \inst3|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[3] .is_wysiwyg = "true";
defparam \inst3|acc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N5
dffeas \inst3|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[2] .is_wysiwyg = "true";
defparam \inst3|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneive_lcell_comb \inst3|acc[2]~36 (
// Equation(s):
// \inst3|acc[2]~36_combout  = ((\inst3|acc [2] $ (\inst5|DATA_OUT [2] $ (!\inst3|acc[1]~35 )))) # (GND)
// \inst3|acc[2]~37  = CARRY((\inst3|acc [2] & ((\inst5|DATA_OUT [2]) # (!\inst3|acc[1]~35 ))) # (!\inst3|acc [2] & (\inst5|DATA_OUT [2] & !\inst3|acc[1]~35 )))

	.dataa(\inst3|acc [2]),
	.datab(\inst5|DATA_OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[1]~35 ),
	.combout(\inst3|acc[2]~36_combout ),
	.cout(\inst3|acc[2]~37 ));
// synopsys translate_off
defparam \inst3|acc[2]~36 .lut_mask = 16'h698E;
defparam \inst3|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneive_lcell_comb \inst3|acc[3]~38 (
// Equation(s):
// \inst3|acc[3]~38_combout  = (\inst3|acc [3] & ((\inst5|DATA_OUT [3] & (\inst3|acc[2]~37  & VCC)) # (!\inst5|DATA_OUT [3] & (!\inst3|acc[2]~37 )))) # (!\inst3|acc [3] & ((\inst5|DATA_OUT [3] & (!\inst3|acc[2]~37 )) # (!\inst5|DATA_OUT [3] & 
// ((\inst3|acc[2]~37 ) # (GND)))))
// \inst3|acc[3]~39  = CARRY((\inst3|acc [3] & (!\inst5|DATA_OUT [3] & !\inst3|acc[2]~37 )) # (!\inst3|acc [3] & ((!\inst3|acc[2]~37 ) # (!\inst5|DATA_OUT [3]))))

	.dataa(\inst3|acc [3]),
	.datab(\inst5|DATA_OUT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[2]~37 ),
	.combout(\inst3|acc[3]~38_combout ),
	.cout(\inst3|acc[3]~39 ));
// synopsys translate_off
defparam \inst3|acc[3]~38 .lut_mask = 16'h9617;
defparam \inst3|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneive_lcell_comb \inst3|acc[4]~40 (
// Equation(s):
// \inst3|acc[4]~40_combout  = ((\inst3|acc [4] $ (\inst5|DATA_OUT [4] $ (!\inst3|acc[3]~39 )))) # (GND)
// \inst3|acc[4]~41  = CARRY((\inst3|acc [4] & ((\inst5|DATA_OUT [4]) # (!\inst3|acc[3]~39 ))) # (!\inst3|acc [4] & (\inst5|DATA_OUT [4] & !\inst3|acc[3]~39 )))

	.dataa(\inst3|acc [4]),
	.datab(\inst5|DATA_OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[3]~39 ),
	.combout(\inst3|acc[4]~40_combout ),
	.cout(\inst3|acc[4]~41 ));
// synopsys translate_off
defparam \inst3|acc[4]~40 .lut_mask = 16'h698E;
defparam \inst3|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
cycloneive_lcell_comb \inst3|acc[5]~42 (
// Equation(s):
// \inst3|acc[5]~42_combout  = (\inst3|acc [5] & ((\inst5|DATA_OUT [5] & (\inst3|acc[4]~41  & VCC)) # (!\inst5|DATA_OUT [5] & (!\inst3|acc[4]~41 )))) # (!\inst3|acc [5] & ((\inst5|DATA_OUT [5] & (!\inst3|acc[4]~41 )) # (!\inst5|DATA_OUT [5] & 
// ((\inst3|acc[4]~41 ) # (GND)))))
// \inst3|acc[5]~43  = CARRY((\inst3|acc [5] & (!\inst5|DATA_OUT [5] & !\inst3|acc[4]~41 )) # (!\inst3|acc [5] & ((!\inst3|acc[4]~41 ) # (!\inst5|DATA_OUT [5]))))

	.dataa(\inst3|acc [5]),
	.datab(\inst5|DATA_OUT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[4]~41 ),
	.combout(\inst3|acc[5]~42_combout ),
	.cout(\inst3|acc[5]~43 ));
// synopsys translate_off
defparam \inst3|acc[5]~42 .lut_mask = 16'h9617;
defparam \inst3|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneive_lcell_comb \inst3|acc[6]~44 (
// Equation(s):
// \inst3|acc[6]~44_combout  = ((\inst3|acc [6] $ (\inst5|DATA_OUT [6] $ (!\inst3|acc[5]~43 )))) # (GND)
// \inst3|acc[6]~45  = CARRY((\inst3|acc [6] & ((\inst5|DATA_OUT [6]) # (!\inst3|acc[5]~43 ))) # (!\inst3|acc [6] & (\inst5|DATA_OUT [6] & !\inst3|acc[5]~43 )))

	.dataa(\inst3|acc [6]),
	.datab(\inst5|DATA_OUT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[5]~43 ),
	.combout(\inst3|acc[6]~44_combout ),
	.cout(\inst3|acc[6]~45 ));
// synopsys translate_off
defparam \inst3|acc[6]~44 .lut_mask = 16'h698E;
defparam \inst3|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
cycloneive_lcell_comb \inst3|acc[11]~54 (
// Equation(s):
// \inst3|acc[11]~54_combout  = (\inst3|acc [11] & ((\inst5|DATA_OUT [11] & (\inst3|acc[10]~53  & VCC)) # (!\inst5|DATA_OUT [11] & (!\inst3|acc[10]~53 )))) # (!\inst3|acc [11] & ((\inst5|DATA_OUT [11] & (!\inst3|acc[10]~53 )) # (!\inst5|DATA_OUT [11] & 
// ((\inst3|acc[10]~53 ) # (GND)))))
// \inst3|acc[11]~55  = CARRY((\inst3|acc [11] & (!\inst5|DATA_OUT [11] & !\inst3|acc[10]~53 )) # (!\inst3|acc [11] & ((!\inst3|acc[10]~53 ) # (!\inst5|DATA_OUT [11]))))

	.dataa(\inst3|acc [11]),
	.datab(\inst5|DATA_OUT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[10]~53 ),
	.combout(\inst3|acc[11]~54_combout ),
	.cout(\inst3|acc[11]~55 ));
// synopsys translate_off
defparam \inst3|acc[11]~54 .lut_mask = 16'h9617;
defparam \inst3|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneive_lcell_comb \inst3|acc[13]~58 (
// Equation(s):
// \inst3|acc[13]~58_combout  = (\inst3|acc [13] & ((\inst5|DATA_OUT [13] & (\inst3|acc[12]~57  & VCC)) # (!\inst5|DATA_OUT [13] & (!\inst3|acc[12]~57 )))) # (!\inst3|acc [13] & ((\inst5|DATA_OUT [13] & (!\inst3|acc[12]~57 )) # (!\inst5|DATA_OUT [13] & 
// ((\inst3|acc[12]~57 ) # (GND)))))
// \inst3|acc[13]~59  = CARRY((\inst3|acc [13] & (!\inst5|DATA_OUT [13] & !\inst3|acc[12]~57 )) # (!\inst3|acc [13] & ((!\inst3|acc[12]~57 ) # (!\inst5|DATA_OUT [13]))))

	.dataa(\inst3|acc [13]),
	.datab(\inst5|DATA_OUT [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[12]~57 ),
	.combout(\inst3|acc[13]~58_combout ),
	.cout(\inst3|acc[13]~59 ));
// synopsys translate_off
defparam \inst3|acc[13]~58 .lut_mask = 16'h9617;
defparam \inst3|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneive_lcell_comb \inst3|acc[14]~60 (
// Equation(s):
// \inst3|acc[14]~60_combout  = ((\inst3|acc [14] $ (\inst5|DATA_OUT [14] $ (!\inst3|acc[13]~59 )))) # (GND)
// \inst3|acc[14]~61  = CARRY((\inst3|acc [14] & ((\inst5|DATA_OUT [14]) # (!\inst3|acc[13]~59 ))) # (!\inst3|acc [14] & (\inst5|DATA_OUT [14] & !\inst3|acc[13]~59 )))

	.dataa(\inst3|acc [14]),
	.datab(\inst5|DATA_OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[13]~59 ),
	.combout(\inst3|acc[14]~60_combout ),
	.cout(\inst3|acc[14]~61 ));
// synopsys translate_off
defparam \inst3|acc[14]~60 .lut_mask = 16'h698E;
defparam \inst3|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneive_lcell_comb \inst3|acc[15]~62 (
// Equation(s):
// \inst3|acc[15]~62_combout  = (\inst3|acc [15] & ((\inst5|DATA_OUT [15] & (\inst3|acc[14]~61  & VCC)) # (!\inst5|DATA_OUT [15] & (!\inst3|acc[14]~61 )))) # (!\inst3|acc [15] & ((\inst5|DATA_OUT [15] & (!\inst3|acc[14]~61 )) # (!\inst5|DATA_OUT [15] & 
// ((\inst3|acc[14]~61 ) # (GND)))))
// \inst3|acc[15]~63  = CARRY((\inst3|acc [15] & (!\inst5|DATA_OUT [15] & !\inst3|acc[14]~61 )) # (!\inst3|acc [15] & ((!\inst3|acc[14]~61 ) # (!\inst5|DATA_OUT [15]))))

	.dataa(\inst3|acc [15]),
	.datab(\inst5|DATA_OUT [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[14]~61 ),
	.combout(\inst3|acc[15]~62_combout ),
	.cout(\inst3|acc[15]~63 ));
// synopsys translate_off
defparam \inst3|acc[15]~62 .lut_mask = 16'h9617;
defparam \inst3|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N6
cycloneive_lcell_comb \inst3|acc[19]~70 (
// Equation(s):
// \inst3|acc[19]~70_combout  = (\inst3|acc [19] & ((\inst6|DATA_OUT [3] & (\inst3|acc[18]~69  & VCC)) # (!\inst6|DATA_OUT [3] & (!\inst3|acc[18]~69 )))) # (!\inst3|acc [19] & ((\inst6|DATA_OUT [3] & (!\inst3|acc[18]~69 )) # (!\inst6|DATA_OUT [3] & 
// ((\inst3|acc[18]~69 ) # (GND)))))
// \inst3|acc[19]~71  = CARRY((\inst3|acc [19] & (!\inst6|DATA_OUT [3] & !\inst3|acc[18]~69 )) # (!\inst3|acc [19] & ((!\inst3|acc[18]~69 ) # (!\inst6|DATA_OUT [3]))))

	.dataa(\inst3|acc [19]),
	.datab(\inst6|DATA_OUT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[18]~69 ),
	.combout(\inst3|acc[19]~70_combout ),
	.cout(\inst3|acc[19]~71 ));
// synopsys translate_off
defparam \inst3|acc[19]~70 .lut_mask = 16'h9617;
defparam \inst3|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
cycloneive_lcell_comb \inst3|acc[20]~72 (
// Equation(s):
// \inst3|acc[20]~72_combout  = ((\inst3|acc [20] $ (\inst6|DATA_OUT [4] $ (!\inst3|acc[19]~71 )))) # (GND)
// \inst3|acc[20]~73  = CARRY((\inst3|acc [20] & ((\inst6|DATA_OUT [4]) # (!\inst3|acc[19]~71 ))) # (!\inst3|acc [20] & (\inst6|DATA_OUT [4] & !\inst3|acc[19]~71 )))

	.dataa(\inst3|acc [20]),
	.datab(\inst6|DATA_OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[19]~71 ),
	.combout(\inst3|acc[20]~72_combout ),
	.cout(\inst3|acc[20]~73 ));
// synopsys translate_off
defparam \inst3|acc[20]~72 .lut_mask = 16'h698E;
defparam \inst3|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N10
cycloneive_lcell_comb \inst3|acc[21]~74 (
// Equation(s):
// \inst3|acc[21]~74_combout  = (\inst3|acc [21] & ((\inst6|DATA_OUT [5] & (\inst3|acc[20]~73  & VCC)) # (!\inst6|DATA_OUT [5] & (!\inst3|acc[20]~73 )))) # (!\inst3|acc [21] & ((\inst6|DATA_OUT [5] & (!\inst3|acc[20]~73 )) # (!\inst6|DATA_OUT [5] & 
// ((\inst3|acc[20]~73 ) # (GND)))))
// \inst3|acc[21]~75  = CARRY((\inst3|acc [21] & (!\inst6|DATA_OUT [5] & !\inst3|acc[20]~73 )) # (!\inst3|acc [21] & ((!\inst3|acc[20]~73 ) # (!\inst6|DATA_OUT [5]))))

	.dataa(\inst3|acc [21]),
	.datab(\inst6|DATA_OUT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[20]~73 ),
	.combout(\inst3|acc[21]~74_combout ),
	.cout(\inst3|acc[21]~75 ));
// synopsys translate_off
defparam \inst3|acc[21]~74 .lut_mask = 16'h9617;
defparam \inst3|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
cycloneive_lcell_comb \inst3|acc[22]~76 (
// Equation(s):
// \inst3|acc[22]~76_combout  = ((\inst3|acc [22] $ (\inst6|DATA_OUT [6] $ (!\inst3|acc[21]~75 )))) # (GND)
// \inst3|acc[22]~77  = CARRY((\inst3|acc [22] & ((\inst6|DATA_OUT [6]) # (!\inst3|acc[21]~75 ))) # (!\inst3|acc [22] & (\inst6|DATA_OUT [6] & !\inst3|acc[21]~75 )))

	.dataa(\inst3|acc [22]),
	.datab(\inst6|DATA_OUT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[21]~75 ),
	.combout(\inst3|acc[22]~76_combout ),
	.cout(\inst3|acc[22]~77 ));
// synopsys translate_off
defparam \inst3|acc[22]~76 .lut_mask = 16'h698E;
defparam \inst3|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \inst|ADDR[16] (
	.clk(\NADV~input_o ),
	.d(\inst|ADDR[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[16] .is_wysiwyg = "true";
defparam \inst|ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \inst|ADDR[13] (
	.clk(\NADV~input_o ),
	.d(\inst|ADDR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[13] .is_wysiwyg = "true";
defparam \inst|ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12] & ((\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g [10])) # (!\inst8|dcfifo_component|auto_generated|rdptr_g [12]))) # (!\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12] & ((\inst8|dcfifo_component|auto_generated|rdptr_g [12]) # 
// (\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] $ (\inst8|dcfifo_component|auto_generated|rdptr_g [10]))))

	.dataa(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [12]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g [12]),
	.datac(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] $ (\inst8|dcfifo_component|auto_generated|rdptr_g [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 16'h0FF0;
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\inst8|dcfifo_component|auto_generated|wrptr_g [9] & (\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g [6] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) # (!\inst8|dcfifo_component|auto_generated|wrptr_g [9] & (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [9] & (\inst8|dcfifo_component|auto_generated|wrptr_g [6] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h8241;
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N17
dffeas \inst6|DATA_OUT[8] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AD_IN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[8] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N9
dffeas \inst6|DATA_OUT[7] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[7] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \inst6|DATA_OUT[2] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[2] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \inst6|DATA_OUT[1] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[1] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \inst6|DATA_OUT[0] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[0] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \inst5|DATA_OUT[12] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[12] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N15
dffeas \inst5|DATA_OUT[10] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[10] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N27
dffeas \inst5|DATA_OUT[9] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[9] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \inst5|DATA_OUT[8] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AD_IN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[8] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \inst5|DATA_OUT[7] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[7] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \inst5|DATA_OUT[1] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[1] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N21
dffeas \inst5|DATA_OUT[0] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[0] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N27
dffeas \inst6|DATA_OUT[9] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[9] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \inst6|DATA_OUT[10] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AD_IN[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[10] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N21
dffeas \inst6|DATA_OUT[14] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[14] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & !\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h00F0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[12] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (((\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & 
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 16'h3CF0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \A16~input (
	.i(A16),
	.ibar(gnd),
	.o(\A16~input_o ));
// synopsys translate_off
defparam \A16~input .bus_hold = "false";
defparam \A16~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \NADV~input (
	.i(NADV),
	.ibar(gnd),
	.o(\NADV~input_o ));
// synopsys translate_off
defparam \NADV~input .bus_hold = "false";
defparam \NADV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g [12]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g[11]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout  = \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout  = \inst8|dcfifo_component|auto_generated|delayed_wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout  = \inst8|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout  = \inst8|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneive_lcell_comb \inst6|DATA_OUT[14]~feeder (
// Equation(s):
// \inst6|DATA_OUT[14]~feeder_combout  = \AD_IN[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[14]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[14]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneive_lcell_comb \inst|ADDR[13]~feeder (
// Equation(s):
// \inst|ADDR[13]~feeder_combout  = \AD_IN[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[13]~input_o ),
	.cin(gnd),
	.combout(\inst|ADDR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ADDR[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|ADDR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \inst5|DATA_OUT[12]~feeder (
// Equation(s):
// \inst5|DATA_OUT[12]~feeder_combout  = \AD_IN[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[12]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[12]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \inst5|DATA_OUT[10]~feeder (
// Equation(s):
// \inst5|DATA_OUT[10]~feeder_combout  = \AD_IN[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[10]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[10]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \inst5|DATA_OUT[9]~feeder (
// Equation(s):
// \inst5|DATA_OUT[9]~feeder_combout  = \AD_IN[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[9]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[9]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneive_lcell_comb \inst6|DATA_OUT[9]~feeder (
// Equation(s):
// \inst6|DATA_OUT[9]~feeder_combout  = \AD_IN[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[9]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[9]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneive_lcell_comb \inst6|DATA_OUT[7]~feeder (
// Equation(s):
// \inst6|DATA_OUT[7]~feeder_combout  = \AD_IN[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[7]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[7]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \inst5|DATA_OUT[7]~feeder (
// Equation(s):
// \inst5|DATA_OUT[7]~feeder_combout  = \AD_IN[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[7]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[7]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \inst6|DATA_OUT[2]~feeder (
// Equation(s):
// \inst6|DATA_OUT[2]~feeder_combout  = \AD_IN[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[2]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[2]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneive_lcell_comb \inst6|DATA_OUT[1]~feeder (
// Equation(s):
// \inst6|DATA_OUT[1]~feeder_combout  = \AD_IN[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[1]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[1]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \inst5|DATA_OUT[1]~feeder (
// Equation(s):
// \inst5|DATA_OUT[1]~feeder_combout  = \AD_IN[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[1]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[1]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
cycloneive_lcell_comb \inst6|DATA_OUT[0]~feeder (
// Equation(s):
// \inst6|DATA_OUT[0]~feeder_combout  = \AD_IN[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[0]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \inst5|DATA_OUT[0]~feeder (
// Equation(s):
// \inst5|DATA_OUT[0]~feeder_combout  = \AD_IN[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[0]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneive_lcell_comb \inst|ADDR[16]~feeder (
// Equation(s):
// \inst|ADDR[16]~feeder_combout  = \A16~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A16~input_o ),
	.cin(gnd),
	.combout(\inst|ADDR[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ADDR[16]~feeder .lut_mask = 16'hFF00;
defparam \inst|ADDR[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \INT0~output (
	.i(\inst4|rd_enable~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INT0),
	.obar());
// synopsys translate_off
defparam \INT0~output .bus_hold = "false";
defparam \INT0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \wr_enable~output (
	.i(!\inst4|wr_enable~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_enable),
	.obar());
// synopsys translate_off
defparam \wr_enable~output .bus_hold = "false";
defparam \wr_enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \INT4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INT4),
	.obar());
// synopsys translate_off
defparam \INT4~output .bus_hold = "false";
defparam \INT4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \adclk~output (
	.i(\clk~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adclk),
	.obar());
// synopsys translate_off
defparam \adclk~output .bus_hold = "false";
defparam \adclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \ADS930CLk~output (
	.i(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_ADS930CLk_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADS930CLk),
	.obar());
// synopsys translate_off
defparam \ADS930CLk~output .bus_hold = "false";
defparam \ADS930CLk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \J1_DIN~output (
	.i(\J7_DIN~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(J1_DIN),
	.obar());
// synopsys translate_off
defparam \J1_DIN~output .bus_hold = "false";
defparam \J1_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \J1_SYNC~output (
	.i(\J7_SYNC~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(J1_SYNC),
	.obar());
// synopsys translate_off
defparam \J1_SYNC~output .bus_hold = "false";
defparam \J1_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \J1_SCLk~output (
	.i(\J7_SCLK~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(J1_SCLk),
	.obar());
// synopsys translate_off
defparam \J1_SCLk~output .bus_hold = "false";
defparam \J1_SCLk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \ADS930_DIN~output (
	.i(\J7_DIN~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADS930_DIN),
	.obar());
// synopsys translate_off
defparam \ADS930_DIN~output .bus_hold = "false";
defparam \ADS930_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \ADS930_SYNC~output (
	.i(\ADS_SYNC~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADS930_SYNC),
	.obar());
// synopsys translate_off
defparam \ADS930_SYNC~output .bus_hold = "false";
defparam \ADS930_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \ADS930_SCLK~output (
	.i(\J7_SCLK~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADS930_SCLK),
	.obar());
// synopsys translate_off
defparam \ADS930_SCLK~output .bus_hold = "false";
defparam \ADS930_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \panduan_FIFOADIN~output (
	.i(\inst7|Equal3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(panduan_FIFOADIN),
	.obar());
// synopsys translate_off
defparam \panduan_FIFOADIN~output .bus_hold = "false";
defparam \panduan_FIFOADIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \rd_enable~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_enable),
	.obar());
// synopsys translate_off
defparam \rd_enable~output .bus_hold = "false";
defparam \rd_enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \output[7]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output [7]),
	.obar());
// synopsys translate_off
defparam \output[7]~output .bus_hold = "false";
defparam \output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \output[6]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output [6]),
	.obar());
// synopsys translate_off
defparam \output[6]~output .bus_hold = "false";
defparam \output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \output[5]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output [5]),
	.obar());
// synopsys translate_off
defparam \output[5]~output .bus_hold = "false";
defparam \output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \output[4]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output [4]),
	.obar());
// synopsys translate_off
defparam \output[4]~output .bus_hold = "false";
defparam \output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \output[3]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output [3]),
	.obar());
// synopsys translate_off
defparam \output[3]~output .bus_hold = "false";
defparam \output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \output[2]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output [2]),
	.obar());
// synopsys translate_off
defparam \output[2]~output .bus_hold = "false";
defparam \output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \output[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output [1]),
	.obar());
// synopsys translate_off
defparam \output[1]~output .bus_hold = "false";
defparam \output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \output[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output [0]),
	.obar());
// synopsys translate_off
defparam \output[0]~output .bus_hold = "false";
defparam \output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \AD_IN[15]~output (
	.i(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[15]),
	.obar());
// synopsys translate_off
defparam \AD_IN[15]~output .bus_hold = "false";
defparam \AD_IN[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \AD_IN[14]~output (
	.i(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[14]),
	.obar());
// synopsys translate_off
defparam \AD_IN[14]~output .bus_hold = "false";
defparam \AD_IN[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \AD_IN[13]~output (
	.i(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[13]),
	.obar());
// synopsys translate_off
defparam \AD_IN[13]~output .bus_hold = "false";
defparam \AD_IN[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \AD_IN[12]~output (
	.i(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[12]),
	.obar());
// synopsys translate_off
defparam \AD_IN[12]~output .bus_hold = "false";
defparam \AD_IN[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \AD_IN[11]~output (
	.i(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[11]),
	.obar());
// synopsys translate_off
defparam \AD_IN[11]~output .bus_hold = "false";
defparam \AD_IN[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \AD_IN[10]~output (
	.i(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[10]),
	.obar());
// synopsys translate_off
defparam \AD_IN[10]~output .bus_hold = "false";
defparam \AD_IN[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \AD_IN[9]~output (
	.i(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[9]),
	.obar());
// synopsys translate_off
defparam \AD_IN[9]~output .bus_hold = "false";
defparam \AD_IN[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \AD_IN[8]~output (
	.i(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[8]),
	.obar());
// synopsys translate_off
defparam \AD_IN[8]~output .bus_hold = "false";
defparam \AD_IN[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \AD_IN[7]~output (
	.i(\inst11|DATA_OUT[7]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[7]),
	.obar());
// synopsys translate_off
defparam \AD_IN[7]~output .bus_hold = "false";
defparam \AD_IN[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \AD_IN[6]~output (
	.i(\inst11|DATA_OUT[6]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[6]),
	.obar());
// synopsys translate_off
defparam \AD_IN[6]~output .bus_hold = "false";
defparam \AD_IN[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \AD_IN[5]~output (
	.i(\inst11|DATA_OUT[5]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[5]),
	.obar());
// synopsys translate_off
defparam \AD_IN[5]~output .bus_hold = "false";
defparam \AD_IN[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \AD_IN[4]~output (
	.i(\inst11|DATA_OUT[4]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[4]),
	.obar());
// synopsys translate_off
defparam \AD_IN[4]~output .bus_hold = "false";
defparam \AD_IN[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \AD_IN[3]~output (
	.i(\inst11|DATA_OUT[3]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[3]),
	.obar());
// synopsys translate_off
defparam \AD_IN[3]~output .bus_hold = "false";
defparam \AD_IN[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \AD_IN[2]~output (
	.i(\inst11|DATA_OUT[2]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[2]),
	.obar());
// synopsys translate_off
defparam \AD_IN[2]~output .bus_hold = "false";
defparam \AD_IN[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \AD_IN[1]~output (
	.i(\inst11|DATA_OUT[1]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[1]),
	.obar());
// synopsys translate_off
defparam \AD_IN[1]~output .bus_hold = "false";
defparam \AD_IN[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \AD_IN[0]~output (
	.i(\inst11|DATA_OUT[0]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AD_IN[0]),
	.obar());
// synopsys translate_off
defparam \AD_IN[0]~output .bus_hold = "false";
defparam \AD_IN[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \NOE~input (
	.i(NOE),
	.ibar(gnd),
	.o(\NOE~input_o ));
// synopsys translate_off
defparam \NOE~input .bus_hold = "false";
defparam \NOE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \AD_IN[10]~input (
	.i(AD_IN[10]),
	.ibar(gnd),
	.o(\AD_IN[10]~input_o ));
// synopsys translate_off
defparam \AD_IN[10]~input .bus_hold = "false";
defparam \AD_IN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \inst|ADDR[10] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[10] .is_wysiwyg = "true";
defparam \inst|ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \AD_IN[0]~input (
	.i(AD_IN[0]),
	.ibar(gnd),
	.o(\AD_IN[0]~input_o ));
// synopsys translate_off
defparam \AD_IN[0]~input .bus_hold = "false";
defparam \AD_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \inst|ADDR[0] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[0] .is_wysiwyg = "true";
defparam \inst|ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \AD_IN[14]~input (
	.i(AD_IN[14]),
	.ibar(gnd),
	.o(\AD_IN[14]~input_o ));
// synopsys translate_off
defparam \AD_IN[14]~input .bus_hold = "false";
defparam \AD_IN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneive_lcell_comb \inst|ADDR[14]~feeder (
// Equation(s):
// \inst|ADDR[14]~feeder_combout  = \AD_IN[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[14]~input_o ),
	.cin(gnd),
	.combout(\inst|ADDR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ADDR[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|ADDR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N3
dffeas \inst|ADDR[14] (
	.clk(\NADV~input_o ),
	.d(\inst|ADDR[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[14] .is_wysiwyg = "true";
defparam \inst|ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \AD_IN[12]~input (
	.i(AD_IN[12]),
	.ibar(gnd),
	.o(\AD_IN[12]~input_o ));
// synopsys translate_off
defparam \AD_IN[12]~input .bus_hold = "false";
defparam \AD_IN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \inst|ADDR[12] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[12] .is_wysiwyg = "true";
defparam \inst|ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \AD_IN[15]~input (
	.i(AD_IN[15]),
	.ibar(gnd),
	.o(\AD_IN[15]~input_o ));
// synopsys translate_off
defparam \AD_IN[15]~input .bus_hold = "false";
defparam \AD_IN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \inst|ADDR[15]~feeder (
// Equation(s):
// \inst|ADDR[15]~feeder_combout  = \AD_IN[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[15]~input_o ),
	.cin(gnd),
	.combout(\inst|ADDR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ADDR[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|ADDR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \inst|ADDR[15] (
	.clk(\NADV~input_o ),
	.d(\inst|ADDR[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[15] .is_wysiwyg = "true";
defparam \inst|ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_lcell_comb \inst7|Equal1~3 (
// Equation(s):
// \inst7|Equal1~3_combout  = (!\inst|ADDR [13] & (!\inst|ADDR [14] & (!\inst|ADDR [12] & \inst|ADDR [15])))

	.dataa(\inst|ADDR [13]),
	.datab(\inst|ADDR [14]),
	.datac(\inst|ADDR [12]),
	.datad(\inst|ADDR [15]),
	.cin(gnd),
	.combout(\inst7|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal1~3 .lut_mask = 16'h0100;
defparam \inst7|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \AD_IN[8]~input (
	.i(AD_IN[8]),
	.ibar(gnd),
	.o(\AD_IN[8]~input_o ));
// synopsys translate_off
defparam \AD_IN[8]~input .bus_hold = "false";
defparam \AD_IN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N15
dffeas \inst|ADDR[8] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[8] .is_wysiwyg = "true";
defparam \inst|ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \AD_IN[9]~input (
	.i(AD_IN[9]),
	.ibar(gnd),
	.o(\AD_IN[9]~input_o ));
// synopsys translate_off
defparam \AD_IN[9]~input .bus_hold = "false";
defparam \AD_IN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N27
dffeas \inst|ADDR[9] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[9] .is_wysiwyg = "true";
defparam \inst|ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneive_io_ibuf \AD_IN[7]~input (
	.i(AD_IN[7]),
	.ibar(gnd),
	.o(\AD_IN[7]~input_o ));
// synopsys translate_off
defparam \AD_IN[7]~input .bus_hold = "false";
defparam \AD_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N21
dffeas \inst|ADDR[7] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[7] .is_wysiwyg = "true";
defparam \inst|ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \inst7|Equal1~2 (
// Equation(s):
// \inst7|Equal1~2_combout  = (!\inst|ADDR [6] & (!\inst|ADDR [8] & (!\inst|ADDR [9] & !\inst|ADDR [7])))

	.dataa(\inst|ADDR [6]),
	.datab(\inst|ADDR [8]),
	.datac(\inst|ADDR [9]),
	.datad(\inst|ADDR [7]),
	.cin(gnd),
	.combout(\inst7|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal1~2 .lut_mask = 16'h0001;
defparam \inst7|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \A17~input (
	.i(A17),
	.ibar(gnd),
	.o(\A17~input_o ));
// synopsys translate_off
defparam \A17~input .bus_hold = "false";
defparam \A17~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N9
dffeas \inst|ADDR[17] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\A17~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[17] .is_wysiwyg = "true";
defparam \inst|ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \A18~input (
	.i(A18),
	.ibar(gnd),
	.o(\A18~input_o ));
// synopsys translate_off
defparam \A18~input .bus_hold = "false";
defparam \A18~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \inst|ADDR[18] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\A18~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[18] .is_wysiwyg = "true";
defparam \inst|ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \AD_IN[1]~input (
	.i(AD_IN[1]),
	.ibar(gnd),
	.o(\AD_IN[1]~input_o ));
// synopsys translate_off
defparam \AD_IN[1]~input .bus_hold = "false";
defparam \AD_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \inst|ADDR[1]~feeder (
// Equation(s):
// \inst|ADDR[1]~feeder_combout  = \AD_IN[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[1]~input_o ),
	.cin(gnd),
	.combout(\inst|ADDR[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ADDR[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|ADDR[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \inst|ADDR[1] (
	.clk(\NADV~input_o ),
	.d(\inst|ADDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[1] .is_wysiwyg = "true";
defparam \inst|ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneive_lcell_comb \inst7|Equal1~0 (
// Equation(s):
// \inst7|Equal1~0_combout  = (\inst|ADDR [16] & (!\inst|ADDR [17] & (\inst|ADDR [18] & !\inst|ADDR [1])))

	.dataa(\inst|ADDR [16]),
	.datab(\inst|ADDR [17]),
	.datac(\inst|ADDR [18]),
	.datad(\inst|ADDR [1]),
	.cin(gnd),
	.combout(\inst7|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal1~0 .lut_mask = 16'h0020;
defparam \inst7|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneive_lcell_comb \inst7|Equal1~4 (
// Equation(s):
// \inst7|Equal1~4_combout  = (\inst7|Equal1~1_combout  & (\inst7|Equal1~3_combout  & (\inst7|Equal1~2_combout  & \inst7|Equal1~0_combout )))

	.dataa(\inst7|Equal1~1_combout ),
	.datab(\inst7|Equal1~3_combout ),
	.datac(\inst7|Equal1~2_combout ),
	.datad(\inst7|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst7|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal1~4 .lut_mask = 16'h8000;
defparam \inst7|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \inst7|Equal3~0 (
// Equation(s):
// \inst7|Equal3~0_combout  = (!\inst|ADDR [11] & (!\inst|ADDR [10] & (\inst|ADDR [0] & \inst7|Equal1~4_combout )))

	.dataa(\inst|ADDR [11]),
	.datab(\inst|ADDR [10]),
	.datac(\inst|ADDR [0]),
	.datad(\inst7|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst7|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal3~0 .lut_mask = 16'h1000;
defparam \inst7|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \inst11|DATA_OUT[0]_89 (
// Equation(s):
// \inst11|DATA_OUT[0]_89~combout  = (!\NOE~input_o  & ((\inst7|Equal3~0_combout ) # (\inst11|DATA_OUT[0]_89~combout )))

	.dataa(gnd),
	.datab(\NOE~input_o ),
	.datac(\inst7|Equal3~0_combout ),
	.datad(\inst11|DATA_OUT[0]_89~combout ),
	.cin(gnd),
	.combout(\inst11|DATA_OUT[0]_89~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DATA_OUT[0]_89 .lut_mask = 16'h3330;
defparam \inst11|DATA_OUT[0]_89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \inst7|Equal3~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|Equal3~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|Equal3~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|Equal3~0clkctrl .clock_type = "global clock";
defparam \inst7|Equal3~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & \inst7|Equal3~0_combout )

	.dataa(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAA00;
defparam \inst8|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst2|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_high = 3;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_low = 3;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 4;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 40000;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \inst2|altpll_component|auto_generated|pll1 .m = 24;
defparam \inst2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst2|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6795;
defparam \inst2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \NOE~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\NOE~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\NOE~inputclkctrl_outclk ));
// synopsys translate_off
defparam \NOE~inputclkctrl .clock_type = "global clock";
defparam \NOE~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout  & !\inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hF0B4;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0FF0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & !\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0020;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hD2F0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h5AF0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & \inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0200;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h0FF0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(gnd),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h3C3C;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0B4;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout 
//  & \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h2000;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0100;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (((!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hB4F0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h9669;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [3] $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1])))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [3]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \inst8|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout  = (\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & ((\inst8|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])) # (!\inst8|dcfifo_component|auto_generated|rdptr_g [3]))) # (!\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & ((\inst8|dcfifo_component|auto_generated|rdptr_g 
// [3]) # (\inst8|dcfifo_component|auto_generated|rdptr_g [0] $ (\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]))))

	.dataa(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h7DBE;
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout  = \inst8|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\inst8|dcfifo_component|auto_generated|rdptr_g [5] & ((\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g [2])) # (!\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]))) # (!\inst8|dcfifo_component|auto_generated|rdptr_g [5] & ((\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [5]) # (\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ (\inst8|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datac(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h6FF6;
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11] & ((\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g [8])) # (!\inst8|dcfifo_component|auto_generated|rdptr_g [11]))) # (!\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11] & ((\inst8|dcfifo_component|auto_generated|rdptr_g [11]) # 
// (\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] $ (\inst8|dcfifo_component|auto_generated|rdptr_g [8]))))

	.dataa(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g [11]),
	.datac(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h6FF6;
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & \inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & \inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0100;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h5AF0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout  = \inst8|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout  = \inst8|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\inst8|dcfifo_component|auto_generated|rdptr_g [9] & ((\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g [6])) # (!\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]))) # (!\inst8|dcfifo_component|auto_generated|rdptr_g [9] & ((\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [9]) # (\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ (\inst8|dcfifo_component|auto_generated|rdptr_g [6]))))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.datac(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout  = \inst8|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \inst8|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\inst8|dcfifo_component|auto_generated|rdptr_g [4] & ((\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g [7])) # (!\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]))) # (!\inst8|dcfifo_component|auto_generated|rdptr_g [4] & ((\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [4]) # (\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] $ (\inst8|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datac(\inst8|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # ((\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = (\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ) # ((\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ) # 
// ((\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # (\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datab(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 16'hFFFE;
defparam \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\inst7|Equal3~0_combout  & 
// \inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0])))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\inst7|Equal3~0_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h2000;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h5AF0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & 
// (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & !\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hF078;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & !\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0040;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )

	.dataa(gnd),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h3C3C;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0200;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h3CF0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & (!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & 
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1100;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (((\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & 
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 16'h5AF0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[11]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [11]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout  = \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\inst8|dcfifo_component|auto_generated|wrptr_g [11] & (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g [8] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8])))) # (!\inst8|dcfifo_component|auto_generated|wrptr_g [11] & (\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [11] & (\inst8|dcfifo_component|auto_generated|wrptr_g [8] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g [11]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h4812;
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout  = \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\inst8|dcfifo_component|auto_generated|wrptr_g [4] & (\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g [7] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7])))) # (!\inst8|dcfifo_component|auto_generated|wrptr_g [4] & (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [4] & (\inst8|dcfifo_component|auto_generated|wrptr_g [7] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h8421;
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (((!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hB4F0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ (((!\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & 
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .lut_mask = 16'hA5F0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[12]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[12]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[12] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[12] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rdptr_g [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[10]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout  = \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\inst8|dcfifo_component|auto_generated|wrptr_g [12] & (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [12] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g [10] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10])))) # (!\inst8|dcfifo_component|auto_generated|wrptr_g [12] & (\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [12] & (\inst8|dcfifo_component|auto_generated|wrptr_g [10] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g [12]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g [10]),
	.datac(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [12]),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h4812;
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & 
// (\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & (\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & 
// \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h8000;
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\inst4|wr_enable~q  & ((!\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (!\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\inst4|wr_enable~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0111;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h78F0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h9669;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [3] $ (\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1])))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [3]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0200;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & 
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(gnd),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout  = \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout  = (\inst8|dcfifo_component|auto_generated|wrptr_g [0] & (\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g [3] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) # (!\inst8|dcfifo_component|auto_generated|wrptr_g [0] & (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [0] & (\inst8|dcfifo_component|auto_generated|wrptr_g [3] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h8241;
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \inst8|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\NOE~inputclkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout  = \inst8|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout  = \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\inst8|dcfifo_component|auto_generated|wrptr_g [5] & (\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g [2] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2])))) # (!\inst8|dcfifo_component|auto_generated|wrptr_g [5] & (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [5] & (\inst8|dcfifo_component|auto_generated|wrptr_g [2] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datad(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h8421;
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout  = (\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout  & 
// (\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  & (\inst8|dcfifo_component|auto_generated|wrptr_g [1] $ (!\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]))))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7 .lut_mask = 16'h8400;
defparam \inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \inst4|current_state.START (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|next_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|current_state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|current_state.START .is_wysiwyg = "true";
defparam \inst4|current_state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \inst4|next_state~1 (
// Equation(s):
// \inst4|next_state~1_combout  = (\inst4|current_state.START~q  & (((\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0])))) # (!\inst4|current_state.START~q  & 
// (\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  & (\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ),
	.datac(\inst4|current_state.START~q ),
	.datad(\inst8|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cin(gnd),
	.combout(\inst4|next_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|next_state~1 .lut_mask = 16'hF808;
defparam \inst4|next_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \inst4|wr_enable (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|next_state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|wr_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|wr_enable .is_wysiwyg = "true";
defparam \inst4|wr_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (!\inst4|wr_enable~q  & ((!\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (!\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout )))

	.dataa(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~7_combout ),
	.datab(gnd),
	.datac(\inst4|wr_enable~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h050F;
defparam \inst8|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \ADS930_DATA[6]~input (
	.i(ADS930_DATA[6]),
	.ibar(gnd),
	.o(\ADS930_DATA[6]~input_o ));
// synopsys translate_off
defparam \ADS930_DATA[6]~input .bus_hold = "false";
defparam \ADS930_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & (!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & 
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h1100;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q  $ (((!\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & 
// \inst8|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .lut_mask = 16'hC3F0;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|wrptr_g[12]~feeder (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout  = \inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[12]~feeder .lut_mask = 16'hFF00;
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \inst8|dcfifo_component|auto_generated|wrptr_g[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst8|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dcfifo_component|auto_generated|wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[12] .is_wysiwyg = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ram_address_a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ram_address_a [11] = \inst8|dcfifo_component|auto_generated|wrptr_g [11] $ (\inst8|dcfifo_component|auto_generated|wrptr_g [12])

	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g [12]),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ram_address_a [11]),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ram_address_a[11] .lut_mask = 16'h55AA;
defparam \inst8|dcfifo_component|auto_generated|ram_address_a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \inst8|dcfifo_component|auto_generated|ram_address_b[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|ram_address_b [11] = \inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ (\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\inst8|dcfifo_component|auto_generated|ram_address_b [11]),
	.cout());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|ram_address_b[11] .lut_mask = 16'h55AA;
defparam \inst8|dcfifo_component|auto_generated|ram_address_b[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \ADS930_DATA[7]~input (
	.i(ADS930_DATA[7]),
	.ibar(gnd),
	.o(\ADS930_DATA[7]~input_o ));
// synopsys translate_off
defparam \ADS930_DATA[7]~input .bus_hold = "false";
defparam \ADS930_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\NOE~inputclkctrl_outclk ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA[7]~input_o ,\ADS930_DATA[6]~input_o }),
	.portaaddr({\inst8|dcfifo_component|auto_generated|ram_address_a [11],\inst8|dcfifo_component|auto_generated|wrptr_g [10],\inst8|dcfifo_component|auto_generated|wrptr_g [9],\inst8|dcfifo_component|auto_generated|wrptr_g [8],\inst8|dcfifo_component|auto_generated|wrptr_g [7],
\inst8|dcfifo_component|auto_generated|wrptr_g [6],\inst8|dcfifo_component|auto_generated|wrptr_g [5],\inst8|dcfifo_component|auto_generated|wrptr_g [4],\inst8|dcfifo_component|auto_generated|wrptr_g [3],\inst8|dcfifo_component|auto_generated|wrptr_g [2],
\inst8|dcfifo_component|auto_generated|wrptr_g [1],\inst8|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\inst8|dcfifo_component|auto_generated|ram_address_b [11],\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk1_output_clock_enable = "ena1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 2;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 2;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \inst11|DATA_OUT[7]$latch (
// Equation(s):
// \inst11|DATA_OUT[7]$latch~combout  = (!\NOE~input_o  & ((GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & ((\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) # (!GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & (\inst11|DATA_OUT[7]$latch~combout ))))

	.dataa(\inst11|DATA_OUT[7]$latch~combout ),
	.datab(\NOE~input_o ),
	.datac(\inst7|Equal3~0clkctrl_outclk ),
	.datad(\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\inst11|DATA_OUT[7]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DATA_OUT[7]$latch .lut_mask = 16'h3202;
defparam \inst11|DATA_OUT[7]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \inst11|DATA_OUT[6]$latch (
// Equation(s):
// \inst11|DATA_OUT[6]$latch~combout  = (!\NOE~input_o  & ((GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & ((\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [6]))) # (!GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & (\inst11|DATA_OUT[6]$latch~combout ))))

	.dataa(\inst11|DATA_OUT[6]$latch~combout ),
	.datab(\NOE~input_o ),
	.datac(\inst7|Equal3~0clkctrl_outclk ),
	.datad(\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\inst11|DATA_OUT[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DATA_OUT[6]$latch .lut_mask = 16'h3202;
defparam \inst11|DATA_OUT[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N1
cycloneive_io_ibuf \ADS930_DATA[4]~input (
	.i(ADS930_DATA[4]),
	.ibar(gnd),
	.o(\ADS930_DATA[4]~input_o ));
// synopsys translate_off
defparam \ADS930_DATA[4]~input .bus_hold = "false";
defparam \ADS930_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \ADS930_DATA[5]~input (
	.i(ADS930_DATA[5]),
	.ibar(gnd),
	.o(\ADS930_DATA[5]~input_o ));
// synopsys translate_off
defparam \ADS930_DATA[5]~input .bus_hold = "false";
defparam \ADS930_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\NOE~inputclkctrl_outclk ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA[5]~input_o ,\ADS930_DATA[4]~input_o }),
	.portaaddr({\inst8|dcfifo_component|auto_generated|ram_address_a [11],\inst8|dcfifo_component|auto_generated|wrptr_g [10],\inst8|dcfifo_component|auto_generated|wrptr_g [9],\inst8|dcfifo_component|auto_generated|wrptr_g [8],\inst8|dcfifo_component|auto_generated|wrptr_g [7],
\inst8|dcfifo_component|auto_generated|wrptr_g [6],\inst8|dcfifo_component|auto_generated|wrptr_g [5],\inst8|dcfifo_component|auto_generated|wrptr_g [4],\inst8|dcfifo_component|auto_generated|wrptr_g [3],\inst8|dcfifo_component|auto_generated|wrptr_g [2],
\inst8|dcfifo_component|auto_generated|wrptr_g [1],\inst8|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\inst8|dcfifo_component|auto_generated|ram_address_b [11],\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 2;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 2;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \inst11|DATA_OUT[5]$latch (
// Equation(s):
// \inst11|DATA_OUT[5]$latch~combout  = (!\NOE~input_o  & ((GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & ((\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (!GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & (\inst11|DATA_OUT[5]$latch~combout ))))

	.dataa(\inst11|DATA_OUT[5]$latch~combout ),
	.datab(\NOE~input_o ),
	.datac(\inst7|Equal3~0clkctrl_outclk ),
	.datad(\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\inst11|DATA_OUT[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DATA_OUT[5]$latch .lut_mask = 16'h3202;
defparam \inst11|DATA_OUT[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \inst11|DATA_OUT[4]$latch (
// Equation(s):
// \inst11|DATA_OUT[4]$latch~combout  = (!\NOE~input_o  & ((GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & ((\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [4]))) # (!GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & (\inst11|DATA_OUT[4]$latch~combout ))))

	.dataa(\inst11|DATA_OUT[4]$latch~combout ),
	.datab(\NOE~input_o ),
	.datac(\inst7|Equal3~0clkctrl_outclk ),
	.datad(\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\inst11|DATA_OUT[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DATA_OUT[4]$latch .lut_mask = 16'h3202;
defparam \inst11|DATA_OUT[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N1
cycloneive_io_ibuf \ADS930_DATA[2]~input (
	.i(ADS930_DATA[2]),
	.ibar(gnd),
	.o(\ADS930_DATA[2]~input_o ));
// synopsys translate_off
defparam \ADS930_DATA[2]~input .bus_hold = "false";
defparam \ADS930_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N15
cycloneive_io_ibuf \ADS930_DATA[3]~input (
	.i(ADS930_DATA[3]),
	.ibar(gnd),
	.o(\ADS930_DATA[3]~input_o ));
// synopsys translate_off
defparam \ADS930_DATA[3]~input .bus_hold = "false";
defparam \ADS930_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\NOE~inputclkctrl_outclk ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA[3]~input_o ,\ADS930_DATA[2]~input_o }),
	.portaaddr({\inst8|dcfifo_component|auto_generated|ram_address_a [11],\inst8|dcfifo_component|auto_generated|wrptr_g [10],\inst8|dcfifo_component|auto_generated|wrptr_g [9],\inst8|dcfifo_component|auto_generated|wrptr_g [8],\inst8|dcfifo_component|auto_generated|wrptr_g [7],
\inst8|dcfifo_component|auto_generated|wrptr_g [6],\inst8|dcfifo_component|auto_generated|wrptr_g [5],\inst8|dcfifo_component|auto_generated|wrptr_g [4],\inst8|dcfifo_component|auto_generated|wrptr_g [3],\inst8|dcfifo_component|auto_generated|wrptr_g [2],
\inst8|dcfifo_component|auto_generated|wrptr_g [1],\inst8|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\inst8|dcfifo_component|auto_generated|ram_address_b [11],\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 2;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 2;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \inst11|DATA_OUT[3]$latch (
// Equation(s):
// \inst11|DATA_OUT[3]$latch~combout  = (!\NOE~input_o  & ((GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & ((\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (!GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & (\inst11|DATA_OUT[3]$latch~combout ))))

	.dataa(\inst11|DATA_OUT[3]$latch~combout ),
	.datab(\NOE~input_o ),
	.datac(\inst7|Equal3~0clkctrl_outclk ),
	.datad(\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\inst11|DATA_OUT[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DATA_OUT[3]$latch .lut_mask = 16'h3202;
defparam \inst11|DATA_OUT[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \inst11|DATA_OUT[2]$latch (
// Equation(s):
// \inst11|DATA_OUT[2]$latch~combout  = (!\NOE~input_o  & ((GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & ((\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) # (!GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & (\inst11|DATA_OUT[2]$latch~combout ))))

	.dataa(\inst11|DATA_OUT[2]$latch~combout ),
	.datab(\NOE~input_o ),
	.datac(\inst7|Equal3~0clkctrl_outclk ),
	.datad(\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\inst11|DATA_OUT[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DATA_OUT[2]$latch .lut_mask = 16'h3202;
defparam \inst11|DATA_OUT[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \ADS930_DATA[0]~input (
	.i(ADS930_DATA[0]),
	.ibar(gnd),
	.o(\ADS930_DATA[0]~input_o ));
// synopsys translate_off
defparam \ADS930_DATA[0]~input .bus_hold = "false";
defparam \ADS930_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N15
cycloneive_io_ibuf \ADS930_DATA[1]~input (
	.i(ADS930_DATA[1]),
	.ibar(gnd),
	.o(\ADS930_DATA[1]~input_o ));
// synopsys translate_off
defparam \ADS930_DATA[1]~input .bus_hold = "false";
defparam \ADS930_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\NOE~inputclkctrl_outclk ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA[1]~input_o ,\ADS930_DATA[0]~input_o }),
	.portaaddr({\inst8|dcfifo_component|auto_generated|ram_address_a [11],\inst8|dcfifo_component|auto_generated|wrptr_g [10],\inst8|dcfifo_component|auto_generated|wrptr_g [9],\inst8|dcfifo_component|auto_generated|wrptr_g [8],\inst8|dcfifo_component|auto_generated|wrptr_g [7],
\inst8|dcfifo_component|auto_generated|wrptr_g [6],\inst8|dcfifo_component|auto_generated|wrptr_g [5],\inst8|dcfifo_component|auto_generated|wrptr_g [4],\inst8|dcfifo_component|auto_generated|wrptr_g [3],\inst8|dcfifo_component|auto_generated|wrptr_g [2],
\inst8|dcfifo_component|auto_generated|wrptr_g [1],\inst8|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\inst8|dcfifo_component|auto_generated|ram_address_b [11],\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst8|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 2;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 2;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \inst11|DATA_OUT[1]$latch (
// Equation(s):
// \inst11|DATA_OUT[1]$latch~combout  = (!\NOE~input_o  & ((GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & ((\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [1]))) # (!GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & (\inst11|DATA_OUT[1]$latch~combout ))))

	.dataa(\inst11|DATA_OUT[1]$latch~combout ),
	.datab(\NOE~input_o ),
	.datac(\inst7|Equal3~0clkctrl_outclk ),
	.datad(\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\inst11|DATA_OUT[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DATA_OUT[1]$latch .lut_mask = 16'h3202;
defparam \inst11|DATA_OUT[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \inst11|DATA_OUT[0]$latch (
// Equation(s):
// \inst11|DATA_OUT[0]$latch~combout  = (!\NOE~input_o  & ((GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & ((\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (!GLOBAL(\inst7|Equal3~0clkctrl_outclk ) & (\inst11|DATA_OUT[0]$latch~combout ))))

	.dataa(\inst11|DATA_OUT[0]$latch~combout ),
	.datab(\NOE~input_o ),
	.datac(\inst7|Equal3~0clkctrl_outclk ),
	.datad(\inst8|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\inst11|DATA_OUT[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DATA_OUT[0]$latch .lut_mask = 16'h3202;
defparam \inst11|DATA_OUT[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \inst4|rd_enable (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|next_state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|rd_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|rd_enable .is_wysiwyg = "true";
defparam \inst4|rd_enable .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_ADS930CLk (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_ADS930CLk_outclk ));
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_ADS930CLk .clock_type = "external clock output";
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_ADS930CLk .ena_register_mode = "double register";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \J7_DIN~input (
	.i(J7_DIN),
	.ibar(gnd),
	.o(\J7_DIN~input_o ));
// synopsys translate_off
defparam \J7_DIN~input .bus_hold = "false";
defparam \J7_DIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \J7_SYNC~input (
	.i(J7_SYNC),
	.ibar(gnd),
	.o(\J7_SYNC~input_o ));
// synopsys translate_off
defparam \J7_SYNC~input .bus_hold = "false";
defparam \J7_SYNC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \J7_SCLK~input (
	.i(J7_SCLK),
	.ibar(gnd),
	.o(\J7_SCLK~input_o ));
// synopsys translate_off
defparam \J7_SCLK~input .bus_hold = "false";
defparam \J7_SCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \ADS_SYNC~input (
	.i(ADS_SYNC),
	.ibar(gnd),
	.o(\ADS_SYNC~input_o ));
// synopsys translate_off
defparam \ADS_SYNC~input .bus_hold = "false";
defparam \ADS_SYNC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneive_lcell_comb \inst7|Equal0~0 (
// Equation(s):
// \inst7|Equal0~0_combout  = (\inst|ADDR [16] & (\inst|ADDR [18] & (!\inst|ADDR [17] & !\inst|ADDR [15])))

	.dataa(\inst|ADDR [16]),
	.datab(\inst|ADDR [18]),
	.datac(\inst|ADDR [17]),
	.datad(\inst|ADDR [15]),
	.cin(gnd),
	.combout(\inst7|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal0~0 .lut_mask = 16'h0008;
defparam \inst7|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \NWE~input (
	.i(NWE),
	.ibar(gnd),
	.o(\NWE~input_o ));
// synopsys translate_off
defparam \NWE~input .bus_hold = "false";
defparam \NWE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \NWE~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\NWE~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\NWE~inputclkctrl_outclk ));
// synopsys translate_off
defparam \NWE~inputclkctrl .clock_type = "global clock";
defparam \NWE~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \AD_IN[2]~input (
	.i(AD_IN[2]),
	.ibar(gnd),
	.o(\AD_IN[2]~input_o ));
// synopsys translate_off
defparam \AD_IN[2]~input .bus_hold = "false";
defparam \AD_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
cycloneive_lcell_comb \inst|ADDR[2]~feeder (
// Equation(s):
// \inst|ADDR[2]~feeder_combout  = \AD_IN[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[2]~input_o ),
	.cin(gnd),
	.combout(\inst|ADDR[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ADDR[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|ADDR[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \inst|ADDR[2] (
	.clk(\NADV~input_o ),
	.d(\inst|ADDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[2] .is_wysiwyg = "true";
defparam \inst|ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \AD_IN[3]~input (
	.i(AD_IN[3]),
	.ibar(gnd),
	.o(\AD_IN[3]~input_o ));
// synopsys translate_off
defparam \AD_IN[3]~input .bus_hold = "false";
defparam \AD_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \inst|ADDR[3] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[3] .is_wysiwyg = "true";
defparam \inst|ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \AD_IN[4]~input (
	.i(AD_IN[4]),
	.ibar(gnd),
	.o(\AD_IN[4]~input_o ));
// synopsys translate_off
defparam \AD_IN[4]~input .bus_hold = "false";
defparam \AD_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N15
dffeas \inst|ADDR[4] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[4] .is_wysiwyg = "true";
defparam \inst|ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \AD_IN[5]~input (
	.i(AD_IN[5]),
	.ibar(gnd),
	.o(\AD_IN[5]~input_o ));
// synopsys translate_off
defparam \AD_IN[5]~input .bus_hold = "false";
defparam \AD_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N3
dffeas \inst|ADDR[5] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[5] .is_wysiwyg = "true";
defparam \inst|ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \AD_IN[6]~input (
	.i(AD_IN[6]),
	.ibar(gnd),
	.o(\AD_IN[6]~input_o ));
// synopsys translate_off
defparam \AD_IN[6]~input .bus_hold = "false";
defparam \AD_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N31
dffeas \inst|ADDR[6] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[6] .is_wysiwyg = "true";
defparam \inst|ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneive_lcell_comb \inst7|Equal2~0 (
// Equation(s):
// \inst7|Equal2~0_combout  = (\inst|ADDR [11] & (!\inst|ADDR [0] & (!\inst|ADDR [10] & \inst7|Equal1~4_combout )))

	.dataa(\inst|ADDR [11]),
	.datab(\inst|ADDR [0]),
	.datac(\inst|ADDR [10]),
	.datad(\inst7|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst7|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal2~0 .lut_mask = 16'h0200;
defparam \inst7|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \inst6|DATA_OUT[6] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AD_IN[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[6] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneive_lcell_comb \inst6|DATA_OUT[5]~feeder (
// Equation(s):
// \inst6|DATA_OUT[5]~feeder_combout  = \AD_IN[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[5]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[5]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N9
dffeas \inst6|DATA_OUT[5] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[5] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneive_lcell_comb \inst6|DATA_OUT[4]~feeder (
// Equation(s):
// \inst6|DATA_OUT[4]~feeder_combout  = \AD_IN[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[4]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[4]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \inst6|DATA_OUT[4] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[4] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \inst6|DATA_OUT[3]~feeder (
// Equation(s):
// \inst6|DATA_OUT[3]~feeder_combout  = \AD_IN[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[3]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[3]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N29
dffeas \inst6|DATA_OUT[3] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[3] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \inst5|DATA_OUT[15]~feeder (
// Equation(s):
// \inst5|DATA_OUT[15]~feeder_combout  = \AD_IN[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[15]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[15]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
cycloneive_lcell_comb \inst7|Equal1~1 (
// Equation(s):
// \inst7|Equal1~1_combout  = (!\inst|ADDR [2] & (!\inst|ADDR [3] & (!\inst|ADDR [4] & !\inst|ADDR [5])))

	.dataa(\inst|ADDR [2]),
	.datab(\inst|ADDR [3]),
	.datac(\inst|ADDR [4]),
	.datad(\inst|ADDR [5]),
	.cin(gnd),
	.combout(\inst7|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal1~1 .lut_mask = 16'h0001;
defparam \inst7|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \AD_IN[11]~input (
	.i(AD_IN[11]),
	.ibar(gnd),
	.o(\AD_IN[11]~input_o ));
// synopsys translate_off
defparam \AD_IN[11]~input .bus_hold = "false";
defparam \AD_IN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \inst|ADDR[11] (
	.clk(\NADV~input_o ),
	.d(gnd),
	.asdata(\AD_IN[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ADDR[11] .is_wysiwyg = "true";
defparam \inst|ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneive_lcell_comb \inst7|Equal1~5 (
// Equation(s):
// \inst7|Equal1~5_combout  = (\inst|ADDR [10] & (!\inst|ADDR [0] & (!\inst|ADDR [11] & \inst7|Equal1~3_combout )))

	.dataa(\inst|ADDR [10]),
	.datab(\inst|ADDR [0]),
	.datac(\inst|ADDR [11]),
	.datad(\inst7|Equal1~3_combout ),
	.cin(gnd),
	.combout(\inst7|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal1~5 .lut_mask = 16'h0200;
defparam \inst7|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \inst7|Equal1~6 (
// Equation(s):
// \inst7|Equal1~6_combout  = (\inst7|Equal1~0_combout  & (\inst7|Equal1~1_combout  & (\inst7|Equal1~2_combout  & \inst7|Equal1~5_combout )))

	.dataa(\inst7|Equal1~0_combout ),
	.datab(\inst7|Equal1~1_combout ),
	.datac(\inst7|Equal1~2_combout ),
	.datad(\inst7|Equal1~5_combout ),
	.cin(gnd),
	.combout(\inst7|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal1~6 .lut_mask = 16'h8000;
defparam \inst7|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N13
dffeas \inst5|DATA_OUT[15] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[15] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \inst5|DATA_OUT[14]~feeder (
// Equation(s):
// \inst5|DATA_OUT[14]~feeder_combout  = \AD_IN[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[14]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[14]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \inst5|DATA_OUT[14] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[14] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \AD_IN[13]~input (
	.i(AD_IN[13]),
	.ibar(gnd),
	.o(\AD_IN[13]~input_o ));
// synopsys translate_off
defparam \AD_IN[13]~input .bus_hold = "false";
defparam \AD_IN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneive_lcell_comb \inst5|DATA_OUT[13]~feeder (
// Equation(s):
// \inst5|DATA_OUT[13]~feeder_combout  = \AD_IN[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[13]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[13]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \inst5|DATA_OUT[13] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[13] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N9
dffeas \inst5|DATA_OUT[11] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AD_IN[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[11] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
cycloneive_lcell_comb \inst5|DATA_OUT[6]~feeder (
// Equation(s):
// \inst5|DATA_OUT[6]~feeder_combout  = \AD_IN[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[6]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[6]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \inst5|DATA_OUT[6] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[6] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \inst5|DATA_OUT[5] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AD_IN[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[5] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \inst5|DATA_OUT[4] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AD_IN[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[4] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \inst5|DATA_OUT[3] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AD_IN[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[3] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \inst5|DATA_OUT[2]~feeder (
// Equation(s):
// \inst5|DATA_OUT[2]~feeder_combout  = \AD_IN[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[2]~input_o ),
	.cin(gnd),
	.combout(\inst5|DATA_OUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|DATA_OUT[2]~feeder .lut_mask = 16'hFF00;
defparam \inst5|DATA_OUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N29
dffeas \inst5|DATA_OUT[2] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst5|DATA_OUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|DATA_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|DATA_OUT[2] .is_wysiwyg = "true";
defparam \inst5|DATA_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
cycloneive_lcell_comb \inst3|acc[0]~32 (
// Equation(s):
// \inst3|acc[0]~32_combout  = (\inst5|DATA_OUT [0] & (\inst3|acc [0] $ (VCC))) # (!\inst5|DATA_OUT [0] & (\inst3|acc [0] & VCC))
// \inst3|acc[0]~33  = CARRY((\inst5|DATA_OUT [0] & \inst3|acc [0]))

	.dataa(\inst5|DATA_OUT [0]),
	.datab(\inst3|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|acc[0]~32_combout ),
	.cout(\inst3|acc[0]~33 ));
// synopsys translate_off
defparam \inst3|acc[0]~32 .lut_mask = 16'h6688;
defparam \inst3|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N1
dffeas \inst3|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[0] .is_wysiwyg = "true";
defparam \inst3|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneive_lcell_comb \inst3|acc[1]~34 (
// Equation(s):
// \inst3|acc[1]~34_combout  = (\inst5|DATA_OUT [1] & ((\inst3|acc [1] & (\inst3|acc[0]~33  & VCC)) # (!\inst3|acc [1] & (!\inst3|acc[0]~33 )))) # (!\inst5|DATA_OUT [1] & ((\inst3|acc [1] & (!\inst3|acc[0]~33 )) # (!\inst3|acc [1] & ((\inst3|acc[0]~33 ) # 
// (GND)))))
// \inst3|acc[1]~35  = CARRY((\inst5|DATA_OUT [1] & (!\inst3|acc [1] & !\inst3|acc[0]~33 )) # (!\inst5|DATA_OUT [1] & ((!\inst3|acc[0]~33 ) # (!\inst3|acc [1]))))

	.dataa(\inst5|DATA_OUT [1]),
	.datab(\inst3|acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[0]~33 ),
	.combout(\inst3|acc[1]~34_combout ),
	.cout(\inst3|acc[1]~35 ));
// synopsys translate_off
defparam \inst3|acc[1]~34 .lut_mask = 16'h9617;
defparam \inst3|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N3
dffeas \inst3|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[1] .is_wysiwyg = "true";
defparam \inst3|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
cycloneive_lcell_comb \inst3|acc[7]~46 (
// Equation(s):
// \inst3|acc[7]~46_combout  = (\inst5|DATA_OUT [7] & ((\inst3|acc [7] & (\inst3|acc[6]~45  & VCC)) # (!\inst3|acc [7] & (!\inst3|acc[6]~45 )))) # (!\inst5|DATA_OUT [7] & ((\inst3|acc [7] & (!\inst3|acc[6]~45 )) # (!\inst3|acc [7] & ((\inst3|acc[6]~45 ) # 
// (GND)))))
// \inst3|acc[7]~47  = CARRY((\inst5|DATA_OUT [7] & (!\inst3|acc [7] & !\inst3|acc[6]~45 )) # (!\inst5|DATA_OUT [7] & ((!\inst3|acc[6]~45 ) # (!\inst3|acc [7]))))

	.dataa(\inst5|DATA_OUT [7]),
	.datab(\inst3|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[6]~45 ),
	.combout(\inst3|acc[7]~46_combout ),
	.cout(\inst3|acc[7]~47 ));
// synopsys translate_off
defparam \inst3|acc[7]~46 .lut_mask = 16'h9617;
defparam \inst3|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N15
dffeas \inst3|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[7] .is_wysiwyg = "true";
defparam \inst3|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneive_lcell_comb \inst3|acc[8]~48 (
// Equation(s):
// \inst3|acc[8]~48_combout  = ((\inst5|DATA_OUT [8] $ (\inst3|acc [8] $ (!\inst3|acc[7]~47 )))) # (GND)
// \inst3|acc[8]~49  = CARRY((\inst5|DATA_OUT [8] & ((\inst3|acc [8]) # (!\inst3|acc[7]~47 ))) # (!\inst5|DATA_OUT [8] & (\inst3|acc [8] & !\inst3|acc[7]~47 )))

	.dataa(\inst5|DATA_OUT [8]),
	.datab(\inst3|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[7]~47 ),
	.combout(\inst3|acc[8]~48_combout ),
	.cout(\inst3|acc[8]~49 ));
// synopsys translate_off
defparam \inst3|acc[8]~48 .lut_mask = 16'h698E;
defparam \inst3|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \inst3|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[8] .is_wysiwyg = "true";
defparam \inst3|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneive_lcell_comb \inst3|acc[9]~50 (
// Equation(s):
// \inst3|acc[9]~50_combout  = (\inst5|DATA_OUT [9] & ((\inst3|acc [9] & (\inst3|acc[8]~49  & VCC)) # (!\inst3|acc [9] & (!\inst3|acc[8]~49 )))) # (!\inst5|DATA_OUT [9] & ((\inst3|acc [9] & (!\inst3|acc[8]~49 )) # (!\inst3|acc [9] & ((\inst3|acc[8]~49 ) # 
// (GND)))))
// \inst3|acc[9]~51  = CARRY((\inst5|DATA_OUT [9] & (!\inst3|acc [9] & !\inst3|acc[8]~49 )) # (!\inst5|DATA_OUT [9] & ((!\inst3|acc[8]~49 ) # (!\inst3|acc [9]))))

	.dataa(\inst5|DATA_OUT [9]),
	.datab(\inst3|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[8]~49 ),
	.combout(\inst3|acc[9]~50_combout ),
	.cout(\inst3|acc[9]~51 ));
// synopsys translate_off
defparam \inst3|acc[9]~50 .lut_mask = 16'h9617;
defparam \inst3|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \inst3|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[9] .is_wysiwyg = "true";
defparam \inst3|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneive_lcell_comb \inst3|acc[10]~52 (
// Equation(s):
// \inst3|acc[10]~52_combout  = ((\inst5|DATA_OUT [10] $ (\inst3|acc [10] $ (!\inst3|acc[9]~51 )))) # (GND)
// \inst3|acc[10]~53  = CARRY((\inst5|DATA_OUT [10] & ((\inst3|acc [10]) # (!\inst3|acc[9]~51 ))) # (!\inst5|DATA_OUT [10] & (\inst3|acc [10] & !\inst3|acc[9]~51 )))

	.dataa(\inst5|DATA_OUT [10]),
	.datab(\inst3|acc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[9]~51 ),
	.combout(\inst3|acc[10]~52_combout ),
	.cout(\inst3|acc[10]~53 ));
// synopsys translate_off
defparam \inst3|acc[10]~52 .lut_mask = 16'h698E;
defparam \inst3|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N21
dffeas \inst3|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[10] .is_wysiwyg = "true";
defparam \inst3|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \inst3|acc[12]~56 (
// Equation(s):
// \inst3|acc[12]~56_combout  = ((\inst5|DATA_OUT [12] $ (\inst3|acc [12] $ (!\inst3|acc[11]~55 )))) # (GND)
// \inst3|acc[12]~57  = CARRY((\inst5|DATA_OUT [12] & ((\inst3|acc [12]) # (!\inst3|acc[11]~55 ))) # (!\inst5|DATA_OUT [12] & (\inst3|acc [12] & !\inst3|acc[11]~55 )))

	.dataa(\inst5|DATA_OUT [12]),
	.datab(\inst3|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[11]~55 ),
	.combout(\inst3|acc[12]~56_combout ),
	.cout(\inst3|acc[12]~57 ));
// synopsys translate_off
defparam \inst3|acc[12]~56 .lut_mask = 16'h698E;
defparam \inst3|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \inst3|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[12] .is_wysiwyg = "true";
defparam \inst3|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N0
cycloneive_lcell_comb \inst3|acc[16]~64 (
// Equation(s):
// \inst3|acc[16]~64_combout  = ((\inst6|DATA_OUT [0] $ (\inst3|acc [16] $ (!\inst3|acc[15]~63 )))) # (GND)
// \inst3|acc[16]~65  = CARRY((\inst6|DATA_OUT [0] & ((\inst3|acc [16]) # (!\inst3|acc[15]~63 ))) # (!\inst6|DATA_OUT [0] & (\inst3|acc [16] & !\inst3|acc[15]~63 )))

	.dataa(\inst6|DATA_OUT [0]),
	.datab(\inst3|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[15]~63 ),
	.combout(\inst3|acc[16]~64_combout ),
	.cout(\inst3|acc[16]~65 ));
// synopsys translate_off
defparam \inst3|acc[16]~64 .lut_mask = 16'h698E;
defparam \inst3|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N1
dffeas \inst3|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[16] .is_wysiwyg = "true";
defparam \inst3|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N2
cycloneive_lcell_comb \inst3|acc[17]~66 (
// Equation(s):
// \inst3|acc[17]~66_combout  = (\inst6|DATA_OUT [1] & ((\inst3|acc [17] & (\inst3|acc[16]~65  & VCC)) # (!\inst3|acc [17] & (!\inst3|acc[16]~65 )))) # (!\inst6|DATA_OUT [1] & ((\inst3|acc [17] & (!\inst3|acc[16]~65 )) # (!\inst3|acc [17] & 
// ((\inst3|acc[16]~65 ) # (GND)))))
// \inst3|acc[17]~67  = CARRY((\inst6|DATA_OUT [1] & (!\inst3|acc [17] & !\inst3|acc[16]~65 )) # (!\inst6|DATA_OUT [1] & ((!\inst3|acc[16]~65 ) # (!\inst3|acc [17]))))

	.dataa(\inst6|DATA_OUT [1]),
	.datab(\inst3|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[16]~65 ),
	.combout(\inst3|acc[17]~66_combout ),
	.cout(\inst3|acc[17]~67 ));
// synopsys translate_off
defparam \inst3|acc[17]~66 .lut_mask = 16'h9617;
defparam \inst3|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N3
dffeas \inst3|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[17] .is_wysiwyg = "true";
defparam \inst3|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N4
cycloneive_lcell_comb \inst3|acc[18]~68 (
// Equation(s):
// \inst3|acc[18]~68_combout  = ((\inst6|DATA_OUT [2] $ (\inst3|acc [18] $ (!\inst3|acc[17]~67 )))) # (GND)
// \inst3|acc[18]~69  = CARRY((\inst6|DATA_OUT [2] & ((\inst3|acc [18]) # (!\inst3|acc[17]~67 ))) # (!\inst6|DATA_OUT [2] & (\inst3|acc [18] & !\inst3|acc[17]~67 )))

	.dataa(\inst6|DATA_OUT [2]),
	.datab(\inst3|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[17]~67 ),
	.combout(\inst3|acc[18]~68_combout ),
	.cout(\inst3|acc[18]~69 ));
// synopsys translate_off
defparam \inst3|acc[18]~68 .lut_mask = 16'h698E;
defparam \inst3|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N5
dffeas \inst3|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[18] .is_wysiwyg = "true";
defparam \inst3|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N14
cycloneive_lcell_comb \inst3|acc[23]~78 (
// Equation(s):
// \inst3|acc[23]~78_combout  = (\inst6|DATA_OUT [7] & ((\inst3|acc [23] & (\inst3|acc[22]~77  & VCC)) # (!\inst3|acc [23] & (!\inst3|acc[22]~77 )))) # (!\inst6|DATA_OUT [7] & ((\inst3|acc [23] & (!\inst3|acc[22]~77 )) # (!\inst3|acc [23] & 
// ((\inst3|acc[22]~77 ) # (GND)))))
// \inst3|acc[23]~79  = CARRY((\inst6|DATA_OUT [7] & (!\inst3|acc [23] & !\inst3|acc[22]~77 )) # (!\inst6|DATA_OUT [7] & ((!\inst3|acc[22]~77 ) # (!\inst3|acc [23]))))

	.dataa(\inst6|DATA_OUT [7]),
	.datab(\inst3|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[22]~77 ),
	.combout(\inst3|acc[23]~78_combout ),
	.cout(\inst3|acc[23]~79 ));
// synopsys translate_off
defparam \inst3|acc[23]~78 .lut_mask = 16'h9617;
defparam \inst3|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N15
dffeas \inst3|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[23] .is_wysiwyg = "true";
defparam \inst3|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
cycloneive_lcell_comb \inst3|acc[24]~80 (
// Equation(s):
// \inst3|acc[24]~80_combout  = ((\inst6|DATA_OUT [8] $ (\inst3|acc [24] $ (!\inst3|acc[23]~79 )))) # (GND)
// \inst3|acc[24]~81  = CARRY((\inst6|DATA_OUT [8] & ((\inst3|acc [24]) # (!\inst3|acc[23]~79 ))) # (!\inst6|DATA_OUT [8] & (\inst3|acc [24] & !\inst3|acc[23]~79 )))

	.dataa(\inst6|DATA_OUT [8]),
	.datab(\inst3|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[23]~79 ),
	.combout(\inst3|acc[24]~80_combout ),
	.cout(\inst3|acc[24]~81 ));
// synopsys translate_off
defparam \inst3|acc[24]~80 .lut_mask = 16'h698E;
defparam \inst3|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N17
dffeas \inst3|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[24] .is_wysiwyg = "true";
defparam \inst3|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N18
cycloneive_lcell_comb \inst3|acc[25]~82 (
// Equation(s):
// \inst3|acc[25]~82_combout  = (\inst6|DATA_OUT [9] & ((\inst3|acc [25] & (\inst3|acc[24]~81  & VCC)) # (!\inst3|acc [25] & (!\inst3|acc[24]~81 )))) # (!\inst6|DATA_OUT [9] & ((\inst3|acc [25] & (!\inst3|acc[24]~81 )) # (!\inst3|acc [25] & 
// ((\inst3|acc[24]~81 ) # (GND)))))
// \inst3|acc[25]~83  = CARRY((\inst6|DATA_OUT [9] & (!\inst3|acc [25] & !\inst3|acc[24]~81 )) # (!\inst6|DATA_OUT [9] & ((!\inst3|acc[24]~81 ) # (!\inst3|acc [25]))))

	.dataa(\inst6|DATA_OUT [9]),
	.datab(\inst3|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[24]~81 ),
	.combout(\inst3|acc[25]~82_combout ),
	.cout(\inst3|acc[25]~83 ));
// synopsys translate_off
defparam \inst3|acc[25]~82 .lut_mask = 16'h9617;
defparam \inst3|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N19
dffeas \inst3|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[25] .is_wysiwyg = "true";
defparam \inst3|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N20
cycloneive_lcell_comb \inst3|acc[26]~84 (
// Equation(s):
// \inst3|acc[26]~84_combout  = ((\inst6|DATA_OUT [10] $ (\inst3|acc [26] $ (!\inst3|acc[25]~83 )))) # (GND)
// \inst3|acc[26]~85  = CARRY((\inst6|DATA_OUT [10] & ((\inst3|acc [26]) # (!\inst3|acc[25]~83 ))) # (!\inst6|DATA_OUT [10] & (\inst3|acc [26] & !\inst3|acc[25]~83 )))

	.dataa(\inst6|DATA_OUT [10]),
	.datab(\inst3|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[25]~83 ),
	.combout(\inst3|acc[26]~84_combout ),
	.cout(\inst3|acc[26]~85 ));
// synopsys translate_off
defparam \inst3|acc[26]~84 .lut_mask = 16'h698E;
defparam \inst3|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N21
dffeas \inst3|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[26] .is_wysiwyg = "true";
defparam \inst3|acc[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N15
dffeas \inst6|DATA_OUT[11] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AD_IN[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[11] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
cycloneive_lcell_comb \inst3|acc[27]~86 (
// Equation(s):
// \inst3|acc[27]~86_combout  = (\inst3|acc [27] & ((\inst6|DATA_OUT [11] & (\inst3|acc[26]~85  & VCC)) # (!\inst6|DATA_OUT [11] & (!\inst3|acc[26]~85 )))) # (!\inst3|acc [27] & ((\inst6|DATA_OUT [11] & (!\inst3|acc[26]~85 )) # (!\inst6|DATA_OUT [11] & 
// ((\inst3|acc[26]~85 ) # (GND)))))
// \inst3|acc[27]~87  = CARRY((\inst3|acc [27] & (!\inst6|DATA_OUT [11] & !\inst3|acc[26]~85 )) # (!\inst3|acc [27] & ((!\inst3|acc[26]~85 ) # (!\inst6|DATA_OUT [11]))))

	.dataa(\inst3|acc [27]),
	.datab(\inst6|DATA_OUT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[26]~85 ),
	.combout(\inst3|acc[27]~86_combout ),
	.cout(\inst3|acc[27]~87 ));
// synopsys translate_off
defparam \inst3|acc[27]~86 .lut_mask = 16'h9617;
defparam \inst3|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N23
dffeas \inst3|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[27] .is_wysiwyg = "true";
defparam \inst3|acc[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \inst6|DATA_OUT[12] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AD_IN[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[12] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N24
cycloneive_lcell_comb \inst3|acc[28]~88 (
// Equation(s):
// \inst3|acc[28]~88_combout  = ((\inst3|acc [28] $ (\inst6|DATA_OUT [12] $ (!\inst3|acc[27]~87 )))) # (GND)
// \inst3|acc[28]~89  = CARRY((\inst3|acc [28] & ((\inst6|DATA_OUT [12]) # (!\inst3|acc[27]~87 ))) # (!\inst3|acc [28] & (\inst6|DATA_OUT [12] & !\inst3|acc[27]~87 )))

	.dataa(\inst3|acc [28]),
	.datab(\inst6|DATA_OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[27]~87 ),
	.combout(\inst3|acc[28]~88_combout ),
	.cout(\inst3|acc[28]~89 ));
// synopsys translate_off
defparam \inst3|acc[28]~88 .lut_mask = 16'h698E;
defparam \inst3|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N25
dffeas \inst3|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[28] .is_wysiwyg = "true";
defparam \inst3|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneive_lcell_comb \inst6|DATA_OUT[13]~feeder (
// Equation(s):
// \inst6|DATA_OUT[13]~feeder_combout  = \AD_IN[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[13]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[13]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N3
dffeas \inst6|DATA_OUT[13] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[13] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
cycloneive_lcell_comb \inst3|acc[29]~90 (
// Equation(s):
// \inst3|acc[29]~90_combout  = (\inst3|acc [29] & ((\inst6|DATA_OUT [13] & (\inst3|acc[28]~89  & VCC)) # (!\inst6|DATA_OUT [13] & (!\inst3|acc[28]~89 )))) # (!\inst3|acc [29] & ((\inst6|DATA_OUT [13] & (!\inst3|acc[28]~89 )) # (!\inst6|DATA_OUT [13] & 
// ((\inst3|acc[28]~89 ) # (GND)))))
// \inst3|acc[29]~91  = CARRY((\inst3|acc [29] & (!\inst6|DATA_OUT [13] & !\inst3|acc[28]~89 )) # (!\inst3|acc [29] & ((!\inst3|acc[28]~89 ) # (!\inst6|DATA_OUT [13]))))

	.dataa(\inst3|acc [29]),
	.datab(\inst6|DATA_OUT [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[28]~89 ),
	.combout(\inst3|acc[29]~90_combout ),
	.cout(\inst3|acc[29]~91 ));
// synopsys translate_off
defparam \inst3|acc[29]~90 .lut_mask = 16'h9617;
defparam \inst3|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N27
dffeas \inst3|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[29] .is_wysiwyg = "true";
defparam \inst3|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N28
cycloneive_lcell_comb \inst3|acc[30]~92 (
// Equation(s):
// \inst3|acc[30]~92_combout  = ((\inst6|DATA_OUT [14] $ (\inst3|acc [30] $ (!\inst3|acc[29]~91 )))) # (GND)
// \inst3|acc[30]~93  = CARRY((\inst6|DATA_OUT [14] & ((\inst3|acc [30]) # (!\inst3|acc[29]~91 ))) # (!\inst6|DATA_OUT [14] & (\inst3|acc [30] & !\inst3|acc[29]~91 )))

	.dataa(\inst6|DATA_OUT [14]),
	.datab(\inst3|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|acc[29]~91 ),
	.combout(\inst3|acc[30]~92_combout ),
	.cout(\inst3|acc[30]~93 ));
// synopsys translate_off
defparam \inst3|acc[30]~92 .lut_mask = 16'h698E;
defparam \inst3|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N29
dffeas \inst3|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[30] .is_wysiwyg = "true";
defparam \inst3|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \inst6|DATA_OUT[15]~feeder (
// Equation(s):
// \inst6|DATA_OUT[15]~feeder_combout  = \AD_IN[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AD_IN[15]~input_o ),
	.cin(gnd),
	.combout(\inst6|DATA_OUT[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|DATA_OUT[15]~feeder .lut_mask = 16'hFF00;
defparam \inst6|DATA_OUT[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \inst6|DATA_OUT[15] (
	.clk(\NWE~inputclkctrl_outclk ),
	.d(\inst6|DATA_OUT[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA_OUT[15] .is_wysiwyg = "true";
defparam \inst6|DATA_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N30
cycloneive_lcell_comb \inst3|acc[31]~94 (
// Equation(s):
// \inst3|acc[31]~94_combout  = \inst3|acc [31] $ (\inst3|acc[30]~93  $ (\inst6|DATA_OUT [15]))

	.dataa(\inst3|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|DATA_OUT [15]),
	.cin(\inst3|acc[30]~93 ),
	.combout(\inst3|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|acc[31]~94 .lut_mask = 16'hA55A;
defparam \inst3|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N31
dffeas \inst3|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|acc[31] .is_wysiwyg = "true";
defparam \inst3|acc[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst7|Equal0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\NWE~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\inst7|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\AD_IN[7]~input_o ,\AD_IN[6]~input_o ,\AD_IN[5]~input_o ,\AD_IN[4]~input_o ,\AD_IN[3]~input_o ,\AD_IN[2]~input_o ,\AD_IN[1]~input_o ,\AD_IN[0]~input_o }),
	.portaaddr({\inst|ADDR [7],\inst|ADDR [6],\inst|ADDR [5],\inst|ADDR [4],\inst|ADDR [3],\inst|ADDR [2],\inst|ADDR [1],\inst|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst3|acc [31],\inst3|acc [30],\inst3|acc [29],\inst3|acc [28],\inst3|acc [27],\inst3|acc [26],\inst3|acc [25],\inst3|acc [24]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

endmodule
