Determining the location of the ModelSim executable...

Using: /home/mac/Software/intelFPGA_lite/24.1std/questa_fse/linux_x86_64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off FPGACode -c FPGACode --vector_source="/home/mac/Code/FPGACode/simulation/TB_BUF_DP_OUT.vwf" --testbench_file="/home/mac/Code/FPGACode/simulation/qsim/simulation/TB_BUF_DP_OUT.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.    Info: Your use of Altera Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Altera Program License     Info: Subscription Agreement, the Altera Quartus Prime License Agreement,    Info: the Altera IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Altera and sold by Altera or its authorized distributors.  Please    Info: refer to the Altera Software License Subscription Agreements     Info: on the Quartus Prime software download page.    Info: Processing started: Tue Aug 19 17:37:06 2025Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off FPGACode -c FPGACode --vector_source=/home/mac/Code/FPGACode/simulation/TB_BUF_DP_OUT.vwf --testbench_file=/home/mac/Code/FPGACode/simulation/qsim/simulation/TB_BUF_DP_OUT.vwf.vhtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/mac/Code/FPGACode/simulation/qsim/" FPGACode -c FPGACode

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.    Info: Your use of Altera Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Altera Program License     Info: Subscription Agreement, the Altera Quartus Prime License Agreement,    Info: the Altera IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Altera and sold by Altera or its authorized distributors.  Please    Info: refer to the Altera Software License Subscription Agreements     Info: on the Quartus Prime software download page.    Info: Processing started: Tue Aug 19 17:37:07 2025Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/mac/Code/FPGACode/simulation/qsim/ FPGACode -c FPGACodeWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file FPGACode.vho in folder "/home/mac/Code/FPGACode/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 588 megabytes    Info: Processing ended: Tue Aug 19 17:37:08 2025    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/mac/Code/FPGACode/simulation/qsim/FPGACode.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/mac/Software/intelFPGA_lite/24.1std/questa_fse/linux_x86_64//vsim -c -do FPGACode.do

Reading pref.tcl
# 2024.3
# do FPGACode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:37:09 on Aug 19,2025
# vcom -work work FPGACode.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity FPGACode
# -- Compiling architecture structure of FPGACode
# End time: 17:37:09 on Aug 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:37:09 on Aug 19,2025
# vcom -work work simulation/TB_BUF_DP_OUT.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FPGACode_vhd_vec_tst
# -- Compiling architecture FPGACode_arch of FPGACode_vhd_vec_tst
# End time: 17:37:09 on Aug 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.BUFF_OUTPUT_DIFF_vhd_vec_tst # Start time: 17:37:09 on Aug 19,2025# ** Note: (vsim-8009) Loading existing optimized design _opt2
# //  Questa Intel Starter FPGA Edition-64# //  Version 2024.3 linux_x86_64 Sep 10 2024# //# // Unpublished work. Copyright 2024 Siemens# //# // This material contains trade secrets or otherwise confidential information# // owned by Siemens Industry Software Inc. or its affiliates (collectively,# // "SISW"), or its licensors. Access to and use of this information is strictly# // limited as set forth in the Customer's applicable agreements with SISW.# //# // This material may not be copied, distributed, or otherwise disclosed outside# // of the Customer's facilities without the express written permission of SISW,# // and may not be used in any way not expressly authorized by SISW.# //
# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading cycloneive.cycloneive_atom_pack(body)# Loading cycloneive.cycloneive_components# Loading work.buff_output_diff_vhd_vec_tst(buff_output_diff_arch)#1# Loading ieee.std_logic_arith(body)# Loading cycloneive.cycloneive_io_obuf(arch)#1# Loading cycloneive.cycloneive_io_ibuf(arch)#1
# after#32
# End time: 17:37:10 on Aug 19,2025, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/mac/Code/FPGACode/simulation/TB_BUF_DP_OUT.vwf...

Reading /home/mac/Code/FPGACode/simulation/qsim/FPGACode.msim.vcd...

Processing channel transitions... 

Warning: CLK_20M - signal not found in VCD.

Warning: CLK_LOCKED - signal not found in VCD.

Warning: ETH0_RX_N - signal not found in VCD.

Warning: ETH0_RX_P - signal not found in VCD.

Warning: ETH0_TX_N - signal not found in VCD.

Warning: ETH0_TX_P - signal not found in VCD.

Warning: KEY1 - signal not found in VCD.

Warning: LED1 - signal not found in VCD.

Warning: MAIN_CLK - signal not found in VCD.

Warning: RESET - signal not found in VCD.

Warning: UART_RX - signal not found in VCD.

Warning: UART_TX - signal not found in VCD.

Writing the resulting VWF to /home/mac/Code/FPGACode/simulation/qsim/FPGACode_20250819173710.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.