;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx */
Rx__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Rx__0__MASK EQU 0x10
Rx__0__PC EQU CYREG_PRT3_PC4
Rx__0__PORT EQU 3
Rx__0__SHIFT EQU 4
Rx__AG EQU CYREG_PRT3_AG
Rx__AMUX EQU CYREG_PRT3_AMUX
Rx__BIE EQU CYREG_PRT3_BIE
Rx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx__BYP EQU CYREG_PRT3_BYP
Rx__CTL EQU CYREG_PRT3_CTL
Rx__DM0 EQU CYREG_PRT3_DM0
Rx__DM1 EQU CYREG_PRT3_DM1
Rx__DM2 EQU CYREG_PRT3_DM2
Rx__DR EQU CYREG_PRT3_DR
Rx__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx__MASK EQU 0x10
Rx__PORT EQU 3
Rx__PRT EQU CYREG_PRT3_PRT
Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx__PS EQU CYREG_PRT3_PS
Rx__SHIFT EQU 4
Rx__SLW EQU CYREG_PRT3_SLW

/* Tx */
Tx__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Tx__0__MASK EQU 0x01
Tx__0__PC EQU CYREG_PRT3_PC0
Tx__0__PORT EQU 3
Tx__0__SHIFT EQU 0
Tx__AG EQU CYREG_PRT3_AG
Tx__AMUX EQU CYREG_PRT3_AMUX
Tx__BIE EQU CYREG_PRT3_BIE
Tx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx__BYP EQU CYREG_PRT3_BYP
Tx__CTL EQU CYREG_PRT3_CTL
Tx__DM0 EQU CYREG_PRT3_DM0
Tx__DM1 EQU CYREG_PRT3_DM1
Tx__DM2 EQU CYREG_PRT3_DM2
Tx__DR EQU CYREG_PRT3_DR
Tx__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx__MASK EQU 0x01
Tx__PORT EQU 3
Tx__PRT EQU CYREG_PRT3_PRT
Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx__PS EQU CYREG_PRT3_PS
Tx__SHIFT EQU 0
Tx__SLW EQU CYREG_PRT3_SLW

/* ADC */
ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_Bypass__0__MASK EQU 0x04
ADC_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_Bypass__0__PORT EQU 0
ADC_Bypass__0__SHIFT EQU 2
ADC_Bypass__AG EQU CYREG_PRT0_AG
ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Bypass__DR EQU CYREG_PRT0_DR
ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Bypass__MASK EQU 0x04
ADC_Bypass__PORT EQU 0
ADC_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Bypass__PS EQU CYREG_PRT0_PS
ADC_Bypass__SHIFT EQU 2
ADC_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_data_ready__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_data_ready__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_data_ready__INTC_MASK EQU 0x01
ADC_data_ready__INTC_NUMBER EQU 0
ADC_data_ready__INTC_PRIOR_NUM EQU 7
ADC_data_ready__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_data_ready__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_data_ready__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_DMA__DRQ_NUMBER EQU 0
ADC_DMA__NUMBEROF_TDS EQU 0
ADC_DMA__PRIORITY EQU 7
ADC_DMA__TERMIN_EN EQU 0
ADC_DMA__TERMIN_SEL EQU 0
ADC_DMA__TERMOUT0_EN EQU 1
ADC_DMA__TERMOUT0_SEL EQU 0
ADC_DMA__TERMOUT1_EN EQU 0
ADC_DMA__TERMOUT1_SEL EQU 0
ADC_DMA_peak__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_DMA_peak__DRQ_NUMBER EQU 1
ADC_DMA_peak__NUMBEROF_TDS EQU 0
ADC_DMA_peak__PRIORITY EQU 2
ADC_DMA_peak__TERMIN_EN EQU 0
ADC_DMA_peak__TERMIN_SEL EQU 0
ADC_DMA_peak__TERMOUT0_EN EQU 1
ADC_DMA_peak__TERMOUT0_SEL EQU 1
ADC_DMA_peak__TERMOUT1_EN EQU 0
ADC_DMA_peak__TERMOUT1_SEL EQU 0
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x04
ADC_IRQ__INTC_NUMBER EQU 2
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_peak_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_peak_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_peak_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_peak_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_peak_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_peak_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_peak_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_peak_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_peak_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_peak_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_peak_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_peak_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_peak_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_peak_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_peak_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_peak_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_peak_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_peak_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_peak_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_peak_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_peak_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_peak_Bypass__0__MASK EQU 0x10
ADC_peak_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_peak_Bypass__0__PORT EQU 0
ADC_peak_Bypass__0__SHIFT EQU 4
ADC_peak_Bypass__AG EQU CYREG_PRT0_AG
ADC_peak_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_peak_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_peak_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_peak_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_peak_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_peak_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_peak_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_peak_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_peak_Bypass__DR EQU CYREG_PRT0_DR
ADC_peak_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_peak_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_peak_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_peak_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_peak_Bypass__MASK EQU 0x10
ADC_peak_Bypass__PORT EQU 0
ADC_peak_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_peak_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_peak_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_peak_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_peak_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_peak_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_peak_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_peak_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_peak_Bypass__PS EQU CYREG_PRT0_PS
ADC_peak_Bypass__SHIFT EQU 4
ADC_peak_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_peak_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_peak_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_peak_IRQ__INTC_MASK EQU 0x08
ADC_peak_IRQ__INTC_NUMBER EQU 3
ADC_peak_IRQ__INTC_PRIOR_NUM EQU 7
ADC_peak_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ADC_peak_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_peak_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_peak_ready__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_peak_ready__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_peak_ready__INTC_MASK EQU 0x02
ADC_peak_ready__INTC_NUMBER EQU 1
ADC_peak_ready__INTC_PRIOR_NUM EQU 7
ADC_peak_ready__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_peak_ready__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_peak_ready__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_peak_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_peak_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_peak_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_peak_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_peak_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_peak_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_peak_theACLK__INDEX EQU 0x01
ADC_peak_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_peak_theACLK__PM_ACT_MSK EQU 0x02
ADC_peak_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_peak_theACLK__PM_STBY_MSK EQU 0x02
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG2_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG2_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG2_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG2_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x02
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x04
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x04
ADC_therm_DEC__COHER EQU CYREG_DEC_COHER
ADC_therm_DEC__CR EQU CYREG_DEC_CR
ADC_therm_DEC__DR1 EQU CYREG_DEC_DR1
ADC_therm_DEC__DR2 EQU CYREG_DEC_DR2
ADC_therm_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_therm_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_therm_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_therm_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_therm_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_therm_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_therm_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_therm_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_therm_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_therm_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_therm_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_therm_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_therm_DEC__PM_ACT_MSK EQU 0x01
ADC_therm_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_therm_DEC__PM_STBY_MSK EQU 0x01
ADC_therm_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_therm_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_therm_DEC__SR EQU CYREG_DEC_SR
ADC_therm_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_therm_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_therm_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_therm_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_therm_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_therm_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_therm_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_therm_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_therm_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_therm_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_therm_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_therm_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_therm_DSM__CLK EQU CYREG_DSM0_CLK
ADC_therm_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_therm_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_therm_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_therm_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_therm_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_therm_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_therm_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_therm_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_therm_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_therm_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_therm_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_therm_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_therm_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_therm_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_therm_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_therm_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_therm_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_therm_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_therm_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_therm_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_therm_DSM__MISC EQU CYREG_DSM0_MISC
ADC_therm_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_therm_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_therm_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_therm_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_therm_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_therm_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_therm_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_therm_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_therm_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_therm_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_therm_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_therm_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_therm_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_therm_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_therm_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_therm_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
ADC_therm_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
ADC_therm_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
ADC_therm_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_therm_Ext_CP_Clk__INDEX EQU 0x04
ADC_therm_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_therm_Ext_CP_Clk__PM_ACT_MSK EQU 0x10
ADC_therm_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_therm_Ext_CP_Clk__PM_STBY_MSK EQU 0x10
ADC_therm_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_therm_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_therm_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_therm_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_therm_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_therm_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_therm_theACLK__INDEX EQU 0x00
ADC_therm_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_therm_theACLK__PM_ACT_MSK EQU 0x01
ADC_therm_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_therm_theACLK__PM_STBY_MSK EQU 0x01

/* Fan */
Fan__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Fan__0__MASK EQU 0x40
Fan__0__PC EQU CYREG_PRT0_PC6
Fan__0__PORT EQU 0
Fan__0__SHIFT EQU 6
Fan__AG EQU CYREG_PRT0_AG
Fan__AMUX EQU CYREG_PRT0_AMUX
Fan__BIE EQU CYREG_PRT0_BIE
Fan__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Fan__BYP EQU CYREG_PRT0_BYP
Fan__CTL EQU CYREG_PRT0_CTL
Fan__DM0 EQU CYREG_PRT0_DM0
Fan__DM1 EQU CYREG_PRT0_DM1
Fan__DM2 EQU CYREG_PRT0_DM2
Fan__DR EQU CYREG_PRT0_DR
Fan__INP_DIS EQU CYREG_PRT0_INP_DIS
Fan__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Fan__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Fan__LCD_EN EQU CYREG_PRT0_LCD_EN
Fan__MASK EQU 0x40
Fan__PORT EQU 0
Fan__PRT EQU CYREG_PRT0_PRT
Fan__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Fan__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Fan__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Fan__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Fan__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Fan__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Fan__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Fan__PS EQU CYREG_PRT0_PS
Fan__SHIFT EQU 6
Fan__SLW EQU CYREG_PRT0_SLW

/* I2C */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* IVO */
IVO_Sync_ctrl_reg__0__MASK EQU 0x01
IVO_Sync_ctrl_reg__0__POS EQU 0
IVO_Sync_ctrl_reg__1__MASK EQU 0x02
IVO_Sync_ctrl_reg__1__POS EQU 1
IVO_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
IVO_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
IVO_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
IVO_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
IVO_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
IVO_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
IVO_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
IVO_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
IVO_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
IVO_Sync_ctrl_reg__2__MASK EQU 0x04
IVO_Sync_ctrl_reg__2__POS EQU 2
IVO_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
IVO_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
IVO_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
IVO_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
IVO_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
IVO_Sync_ctrl_reg__MASK EQU 0x07
IVO_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
IVO_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
IVO_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* TP6 */
TP6__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
TP6__0__MASK EQU 0x40
TP6__0__PC EQU CYREG_PRT12_PC6
TP6__0__PORT EQU 12
TP6__0__SHIFT EQU 6
TP6__AG EQU CYREG_PRT12_AG
TP6__BIE EQU CYREG_PRT12_BIE
TP6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TP6__BYP EQU CYREG_PRT12_BYP
TP6__DM0 EQU CYREG_PRT12_DM0
TP6__DM1 EQU CYREG_PRT12_DM1
TP6__DM2 EQU CYREG_PRT12_DM2
TP6__DR EQU CYREG_PRT12_DR
TP6__INP_DIS EQU CYREG_PRT12_INP_DIS
TP6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TP6__MASK EQU 0x40
TP6__PORT EQU 12
TP6__PRT EQU CYREG_PRT12_PRT
TP6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TP6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TP6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TP6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TP6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TP6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TP6__PS EQU CYREG_PRT12_PS
TP6__SHIFT EQU 6
TP6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TP6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TP6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TP6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TP6__SLW EQU CYREG_PRT12_SLW

/* Vin */
Vin__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Vin__0__MASK EQU 0x08
Vin__0__PC EQU CYREG_PRT3_PC3
Vin__0__PORT EQU 3
Vin__0__SHIFT EQU 3
Vin__AG EQU CYREG_PRT3_AG
Vin__AMUX EQU CYREG_PRT3_AMUX
Vin__BIE EQU CYREG_PRT3_BIE
Vin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Vin__BYP EQU CYREG_PRT3_BYP
Vin__CTL EQU CYREG_PRT3_CTL
Vin__DM0 EQU CYREG_PRT3_DM0
Vin__DM1 EQU CYREG_PRT3_DM1
Vin__DM2 EQU CYREG_PRT3_DM2
Vin__DR EQU CYREG_PRT3_DR
Vin__INP_DIS EQU CYREG_PRT3_INP_DIS
Vin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Vin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Vin__LCD_EN EQU CYREG_PRT3_LCD_EN
Vin__MASK EQU 0x08
Vin__PORT EQU 3
Vin__PRT EQU CYREG_PRT3_PRT
Vin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Vin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Vin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Vin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Vin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Vin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Vin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Vin__PS EQU CYREG_PRT3_PS
Vin__SHIFT EQU 3
Vin__SLW EQU CYREG_PRT3_SLW

/* GD1A */
GD1A__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
GD1A__0__MASK EQU 0x04
GD1A__0__PC EQU CYREG_PRT1_PC2
GD1A__0__PORT EQU 1
GD1A__0__SHIFT EQU 2
GD1A__AG EQU CYREG_PRT1_AG
GD1A__AMUX EQU CYREG_PRT1_AMUX
GD1A__BIE EQU CYREG_PRT1_BIE
GD1A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
GD1A__BYP EQU CYREG_PRT1_BYP
GD1A__CTL EQU CYREG_PRT1_CTL
GD1A__DM0 EQU CYREG_PRT1_DM0
GD1A__DM1 EQU CYREG_PRT1_DM1
GD1A__DM2 EQU CYREG_PRT1_DM2
GD1A__DR EQU CYREG_PRT1_DR
GD1A__INP_DIS EQU CYREG_PRT1_INP_DIS
GD1A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
GD1A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
GD1A__LCD_EN EQU CYREG_PRT1_LCD_EN
GD1A__MASK EQU 0x04
GD1A__PORT EQU 1
GD1A__PRT EQU CYREG_PRT1_PRT
GD1A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
GD1A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
GD1A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
GD1A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
GD1A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
GD1A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
GD1A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
GD1A__PS EQU CYREG_PRT1_PS
GD1A__SHIFT EQU 2
GD1A__SLW EQU CYREG_PRT1_SLW

/* GD1B */
GD1B__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
GD1B__0__MASK EQU 0x20
GD1B__0__PC EQU CYREG_PRT1_PC5
GD1B__0__PORT EQU 1
GD1B__0__SHIFT EQU 5
GD1B__AG EQU CYREG_PRT1_AG
GD1B__AMUX EQU CYREG_PRT1_AMUX
GD1B__BIE EQU CYREG_PRT1_BIE
GD1B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
GD1B__BYP EQU CYREG_PRT1_BYP
GD1B__CTL EQU CYREG_PRT1_CTL
GD1B__DM0 EQU CYREG_PRT1_DM0
GD1B__DM1 EQU CYREG_PRT1_DM1
GD1B__DM2 EQU CYREG_PRT1_DM2
GD1B__DR EQU CYREG_PRT1_DR
GD1B__INP_DIS EQU CYREG_PRT1_INP_DIS
GD1B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
GD1B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
GD1B__LCD_EN EQU CYREG_PRT1_LCD_EN
GD1B__MASK EQU 0x20
GD1B__PORT EQU 1
GD1B__PRT EQU CYREG_PRT1_PRT
GD1B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
GD1B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
GD1B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
GD1B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
GD1B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
GD1B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
GD1B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
GD1B__PS EQU CYREG_PRT1_PS
GD1B__SHIFT EQU 5
GD1B__SLW EQU CYREG_PRT1_SLW

/* GD2A */
GD2A__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
GD2A__0__MASK EQU 0x40
GD2A__0__PC EQU CYREG_PRT1_PC6
GD2A__0__PORT EQU 1
GD2A__0__SHIFT EQU 6
GD2A__AG EQU CYREG_PRT1_AG
GD2A__AMUX EQU CYREG_PRT1_AMUX
GD2A__BIE EQU CYREG_PRT1_BIE
GD2A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
GD2A__BYP EQU CYREG_PRT1_BYP
GD2A__CTL EQU CYREG_PRT1_CTL
GD2A__DM0 EQU CYREG_PRT1_DM0
GD2A__DM1 EQU CYREG_PRT1_DM1
GD2A__DM2 EQU CYREG_PRT1_DM2
GD2A__DR EQU CYREG_PRT1_DR
GD2A__INP_DIS EQU CYREG_PRT1_INP_DIS
GD2A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
GD2A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
GD2A__LCD_EN EQU CYREG_PRT1_LCD_EN
GD2A__MASK EQU 0x40
GD2A__PORT EQU 1
GD2A__PRT EQU CYREG_PRT1_PRT
GD2A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
GD2A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
GD2A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
GD2A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
GD2A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
GD2A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
GD2A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
GD2A__PS EQU CYREG_PRT1_PS
GD2A__SHIFT EQU 6
GD2A__SLW EQU CYREG_PRT1_SLW

/* GD2B */
GD2B__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
GD2B__0__MASK EQU 0x80
GD2B__0__PC EQU CYREG_PRT1_PC7
GD2B__0__PORT EQU 1
GD2B__0__SHIFT EQU 7
GD2B__AG EQU CYREG_PRT1_AG
GD2B__AMUX EQU CYREG_PRT1_AMUX
GD2B__BIE EQU CYREG_PRT1_BIE
GD2B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
GD2B__BYP EQU CYREG_PRT1_BYP
GD2B__CTL EQU CYREG_PRT1_CTL
GD2B__DM0 EQU CYREG_PRT1_DM0
GD2B__DM1 EQU CYREG_PRT1_DM1
GD2B__DM2 EQU CYREG_PRT1_DM2
GD2B__DR EQU CYREG_PRT1_DR
GD2B__INP_DIS EQU CYREG_PRT1_INP_DIS
GD2B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
GD2B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
GD2B__LCD_EN EQU CYREG_PRT1_LCD_EN
GD2B__MASK EQU 0x80
GD2B__PORT EQU 1
GD2B__PRT EQU CYREG_PRT1_PRT
GD2B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
GD2B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
GD2B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
GD2B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
GD2B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
GD2B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
GD2B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
GD2B__PS EQU CYREG_PRT1_PS
GD2B__SHIFT EQU 7
GD2B__SLW EQU CYREG_PRT1_SLW

/* Ibus */
Ibus__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Ibus__0__MASK EQU 0x20
Ibus__0__PC EQU CYREG_PRT0_PC5
Ibus__0__PORT EQU 0
Ibus__0__SHIFT EQU 5
Ibus__AG EQU CYREG_PRT0_AG
Ibus__AMUX EQU CYREG_PRT0_AMUX
Ibus__BIE EQU CYREG_PRT0_BIE
Ibus__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Ibus__BYP EQU CYREG_PRT0_BYP
Ibus__CTL EQU CYREG_PRT0_CTL
Ibus__DM0 EQU CYREG_PRT0_DM0
Ibus__DM1 EQU CYREG_PRT0_DM1
Ibus__DM2 EQU CYREG_PRT0_DM2
Ibus__DR EQU CYREG_PRT0_DR
Ibus__INP_DIS EQU CYREG_PRT0_INP_DIS
Ibus__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Ibus__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Ibus__LCD_EN EQU CYREG_PRT0_LCD_EN
Ibus__MASK EQU 0x20
Ibus__PORT EQU 0
Ibus__PRT EQU CYREG_PRT0_PRT
Ibus__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Ibus__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Ibus__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Ibus__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Ibus__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Ibus__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Ibus__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Ibus__PS EQU CYREG_PRT0_PS
Ibus__SHIFT EQU 5
Ibus__SLW EQU CYREG_PRT0_SLW

/* PWMA */
PWMA_init_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
PWMA_init_DMA__DRQ_NUMBER EQU 5
PWMA_init_DMA__NUMBEROF_TDS EQU 0
PWMA_init_DMA__PRIORITY EQU 0
PWMA_init_DMA__TERMIN_EN EQU 0
PWMA_init_DMA__TERMIN_SEL EQU 0
PWMA_init_DMA__TERMOUT0_EN EQU 0
PWMA_init_DMA__TERMOUT0_SEL EQU 0
PWMA_init_DMA__TERMOUT1_EN EQU 0
PWMA_init_DMA__TERMOUT1_SEL EQU 0
PWMA_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWMA_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWMA_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWMA_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWMA_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWMA_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWMA_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWMA_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWMA_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWMA_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWMA_PWMHW__PM_ACT_MSK EQU 0x02
PWMA_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWMA_PWMHW__PM_STBY_MSK EQU 0x02
PWMA_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWMA_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWMA_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* PWMB */
PWMB_PSB_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
PWMB_PSB_DMA__DRQ_NUMBER EQU 6
PWMB_PSB_DMA__NUMBEROF_TDS EQU 0
PWMB_PSB_DMA__PRIORITY EQU 2
PWMB_PSB_DMA__TERMIN_EN EQU 0
PWMB_PSB_DMA__TERMIN_SEL EQU 0
PWMB_PSB_DMA__TERMOUT0_EN EQU 1
PWMB_PSB_DMA__TERMOUT0_SEL EQU 6
PWMB_PSB_DMA__TERMOUT1_EN EQU 0
PWMB_PSB_DMA__TERMOUT1_SEL EQU 0
PWMB_PWMHW__CAP0 EQU CYREG_TMR2_CAP0
PWMB_PWMHW__CAP1 EQU CYREG_TMR2_CAP1
PWMB_PWMHW__CFG0 EQU CYREG_TMR2_CFG0
PWMB_PWMHW__CFG1 EQU CYREG_TMR2_CFG1
PWMB_PWMHW__CFG2 EQU CYREG_TMR2_CFG2
PWMB_PWMHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
PWMB_PWMHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
PWMB_PWMHW__PER0 EQU CYREG_TMR2_PER0
PWMB_PWMHW__PER1 EQU CYREG_TMR2_PER1
PWMB_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWMB_PWMHW__PM_ACT_MSK EQU 0x04
PWMB_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWMB_PWMHW__PM_STBY_MSK EQU 0x04
PWMB_PWMHW__RT0 EQU CYREG_TMR2_RT0
PWMB_PWMHW__RT1 EQU CYREG_TMR2_RT1
PWMB_PWMHW__SR0 EQU CYREG_TMR2_SR0

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_CLK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_CLK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_CLK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_CLK__CFG2_SRC_SEL_MASK EQU 0x07
UART_CLK__INDEX EQU 0x03
UART_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_CLK__PM_ACT_MSK EQU 0x08
UART_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_CLK__PM_STBY_MSK EQU 0x08

/* UVLO */
UVLO__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
UVLO__0__MASK EQU 0x01
UVLO__0__PC EQU CYREG_PRT12_PC0
UVLO__0__PORT EQU 12
UVLO__0__SHIFT EQU 0
UVLO__AG EQU CYREG_PRT12_AG
UVLO__BIE EQU CYREG_PRT12_BIE
UVLO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UVLO__BYP EQU CYREG_PRT12_BYP
UVLO__DM0 EQU CYREG_PRT12_DM0
UVLO__DM1 EQU CYREG_PRT12_DM1
UVLO__DM2 EQU CYREG_PRT12_DM2
UVLO__DR EQU CYREG_PRT12_DR
UVLO__INP_DIS EQU CYREG_PRT12_INP_DIS
UVLO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UVLO__MASK EQU 0x01
UVLO__PORT EQU 12
UVLO__PRT EQU CYREG_PRT12_PRT
UVLO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UVLO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UVLO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UVLO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UVLO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UVLO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UVLO__PS EQU CYREG_PRT12_PS
UVLO__SHIFT EQU 0
UVLO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UVLO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UVLO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UVLO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UVLO__SLW EQU CYREG_PRT12_SLW

/* Vbus */
Vbus__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Vbus__0__MASK EQU 0x01
Vbus__0__PC EQU CYREG_PRT0_PC0
Vbus__0__PORT EQU 0
Vbus__0__SHIFT EQU 0
Vbus__AG EQU CYREG_PRT0_AG
Vbus__AMUX EQU CYREG_PRT0_AMUX
Vbus__BIE EQU CYREG_PRT0_BIE
Vbus__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vbus__BYP EQU CYREG_PRT0_BYP
Vbus__CTL EQU CYREG_PRT0_CTL
Vbus__DM0 EQU CYREG_PRT0_DM0
Vbus__DM1 EQU CYREG_PRT0_DM1
Vbus__DM2 EQU CYREG_PRT0_DM2
Vbus__DR EQU CYREG_PRT0_DR
Vbus__INP_DIS EQU CYREG_PRT0_INP_DIS
Vbus__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Vbus__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vbus__LCD_EN EQU CYREG_PRT0_LCD_EN
Vbus__MASK EQU 0x01
Vbus__PORT EQU 0
Vbus__PRT EQU CYREG_PRT0_PRT
Vbus__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vbus__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vbus__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vbus__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vbus__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vbus__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vbus__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vbus__PS EQU CYREG_PRT0_PS
Vbus__SHIFT EQU 0
Vbus__SLW EQU CYREG_PRT0_SLW

/* ZCDA */
ZCDA__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
ZCDA__0__MASK EQU 0x80
ZCDA__0__PC EQU CYREG_PRT2_PC7
ZCDA__0__PORT EQU 2
ZCDA__0__SHIFT EQU 7
ZCDA__AG EQU CYREG_PRT2_AG
ZCDA__AMUX EQU CYREG_PRT2_AMUX
ZCDA__BIE EQU CYREG_PRT2_BIE
ZCDA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ZCDA__BYP EQU CYREG_PRT2_BYP
ZCDA__CTL EQU CYREG_PRT2_CTL
ZCDA__DM0 EQU CYREG_PRT2_DM0
ZCDA__DM1 EQU CYREG_PRT2_DM1
ZCDA__DM2 EQU CYREG_PRT2_DM2
ZCDA__DR EQU CYREG_PRT2_DR
ZCDA__INP_DIS EQU CYREG_PRT2_INP_DIS
ZCDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ZCDA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ZCDA__LCD_EN EQU CYREG_PRT2_LCD_EN
ZCDA__MASK EQU 0x80
ZCDA__PORT EQU 2
ZCDA__PRT EQU CYREG_PRT2_PRT
ZCDA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ZCDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ZCDA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ZCDA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ZCDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ZCDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ZCDA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ZCDA__PS EQU CYREG_PRT2_PS
ZCDA__SHIFT EQU 7
ZCDA__SLW EQU CYREG_PRT2_SLW

/* ZCDB */
ZCDB__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
ZCDB__0__MASK EQU 0x40
ZCDB__0__PC EQU CYREG_PRT2_PC6
ZCDB__0__PORT EQU 2
ZCDB__0__SHIFT EQU 6
ZCDB__AG EQU CYREG_PRT2_AG
ZCDB__AMUX EQU CYREG_PRT2_AMUX
ZCDB__BIE EQU CYREG_PRT2_BIE
ZCDB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ZCDB__BYP EQU CYREG_PRT2_BYP
ZCDB__CTL EQU CYREG_PRT2_CTL
ZCDB__DM0 EQU CYREG_PRT2_DM0
ZCDB__DM1 EQU CYREG_PRT2_DM1
ZCDB__DM2 EQU CYREG_PRT2_DM2
ZCDB__DR EQU CYREG_PRT2_DR
ZCDB__INP_DIS EQU CYREG_PRT2_INP_DIS
ZCDB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ZCDB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ZCDB__LCD_EN EQU CYREG_PRT2_LCD_EN
ZCDB__MASK EQU 0x40
ZCDB__PORT EQU 2
ZCDB__PRT EQU CYREG_PRT2_PRT
ZCDB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ZCDB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ZCDB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ZCDB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ZCDB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ZCDB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ZCDB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ZCDB__PS EQU CYREG_PRT2_PS
ZCDB__SHIFT EQU 6
ZCDB__SLW EQU CYREG_PRT2_SLW

/* CTout */
CTout__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
CTout__0__MASK EQU 0x20
CTout__0__PC EQU CYREG_PRT2_PC5
CTout__0__PORT EQU 2
CTout__0__SHIFT EQU 5
CTout__AG EQU CYREG_PRT2_AG
CTout__AMUX EQU CYREG_PRT2_AMUX
CTout__BIE EQU CYREG_PRT2_BIE
CTout__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CTout__BYP EQU CYREG_PRT2_BYP
CTout__CTL EQU CYREG_PRT2_CTL
CTout__DM0 EQU CYREG_PRT2_DM0
CTout__DM1 EQU CYREG_PRT2_DM1
CTout__DM2 EQU CYREG_PRT2_DM2
CTout__DR EQU CYREG_PRT2_DR
CTout__INP_DIS EQU CYREG_PRT2_INP_DIS
CTout__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CTout__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CTout__LCD_EN EQU CYREG_PRT2_LCD_EN
CTout__MASK EQU 0x20
CTout__PORT EQU 2
CTout__PRT EQU CYREG_PRT2_PRT
CTout__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CTout__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CTout__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CTout__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CTout__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CTout__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CTout__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CTout__PS EQU CYREG_PRT2_PS
CTout__SHIFT EQU 5
CTout__SLW EQU CYREG_PRT2_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
SCL_1__0__MASK EQU 0x08
SCL_1__0__PC EQU CYREG_PRT12_PC3
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 3
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x08
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 3
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
SDA_1__0__MASK EQU 0x01
SDA_1__0__PC EQU CYREG_IO_PC_PRT15_PC0
SDA_1__0__PORT EQU 15
SDA_1__0__SHIFT EQU 0
SDA_1__AG EQU CYREG_PRT15_AG
SDA_1__AMUX EQU CYREG_PRT15_AMUX
SDA_1__BIE EQU CYREG_PRT15_BIE
SDA_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SDA_1__BYP EQU CYREG_PRT15_BYP
SDA_1__CTL EQU CYREG_PRT15_CTL
SDA_1__DM0 EQU CYREG_PRT15_DM0
SDA_1__DM1 EQU CYREG_PRT15_DM1
SDA_1__DM2 EQU CYREG_PRT15_DM2
SDA_1__DR EQU CYREG_PRT15_DR
SDA_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SDA_1__MASK EQU 0x01
SDA_1__PORT EQU 15
SDA_1__PRT EQU CYREG_PRT15_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SDA_1__PS EQU CYREG_PRT15_PS
SDA_1__SHIFT EQU 0
SDA_1__SLW EQU CYREG_PRT15_SLW

/* Comp_1 */
Comp_1_ctComp__CLK EQU CYREG_CMP3_CLK
Comp_1_ctComp__CMP_MASK EQU 0x08
Comp_1_ctComp__CMP_NUMBER EQU 3
Comp_1_ctComp__CR EQU CYREG_CMP3_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT3_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x08
Comp_1_ctComp__LUT__MSK_SHIFT EQU 3
Comp_1_ctComp__LUT__MX EQU CYREG_LUT3_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x08
Comp_1_ctComp__LUT__SR_SHIFT EQU 3
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x08
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x08
Comp_1_ctComp__SW0 EQU CYREG_CMP3_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP3_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP3_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP3_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP3_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP3_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP3_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x08
Comp_1_ctComp__WRK_SHIFT EQU 3

/* Relay1 */
Relay1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Relay1__0__MASK EQU 0x04
Relay1__0__PC EQU CYREG_IO_PC_PRT15_PC2
Relay1__0__PORT EQU 15
Relay1__0__SHIFT EQU 2
Relay1__AG EQU CYREG_PRT15_AG
Relay1__AMUX EQU CYREG_PRT15_AMUX
Relay1__BIE EQU CYREG_PRT15_BIE
Relay1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Relay1__BYP EQU CYREG_PRT15_BYP
Relay1__CTL EQU CYREG_PRT15_CTL
Relay1__DM0 EQU CYREG_PRT15_DM0
Relay1__DM1 EQU CYREG_PRT15_DM1
Relay1__DM2 EQU CYREG_PRT15_DM2
Relay1__DR EQU CYREG_PRT15_DR
Relay1__INP_DIS EQU CYREG_PRT15_INP_DIS
Relay1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Relay1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Relay1__LCD_EN EQU CYREG_PRT15_LCD_EN
Relay1__MASK EQU 0x04
Relay1__PORT EQU 15
Relay1__PRT EQU CYREG_PRT15_PRT
Relay1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Relay1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Relay1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Relay1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Relay1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Relay1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Relay1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Relay1__PS EQU CYREG_PRT15_PS
Relay1__SHIFT EQU 2
Relay1__SLW EQU CYREG_PRT15_SLW

/* Relay2 */
Relay2__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Relay2__0__MASK EQU 0x08
Relay2__0__PC EQU CYREG_IO_PC_PRT15_PC3
Relay2__0__PORT EQU 15
Relay2__0__SHIFT EQU 3
Relay2__AG EQU CYREG_PRT15_AG
Relay2__AMUX EQU CYREG_PRT15_AMUX
Relay2__BIE EQU CYREG_PRT15_BIE
Relay2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Relay2__BYP EQU CYREG_PRT15_BYP
Relay2__CTL EQU CYREG_PRT15_CTL
Relay2__DM0 EQU CYREG_PRT15_DM0
Relay2__DM1 EQU CYREG_PRT15_DM1
Relay2__DM2 EQU CYREG_PRT15_DM2
Relay2__DR EQU CYREG_PRT15_DR
Relay2__INP_DIS EQU CYREG_PRT15_INP_DIS
Relay2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Relay2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Relay2__LCD_EN EQU CYREG_PRT15_LCD_EN
Relay2__MASK EQU 0x08
Relay2__PORT EQU 15
Relay2__PRT EQU CYREG_PRT15_PRT
Relay2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Relay2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Relay2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Relay2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Relay2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Relay2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Relay2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Relay2__PS EQU CYREG_PRT15_PS
Relay2__SHIFT EQU 3
Relay2__SLW EQU CYREG_PRT15_SLW

/* Relay3 */
Relay3__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Relay3__0__MASK EQU 0x10
Relay3__0__PC EQU CYREG_PRT12_PC4
Relay3__0__PORT EQU 12
Relay3__0__SHIFT EQU 4
Relay3__AG EQU CYREG_PRT12_AG
Relay3__BIE EQU CYREG_PRT12_BIE
Relay3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Relay3__BYP EQU CYREG_PRT12_BYP
Relay3__DM0 EQU CYREG_PRT12_DM0
Relay3__DM1 EQU CYREG_PRT12_DM1
Relay3__DM2 EQU CYREG_PRT12_DM2
Relay3__DR EQU CYREG_PRT12_DR
Relay3__INP_DIS EQU CYREG_PRT12_INP_DIS
Relay3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Relay3__MASK EQU 0x10
Relay3__PORT EQU 12
Relay3__PRT EQU CYREG_PRT12_PRT
Relay3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Relay3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Relay3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Relay3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Relay3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Relay3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Relay3__PS EQU CYREG_PRT12_PS
Relay3__SHIFT EQU 4
Relay3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Relay3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Relay3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Relay3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Relay3__SLW EQU CYREG_PRT12_SLW

/* Relay4 */
Relay4__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Relay4__0__MASK EQU 0x08
Relay4__0__PC EQU CYREG_PRT0_PC3
Relay4__0__PORT EQU 0
Relay4__0__SHIFT EQU 3
Relay4__AG EQU CYREG_PRT0_AG
Relay4__AMUX EQU CYREG_PRT0_AMUX
Relay4__BIE EQU CYREG_PRT0_BIE
Relay4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Relay4__BYP EQU CYREG_PRT0_BYP
Relay4__CTL EQU CYREG_PRT0_CTL
Relay4__DM0 EQU CYREG_PRT0_DM0
Relay4__DM1 EQU CYREG_PRT0_DM1
Relay4__DM2 EQU CYREG_PRT0_DM2
Relay4__DR EQU CYREG_PRT0_DR
Relay4__INP_DIS EQU CYREG_PRT0_INP_DIS
Relay4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Relay4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Relay4__LCD_EN EQU CYREG_PRT0_LCD_EN
Relay4__MASK EQU 0x08
Relay4__PORT EQU 0
Relay4__PRT EQU CYREG_PRT0_PRT
Relay4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Relay4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Relay4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Relay4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Relay4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Relay4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Relay4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Relay4__PS EQU CYREG_PRT0_PS
Relay4__SHIFT EQU 3
Relay4__SLW EQU CYREG_PRT0_SLW

/* ZCDref */
ZCDref_viDAC8__CR0 EQU CYREG_DAC1_CR0
ZCDref_viDAC8__CR1 EQU CYREG_DAC1_CR1
ZCDref_viDAC8__D EQU CYREG_DAC1_D
ZCDref_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
ZCDref_viDAC8__PM_ACT_MSK EQU 0x02
ZCDref_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
ZCDref_viDAC8__PM_STBY_MSK EQU 0x02
ZCDref_viDAC8__STROBE EQU CYREG_DAC1_STROBE
ZCDref_viDAC8__SW0 EQU CYREG_DAC1_SW0
ZCDref_viDAC8__SW2 EQU CYREG_DAC1_SW2
ZCDref_viDAC8__SW3 EQU CYREG_DAC1_SW3
ZCDref_viDAC8__SW4 EQU CYREG_DAC1_SW4
ZCDref_viDAC8__TR EQU CYREG_DAC1_TR
ZCDref_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
ZCDref_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
ZCDref_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
ZCDref_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
ZCDref_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
ZCDref_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
ZCDref_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
ZCDref_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
ZCDref_viDAC8__TST EQU CYREG_DAC1_TST

/* therm1 */
therm1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
therm1__0__MASK EQU 0x40
therm1__0__PC EQU CYREG_PRT3_PC6
therm1__0__PORT EQU 3
therm1__0__SHIFT EQU 6
therm1__AG EQU CYREG_PRT3_AG
therm1__AMUX EQU CYREG_PRT3_AMUX
therm1__BIE EQU CYREG_PRT3_BIE
therm1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
therm1__BYP EQU CYREG_PRT3_BYP
therm1__CTL EQU CYREG_PRT3_CTL
therm1__DM0 EQU CYREG_PRT3_DM0
therm1__DM1 EQU CYREG_PRT3_DM1
therm1__DM2 EQU CYREG_PRT3_DM2
therm1__DR EQU CYREG_PRT3_DR
therm1__INP_DIS EQU CYREG_PRT3_INP_DIS
therm1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
therm1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
therm1__LCD_EN EQU CYREG_PRT3_LCD_EN
therm1__MASK EQU 0x40
therm1__PORT EQU 3
therm1__PRT EQU CYREG_PRT3_PRT
therm1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
therm1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
therm1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
therm1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
therm1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
therm1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
therm1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
therm1__PS EQU CYREG_PRT3_PS
therm1__SHIFT EQU 6
therm1__SLW EQU CYREG_PRT3_SLW

/* therm2 */
therm2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
therm2__0__MASK EQU 0x80
therm2__0__PC EQU CYREG_PRT0_PC7
therm2__0__PORT EQU 0
therm2__0__SHIFT EQU 7
therm2__AG EQU CYREG_PRT0_AG
therm2__AMUX EQU CYREG_PRT0_AMUX
therm2__BIE EQU CYREG_PRT0_BIE
therm2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
therm2__BYP EQU CYREG_PRT0_BYP
therm2__CTL EQU CYREG_PRT0_CTL
therm2__DM0 EQU CYREG_PRT0_DM0
therm2__DM1 EQU CYREG_PRT0_DM1
therm2__DM2 EQU CYREG_PRT0_DM2
therm2__DR EQU CYREG_PRT0_DR
therm2__INP_DIS EQU CYREG_PRT0_INP_DIS
therm2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
therm2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
therm2__LCD_EN EQU CYREG_PRT0_LCD_EN
therm2__MASK EQU 0x80
therm2__PORT EQU 0
therm2__PRT EQU CYREG_PRT0_PRT
therm2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
therm2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
therm2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
therm2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
therm2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
therm2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
therm2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
therm2__PS EQU CYREG_PRT0_PS
therm2__SHIFT EQU 7
therm2__SLW EQU CYREG_PRT0_SLW

/* CT1_dac */
CT1_dac_viDAC8__CR0 EQU CYREG_DAC0_CR0
CT1_dac_viDAC8__CR1 EQU CYREG_DAC0_CR1
CT1_dac_viDAC8__D EQU CYREG_DAC0_D
CT1_dac_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CT1_dac_viDAC8__PM_ACT_MSK EQU 0x01
CT1_dac_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CT1_dac_viDAC8__PM_STBY_MSK EQU 0x01
CT1_dac_viDAC8__STROBE EQU CYREG_DAC0_STROBE
CT1_dac_viDAC8__SW0 EQU CYREG_DAC0_SW0
CT1_dac_viDAC8__SW2 EQU CYREG_DAC0_SW2
CT1_dac_viDAC8__SW3 EQU CYREG_DAC0_SW3
CT1_dac_viDAC8__SW4 EQU CYREG_DAC0_SW4
CT1_dac_viDAC8__TR EQU CYREG_DAC0_TR
CT1_dac_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
CT1_dac_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
CT1_dac_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
CT1_dac_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
CT1_dac_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
CT1_dac_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
CT1_dac_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
CT1_dac_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
CT1_dac_viDAC8__TST EQU CYREG_DAC0_TST

/* LED_OCD */
LED_OCD__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
LED_OCD__0__MASK EQU 0x10
LED_OCD__0__PC EQU CYREG_PRT2_PC4
LED_OCD__0__PORT EQU 2
LED_OCD__0__SHIFT EQU 4
LED_OCD__AG EQU CYREG_PRT2_AG
LED_OCD__AMUX EQU CYREG_PRT2_AMUX
LED_OCD__BIE EQU CYREG_PRT2_BIE
LED_OCD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_OCD__BYP EQU CYREG_PRT2_BYP
LED_OCD__CTL EQU CYREG_PRT2_CTL
LED_OCD__DM0 EQU CYREG_PRT2_DM0
LED_OCD__DM1 EQU CYREG_PRT2_DM1
LED_OCD__DM2 EQU CYREG_PRT2_DM2
LED_OCD__DR EQU CYREG_PRT2_DR
LED_OCD__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_OCD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_OCD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_OCD__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_OCD__MASK EQU 0x10
LED_OCD__PORT EQU 2
LED_OCD__PRT EQU CYREG_PRT2_PRT
LED_OCD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_OCD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_OCD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_OCD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_OCD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_OCD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_OCD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_OCD__PS EQU CYREG_PRT2_PS
LED_OCD__SHIFT EQU 4
LED_OCD__SLW EQU CYREG_PRT2_SLW

/* LED_com */
LED_com__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_com__0__MASK EQU 0x02
LED_com__0__PC EQU CYREG_PRT2_PC1
LED_com__0__PORT EQU 2
LED_com__0__SHIFT EQU 1
LED_com__AG EQU CYREG_PRT2_AG
LED_com__AMUX EQU CYREG_PRT2_AMUX
LED_com__BIE EQU CYREG_PRT2_BIE
LED_com__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_com__BYP EQU CYREG_PRT2_BYP
LED_com__CTL EQU CYREG_PRT2_CTL
LED_com__DM0 EQU CYREG_PRT2_DM0
LED_com__DM1 EQU CYREG_PRT2_DM1
LED_com__DM2 EQU CYREG_PRT2_DM2
LED_com__DR EQU CYREG_PRT2_DR
LED_com__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_com__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_com__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_com__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_com__MASK EQU 0x02
LED_com__PORT EQU 2
LED_com__PRT EQU CYREG_PRT2_PRT
LED_com__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_com__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_com__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_com__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_com__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_com__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_com__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_com__PS EQU CYREG_PRT2_PS
LED_com__SHIFT EQU 1
LED_com__SLW EQU CYREG_PRT2_SLW

/* LED_int */
LED_int__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED_int__0__MASK EQU 0x01
LED_int__0__PC EQU CYREG_PRT2_PC0
LED_int__0__PORT EQU 2
LED_int__0__SHIFT EQU 0
LED_int__AG EQU CYREG_PRT2_AG
LED_int__AMUX EQU CYREG_PRT2_AMUX
LED_int__BIE EQU CYREG_PRT2_BIE
LED_int__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_int__BYP EQU CYREG_PRT2_BYP
LED_int__CTL EQU CYREG_PRT2_CTL
LED_int__DM0 EQU CYREG_PRT2_DM0
LED_int__DM1 EQU CYREG_PRT2_DM1
LED_int__DM2 EQU CYREG_PRT2_DM2
LED_int__DR EQU CYREG_PRT2_DR
LED_int__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_int__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_int__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_int__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_int__MASK EQU 0x01
LED_int__PORT EQU 2
LED_int__PRT EQU CYREG_PRT2_PRT
LED_int__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_int__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_int__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_int__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_int__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_int__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_int__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_int__PS EQU CYREG_PRT2_PS
LED_int__SHIFT EQU 0
LED_int__SLW EQU CYREG_PRT2_SLW

/* MUX_DMA */
MUX_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
MUX_DMA__DRQ_NUMBER EQU 3
MUX_DMA__NUMBEROF_TDS EQU 0
MUX_DMA__PRIORITY EQU 2
MUX_DMA__TERMIN_EN EQU 0
MUX_DMA__TERMIN_SEL EQU 0
MUX_DMA__TERMOUT0_EN EQU 0
MUX_DMA__TERMOUT0_SEL EQU 0
MUX_DMA__TERMOUT1_EN EQU 0
MUX_DMA__TERMOUT1_SEL EQU 0

/* Opamp_1 */
Opamp_1_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x08
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x08
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* Opamp_2 */
Opamp_2_ABuf__CR EQU CYREG_OPAMP0_CR
Opamp_2_ABuf__MX EQU CYREG_OPAMP0_MX
Opamp_2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_2_ABuf__PM_ACT_MSK EQU 0x01
Opamp_2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_2_ABuf__PM_STBY_MSK EQU 0x01
Opamp_2_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Opamp_2_ABuf__SW EQU CYREG_OPAMP0_SW
Opamp_2_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Opamp_2_ABuf__TR1 EQU CYREG_OPAMP0_TR1

/* Vdriver */
Vdriver__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Vdriver__0__MASK EQU 0x02
Vdriver__0__PC EQU CYREG_PRT3_PC1
Vdriver__0__PORT EQU 3
Vdriver__0__SHIFT EQU 1
Vdriver__AG EQU CYREG_PRT3_AG
Vdriver__AMUX EQU CYREG_PRT3_AMUX
Vdriver__BIE EQU CYREG_PRT3_BIE
Vdriver__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Vdriver__BYP EQU CYREG_PRT3_BYP
Vdriver__CTL EQU CYREG_PRT3_CTL
Vdriver__DM0 EQU CYREG_PRT3_DM0
Vdriver__DM1 EQU CYREG_PRT3_DM1
Vdriver__DM2 EQU CYREG_PRT3_DM2
Vdriver__DR EQU CYREG_PRT3_DR
Vdriver__INP_DIS EQU CYREG_PRT3_INP_DIS
Vdriver__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Vdriver__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Vdriver__LCD_EN EQU CYREG_PRT3_LCD_EN
Vdriver__MASK EQU 0x02
Vdriver__PORT EQU 3
Vdriver__PRT EQU CYREG_PRT3_PRT
Vdriver__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Vdriver__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Vdriver__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Vdriver__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Vdriver__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Vdriver__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Vdriver__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Vdriver__PS EQU CYREG_PRT3_PS
Vdriver__SHIFT EQU 1
Vdriver__SLW EQU CYREG_PRT3_SLW

/* uart_rx */
uart_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
uart_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
uart_rx__INTC_MASK EQU 0x800
uart_rx__INTC_NUMBER EQU 11
uart_rx__INTC_PRIOR_NUM EQU 7
uart_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
uart_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
uart_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* uart_tx */
uart_tx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
uart_tx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
uart_tx__INTC_MASK EQU 0x2000
uart_tx__INTC_NUMBER EQU 13
uart_tx__INTC_PRIOR_NUM EQU 7
uart_tx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
uart_tx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
uart_tx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CT1_comp */
CT1_comp_ctComp__CLK EQU CYREG_CMP1_CLK
CT1_comp_ctComp__CMP_MASK EQU 0x02
CT1_comp_ctComp__CMP_NUMBER EQU 1
CT1_comp_ctComp__CR EQU CYREG_CMP1_CR
CT1_comp_ctComp__LUT__CR EQU CYREG_LUT1_CR
CT1_comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CT1_comp_ctComp__LUT__MSK_MASK EQU 0x02
CT1_comp_ctComp__LUT__MSK_SHIFT EQU 1
CT1_comp_ctComp__LUT__MX EQU CYREG_LUT1_MX
CT1_comp_ctComp__LUT__SR EQU CYREG_LUT_SR
CT1_comp_ctComp__LUT__SR_MASK EQU 0x02
CT1_comp_ctComp__LUT__SR_SHIFT EQU 1
CT1_comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CT1_comp_ctComp__PM_ACT_MSK EQU 0x02
CT1_comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CT1_comp_ctComp__PM_STBY_MSK EQU 0x02
CT1_comp_ctComp__SW0 EQU CYREG_CMP1_SW0
CT1_comp_ctComp__SW2 EQU CYREG_CMP1_SW2
CT1_comp_ctComp__SW3 EQU CYREG_CMP1_SW3
CT1_comp_ctComp__SW4 EQU CYREG_CMP1_SW4
CT1_comp_ctComp__SW6 EQU CYREG_CMP1_SW6
CT1_comp_ctComp__TR0 EQU CYREG_CMP1_TR0
CT1_comp_ctComp__TR1 EQU CYREG_CMP1_TR1
CT1_comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
CT1_comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
CT1_comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
CT1_comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
CT1_comp_ctComp__WRK EQU CYREG_CMP_WRK
CT1_comp_ctComp__WRK_MASK EQU 0x02
CT1_comp_ctComp__WRK_SHIFT EQU 1

/* Clock_18 */
Clock_18__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_18__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_18__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_18__CFG2_SRC_SEL_MASK EQU 0x07
Clock_18__INDEX EQU 0x05
Clock_18__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_18__PM_ACT_MSK EQU 0x20
Clock_18__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_18__PM_STBY_MSK EQU 0x20

/* DEBUG_DA */
DEBUG_DA__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
DEBUG_DA__0__MASK EQU 0x80
DEBUG_DA__0__PC EQU CYREG_PRT3_PC7
DEBUG_DA__0__PORT EQU 3
DEBUG_DA__0__SHIFT EQU 7
DEBUG_DA__AG EQU CYREG_PRT3_AG
DEBUG_DA__AMUX EQU CYREG_PRT3_AMUX
DEBUG_DA__BIE EQU CYREG_PRT3_BIE
DEBUG_DA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DEBUG_DA__BYP EQU CYREG_PRT3_BYP
DEBUG_DA__CTL EQU CYREG_PRT3_CTL
DEBUG_DA__DM0 EQU CYREG_PRT3_DM0
DEBUG_DA__DM1 EQU CYREG_PRT3_DM1
DEBUG_DA__DM2 EQU CYREG_PRT3_DM2
DEBUG_DA__DR EQU CYREG_PRT3_DR
DEBUG_DA__INP_DIS EQU CYREG_PRT3_INP_DIS
DEBUG_DA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DEBUG_DA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DEBUG_DA__LCD_EN EQU CYREG_PRT3_LCD_EN
DEBUG_DA__MASK EQU 0x80
DEBUG_DA__PORT EQU 3
DEBUG_DA__PRT EQU CYREG_PRT3_PRT
DEBUG_DA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DEBUG_DA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DEBUG_DA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DEBUG_DA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DEBUG_DA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DEBUG_DA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DEBUG_DA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DEBUG_DA__PS EQU CYREG_PRT3_PS
DEBUG_DA__SHIFT EQU 7
DEBUG_DA__SLW EQU CYREG_PRT3_SLW

/* dcdc_ena */
dcdc_ena__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
dcdc_ena__0__MASK EQU 0x20
dcdc_ena__0__PC EQU CYREG_PRT3_PC5
dcdc_ena__0__PORT EQU 3
dcdc_ena__0__SHIFT EQU 5
dcdc_ena__AG EQU CYREG_PRT3_AG
dcdc_ena__AMUX EQU CYREG_PRT3_AMUX
dcdc_ena__BIE EQU CYREG_PRT3_BIE
dcdc_ena__BIT_MASK EQU CYREG_PRT3_BIT_MASK
dcdc_ena__BYP EQU CYREG_PRT3_BYP
dcdc_ena__CTL EQU CYREG_PRT3_CTL
dcdc_ena__DM0 EQU CYREG_PRT3_DM0
dcdc_ena__DM1 EQU CYREG_PRT3_DM1
dcdc_ena__DM2 EQU CYREG_PRT3_DM2
dcdc_ena__DR EQU CYREG_PRT3_DR
dcdc_ena__INP_DIS EQU CYREG_PRT3_INP_DIS
dcdc_ena__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
dcdc_ena__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
dcdc_ena__LCD_EN EQU CYREG_PRT3_LCD_EN
dcdc_ena__MASK EQU 0x20
dcdc_ena__PORT EQU 3
dcdc_ena__PRT EQU CYREG_PRT3_PRT
dcdc_ena__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
dcdc_ena__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
dcdc_ena__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
dcdc_ena__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
dcdc_ena__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
dcdc_ena__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
dcdc_ena__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
dcdc_ena__PS EQU CYREG_PRT3_PS
dcdc_ena__SHIFT EQU 5
dcdc_ena__SLW EQU CYREG_PRT3_SLW

/* int1_dma */
int1_dma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
int1_dma__DRQ_NUMBER EQU 11
int1_dma__NUMBEROF_TDS EQU 0
int1_dma__PRIORITY EQU 2
int1_dma__TERMIN_EN EQU 0
int1_dma__TERMIN_SEL EQU 0
int1_dma__TERMOUT0_EN EQU 0
int1_dma__TERMOUT0_SEL EQU 0
int1_dma__TERMOUT1_EN EQU 0
int1_dma__TERMOUT1_SEL EQU 0

/* isr_midi */
isr_midi__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_midi__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_midi__INTC_MASK EQU 0x400
isr_midi__INTC_NUMBER EQU 10
isr_midi__INTC_PRIOR_NUM EQU 5
isr_midi__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_midi__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_midi__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* temp_pwm */
temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
temp_pwm_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
temp_pwm_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
temp_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
temp_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
temp_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
temp_pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
temp_pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
temp_pwm_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
temp_pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
temp_pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
temp_pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
temp_pwm_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
temp_pwm_PWMUDB_genblk8_stsreg__0__POS EQU 0
temp_pwm_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
temp_pwm_PWMUDB_genblk8_stsreg__1__POS EQU 1
temp_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
temp_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
temp_pwm_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
temp_pwm_PWMUDB_genblk8_stsreg__2__POS EQU 2
temp_pwm_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
temp_pwm_PWMUDB_genblk8_stsreg__3__POS EQU 3
temp_pwm_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
temp_pwm_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
temp_pwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
temp_pwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
temp_pwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
temp_pwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
temp_pwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
temp_pwm_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
temp_pwm_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
temp_pwm_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
temp_pwm_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
temp_pwm_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
temp_pwm_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
temp_pwm_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
temp_pwm_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
temp_pwm_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
temp_pwm_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
temp_pwm_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
temp_pwm_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
temp_pwm_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

/* Amux_Ctrl */
Amux_Ctrl_Sync_ctrl_reg__0__MASK EQU 0x01
Amux_Ctrl_Sync_ctrl_reg__0__POS EQU 0
Amux_Ctrl_Sync_ctrl_reg__1__MASK EQU 0x02
Amux_Ctrl_Sync_ctrl_reg__1__POS EQU 1
Amux_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Amux_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Amux_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Amux_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Amux_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Amux_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Amux_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Amux_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Amux_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Amux_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Amux_Ctrl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Amux_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Amux_Ctrl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Amux_Ctrl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Amux_Ctrl_Sync_ctrl_reg__MASK EQU 0x03
Amux_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Amux_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Amux_Ctrl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* FB_Filter */
FB_Filter_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
FB_Filter_DFB__COHER EQU CYREG_DFB0_COHER
FB_Filter_DFB__CR EQU CYREG_DFB0_CR
FB_Filter_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
FB_Filter_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
FB_Filter_DFB__DALIGN EQU CYREG_DFB0_DALIGN
FB_Filter_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
FB_Filter_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
FB_Filter_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
FB_Filter_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
FB_Filter_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
FB_Filter_DFB__HOLDA EQU CYREG_DFB0_HOLDA
FB_Filter_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
FB_Filter_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
FB_Filter_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
FB_Filter_DFB__HOLDB EQU CYREG_DFB0_HOLDB
FB_Filter_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
FB_Filter_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
FB_Filter_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
FB_Filter_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
FB_Filter_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
FB_Filter_DFB__PM_ACT_MSK EQU 0x10
FB_Filter_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
FB_Filter_DFB__PM_STBY_MSK EQU 0x10
FB_Filter_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
FB_Filter_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
FB_Filter_DFB__SEMA EQU CYREG_DFB0_SEMA
FB_Filter_DFB__SR EQU CYREG_DFB0_SR
FB_Filter_DFB__STAGEA EQU CYREG_DFB0_STAGEA
FB_Filter_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
FB_Filter_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
FB_Filter_DFB__STAGEB EQU CYREG_DFB0_STAGEB
FB_Filter_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
FB_Filter_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

/* USBUART_1 */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x40
USBUART_1_ep_1__INTC_NUMBER EQU 6
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x80
USBUART_1_ep_2__INTC_NUMBER EQU 7
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x100
USBUART_1_ep_3__INTC_NUMBER EQU 8
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* ZCD_Debug */
ZCD_Debug__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
ZCD_Debug__0__MASK EQU 0x02
ZCD_Debug__0__PC EQU CYREG_IO_PC_PRT15_PC1
ZCD_Debug__0__PORT EQU 15
ZCD_Debug__0__SHIFT EQU 1
ZCD_Debug__AG EQU CYREG_PRT15_AG
ZCD_Debug__AMUX EQU CYREG_PRT15_AMUX
ZCD_Debug__BIE EQU CYREG_PRT15_BIE
ZCD_Debug__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ZCD_Debug__BYP EQU CYREG_PRT15_BYP
ZCD_Debug__CTL EQU CYREG_PRT15_CTL
ZCD_Debug__DM0 EQU CYREG_PRT15_DM0
ZCD_Debug__DM1 EQU CYREG_PRT15_DM1
ZCD_Debug__DM2 EQU CYREG_PRT15_DM2
ZCD_Debug__DR EQU CYREG_PRT15_DR
ZCD_Debug__INP_DIS EQU CYREG_PRT15_INP_DIS
ZCD_Debug__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ZCD_Debug__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ZCD_Debug__LCD_EN EQU CYREG_PRT15_LCD_EN
ZCD_Debug__MASK EQU 0x02
ZCD_Debug__PORT EQU 15
ZCD_Debug__PRT EQU CYREG_PRT15_PRT
ZCD_Debug__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ZCD_Debug__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ZCD_Debug__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ZCD_Debug__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ZCD_Debug__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ZCD_Debug__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ZCD_Debug__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ZCD_Debug__PS EQU CYREG_PRT15_PS
ZCD_Debug__SHIFT EQU 1
ZCD_Debug__SLW EQU CYREG_PRT15_SLW

/* ZCD_compA */
ZCD_compA_ctComp__CLK EQU CYREG_CMP0_CLK
ZCD_compA_ctComp__CMP_MASK EQU 0x01
ZCD_compA_ctComp__CMP_NUMBER EQU 0
ZCD_compA_ctComp__CR EQU CYREG_CMP0_CR
ZCD_compA_ctComp__LUT__CR EQU CYREG_LUT0_CR
ZCD_compA_ctComp__LUT__MSK EQU CYREG_LUT_MSK
ZCD_compA_ctComp__LUT__MSK_MASK EQU 0x01
ZCD_compA_ctComp__LUT__MSK_SHIFT EQU 0
ZCD_compA_ctComp__LUT__MX EQU CYREG_LUT0_MX
ZCD_compA_ctComp__LUT__SR EQU CYREG_LUT_SR
ZCD_compA_ctComp__LUT__SR_MASK EQU 0x01
ZCD_compA_ctComp__LUT__SR_SHIFT EQU 0
ZCD_compA_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
ZCD_compA_ctComp__PM_ACT_MSK EQU 0x01
ZCD_compA_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
ZCD_compA_ctComp__PM_STBY_MSK EQU 0x01
ZCD_compA_ctComp__SW0 EQU CYREG_CMP0_SW0
ZCD_compA_ctComp__SW2 EQU CYREG_CMP0_SW2
ZCD_compA_ctComp__SW3 EQU CYREG_CMP0_SW3
ZCD_compA_ctComp__SW4 EQU CYREG_CMP0_SW4
ZCD_compA_ctComp__SW6 EQU CYREG_CMP0_SW6
ZCD_compA_ctComp__TR0 EQU CYREG_CMP0_TR0
ZCD_compA_ctComp__TR1 EQU CYREG_CMP0_TR1
ZCD_compA_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
ZCD_compA_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
ZCD_compA_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
ZCD_compA_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
ZCD_compA_ctComp__WRK EQU CYREG_CMP_WRK
ZCD_compA_ctComp__WRK_MASK EQU 0x01
ZCD_compA_ctComp__WRK_SHIFT EQU 0

/* ZCD_compB */
ZCD_compB_ctComp__CLK EQU CYREG_CMP2_CLK
ZCD_compB_ctComp__CMP_MASK EQU 0x04
ZCD_compB_ctComp__CMP_NUMBER EQU 2
ZCD_compB_ctComp__CR EQU CYREG_CMP2_CR
ZCD_compB_ctComp__LUT__CR EQU CYREG_LUT2_CR
ZCD_compB_ctComp__LUT__MSK EQU CYREG_LUT_MSK
ZCD_compB_ctComp__LUT__MSK_MASK EQU 0x04
ZCD_compB_ctComp__LUT__MSK_SHIFT EQU 2
ZCD_compB_ctComp__LUT__MX EQU CYREG_LUT2_MX
ZCD_compB_ctComp__LUT__SR EQU CYREG_LUT_SR
ZCD_compB_ctComp__LUT__SR_MASK EQU 0x04
ZCD_compB_ctComp__LUT__SR_SHIFT EQU 2
ZCD_compB_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
ZCD_compB_ctComp__PM_ACT_MSK EQU 0x04
ZCD_compB_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
ZCD_compB_ctComp__PM_STBY_MSK EQU 0x04
ZCD_compB_ctComp__SW0 EQU CYREG_CMP2_SW0
ZCD_compB_ctComp__SW2 EQU CYREG_CMP2_SW2
ZCD_compB_ctComp__SW3 EQU CYREG_CMP2_SW3
ZCD_compB_ctComp__SW4 EQU CYREG_CMP2_SW4
ZCD_compB_ctComp__SW6 EQU CYREG_CMP2_SW6
ZCD_compB_ctComp__TR0 EQU CYREG_CMP2_TR0
ZCD_compB_ctComp__TR1 EQU CYREG_CMP2_TR1
ZCD_compB_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
ZCD_compB_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
ZCD_compB_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
ZCD_compB_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
ZCD_compB_ctComp__WRK EQU CYREG_CMP_WRK
ZCD_compB_ctComp__WRK_MASK EQU 0x04
ZCD_compB_ctComp__WRK_SHIFT EQU 2

/* no_fb_reg */
no_fb_reg_sts_sts_reg__0__MASK EQU 0x01
no_fb_reg_sts_sts_reg__0__POS EQU 0
no_fb_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
no_fb_reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
no_fb_reg_sts_sts_reg__MASK EQU 0x01
no_fb_reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB14_MSK
no_fb_reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
no_fb_reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
no_fb_reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
no_fb_reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
no_fb_reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
no_fb_reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB14_ST

/* DEBUG_ILIM */
DEBUG_ILIM__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
DEBUG_ILIM__0__MASK EQU 0x10
DEBUG_ILIM__0__PC EQU CYREG_IO_PC_PRT15_PC4
DEBUG_ILIM__0__PORT EQU 15
DEBUG_ILIM__0__SHIFT EQU 4
DEBUG_ILIM__AG EQU CYREG_PRT15_AG
DEBUG_ILIM__AMUX EQU CYREG_PRT15_AMUX
DEBUG_ILIM__BIE EQU CYREG_PRT15_BIE
DEBUG_ILIM__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DEBUG_ILIM__BYP EQU CYREG_PRT15_BYP
DEBUG_ILIM__CTL EQU CYREG_PRT15_CTL
DEBUG_ILIM__DM0 EQU CYREG_PRT15_DM0
DEBUG_ILIM__DM1 EQU CYREG_PRT15_DM1
DEBUG_ILIM__DM2 EQU CYREG_PRT15_DM2
DEBUG_ILIM__DR EQU CYREG_PRT15_DR
DEBUG_ILIM__INP_DIS EQU CYREG_PRT15_INP_DIS
DEBUG_ILIM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DEBUG_ILIM__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DEBUG_ILIM__LCD_EN EQU CYREG_PRT15_LCD_EN
DEBUG_ILIM__MASK EQU 0x10
DEBUG_ILIM__PORT EQU 15
DEBUG_ILIM__PRT EQU CYREG_PRT15_PRT
DEBUG_ILIM__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DEBUG_ILIM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DEBUG_ILIM__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DEBUG_ILIM__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DEBUG_ILIM__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DEBUG_ILIM__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DEBUG_ILIM__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DEBUG_ILIM__PS EQU CYREG_PRT15_PS
DEBUG_ILIM__SHIFT EQU 4
DEBUG_ILIM__SLW EQU CYREG_PRT15_SLW

/* FB_capture */
FB_capture_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
FB_capture_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
FB_capture_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
FB_capture_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
FB_capture_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
FB_capture_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
FB_capture_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
FB_capture_TimerHW__PER0 EQU CYREG_TMR0_PER0
FB_capture_TimerHW__PER1 EQU CYREG_TMR0_PER1
FB_capture_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
FB_capture_TimerHW__PM_ACT_MSK EQU 0x01
FB_capture_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
FB_capture_TimerHW__PM_STBY_MSK EQU 0x01
FB_capture_TimerHW__RT0 EQU CYREG_TMR0_RT0
FB_capture_TimerHW__RT1 EQU CYREG_TMR0_RT1
FB_capture_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* IDAC_therm */
IDAC_therm_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDAC_therm_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDAC_therm_viDAC8__D EQU CYREG_DAC2_D
IDAC_therm_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC_therm_viDAC8__PM_ACT_MSK EQU 0x04
IDAC_therm_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC_therm_viDAC8__PM_STBY_MSK EQU 0x04
IDAC_therm_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDAC_therm_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDAC_therm_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDAC_therm_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDAC_therm_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDAC_therm_viDAC8__TR EQU CYREG_DAC2_TR
IDAC_therm_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDAC_therm_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDAC_therm_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDAC_therm_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDAC_therm_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDAC_therm_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDAC_therm_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDAC_therm_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDAC_therm_viDAC8__TST EQU CYREG_DAC2_TST

/* QCW_CL_DMA */
QCW_CL_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
QCW_CL_DMA__DRQ_NUMBER EQU 7
QCW_CL_DMA__NUMBEROF_TDS EQU 0
QCW_CL_DMA__PRIORITY EQU 2
QCW_CL_DMA__TERMIN_EN EQU 0
QCW_CL_DMA__TERMIN_SEL EQU 0
QCW_CL_DMA__TERMOUT0_EN EQU 0
QCW_CL_DMA__TERMOUT0_SEL EQU 0
QCW_CL_DMA__TERMOUT1_EN EQU 0
QCW_CL_DMA__TERMOUT1_SEL EQU 0

/* QCW_enable */
QCW_enable_Sync_ctrl_reg__0__MASK EQU 0x01
QCW_enable_Sync_ctrl_reg__0__POS EQU 0
QCW_enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QCW_enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
QCW_enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
QCW_enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
QCW_enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
QCW_enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
QCW_enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
QCW_enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
QCW_enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
QCW_enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QCW_enable_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
QCW_enable_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
QCW_enable_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
QCW_enable_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
QCW_enable_Sync_ctrl_reg__MASK EQU 0x01
QCW_enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QCW_enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QCW_enable_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* TR1_CL_DMA */
TR1_CL_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
TR1_CL_DMA__DRQ_NUMBER EQU 9
TR1_CL_DMA__NUMBEROF_TDS EQU 0
TR1_CL_DMA__PRIORITY EQU 2
TR1_CL_DMA__TERMIN_EN EQU 0
TR1_CL_DMA__TERMIN_SEL EQU 0
TR1_CL_DMA__TERMOUT0_EN EQU 0
TR1_CL_DMA__TERMOUT0_SEL EQU 0
TR1_CL_DMA__TERMOUT1_EN EQU 0
TR1_CL_DMA__TERMOUT1_SEL EQU 0

/* PSBINIT_DMA */
PSBINIT_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
PSBINIT_DMA__DRQ_NUMBER EQU 4
PSBINIT_DMA__NUMBEROF_TDS EQU 0
PSBINIT_DMA__PRIORITY EQU 2
PSBINIT_DMA__TERMIN_EN EQU 0
PSBINIT_DMA__TERMIN_SEL EQU 0
PSBINIT_DMA__TERMOUT0_EN EQU 0
PSBINIT_DMA__TERMOUT0_SEL EQU 0
PSBINIT_DMA__TERMOUT1_EN EQU 0
PSBINIT_DMA__TERMOUT1_SEL EQU 0

/* ZCD_counter */
ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
ZCD_counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
ZCD_counter_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
ZCD_counter_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
ZCD_counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
ZCD_counter_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
ZCD_counter_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
ZCD_counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ZCD_counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
ZCD_counter_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
ZCD_counter_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
ZCD_counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ZCD_counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
ZCD_counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
ZCD_counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
ZCD_counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
ZCD_counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
ZCD_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ZCD_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
ZCD_counter_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
ZCD_counter_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
ZCD_counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
ZCD_counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
ZCD_counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
ZCD_counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
ZCD_counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6B
ZCD_counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
ZCD_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ZCD_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* digipot_clk */
digipot_clk__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
digipot_clk__0__MASK EQU 0x10
digipot_clk__0__PC EQU CYREG_PRT1_PC4
digipot_clk__0__PORT EQU 1
digipot_clk__0__SHIFT EQU 4
digipot_clk__AG EQU CYREG_PRT1_AG
digipot_clk__AMUX EQU CYREG_PRT1_AMUX
digipot_clk__BIE EQU CYREG_PRT1_BIE
digipot_clk__BIT_MASK EQU CYREG_PRT1_BIT_MASK
digipot_clk__BYP EQU CYREG_PRT1_BYP
digipot_clk__CTL EQU CYREG_PRT1_CTL
digipot_clk__DM0 EQU CYREG_PRT1_DM0
digipot_clk__DM1 EQU CYREG_PRT1_DM1
digipot_clk__DM2 EQU CYREG_PRT1_DM2
digipot_clk__DR EQU CYREG_PRT1_DR
digipot_clk__INP_DIS EQU CYREG_PRT1_INP_DIS
digipot_clk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
digipot_clk__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
digipot_clk__LCD_EN EQU CYREG_PRT1_LCD_EN
digipot_clk__MASK EQU 0x10
digipot_clk__PORT EQU 1
digipot_clk__PRT EQU CYREG_PRT1_PRT
digipot_clk__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
digipot_clk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
digipot_clk__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
digipot_clk__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
digipot_clk__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
digipot_clk__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
digipot_clk__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
digipot_clk__PS EQU CYREG_PRT1_PS
digipot_clk__SHIFT EQU 4
digipot_clk__SLW EQU CYREG_PRT1_SLW

/* digipot_ncs */
digipot_ncs__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
digipot_ncs__0__MASK EQU 0x80
digipot_ncs__0__PC EQU CYREG_PRT12_PC7
digipot_ncs__0__PORT EQU 12
digipot_ncs__0__SHIFT EQU 7
digipot_ncs__AG EQU CYREG_PRT12_AG
digipot_ncs__BIE EQU CYREG_PRT12_BIE
digipot_ncs__BIT_MASK EQU CYREG_PRT12_BIT_MASK
digipot_ncs__BYP EQU CYREG_PRT12_BYP
digipot_ncs__DM0 EQU CYREG_PRT12_DM0
digipot_ncs__DM1 EQU CYREG_PRT12_DM1
digipot_ncs__DM2 EQU CYREG_PRT12_DM2
digipot_ncs__DR EQU CYREG_PRT12_DR
digipot_ncs__INP_DIS EQU CYREG_PRT12_INP_DIS
digipot_ncs__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
digipot_ncs__MASK EQU 0x80
digipot_ncs__PORT EQU 12
digipot_ncs__PRT EQU CYREG_PRT12_PRT
digipot_ncs__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
digipot_ncs__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
digipot_ncs__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
digipot_ncs__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
digipot_ncs__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
digipot_ncs__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
digipot_ncs__PS EQU CYREG_PRT12_PS
digipot_ncs__SHIFT EQU 7
digipot_ncs__SIO_CFG EQU CYREG_PRT12_SIO_CFG
digipot_ncs__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
digipot_ncs__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
digipot_ncs__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
digipot_ncs__SLW EQU CYREG_PRT12_SLW

/* FB_THRSH_DAC */
FB_THRSH_DAC_viDAC8__CR0 EQU CYREG_DAC3_CR0
FB_THRSH_DAC_viDAC8__CR1 EQU CYREG_DAC3_CR1
FB_THRSH_DAC_viDAC8__D EQU CYREG_DAC3_D
FB_THRSH_DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
FB_THRSH_DAC_viDAC8__PM_ACT_MSK EQU 0x08
FB_THRSH_DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
FB_THRSH_DAC_viDAC8__PM_STBY_MSK EQU 0x08
FB_THRSH_DAC_viDAC8__STROBE EQU CYREG_DAC3_STROBE
FB_THRSH_DAC_viDAC8__SW0 EQU CYREG_DAC3_SW0
FB_THRSH_DAC_viDAC8__SW2 EQU CYREG_DAC3_SW2
FB_THRSH_DAC_viDAC8__SW3 EQU CYREG_DAC3_SW3
FB_THRSH_DAC_viDAC8__SW4 EQU CYREG_DAC3_SW4
FB_THRSH_DAC_viDAC8__TR EQU CYREG_DAC3_TR
FB_THRSH_DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
FB_THRSH_DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
FB_THRSH_DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
FB_THRSH_DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
FB_THRSH_DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
FB_THRSH_DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
FB_THRSH_DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
FB_THRSH_DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
FB_THRSH_DAC_viDAC8__TST EQU CYREG_DAC3_TST

/* LED_sysfault */
LED_sysfault__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
LED_sysfault__0__MASK EQU 0x08
LED_sysfault__0__PC EQU CYREG_PRT2_PC3
LED_sysfault__0__PORT EQU 2
LED_sysfault__0__SHIFT EQU 3
LED_sysfault__AG EQU CYREG_PRT2_AG
LED_sysfault__AMUX EQU CYREG_PRT2_AMUX
LED_sysfault__BIE EQU CYREG_PRT2_BIE
LED_sysfault__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_sysfault__BYP EQU CYREG_PRT2_BYP
LED_sysfault__CTL EQU CYREG_PRT2_CTL
LED_sysfault__DM0 EQU CYREG_PRT2_DM0
LED_sysfault__DM1 EQU CYREG_PRT2_DM1
LED_sysfault__DM2 EQU CYREG_PRT2_DM2
LED_sysfault__DR EQU CYREG_PRT2_DR
LED_sysfault__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_sysfault__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_sysfault__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_sysfault__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_sysfault__MASK EQU 0x08
LED_sysfault__PORT EQU 2
LED_sysfault__PRT EQU CYREG_PRT2_PRT
LED_sysfault__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_sysfault__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_sysfault__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_sysfault__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_sysfault__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_sysfault__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_sysfault__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_sysfault__PS EQU CYREG_PRT2_PS
LED_sysfault__SHIFT EQU 3
LED_sysfault__SLW EQU CYREG_PRT2_SLW

/* button_input */
button_input__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
button_input__0__MASK EQU 0x04
button_input__0__PC EQU CYREG_PRT12_PC2
button_input__0__PORT EQU 12
button_input__0__SHIFT EQU 2
button_input__AG EQU CYREG_PRT12_AG
button_input__BIE EQU CYREG_PRT12_BIE
button_input__BIT_MASK EQU CYREG_PRT12_BIT_MASK
button_input__BYP EQU CYREG_PRT12_BYP
button_input__DM0 EQU CYREG_PRT12_DM0
button_input__DM1 EQU CYREG_PRT12_DM1
button_input__DM2 EQU CYREG_PRT12_DM2
button_input__DR EQU CYREG_PRT12_DR
button_input__INP_DIS EQU CYREG_PRT12_INP_DIS
button_input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
button_input__MASK EQU 0x04
button_input__PORT EQU 12
button_input__PRT EQU CYREG_PRT12_PRT
button_input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
button_input__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
button_input__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
button_input__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
button_input__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
button_input__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
button_input__PS EQU CYREG_PRT12_PS
button_input__SHIFT EQU 2
button_input__SIO_CFG EQU CYREG_PRT12_SIO_CFG
button_input__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
button_input__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
button_input__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
button_input__SLW EQU CYREG_PRT12_SLW

/* digipot_data */
digipot_data__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
digipot_data__0__MASK EQU 0x20
digipot_data__0__PC EQU CYREG_PRT12_PC5
digipot_data__0__PORT EQU 12
digipot_data__0__SHIFT EQU 5
digipot_data__AG EQU CYREG_PRT12_AG
digipot_data__BIE EQU CYREG_PRT12_BIE
digipot_data__BIT_MASK EQU CYREG_PRT12_BIT_MASK
digipot_data__BYP EQU CYREG_PRT12_BYP
digipot_data__DM0 EQU CYREG_PRT12_DM0
digipot_data__DM1 EQU CYREG_PRT12_DM1
digipot_data__DM2 EQU CYREG_PRT12_DM2
digipot_data__DR EQU CYREG_PRT12_DR
digipot_data__INP_DIS EQU CYREG_PRT12_INP_DIS
digipot_data__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
digipot_data__MASK EQU 0x20
digipot_data__PORT EQU 12
digipot_data__PRT EQU CYREG_PRT12_PRT
digipot_data__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
digipot_data__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
digipot_data__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
digipot_data__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
digipot_data__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
digipot_data__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
digipot_data__PS EQU CYREG_PRT12_PS
digipot_data__SHIFT EQU 5
digipot_data__SIO_CFG EQU CYREG_PRT12_SIO_CFG
digipot_data__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
digipot_data__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
digipot_data__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
digipot_data__SLW EQU CYREG_PRT12_SLW

/* interrupter1 */
interrupter1_control_Sync_ctrl_reg__0__MASK EQU 0x01
interrupter1_control_Sync_ctrl_reg__0__POS EQU 0
interrupter1_control_Sync_ctrl_reg__1__MASK EQU 0x02
interrupter1_control_Sync_ctrl_reg__1__POS EQU 1
interrupter1_control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
interrupter1_control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
interrupter1_control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
interrupter1_control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
interrupter1_control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
interrupter1_control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
interrupter1_control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
interrupter1_control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
interrupter1_control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
interrupter1_control_Sync_ctrl_reg__2__MASK EQU 0x04
interrupter1_control_Sync_ctrl_reg__2__POS EQU 2
interrupter1_control_Sync_ctrl_reg__3__MASK EQU 0x08
interrupter1_control_Sync_ctrl_reg__3__POS EQU 3
interrupter1_control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
interrupter1_control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
interrupter1_control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
interrupter1_control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
interrupter1_control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
interrupter1_control_Sync_ctrl_reg__MASK EQU 0x0F
interrupter1_control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
interrupter1_control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
interrupter1_control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
interrupter1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
interrupter1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
interrupter1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
interrupter1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
interrupter1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
interrupter1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
interrupter1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
interrupter1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
interrupter1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
interrupter1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
interrupter1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
interrupter1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
interrupter1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
interrupter1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
interrupter1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
interrupter1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
interrupter1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
interrupter1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
interrupter1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
interrupter1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
interrupter1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
interrupter1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
interrupter1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
interrupter1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
interrupter1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
interrupter1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
interrupter1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
interrupter1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
interrupter1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
interrupter1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
interrupter1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
interrupter1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
interrupter1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* system_fault */
system_fault_Sync_ctrl_reg__0__MASK EQU 0x01
system_fault_Sync_ctrl_reg__0__POS EQU 0
system_fault_Sync_ctrl_reg__1__MASK EQU 0x02
system_fault_Sync_ctrl_reg__1__POS EQU 1
system_fault_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
system_fault_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
system_fault_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
system_fault_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
system_fault_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
system_fault_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
system_fault_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
system_fault_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
system_fault_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
system_fault_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
system_fault_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
system_fault_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
system_fault_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
system_fault_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
system_fault_Sync_ctrl_reg__MASK EQU 0x03
system_fault_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
system_fault_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
system_fault_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

/* OnTimeCounter */
OnTimeCounter_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
OnTimeCounter_TimerUDB_rstSts_stsreg__0__POS EQU 0
OnTimeCounter_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
OnTimeCounter_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
OnTimeCounter_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
OnTimeCounter_TimerUDB_rstSts_stsreg__2__POS EQU 2
OnTimeCounter_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
OnTimeCounter_TimerUDB_rstSts_stsreg__3__POS EQU 3
OnTimeCounter_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
OnTimeCounter_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
OnTimeCounter_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
OnTimeCounter_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
OnTimeCounter_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
OnTimeCounter_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
OnTimeCounter_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
OnTimeCounter_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
OnTimeCounter_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
OnTimeCounter_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
OnTimeCounter_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
OnTimeCounter_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
OnTimeCounter_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
OnTimeCounter_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
OnTimeCounter_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
OnTimeCounter_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
OnTimeCounter_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
OnTimeCounter_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
OnTimeCounter_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
OnTimeCounter_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
OnTimeCounter_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
OnTimeCounter_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
OnTimeCounter_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
OnTimeCounter_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
OnTimeCounter_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
OnTimeCounter_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
OnTimeCounter_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
OnTimeCounter_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
OnTimeCounter_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
OnTimeCounter_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
OnTimeCounter_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
OnTimeCounter_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
OnTimeCounter_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
OnTimeCounter_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB10_F1
OnTimeCounter_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
OnTimeCounter_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

/* Sample_Hold_1 */
Sample_Hold_1_SC__BST EQU CYREG_SC1_BST
Sample_Hold_1_SC__CLK EQU CYREG_SC1_CLK
Sample_Hold_1_SC__CMPINV EQU CYREG_SC_CMPINV
Sample_Hold_1_SC__CMPINV_MASK EQU 0x02
Sample_Hold_1_SC__CPTR EQU CYREG_SC_CPTR
Sample_Hold_1_SC__CPTR_MASK EQU 0x02
Sample_Hold_1_SC__CR0 EQU CYREG_SC1_CR0
Sample_Hold_1_SC__CR1 EQU CYREG_SC1_CR1
Sample_Hold_1_SC__CR2 EQU CYREG_SC1_CR2
Sample_Hold_1_SC__MSK EQU CYREG_SC_MSK
Sample_Hold_1_SC__MSK_MASK EQU 0x02
Sample_Hold_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Sample_Hold_1_SC__PM_ACT_MSK EQU 0x02
Sample_Hold_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Sample_Hold_1_SC__PM_STBY_MSK EQU 0x02
Sample_Hold_1_SC__SR EQU CYREG_SC_SR
Sample_Hold_1_SC__SR_MASK EQU 0x02
Sample_Hold_1_SC__SW0 EQU CYREG_SC1_SW0
Sample_Hold_1_SC__SW10 EQU CYREG_SC1_SW10
Sample_Hold_1_SC__SW2 EQU CYREG_SC1_SW2
Sample_Hold_1_SC__SW3 EQU CYREG_SC1_SW3
Sample_Hold_1_SC__SW4 EQU CYREG_SC1_SW4
Sample_Hold_1_SC__SW6 EQU CYREG_SC1_SW6
Sample_Hold_1_SC__SW7 EQU CYREG_SC1_SW7
Sample_Hold_1_SC__SW8 EQU CYREG_SC1_SW8
Sample_Hold_1_SC__WRK1 EQU CYREG_SC_WRK1
Sample_Hold_1_SC__WRK1_MASK EQU 0x02

/* FBC_to_ram_DMA */
FBC_to_ram_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
FBC_to_ram_DMA__DRQ_NUMBER EQU 2
FBC_to_ram_DMA__NUMBEROF_TDS EQU 0
FBC_to_ram_DMA__PRIORITY EQU 2
FBC_to_ram_DMA__TERMIN_EN EQU 0
FBC_to_ram_DMA__TERMIN_SEL EQU 0
FBC_to_ram_DMA__TERMOUT0_EN EQU 1
FBC_to_ram_DMA__TERMOUT0_SEL EQU 2
FBC_to_ram_DMA__TERMOUT1_EN EQU 0
FBC_to_ram_DMA__TERMOUT1_SEL EQU 0

/* interrupterIRQ */
interrupterIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
interrupterIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
interrupterIRQ__INTC_MASK EQU 0x200
interrupterIRQ__INTC_NUMBER EQU 9
interrupterIRQ__INTC_PRIOR_NUM EQU 7
interrupterIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
interrupterIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
interrupterIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Ext_Interrupter */
Ext_Interrupter__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Ext_Interrupter__0__MASK EQU 0x04
Ext_Interrupter__0__PC EQU CYREG_PRT2_PC2
Ext_Interrupter__0__PORT EQU 2
Ext_Interrupter__0__SHIFT EQU 2
Ext_Interrupter__AG EQU CYREG_PRT2_AG
Ext_Interrupter__AMUX EQU CYREG_PRT2_AMUX
Ext_Interrupter__BIE EQU CYREG_PRT2_BIE
Ext_Interrupter__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Ext_Interrupter__BYP EQU CYREG_PRT2_BYP
Ext_Interrupter__CTL EQU CYREG_PRT2_CTL
Ext_Interrupter__DM0 EQU CYREG_PRT2_DM0
Ext_Interrupter__DM1 EQU CYREG_PRT2_DM1
Ext_Interrupter__DM2 EQU CYREG_PRT2_DM2
Ext_Interrupter__DR EQU CYREG_PRT2_DR
Ext_Interrupter__INP_DIS EQU CYREG_PRT2_INP_DIS
Ext_Interrupter__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Ext_Interrupter__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Ext_Interrupter__LCD_EN EQU CYREG_PRT2_LCD_EN
Ext_Interrupter__MASK EQU 0x04
Ext_Interrupter__PORT EQU 2
Ext_Interrupter__PRT EQU CYREG_PRT2_PRT
Ext_Interrupter__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Ext_Interrupter__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Ext_Interrupter__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Ext_Interrupter__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Ext_Interrupter__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Ext_Interrupter__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Ext_Interrupter__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Ext_Interrupter__PS EQU CYREG_PRT2_PS
Ext_Interrupter__SHIFT EQU 2
Ext_Interrupter__SLW EQU CYREG_PRT2_SLW

/* FB_glitch_detect */
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
FB_glitch_detect_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
FB_glitch_detect_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
FB_glitch_detect_PWMUDB_genblk8_stsreg__0__POS EQU 0
FB_glitch_detect_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
FB_glitch_detect_PWMUDB_genblk8_stsreg__1__POS EQU 1
FB_glitch_detect_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
FB_glitch_detect_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
FB_glitch_detect_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
FB_glitch_detect_PWMUDB_genblk8_stsreg__2__POS EQU 2
FB_glitch_detect_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
FB_glitch_detect_PWMUDB_genblk8_stsreg__3__POS EQU 3
FB_glitch_detect_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
FB_glitch_detect_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
FB_glitch_detect_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
FB_glitch_detect_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

/* fram_to_PWMA_DMA */
fram_to_PWMA_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
fram_to_PWMA_DMA__DRQ_NUMBER EQU 10
fram_to_PWMA_DMA__NUMBEROF_TDS EQU 0
fram_to_PWMA_DMA__PRIORITY EQU 2
fram_to_PWMA_DMA__TERMIN_EN EQU 0
fram_to_PWMA_DMA__TERMIN_SEL EQU 0
fram_to_PWMA_DMA__TERMOUT0_EN EQU 0
fram_to_PWMA_DMA__TERMOUT0_SEL EQU 0
fram_to_PWMA_DMA__TERMOUT1_EN EQU 0
fram_to_PWMA_DMA__TERMOUT1_SEL EQU 0

/* ram_to_filter_DMA */
ram_to_filter_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL3
ram_to_filter_DMA__DRQ_NUMBER EQU 12
ram_to_filter_DMA__NUMBEROF_TDS EQU 0
ram_to_filter_DMA__PRIORITY EQU 2
ram_to_filter_DMA__TERMIN_EN EQU 0
ram_to_filter_DMA__TERMIN_SEL EQU 0
ram_to_filter_DMA__TERMOUT0_EN EQU 0
ram_to_filter_DMA__TERMOUT0_SEL EQU 0
ram_to_filter_DMA__TERMOUT1_EN EQU 0
ram_to_filter_DMA__TERMOUT1_SEL EQU 0

/* filter_to_fram_DMA */
filter_to_fram_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
filter_to_fram_DMA__DRQ_NUMBER EQU 8
filter_to_fram_DMA__NUMBEROF_TDS EQU 0
filter_to_fram_DMA__PRIORITY EQU 2
filter_to_fram_DMA__TERMIN_EN EQU 0
filter_to_fram_DMA__TERMIN_SEL EQU 0
filter_to_fram_DMA__TERMOUT0_EN EQU 0
filter_to_fram_DMA__TERMOUT0_SEL EQU 0
filter_to_fram_DMA__TERMOUT1_EN EQU 0
filter_to_fram_DMA__TERMOUT1_SEL EQU 0

/* interrupterTimebase */
interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
interrupterTimebase_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
interrupterTimebase_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
interrupterTimebase_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
interrupterTimebase_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
interrupterTimebase_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
interrupterTimebase_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B0_UDB10_A0
interrupterTimebase_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B0_UDB10_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B0_UDB10_D0
interrupterTimebase_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B0_UDB10_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B0_UDB10_F0
interrupterTimebase_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B0_UDB10_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B0_UDB11_A0
interrupterTimebase_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B0_UDB11_A1
interrupterTimebase_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B0_UDB11_D0
interrupterTimebase_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B0_UDB11_D1
interrupterTimebase_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
interrupterTimebase_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
interrupterTimebase_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B0_UDB11_F0
interrupterTimebase_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B0_UDB11_F1
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
interrupterTimebase_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
interrupterTimebase_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
interrupterTimebase_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
interrupterTimebase_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
interrupterTimebase_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
interrupterTimebase_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
interrupterTimebase_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
interrupterTimebase_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
interrupterTimebase_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
interrupterTimebase_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
interrupterTimebase_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
interrupterTimebase_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
interrupterTimebase_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
interrupterTimebase_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
interrupterTimebase_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
interrupterTimebase_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST

/* UART_RXInternalInterrupt */
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x10
UART_RXInternalInterrupt__INTC_NUMBER EQU 4
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_TXInternalInterrupt */
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x20
UART_TXInternalInterrupt__INTC_NUMBER EQU 5
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000AE3C
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 EQU 5
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 EQU 5
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 EQU 5
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 EQU 5
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CyINTCLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
CyINTCLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
CyINTCLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
CyINTCLK__CFG2_SRC_SEL_MASK EQU 0x07
CyINTCLK__INDEX EQU 0x02
CyINTCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CyINTCLK__PM_ACT_MSK EQU 0x04
CyINTCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CyINTCLK__PM_STBY_MSK EQU 0x04
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyPWMCLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CyPWMCLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CyPWMCLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CyPWMCLK__CFG2_SRC_SEL_MASK EQU 0x07
CyPWMCLK__INDEX EQU 0x00
CyPWMCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CyPWMCLK__PM_ACT_MSK EQU 0x01
CyPWMCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CyPWMCLK__PM_STBY_MSK EQU 0x01
Cysamp_clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Cysamp_clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Cysamp_clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Cysamp_clk__CFG2_SRC_SEL_MASK EQU 0x07
Cysamp_clk__INDEX EQU 0x01
Cysamp_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Cysamp_clk__PM_ACT_MSK EQU 0x02
Cysamp_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Cysamp_clk__PM_STBY_MSK EQU 0x02
Dedicated_Output__INTTYPE EQU CYREG_PICU0_INTTYPE1
Dedicated_Output__MASK EQU 0x02
Dedicated_Output__PC EQU CYREG_PRT0_PC1
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 1
DMA_CHANNELS_USED__MASK0 EQU 0x00001FFF
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
