<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
	<spirit:vendor>org.opencores</spirit:vendor>
	<spirit:library>ip</spirit:library>
	<spirit:name>wb_ram</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>wb</spirit:name>
			<spirit:busType spirit:vendor="org.opencores" spirit:library="wishbone" spirit:name="wishbone" spirit:version="b3"/>
			<spirit:abstractionType spirit:vendor="org.opencores" spirit:library="wishbone" spirit:name="wishbone.absDef" spirit:version="b3"/>
			<spirit:mirroredMaster/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>adr_o</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_adr_i</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>dat_o</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_dat_i</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sel_o</spirit:name>
						<spirit:vector>
							<spirit:left>3</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sel_i</spirit:name>
						<spirit:vector>
							<spirit:left>3</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>we_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_we_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>cyc_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_cyc_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>stb_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_stb_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>cti_o</spirit:name>
						<spirit:vector>
							<spirit:left>2</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_cti_i</spirit:name>
						<spirit:vector>
							<spirit:left>2</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>bte_o</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_bte_i</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>dat_i</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_dat_o</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ack_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_ack_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>err_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_err_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>wb_sys</spirit:name>
			<spirit:busType spirit:vendor="org.opencores" spirit:library="misc" spirit:name="clk_rst" spirit:version="0"/>
			<spirit:abstractionType spirit:vendor="org.opencores" spirit:library="misc" spirit:name="clk_rst.absDef" spirit:version="0"/>
			<spirit:mirroredMaster/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>clk</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_clk_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>rst</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_rst_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>rtl</spirit:name>
				<spirit:envIdentifier>verilog:Kactus2:</spirit:envIdentifier>
				<spirit:language spirit:strict="false">verilog</spirit:language>
				<spirit:modelName>wb_ram</spirit:modelName>
				<spirit:vendorExtensions>
					<kactus2:componentInstantiation>
						<spirit:name>rtl</spirit:name>
					</kactus2:componentInstantiation>
				</spirit:vendorExtensions>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>wb_clk_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_rst_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_adr_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_dat_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sel_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_we_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_bte_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_cti_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>2</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_cyc_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_stb_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_ack_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName spirit:constrained="false">reg</spirit:typeName>
							<spirit:typeDefinition></spirit:typeDefinition>
							<spirit:viewNameRef>rtl</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_err_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_dat_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
		<spirit:modelParameters>
			<spirit:modelParameter spirit:dataType="" spirit:usageType="nontyped">
				<spirit:name>dw</spirit:name>
				<spirit:value spirit:id="{d9fef665-bcd0-4d83-9580-56db095cb114}">32</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="" spirit:usageType="nontyped">
				<spirit:name>depth</spirit:name>
				<spirit:value spirit:id="{507c7d00-6f7e-414b-968b-cd4b440cea57}">256</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="" spirit:usageType="nontyped">
				<spirit:name>aw</spirit:name>
				<spirit:value spirit:id="{0026fd4b-9889-4a09-ad14-6027eb6b55d6}">32</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:usageType="nontyped" type="string">
				<spirit:name>memfile</spirit:name>
				<spirit:value spirit:id="{fcbde22c-bb90-4719-93db-a18e41554de5}">&quot;&quot;</spirit:value>
			</spirit:modelParameter>
		</spirit:modelParameters>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>verilogSources</spirit:name>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:parameters>
		<spirit:parameter type="string">
			<spirit:name>memfile</spirit:name>
			<spirit:displayName>Memory file</spirit:displayName>
			<spirit:description>This is a readmemh thingie</spirit:description>
			<spirit:value spirit:id="{59124b8f-f058-4198-8ef1-d6a3d0513bc1}" spirit:resolve="user">&quot;&quot;</spirit:value>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<kactus2:extensions>
			<kactus2:kts_attributes>
				<kactus2:kts_productHier>IP</kactus2:kts_productHier>
				<kactus2:kts_implementation>HW</kactus2:kts_implementation>
				<kactus2:kts_firmness>Mutable</kactus2:kts_firmness>
			</kactus2:kts_attributes>
			<kactus2:author>olof</kactus2:author>
		</kactus2:extensions>
	</spirit:vendorExtensions>
</spirit:component>
