Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  9 19:31:23 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.556        0.000                      0                  420        0.137        0.000                      0                  420        6.000        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 6.500}      13.000          76.923          
virtual_clock  {0.000 6.500}      13.000          76.923          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.556        0.000                      0                  221        0.137        0.000                      0                  221        6.000        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                 10.924        0.000                      0                    1        0.280        0.000                      0                    1  
clk            virtual_clock        3.126        0.000                      0                   30        2.925        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.134        0.000                      0                  168        0.586        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.417ns  (logic 5.309ns (50.964%)  route 5.108ns (49.036%))
  Logic Levels:           15  (CARRY4=10 LUT1=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 17.210 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.291     6.380    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  fir_filter_i4/i___17_i_6/O
                         net (fo=1, routed)           0.000     6.504    fir_filter_i4/i___17_i_6_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.036 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.036    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  fir_filter_i4/RESIZE0_inferred__2/i___18/CO[3]
                         net (fo=1, routed)           0.000     7.150    fir_filter_i4/RESIZE0_inferred__2/i___18_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  fir_filter_i4/RESIZE0_inferred__2/i___19/CO[3]
                         net (fo=1, routed)           0.000     7.264    fir_filter_i4/RESIZE0_inferred__2/i___19_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.577 r  fir_filter_i4/RESIZE0_inferred__2/i___20/O[3]
                         net (fo=3, routed)           1.062     8.639    fir_filter_i4/RESIZE0_inferred__2/i___20_n_4
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.306     8.945 r  fir_filter_i4/i___33_i_7__0/O
                         net (fo=1, routed)           0.000     8.945    fir_filter_i4/i___33_i_7__0_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.458 r  fir_filter_i4/RESIZE0_inferred__2/i___33/CO[3]
                         net (fo=1, routed)           0.000     9.458    fir_filter_i4/RESIZE0_inferred__2/i___33_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.781 r  fir_filter_i4/RESIZE0_inferred__2/i___34/O[1]
                         net (fo=1, routed)           0.796    10.576    fir_filter_i4/RESIZE0_inferred__2/i___34_n_6
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.306    10.882 r  fir_filter_i4/i___25_i_2__8/O
                         net (fo=1, routed)           0.000    10.882    fir_filter_i4/i___25_i_2__8_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.462 f  fir_filter_i4/RESIZE0_inferred__4/i___25/O[2]
                         net (fo=2, routed)           1.106    12.568    fir_filter_i4/P0_out[22]
    SLICE_X6Y9           LUT1 (Prop_lut1_I0_O)        0.331    12.899 r  fir_filter_i4/i___26_i_1__2/O
                         net (fo=1, routed)           0.000    12.899    fir_filter_i4/i___26_i_1__2_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    13.294 r  fir_filter_i4/RESIZE0_inferred__5/i___26/O[3]
                         net (fo=1, routed)           0.854    14.148    fir_filter_i4/RESIZE0_inferred__5/i___26_n_4
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.307    14.455 r  fir_filter_i4/r_add_st2__27_i_2/O
                         net (fo=1, routed)           0.000    14.455    fir_filter_i4/r_add_st2__27_i_2_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.831 r  fir_filter_i4/r_add_st2__27/CO[3]
                         net (fo=1, routed)           0.000    14.831    fir_filter_i4/r_add_st2__27_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.050 r  fir_filter_i4/r_add_st2__28/O[0]
                         net (fo=1, routed)           0.000    15.050    fir_filter_i4/p_0_in[15]
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    17.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    17.532    
                         clock uncertainty           -0.035    17.497    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.109    17.606    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         17.606    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.239ns  (logic 5.867ns (57.299%)  route 4.372ns (42.701%))
  Logic Levels:           15  (CARRY4=10 LUT2=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 17.211 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.291     6.380    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  fir_filter_i4/i___17_i_6/O
                         net (fo=1, routed)           0.000     6.504    fir_filter_i4/i___17_i_6_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.036 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.036    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.706     8.076    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.379 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     8.379    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.912 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.912    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.235 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.691     9.926    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.306    10.232 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.232    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.782 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.782    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.021 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[2]
                         net (fo=2, routed)           1.018    12.039    fir_filter_i4/P0_out[14]
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.302    12.341 r  fir_filter_i4/i___24_i_2__1/O
                         net (fo=1, routed)           0.000    12.341    fir_filter_i4/i___24_i_2__1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.721 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.721    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.044 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.667    13.710    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    14.016 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.016    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.549    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.872 r  fir_filter_i4/r_add_st2__27/O[1]
                         net (fo=1, routed)           0.000    14.872    fir_filter_i4/p_0_in[12]
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.447    17.211    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    17.533    
                         clock uncertainty           -0.035    17.498    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109    17.607    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         17.607    
                         arrival time                         -14.872    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 5.859ns (57.266%)  route 4.372ns (42.734%))
  Logic Levels:           15  (CARRY4=10 LUT2=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 17.211 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.291     6.380    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  fir_filter_i4/i___17_i_6/O
                         net (fo=1, routed)           0.000     6.504    fir_filter_i4/i___17_i_6_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.036 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.036    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.706     8.076    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.379 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     8.379    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.912 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.912    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.235 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.691     9.926    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.306    10.232 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.232    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.782 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.782    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.021 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[2]
                         net (fo=2, routed)           1.018    12.039    fir_filter_i4/P0_out[14]
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.302    12.341 r  fir_filter_i4/i___24_i_2__1/O
                         net (fo=1, routed)           0.000    12.341    fir_filter_i4/i___24_i_2__1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.721 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.721    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.044 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.667    13.710    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    14.016 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.016    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.549    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.864 r  fir_filter_i4/r_add_st2__27/O[3]
                         net (fo=1, routed)           0.000    14.864    fir_filter_i4/p_0_in[14]
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.447    17.211    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    17.533    
                         clock uncertainty           -0.035    17.498    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109    17.607    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         17.607    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 5.792ns (56.588%)  route 4.443ns (43.412%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 17.211 - 13.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     4.568    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y15          FDCE                                         r  fir_filter_i4/p_data_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518     5.086 r  fir_filter_i4/p_data_reg[2][4]/Q
                         net (fo=5, routed)           1.116     6.202    fir_filter_i4/p_data_reg[2][4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.326 r  fir_filter_i4/i___18_i_8__2/O
                         net (fo=1, routed)           0.000     6.326    fir_filter_i4/i___18_i_8__2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.858 r  fir_filter_i4/RESIZE0_inferred__7/i___18/CO[3]
                         net (fo=1, routed)           0.000     6.858    fir_filter_i4/RESIZE0_inferred__7/i___18_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.192 r  fir_filter_i4/RESIZE0_inferred__7/i___19/O[1]
                         net (fo=2, routed)           0.719     7.911    fir_filter_i4/RESIZE0_inferred__7/i___19_n_6
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.303     8.214 r  fir_filter_i4/i___31_i_3__3/O
                         net (fo=1, routed)           0.000     8.214    fir_filter_i4/i___31_i_3__3_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.747 r  fir_filter_i4/RESIZE0_inferred__7/i___31/CO[3]
                         net (fo=1, routed)           0.000     8.747    fir_filter_i4/RESIZE0_inferred__7/i___31_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.966 r  fir_filter_i4/RESIZE0_inferred__7/i___32/O[0]
                         net (fo=2, routed)           0.967     9.933    fir_filter_i4/RESIZE0_inferred__7/i___32_n_7
    SLICE_X5Y16          LUT2 (Prop_lut2_I0_O)        0.295    10.228 r  fir_filter_i4/i___23_i_4__2/O
                         net (fo=1, routed)           0.000    10.228    fir_filter_i4/i___23_i_4__2_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.760 r  fir_filter_i4/RESIZE0_inferred__8/i___23/CO[3]
                         net (fo=1, routed)           0.000    10.760    fir_filter_i4/RESIZE0_inferred__8/i___23_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.094 r  fir_filter_i4/RESIZE0_inferred__8/i___24/O[1]
                         net (fo=1, routed)           0.775    11.870    fir_filter_i4/RESIZE0_inferred__8/i___24_n_6
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.303    12.173 r  fir_filter_i4/i___25_i_3__4/O
                         net (fo=1, routed)           0.000    12.173    fir_filter_i4/i___25_i_3__4_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.723 r  fir_filter_i4/RESIZE0_inferred__12/i___25/CO[3]
                         net (fo=1, routed)           0.000    12.723    fir_filter_i4/RESIZE0_inferred__12/i___25_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.057 r  fir_filter_i4/RESIZE0_inferred__12/i___26/O[1]
                         net (fo=2, routed)           0.866    13.922    fir_filter_i4/RESIZE0_inferred__12/i___26_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.303    14.225 r  fir_filter_i4/r_add_st2__27_i_4/O
                         net (fo=1, routed)           0.000    14.225    fir_filter_i4/r_add_st2__27_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.803 r  fir_filter_i4/r_add_st2__27/O[2]
                         net (fo=1, routed)           0.000    14.803    fir_filter_i4/p_0_in[13]
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.447    17.211    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.336    17.547    
                         clock uncertainty           -0.035    17.512    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109    17.621    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         17.621    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.135ns  (logic 5.763ns (56.861%)  route 4.372ns (43.139%))
  Logic Levels:           15  (CARRY4=10 LUT2=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 17.211 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.291     6.380    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  fir_filter_i4/i___17_i_6/O
                         net (fo=1, routed)           0.000     6.504    fir_filter_i4/i___17_i_6_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.036 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.036    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.706     8.076    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.379 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     8.379    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.912 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.912    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.235 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.691     9.926    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.306    10.232 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.232    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.782 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.782    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.021 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[2]
                         net (fo=2, routed)           1.018    12.039    fir_filter_i4/P0_out[14]
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.302    12.341 r  fir_filter_i4/i___24_i_2__1/O
                         net (fo=1, routed)           0.000    12.341    fir_filter_i4/i___24_i_2__1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.721 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.721    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.044 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.667    13.710    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    14.016 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.016    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.549    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.768 r  fir_filter_i4/r_add_st2__27/O[0]
                         net (fo=1, routed)           0.000    14.768    fir_filter_i4/p_0_in[11]
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.447    17.211    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.322    17.533    
                         clock uncertainty           -0.035    17.498    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109    17.607    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         17.607    
                         arrival time                         -14.768    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.030ns  (logic 5.658ns (56.410%)  route 4.372ns (43.590%))
  Logic Levels:           14  (CARRY4=9 LUT2=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 17.212 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.291     6.380    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  fir_filter_i4/i___17_i_6/O
                         net (fo=1, routed)           0.000     6.504    fir_filter_i4/i___17_i_6_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.036 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.036    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.706     8.076    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.379 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     8.379    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.912 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.912    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.235 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.691     9.926    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.306    10.232 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.232    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.812 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[2]
                         net (fo=2, routed)           1.018    11.830    fir_filter_i4/P0_out[10]
    SLICE_X6Y6           LUT2 (Prop_lut2_I0_O)        0.302    12.132 r  fir_filter_i4/i___23_i_2__1/O
                         net (fo=1, routed)           0.000    12.132    fir_filter_i4/i___23_i_2__1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.512 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    12.512    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.835 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.667    13.501    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X8Y9           LUT2 (Prop_lut2_I1_O)        0.306    13.807 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.807    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.340 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    14.340    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.663 r  fir_filter_i4/r_add_st2__26/O[1]
                         net (fo=1, routed)           0.000    14.663    fir_filter_i4/p_0_in[8]
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    17.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.322    17.534    
                         clock uncertainty           -0.035    17.499    
    SLICE_X8Y10          FDCE (Setup_fdce_C_D)        0.109    17.608    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.026ns  (logic 5.654ns (56.392%)  route 4.372ns (43.608%))
  Logic Levels:           14  (CARRY4=9 LUT2=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 17.212 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.291     6.380    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  fir_filter_i4/i___17_i_6/O
                         net (fo=1, routed)           0.000     6.504    fir_filter_i4/i___17_i_6_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.036 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.036    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.706     8.076    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.379 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     8.379    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.912 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.912    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.235 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.691     9.926    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.306    10.232 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.232    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.782 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.782    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.021 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[2]
                         net (fo=2, routed)           1.018    12.039    fir_filter_i4/P0_out[14]
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.302    12.341 r  fir_filter_i4/i___24_i_2__1/O
                         net (fo=1, routed)           0.000    12.341    fir_filter_i4/i___24_i_2__1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.721 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.721    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.044 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.667    13.710    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    14.016 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.016    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.659 r  fir_filter_i4/r_add_st2__26/O[3]
                         net (fo=1, routed)           0.000    14.659    fir_filter_i4/p_0_in[10]
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    17.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.322    17.534    
                         clock uncertainty           -0.035    17.499    
    SLICE_X8Y10          FDCE (Setup_fdce_C_D)        0.109    17.608    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                         -14.659    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 5.589ns (56.108%)  route 4.372ns (43.892%))
  Logic Levels:           14  (CARRY4=9 LUT2=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 17.212 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.291     6.380    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  fir_filter_i4/i___17_i_6/O
                         net (fo=1, routed)           0.000     6.504    fir_filter_i4/i___17_i_6_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.036 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.036    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.706     8.076    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.379 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     8.379    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.912 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.912    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.235 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.691     9.926    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.306    10.232 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.232    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.782 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.782    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.021 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[2]
                         net (fo=2, routed)           1.018    12.039    fir_filter_i4/P0_out[14]
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.302    12.341 r  fir_filter_i4/i___24_i_2__1/O
                         net (fo=1, routed)           0.000    12.341    fir_filter_i4/i___24_i_2__1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.721 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.721    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.044 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.667    13.710    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    14.016 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.016    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.594 r  fir_filter_i4/r_add_st2__26/O[2]
                         net (fo=1, routed)           0.000    14.594    fir_filter_i4/p_0_in[9]
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    17.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.322    17.534    
                         clock uncertainty           -0.035    17.499    
    SLICE_X8Y10          FDCE (Setup_fdce_C_D)        0.109    17.608    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        9.926ns  (logic 5.554ns (55.953%)  route 4.372ns (44.047%))
  Logic Levels:           14  (CARRY4=9 LUT2=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 17.212 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.291     6.380    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  fir_filter_i4/i___17_i_6/O
                         net (fo=1, routed)           0.000     6.504    fir_filter_i4/i___17_i_6_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.036 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.036    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.706     8.076    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.379 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     8.379    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.912 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.912    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.235 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.691     9.926    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.306    10.232 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.232    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.812 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[2]
                         net (fo=2, routed)           1.018    11.830    fir_filter_i4/P0_out[10]
    SLICE_X6Y6           LUT2 (Prop_lut2_I0_O)        0.302    12.132 r  fir_filter_i4/i___23_i_2__1/O
                         net (fo=1, routed)           0.000    12.132    fir_filter_i4/i___23_i_2__1_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.512 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    12.512    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.835 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.667    13.501    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X8Y9           LUT2 (Prop_lut2_I1_O)        0.306    13.807 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.807    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.340 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    14.340    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.559 r  fir_filter_i4/r_add_st2__26/O[0]
                         net (fo=1, routed)           0.000    14.559    fir_filter_i4/p_0_in[7]
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    17.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    17.534    
                         clock uncertainty           -0.035    17.499    
    SLICE_X8Y10          FDCE (Setup_fdce_C_D)        0.109    17.608    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                         -14.559    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        9.866ns  (logic 5.244ns (53.151%)  route 4.622ns (46.849%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 17.212 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.291     6.380    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  fir_filter_i4/i___17_i_6/O
                         net (fo=1, routed)           0.000     6.504    fir_filter_i4/i___17_i_6_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.110 r  fir_filter_i4/RESIZE0_inferred__2/i___17/O[3]
                         net (fo=2, routed)           0.811     7.921    fir_filter_i4/RESIZE0_inferred__2/i___17_n_4
    SLICE_X10Y8          LUT2 (Prop_lut2_I0_O)        0.306     8.227 r  fir_filter_i4/i___29_i_1__0/O
                         net (fo=1, routed)           0.000     8.227    fir_filter_i4/i___29_i_1__0_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.603 r  fir_filter_i4/RESIZE0_inferred__2/i___29/CO[3]
                         net (fo=1, routed)           0.000     8.603    fir_filter_i4/RESIZE0_inferred__2/i___29_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.926 r  fir_filter_i4/RESIZE0_inferred__2/i___30/O[1]
                         net (fo=1, routed)           0.697     9.624    fir_filter_i4/RESIZE0_inferred__2/i___30_n_6
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.306     9.930 r  fir_filter_i4/i___21_i_3__0/O
                         net (fo=1, routed)           0.000     9.930    fir_filter_i4/i___21_i_3__0_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.510 r  fir_filter_i4/RESIZE0_inferred__4/i___21/O[2]
                         net (fo=2, routed)           1.156    11.666    fir_filter_i4/P0_out[6]
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.302    11.968 r  fir_filter_i4/i___22_i_2__1/O
                         net (fo=1, routed)           0.000    11.968    fir_filter_i4/i___22_i_2__1_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.348 r  fir_filter_i4/RESIZE0_inferred__5/i___22/CO[3]
                         net (fo=1, routed)           0.000    12.348    fir_filter_i4/RESIZE0_inferred__5/i___22_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  fir_filter_i4/RESIZE0_inferred__5/i___23/O[1]
                         net (fo=1, routed)           0.667    13.337    fir_filter_i4/RESIZE0_inferred__5/i___23_n_6
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.306    13.643 r  fir_filter_i4/r_add_st2__24_i_3/O
                         net (fo=1, routed)           0.000    13.643    fir_filter_i4/r_add_st2__24_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.176 r  fir_filter_i4/r_add_st2__24/CO[3]
                         net (fo=1, routed)           0.000    14.176    fir_filter_i4/r_add_st2__24_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.499 r  fir_filter_i4/r_add_st2__25/O[1]
                         net (fo=1, routed)           0.000    14.499    fir_filter_i4/p_0_in[4]
    SLICE_X8Y9           FDCE                                         r  fir_filter_i4/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    17.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism              0.322    17.534    
                         clock uncertainty           -0.035    17.499    
    SLICE_X8Y9           FDCE (Setup_fdce_C_D)        0.109    17.608    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                  3.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.308%)  route 0.237ns (62.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.534 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.237     1.771    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.695%)  route 0.229ns (58.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__2/Q
                         net (fo=10, routed)          0.229     1.786    dds_sine_i3/r_nco_reg[31]_rep__2_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.563     1.390    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y12          FDCE                                         r  dds_sine_i3/o_sine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     1.531 r  dds_sine_i3/o_sine_reg[2]/Q
                         net (fo=1, routed)           0.110     1.641    fir_filter_i4/D[2]
    SLICE_X9Y12          FDCE                                         r  fir_filter_i4/p_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.832     1.905    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y12          FDCE                                         r  fir_filter_i4/p_data_reg[0][2]/C
                         clock pessimism             -0.515     1.390    
    SLICE_X9Y12          FDCE (Hold_fdce_C_D)         0.072     1.462    fir_filter_i4/p_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[8]/Q
                         net (fo=1, routed)           0.110     1.663    fir_filter_i4/D[8]
    SLICE_X7Y19          FDCE                                         r  fir_filter_i4/p_data_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.854     1.927    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  fir_filter_i4/p_data_reg[0][8]/C
                         clock pessimism             -0.515     1.412    
    SLICE_X7Y19          FDCE (Hold_fdce_C_D)         0.072     1.484    fir_filter_i4/p_data_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.218%)  route 0.265ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__1/Q
                         net (fo=10, routed)          0.265     1.822    dds_sine_i3/r_nco_reg[31]_rep__1_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.276%)  route 0.296ns (67.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.534 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.296     1.830    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.202%)  route 0.277ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__4/Q
                         net (fo=2, routed)           0.277     1.834    dds_sine_i3/r_nco_reg[31]_rep__4_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[3][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.589     1.416    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  fir_filter_i4/p_data_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  fir_filter_i4/p_data_reg[3][13]/Q
                         net (fo=5, routed)           0.139     1.696    fir_filter_i4/p_data_reg[3][13]
    SLICE_X2Y15          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.860     1.933    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
                         clock pessimism             -0.501     1.432    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.059     1.491    fir_filter_i4/p_data_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.176%)  route 0.152ns (51.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  fir_filter_i4/p_data_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[5][1]/Q
                         net (fo=4, routed)           0.152     1.712    fir_filter_i4/p_data_reg[5][1]
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/p_data_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.863     1.936    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/p_data_reg[6][1]/C
                         clock pessimism             -0.501     1.435    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.070     1.505    fir_filter_i4/p_data_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[3][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.487%)  route 0.150ns (51.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.588     1.415    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  fir_filter_i4/p_data_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  fir_filter_i4/p_data_reg[3][12]/Q
                         net (fo=5, routed)           0.150     1.706    fir_filter_i4/p_data_reg[3][12]
    SLICE_X4Y16          FDCE                                         r  fir_filter_i4/p_data_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.857     1.930    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  fir_filter_i4/p_data_reg[4][12]/C
                         clock pessimism             -0.502     1.428    
    SLICE_X4Y16          FDCE (Hold_fdce_C_D)         0.070     1.498    fir_filter_i4/p_data_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.500 }
Period(ns):         13.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB18_X0Y2    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB36_X0Y2    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.000      10.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X8Y8     fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X8Y10    fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X8Y11    fir_filter_i4/o_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X8Y11    fir_filter_i4/o_data_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X8Y11    fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X3Y14    fir_filter_i4/r_coeff_reg[4][3]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X3Y14    fir_filter_i4/r_coeff_reg[4][3]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X3Y18    dds_sine_i3/o_sine_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X2Y24    dds_sine_i3/o_sine_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X2Y24    dds_sine_i3/o_sine_reg[12]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X9Y18    dds_sine_i3/o_sine_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X9Y18    fir_filter_i4/p_data_reg[0][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X9Y18    fir_filter_i4/p_data_reg[0][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X3Y18    fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X9Y18    dds_sine_i3/o_sine_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X8Y10    fir_filter_i4/o_data_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X8Y11    fir_filter_i4/o_data_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X8Y11    fir_filter_i4/o_data_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X8Y11    fir_filter_i4/o_data_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X8Y11    fir_filter_i4/o_data_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X8Y9     fir_filter_i4/o_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X8Y9     fir_filter_i4/o_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X8Y9     fir_filter_i4/o_data_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X8Y9     fir_filter_i4/o_data_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X8Y10    fir_filter_i4/o_data_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.924ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 1.055ns (16.576%)  route 5.309ns (83.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 17.284 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           5.309     6.240    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     6.364    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    17.284    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    17.284    
                         clock uncertainty           -0.025    17.259    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    17.288    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         17.288    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 10.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.210ns (9.011%)  route 2.125ns (90.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           2.125     2.291    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     2.336    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 3.120ns (59.113%)  route 2.158ns (40.887%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.089 r  fir_filter_i4/o_data_reg[15]/Q
                         net (fo=1, routed)           2.158     7.247    sine_out_OBUF[15]
    V19                  OBUF (Prop_obuf_I_O)         2.602     9.849 r  sine_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.849    sine_out[15]
    V19                                                               r  sine_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 3.117ns (59.497%)  route 2.122ns (40.503%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.566     4.572    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.518     5.090 r  fir_filter_i4/o_data_reg[13]/Q
                         net (fo=1, routed)           2.122     7.212    sine_out_OBUF[13]
    W19                  OBUF (Prop_obuf_I_O)         2.599     9.811 r  sine_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.811    sine_out[13]
    W19                                                               r  sine_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 3.116ns (59.565%)  route 2.115ns (40.435%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y8           FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.518     5.092 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           2.115     7.207    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.804 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.804    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[14]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 3.120ns (59.635%)  route 2.112ns (40.365%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.566     4.572    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.518     5.090 r  fir_filter_i4/o_data_reg[14]/Q
                         net (fo=1, routed)           2.112     7.201    sine_out_OBUF[14]
    W18                  OBUF (Prop_obuf_I_O)         2.602     9.803 r  sine_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.803    sine_out[14]
    W18                                                               r  sine_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 3.052ns (59.295%)  route 2.095ns (40.705%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.621     4.627    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.083 r  dds_sine_i3/o_sine_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.095     7.178    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         2.596     9.775 r  sine_in_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.775    sine_in[13]
    L18                                                               r  sine_in[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 3.117ns (60.008%)  route 2.077ns (39.992%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     4.573    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.518     5.091 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.077     7.168    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.766 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.766    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 3.127ns (60.240%)  route 2.064ns (39.760%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     4.573    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.518     5.091 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           2.064     7.155    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.764 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.764    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 3.125ns (60.249%)  route 2.062ns (39.751%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y8           FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.518     5.092 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           2.062     7.153    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.760 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.760    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 3.051ns (59.608%)  route 2.068ns (40.392%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.621     4.627    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.083 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.068     7.151    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         2.595     9.746 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.746    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 3.130ns (61.665%)  route 1.946ns (38.335%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.618     4.624    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.142 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.946     7.088    lopt_3
    K18                  OBUF (Prop_obuf_I_O)         2.612     9.699 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.699    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  3.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.394%)  route 0.286ns (18.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.950 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.979ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 1.265ns (79.469%)  route 0.327ns (20.531%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.880    lopt_6
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.004 r  sine_in_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.004    sine_in[2]
    P18                                                               r  sine_in[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.028ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 1.248ns (76.027%)  route 0.393ns (23.973%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.393     1.946    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     3.053 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.053    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.042ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 1.252ns (75.767%)  route 0.400ns (24.233%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.588     1.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.400     1.956    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     3.067 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.067    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.054ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 1.267ns (75.978%)  route 0.400ns (24.022%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.576 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.400     1.976    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     3.079 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.079    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.097ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 1.305ns (76.293%)  route 0.405ns (23.707%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.576 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.405     1.981    lopt_10
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.122 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.122    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.104ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 1.277ns (74.408%)  route 0.439ns (25.592%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.576 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.439     2.015    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     3.129 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.129    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.118ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 1.282ns (73.172%)  route 0.470ns (26.828%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.391    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  fir_filter_i4/o_data_reg[7]/Q
                         net (fo=1, routed)           0.470     2.025    sine_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         1.118     3.143 r  sine_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.143    sine_out[7]
    V17                                                               r  sine_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.119ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 1.271ns (73.255%)  route 0.464ns (26.745%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.573 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.464     2.037    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.144 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.144    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.126ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 1.270ns (72.887%)  route 0.472ns (27.113%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.573 r  dds_sine_i3/o_sine_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.472     2.045    lopt_2
    N18                  OBUF (Prop_obuf_I_O)         1.106     3.151 r  sine_in_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.151    sine_in[11]
    N18                                                               r  sine_in[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  3.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 1.058ns (9.893%)  route 9.639ns (90.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 17.271 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.489     4.423    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.547 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         6.150    10.697    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X5Y18          FDCE                                         f  dds_sine_i3/o_sine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.507    17.271    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  dds_sine_i3/o_sine_reg[3]/C
                         clock pessimism              0.000    17.271    
                         clock uncertainty           -0.035    17.236    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    16.831    dds_sine_i3/o_sine_reg[3]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 1.058ns (9.893%)  route 9.639ns (90.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 17.271 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.489     4.423    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.547 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         6.150    10.697    fir_filter_i4/rstb
    SLICE_X5Y18          FDCE                                         f  fir_filter_i4/p_data_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.507    17.271    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  fir_filter_i4/p_data_reg[0][3]/C
                         clock pessimism              0.000    17.271    
                         clock uncertainty           -0.035    17.236    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    16.831    fir_filter_i4/p_data_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 1.058ns (9.893%)  route 9.639ns (90.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 17.271 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.489     4.423    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.547 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         6.150    10.697    fir_filter_i4/rstb
    SLICE_X5Y18          FDCE                                         f  fir_filter_i4/p_data_reg[2][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.507    17.271    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  fir_filter_i4/p_data_reg[2][10]/C
                         clock pessimism              0.000    17.271    
                         clock uncertainty           -0.035    17.236    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    16.831    fir_filter_i4/p_data_reg[2][10]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 1.058ns (9.893%)  route 9.639ns (90.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 17.271 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.489     4.423    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.547 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         6.150    10.697    fir_filter_i4/rstb
    SLICE_X5Y18          FDCE                                         f  fir_filter_i4/p_data_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.507    17.271    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
                         clock pessimism              0.000    17.271    
                         clock uncertainty           -0.035    17.236    
    SLICE_X5Y18          FDCE (Recov_fdce_C_CLR)     -0.405    16.831    fir_filter_i4/p_data_reg[2][13]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.427ns  (logic 1.058ns (10.149%)  route 9.369ns (89.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 17.209 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.489     4.423    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.547 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.880    10.427    fir_filter_i4/rstb
    SLICE_X9Y14          FDCE                                         f  fir_filter_i4/p_data_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    17.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  fir_filter_i4/p_data_reg[1][0]/C
                         clock pessimism              0.000    17.209    
                         clock uncertainty           -0.035    17.174    
    SLICE_X9Y14          FDCE (Recov_fdce_C_CLR)     -0.405    16.769    fir_filter_i4/p_data_reg[1][0]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.427ns  (logic 1.058ns (10.149%)  route 9.369ns (89.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 17.209 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.489     4.423    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.547 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.880    10.427    fir_filter_i4/rstb
    SLICE_X9Y14          FDCE                                         f  fir_filter_i4/p_data_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    17.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  fir_filter_i4/p_data_reg[2][0]/C
                         clock pessimism              0.000    17.209    
                         clock uncertainty           -0.035    17.174    
    SLICE_X9Y14          FDCE (Recov_fdce_C_CLR)     -0.405    16.769    fir_filter_i4/p_data_reg[2][0]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.294ns  (logic 1.058ns (10.281%)  route 9.235ns (89.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 17.208 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.489     4.423    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.547 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.747    10.294    fir_filter_i4/rstb
    SLICE_X9Y15          FDCE                                         f  fir_filter_i4/p_data_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    17.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  fir_filter_i4/p_data_reg[1][1]/C
                         clock pessimism              0.000    17.208    
                         clock uncertainty           -0.035    17.173    
    SLICE_X9Y15          FDCE (Recov_fdce_C_CLR)     -0.405    16.768    fir_filter_i4/p_data_reg[1][1]
  -------------------------------------------------------------------
                         required time                         16.768    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.291ns  (logic 1.058ns (10.283%)  route 9.233ns (89.717%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 17.274 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.489     4.423    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.547 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.744    10.291    fir_filter_i4/rstb
    SLICE_X7Y16          FDCE                                         f  fir_filter_i4/p_data_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.510    17.274    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  fir_filter_i4/p_data_reg[1][7]/C
                         clock pessimism              0.000    17.274    
                         clock uncertainty           -0.035    17.239    
    SLICE_X7Y16          FDCE (Recov_fdce_C_CLR)     -0.405    16.834    fir_filter_i4/p_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.291ns  (logic 1.058ns (10.283%)  route 9.233ns (89.717%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 17.274 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.489     4.423    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.547 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.744    10.291    fir_filter_i4/rstb
    SLICE_X7Y16          FDCE                                         f  fir_filter_i4/p_data_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.510    17.274    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  fir_filter_i4/p_data_reg[2][7]/C
                         clock pessimism              0.000    17.274    
                         clock uncertainty           -0.035    17.239    
    SLICE_X7Y16          FDCE (Recov_fdce_C_CLR)     -0.405    16.834    fir_filter_i4/p_data_reg[2][7]
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.294ns  (logic 1.058ns (10.281%)  route 9.235ns (89.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 17.208 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.489     4.423    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.547 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.747    10.294    fir_filter_i4/rstb
    SLICE_X8Y15          FDCE                                         f  fir_filter_i4/p_data_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    17.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y15          FDCE                                         r  fir_filter_i4/p_data_reg[1][2]/C
                         clock pessimism              0.000    17.208    
                         clock uncertainty           -0.035    17.173    
    SLICE_X8Y15          FDCE (Recov_fdce_C_CLR)     -0.319    16.854    fir_filter_i4/p_data_reg[1][2]
  -------------------------------------------------------------------
                         required time                         16.854    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  6.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.208ns (8.441%)  route 2.261ns (91.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.416    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.008     2.469    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y2           FDCE                                         f  dds_sine_i3/r_start_phase_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.035     1.975    
    SLICE_X0Y2           FDCE (Remov_fdce_C_CLR)     -0.092     1.883    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.208ns (8.246%)  route 2.319ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.416    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.066     2.527    fir_filter_i4/rstb
    SLICE_X4Y4           FDCE                                         f  fir_filter_i4/p_data_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  fir_filter_i4/p_data_reg[6][0]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.035     1.972    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.880    fir_filter_i4/p_data_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.208ns (8.040%)  route 2.384ns (91.960%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.416    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.131     2.592    fir_filter_i4/rstb
    SLICE_X3Y4           FDCE                                         f  fir_filter_i4/p_data_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  fir_filter_i4/p_data_reg[7][0]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X3Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.208ns (8.040%)  route 2.384ns (91.960%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.416    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.131     2.592    fir_filter_i4/rstb
    SLICE_X3Y4           FDCE                                         f  fir_filter_i4/p_data_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  fir_filter_i4/p_data_reg[7][1]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X3Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.208ns (8.014%)  route 2.392ns (91.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.416    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.139     2.601    fir_filter_i4/rstb
    SLICE_X4Y5           FDCE                                         f  fir_filter_i4/p_data_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  fir_filter_i4/p_data_reg[7][2]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.035     1.972    
    SLICE_X4Y5           FDCE (Remov_fdce_C_CLR)     -0.092     1.880    fir_filter_i4/p_data_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.208ns (8.014%)  route 2.392ns (91.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.416    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.139     2.601    fir_filter_i4/rstb
    SLICE_X4Y5           FDCE                                         f  fir_filter_i4/p_data_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  fir_filter_i4/p_data_reg[7][3]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.035     1.972    
    SLICE_X4Y5           FDCE (Remov_fdce_C_CLR)     -0.092     1.880    fir_filter_i4/p_data_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.208ns (7.824%)  route 2.455ns (92.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.416    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.203     2.664    fir_filter_i4/rstb
    SLICE_X4Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][4]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.035     1.972    
    SLICE_X4Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.880    fir_filter_i4/p_data_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.208ns (7.674%)  route 2.507ns (92.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.416    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.255     2.716    fir_filter_i4/rstb
    SLICE_X2Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][6]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.907    fir_filter_i4/p_data_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.208ns (7.674%)  route 2.507ns (92.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.416    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.255     2.716    fir_filter_i4/rstb
    SLICE_X2Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][7]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.907    fir_filter_i4/p_data_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.208ns (7.674%)  route 2.507ns (92.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.416    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.461 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.255     2.716    fir_filter_i4/rstb
    SLICE_X2Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][8]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.907    fir_filter_i4/p_data_reg[7][8]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.808    





