Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/xlinix/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 07f9276eb04d426492d3fb9e750d3f9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testCPU_behav xil_defaultlib.testCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Select2_to_5
Compiling module xil_defaultlib.PC_4
Compiling module xil_defaultlib.Select32
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.Extend_Sa
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SkipPC
Compiling module xil_defaultlib.JumpPC
Compiling module xil_defaultlib.Select2_to_32
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MultipleCycleCPU
Compiling module xil_defaultlib.testCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testCPU_behav
