/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [17:0] _04_;
  reg [2:0] _05_;
  wire [13:0] _06_;
  wire [17:0] _07_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_7z | celloutsig_0_14z);
  assign celloutsig_1_0z = ~(in_data[153] | in_data[121]);
  assign celloutsig_0_1z = ~((in_data[13] | in_data[62]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_13z = ~((celloutsig_0_10z[4] | celloutsig_0_7z) & (celloutsig_0_1z | in_data[25]));
  assign celloutsig_0_19z = ~((_00_ | celloutsig_0_2z) & (celloutsig_0_15z | celloutsig_0_14z));
  assign celloutsig_1_2z = ~((in_data[159] | celloutsig_1_0z) & (in_data[141] | celloutsig_1_0z));
  assign celloutsig_1_18z = _01_ | ~(_02_);
  assign celloutsig_0_8z = in_data[62] | ~(celloutsig_0_5z[0]);
  assign celloutsig_0_16z = celloutsig_0_4z | ~(celloutsig_0_10z[14]);
  assign celloutsig_0_17z = celloutsig_0_2z | ~(celloutsig_0_6z[0]);
  assign celloutsig_1_8z = celloutsig_1_0z | ~(celloutsig_1_7z[1]);
  assign celloutsig_1_14z = _03_ | in_data[122];
  assign celloutsig_0_14z = celloutsig_0_8z | celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[139] | in_data[122];
  assign celloutsig_0_2z = celloutsig_0_0z ^ celloutsig_0_1z;
  reg [17:0] _23_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 18'h00000;
    else _23_ <= { in_data[184:179], celloutsig_1_6z[5:4], celloutsig_1_6z[5], celloutsig_1_6z[2], celloutsig_1_6z[2], celloutsig_1_6z[4], celloutsig_1_6z[5:4], celloutsig_1_6z[5], celloutsig_1_6z[2], celloutsig_1_6z[2], celloutsig_1_6z[4] };
  assign { _04_[17:7], _02_, _04_[5:4], _03_, _04_[2:0] } = _23_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 3'h0;
    else _05_ <= { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z };
  reg [13:0] _25_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 14'h0000;
    else _25_ <= { celloutsig_1_4z, _05_, celloutsig_1_6z[5:4], celloutsig_1_6z[5], celloutsig_1_6z[2], celloutsig_1_6z[2], celloutsig_1_6z[4], celloutsig_1_14z, _05_ };
  assign { _06_[13:4], _01_, _06_[2:0] } = _25_;
  reg [17:0] _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _26_ <= 18'h00000;
    else _26_ <= { in_data[43:28], celloutsig_0_8z, celloutsig_0_0z };
  assign { _07_[17:1], _00_ } = _26_;
  assign celloutsig_0_23z = { _07_[17:11], celloutsig_0_9z } / { 1'h1, in_data[61:46] };
  assign celloutsig_0_3z = in_data[77:59] >= { in_data[75:63], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_17z } >= in_data[94:80];
  assign celloutsig_0_0z = in_data[60:50] && in_data[74:64];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } && { in_data[5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[136:121], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } && { in_data[164:146], celloutsig_1_0z };
  assign celloutsig_0_6z = ~ { in_data[22:19], celloutsig_0_2z };
  assign celloutsig_1_19z = ~^ celloutsig_1_10z;
  assign celloutsig_0_22z = ~^ { in_data[66], celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_1_3z = ~^ { in_data[156:148], celloutsig_1_1z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = ^ { celloutsig_0_5z[7:4], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_11z = ^ { celloutsig_0_6z[1:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[65:57], celloutsig_0_3z } - { in_data[19:11], celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_7z[10:8], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z } ~^ { in_data[101:98], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_5z[9:1], celloutsig_0_3z } ~^ { in_data[55:47], celloutsig_0_7z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z } ~^ { in_data[90:78], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_21z = { in_data[31:28], celloutsig_0_11z } ~^ { celloutsig_0_5z[9:7], celloutsig_0_13z, celloutsig_0_19z };
  assign celloutsig_1_7z = in_data[141:130] ~^ { in_data[121:111], celloutsig_1_0z };
  assign { celloutsig_1_6z[5], celloutsig_1_6z[2], celloutsig_1_6z[4] } = ~ { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z };
  assign { _04_[6], _04_[3] } = { _02_, _03_ };
  assign _06_[3] = _01_;
  assign _07_[0] = _00_;
  assign { celloutsig_1_6z[3], celloutsig_1_6z[1:0] } = { celloutsig_1_6z[5], celloutsig_1_6z[2], celloutsig_1_6z[4] };
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
