<profile>

<section name = "Vitis HLS Report for 'sobel'" level="0">
<item name = "Date">Sat Oct 11 17:25:54 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">sobel_opt</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.665 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">22, 932247, 0.220 us, 9.322 ms, 23, 932248, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335">sobel_Pipeline_VITIS_LOOP_88_1, 3, 1282, 30.000 ns, 12.820 us, 2, 1281, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352">sobel_Pipeline_VITIS_LOOP_118_3, 9, 1288, 90.000 ns, 12.880 us, 9, 1288, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_98_2">14, 930960, 14 ~ 1293, -, -, 1 ~ 720, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 155, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 500, 1011, -</column>
<column name="Memory">3, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 443, -</column>
<column name="Register">-, -, 320, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 112, 168, 0</column>
<column name="grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352">sobel_Pipeline_VITIS_LOOP_118_3, 0, 0, 358, 714, 0</column>
<column name="grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335">sobel_Pipeline_VITIS_LOOP_88_1, 0, 0, 30, 102, 0</column>
<column name="sparsemux_5_2_2_1_1_U46">sparsemux_5_2_2_1_1, 0, 0, 0, 9, 0</column>
<column name="sparsemux_5_2_2_1_1_U47">sparsemux_5_2_2_1_1, 0, 0, 0, 9, 0</column>
<column name="sparsemux_5_2_2_1_1_U48">sparsemux_5_2_2_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="LineBuffer_U">LineBuffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 1280, 8, 1, 10240</column>
<column name="LineBuffer_1_U">LineBuffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 1280, 8, 1, 10240</column>
<column name="LineBuffer_2_U">LineBuffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 1280, 8, 1, 10240</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="lb_r_i_1_fu_541_p2">+, 0, 0, 10, 2, 1</column>
<column name="row_3_fu_561_p2">+, 0, 0, 14, 13, 1</column>
<column name="sub_fu_444_p2">+, 0, 0, 39, 32, 2</column>
<column name="grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i80_fu_537_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln150_fu_547_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="icmp_ln98_fu_484_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="lb_r_i_2_fu_553_p3">select, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="LineBuffer_1_address0">14, 3, 11, 33</column>
<column name="LineBuffer_1_ce0">14, 3, 1, 3</column>
<column name="LineBuffer_1_ce1">9, 2, 1, 2</column>
<column name="LineBuffer_1_d0">14, 3, 8, 24</column>
<column name="LineBuffer_1_we0">14, 3, 1, 3</column>
<column name="LineBuffer_address0">14, 3, 11, 33</column>
<column name="LineBuffer_ce0">14, 3, 1, 3</column>
<column name="LineBuffer_ce1">9, 2, 1, 2</column>
<column name="LineBuffer_d0">14, 3, 8, 24</column>
<column name="LineBuffer_we0">14, 3, 1, 3</column>
<column name="WindowBuffer_12_reg_274">9, 2, 8, 16</column>
<column name="WindowBuffer_13_reg_261">9, 2, 8, 16</column>
<column name="WindowBuffer_14_reg_248">9, 2, 8, 16</column>
<column name="WindowBuffer_15_reg_319">9, 2, 8, 16</column>
<column name="WindowBuffer_16_reg_303">9, 2, 8, 16</column>
<column name="WindowBuffer_17_reg_287">9, 2, 8, 16</column>
<column name="WindowBuffer_1_fu_102">9, 2, 8, 16</column>
<column name="WindowBuffer_2_fu_106">9, 2, 8, 16</column>
<column name="WindowBuffer_3_fu_110">9, 2, 8, 16</column>
<column name="WindowBuffer_4_fu_114">9, 2, 8, 16</column>
<column name="WindowBuffer_5_fu_118">9, 2, 8, 16</column>
<column name="WindowBuffer_6_reg_190">9, 2, 8, 16</column>
<column name="WindowBuffer_7_reg_177">9, 2, 8, 16</column>
<column name="WindowBuffer_8_reg_164">9, 2, 8, 16</column>
<column name="WindowBuffer_fu_98">9, 2, 8, 16</column>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_phi_mux_WindowBuffer_10_phi_fu_221_p6">14, 3, 8, 24</column>
<column name="ap_phi_mux_WindowBuffer_11_phi_fu_206_p6">14, 3, 8, 24</column>
<column name="ap_phi_mux_WindowBuffer_9_phi_fu_236_p6">14, 3, 8, 24</column>
<column name="data_p_strb_2_reg_154">9, 2, 1, 2</column>
<column name="dst_TDATA_int_regslice">9, 2, 8, 16</column>
<column name="dst_TKEEP_int_regslice">9, 2, 1, 2</column>
<column name="dst_TLAST_int_regslice">9, 2, 1, 2</column>
<column name="dst_TSTRB_int_regslice">9, 2, 1, 2</column>
<column name="lb_r_i_fu_90">9, 2, 2, 4</column>
<column name="row_fu_94">9, 2, 13, 26</column>
<column name="src_TREADY_int_regslice">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="WindowBuffer_12_reg_274">8, 0, 8, 0</column>
<column name="WindowBuffer_13_reg_261">8, 0, 8, 0</column>
<column name="WindowBuffer_14_reg_248">8, 0, 8, 0</column>
<column name="WindowBuffer_15_reg_319">8, 0, 8, 0</column>
<column name="WindowBuffer_16_reg_303">8, 0, 8, 0</column>
<column name="WindowBuffer_17_reg_287">8, 0, 8, 0</column>
<column name="WindowBuffer_1_fu_102">8, 0, 8, 0</column>
<column name="WindowBuffer_2_fu_106">8, 0, 8, 0</column>
<column name="WindowBuffer_3_fu_110">8, 0, 8, 0</column>
<column name="WindowBuffer_4_fu_114">8, 0, 8, 0</column>
<column name="WindowBuffer_5_fu_118">8, 0, 8, 0</column>
<column name="WindowBuffer_6_reg_190">8, 0, 8, 0</column>
<column name="WindowBuffer_7_reg_177">8, 0, 8, 0</column>
<column name="WindowBuffer_8_reg_164">8, 0, 8, 0</column>
<column name="WindowBuffer_fu_98">8, 0, 8, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="btm_reg_704">2, 0, 2, 0</column>
<column name="cmp_i_i80_reg_719">1, 0, 1, 0</column>
<column name="cols_read_reg_647">32, 0, 32, 0</column>
<column name="data_p_strb_2_reg_154">1, 0, 1, 0</column>
<column name="data_p_strb_4_loc_fu_122">1, 0, 1, 0</column>
<column name="dst_TDATA_reg">8, 0, 8, 0</column>
<column name="dst_TKEEP_reg">1, 0, 1, 0</column>
<column name="dst_TLAST_reg">1, 0, 1, 0</column>
<column name="dst_TSTRB_reg">1, 0, 1, 0</column>
<column name="empty_reg_660">31, 0, 31, 0</column>
<column name="grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start_reg">1, 0, 1, 0</column>
<column name="lb_r_i_fu_90">2, 0, 2, 0</column>
<column name="mid_reg_709">2, 0, 2, 0</column>
<column name="row_2_reg_673">13, 0, 13, 0</column>
<column name="row_fu_94">13, 0, 13, 0</column>
<column name="rows_read_reg_654">32, 0, 32, 0</column>
<column name="sub_reg_668">32, 0, 32, 0</column>
<column name="top_reg_714">2, 0, 2, 0</column>
<column name="zext_ln98_reg_696">13, 0, 32, 19</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 5, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 5, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sobel, return value</column>
<column name="src_TDATA">in, 8, axis, src_V_data_V, pointer</column>
<column name="src_TVALID">in, 1, axis, src_V_last_V, pointer</column>
<column name="src_TREADY">out, 1, axis, src_V_last_V, pointer</column>
<column name="src_TLAST">in, 1, axis, src_V_last_V, pointer</column>
<column name="src_TKEEP">in, 1, axis, src_V_keep_V, pointer</column>
<column name="src_TSTRB">in, 1, axis, src_V_strb_V, pointer</column>
<column name="dst_TDATA">out, 8, axis, dst_V_data_V, pointer</column>
<column name="dst_TVALID">out, 1, axis, dst_V_last_V, pointer</column>
<column name="dst_TREADY">in, 1, axis, dst_V_last_V, pointer</column>
<column name="dst_TLAST">out, 1, axis, dst_V_last_V, pointer</column>
<column name="dst_TKEEP">out, 1, axis, dst_V_keep_V, pointer</column>
<column name="dst_TSTRB">out, 1, axis, dst_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
