
KE1_MyAPP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a08  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000108c  08008b98  08008b98  00018b98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c24  08009c24  00020364  2**0
                  CONTENTS
  4 .ARM          00000008  08009c24  08009c24  00019c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c2c  08009c2c  00020364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c2c  08009c2c  00019c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c30  08009c30  00019c30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000364  20000000  08009c34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000042c  20000364  08009f98  00020364  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000790  08009f98  00020790  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020364  2**0
                  CONTENTS, READONLY
 12 .debug_info   000162a5  00000000  00000000  00020394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d8f  00000000  00000000  00036639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  000393c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001060  00000000  00000000  0003a550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024cc1  00000000  00000000  0003b5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001373b  00000000  00000000  00060271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8a90  00000000  00000000  000739ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014c43c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ab4  00000000  00000000  0014c490  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000364 	.word	0x20000364
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008b80 	.word	0x08008b80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000368 	.word	0x20000368
 80001cc:	08008b80 	.word	0x08008b80

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	; 0x28
 8000ea4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea6:	f107 0314 	add.w	r3, r7, #20
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	60da      	str	r2, [r3, #12]
 8000eb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb6:	4b31      	ldr	r3, [pc, #196]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eba:	4a30      	ldr	r2, [pc, #192]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000ebc:	f043 0304 	orr.w	r3, r3, #4
 8000ec0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ec2:	4b2e      	ldr	r3, [pc, #184]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec6:	f003 0304 	and.w	r3, r3, #4
 8000eca:	613b      	str	r3, [r7, #16]
 8000ecc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ece:	4b2b      	ldr	r3, [pc, #172]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed2:	4a2a      	ldr	r2, [pc, #168]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000ed4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ed8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eda:	4b28      	ldr	r3, [pc, #160]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee6:	4b25      	ldr	r3, [pc, #148]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eea:	4a24      	ldr	r2, [pc, #144]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000eec:	f043 0301 	orr.w	r3, r3, #1
 8000ef0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ef2:	4b22      	ldr	r3, [pc, #136]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef6:	f003 0301 	and.w	r3, r3, #1
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efe:	4b1f      	ldr	r3, [pc, #124]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f02:	4a1e      	ldr	r2, [pc, #120]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000f04:	f043 0302 	orr.w	r3, r3, #2
 8000f08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f0a:	4b1c      	ldr	r3, [pc, #112]	; (8000f7c <MX_GPIO_Init+0xdc>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f1e:	f001 fcc9 	bl	80028b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8000f22:	2201      	movs	r2, #1
 8000f24:	21e0      	movs	r1, #224	; 0xe0
 8000f26:	4816      	ldr	r0, [pc, #88]	; (8000f80 <MX_GPIO_Init+0xe0>)
 8000f28:	f001 fcc4 	bl	80028b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000f32:	4813      	ldr	r0, [pc, #76]	; (8000f80 <MX_GPIO_Init+0xe0>)
 8000f34:	f001 fcbe 	bl	80028b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f38:	2380      	movs	r3, #128	; 0x80
 8000f3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f44:	2300      	movs	r3, #0
 8000f46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f52:	f001 fb35 	bl	80025c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000f56:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000f5a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f64:	2300      	movs	r3, #0
 8000f66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4804      	ldr	r0, [pc, #16]	; (8000f80 <MX_GPIO_Init+0xe0>)
 8000f70:	f001 fb26 	bl	80025c0 <HAL_GPIO_Init>

}
 8000f74:	bf00      	nop
 8000f76:	3728      	adds	r7, #40	; 0x28
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40021000 	.word	0x40021000
 8000f80:	48000400 	.word	0x48000400

08000f84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f88:	f001 f8f1 	bl	800216e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f8c:	f000 f82e 	bl	8000fec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f90:	f7ff ff86 	bl	8000ea0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f94:	f000 ff08 	bl	8001da8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000f98:	f000 ff36 	bl	8001e08 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000f9c:	f000 ff64 	bl	8001e68 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8000fa0:	f000 fd7e 	bl	8001aa0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  UART_Enable_Receive_IT();
 8000fa4:	f001 f85a 	bl	800205c <UART_Enable_Receive_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 8000fa8:	2100      	movs	r1, #0
 8000faa:	480e      	ldr	r0, [pc, #56]	; (8000fe4 <main+0x60>)
 8000fac:	f002 ff14 	bl	8003dd8 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Hello my APP v0.0.2\r\n");
 8000fb0:	480d      	ldr	r0, [pc, #52]	; (8000fe8 <main+0x64>)
 8000fb2:	f005 fbad 	bl	8006710 <puts>

  OLED_Init();
 8000fb6:	f000 fb02 	bl	80015be <OLED_Init>
  OLED_DrawLogo();
 8000fba:	f000 fb65 	bl	8001688 <OLED_DrawLogo>

  HAL_Delay(1000);
 8000fbe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fc2:	f001 f949 	bl	8002258 <HAL_Delay>
  OLED_Clear();
 8000fc6:	f000 f983 	bl	80012d0 <OLED_Clear>
  OLED_Show_MyBilibili();
 8000fca:	f000 fb6d 	bl	80016a8 <OLED_Show_MyBilibili>
  HAL_Delay(1000);
 8000fce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fd2:	f001 f941 	bl	8002258 <HAL_Delay>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  Ultrasonic_Trig_Start();
 8000fd6:	f000 fed3 	bl	8001d80 <Ultrasonic_Trig_Start>
	  HAL_Delay(1000);
 8000fda:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fde:	f001 f93b 	bl	8002258 <HAL_Delay>
	  Ultrasonic_Trig_Start();
 8000fe2:	e7f8      	b.n	8000fd6 <main+0x52>
 8000fe4:	200005a4 	.word	0x200005a4
 8000fe8:	08008b98 	.word	0x08008b98

08000fec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b0ae      	sub	sp, #184	; 0xb8
 8000ff0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000ff6:	2244      	movs	r2, #68	; 0x44
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f004 fe90 	bl	8005d20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001000:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001010:	463b      	mov	r3, r7
 8001012:	2260      	movs	r2, #96	; 0x60
 8001014:	2100      	movs	r1, #0
 8001016:	4618      	mov	r0, r3
 8001018:	f004 fe82 	bl	8005d20 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800101c:	2301      	movs	r3, #1
 800101e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001020:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001024:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001026:	2302      	movs	r3, #2
 8001028:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800102c:	2303      	movs	r3, #3
 800102e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001032:	2301      	movs	r3, #1
 8001034:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001038:	2308      	movs	r3, #8
 800103a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800103e:	2307      	movs	r3, #7
 8001040:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001044:	2302      	movs	r3, #2
 8001046:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800104a:	2302      	movs	r3, #2
 800104c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001050:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001054:	4618      	mov	r0, r3
 8001056:	f001 fca9 	bl	80029ac <HAL_RCC_OscConfig>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001060:	f000 f833 	bl	80010ca <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001064:	230f      	movs	r3, #15
 8001066:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001068:	2303      	movs	r3, #3
 800106a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800106c:	2300      	movs	r3, #0
 800106e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001070:	2300      	movs	r3, #0
 8001072:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001074:	2300      	movs	r3, #0
 8001076:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001078:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800107c:	2101      	movs	r1, #1
 800107e:	4618      	mov	r0, r3
 8001080:	f002 f8b4 	bl	80031ec <HAL_RCC_ClockConfig>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800108a:	f000 f81e 	bl	80010ca <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800108e:	2307      	movs	r3, #7
 8001090:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART3;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001092:	2300      	movs	r3, #0
 8001094:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001096:	2300      	movs	r3, #0
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800109a:	2300      	movs	r3, #0
 800109c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800109e:	463b      	mov	r3, r7
 80010a0:	4618      	mov	r0, r3
 80010a2:	f002 faa9 	bl	80035f8 <HAL_RCCEx_PeriphCLKConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80010ac:	f000 f80d 	bl	80010ca <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010b0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010b4:	f001 fc24 	bl	8002900 <HAL_PWREx_ControlVoltageScaling>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 80010be:	f000 f804 	bl	80010ca <Error_Handler>
  }
}
 80010c2:	bf00      	nop
 80010c4:	37b8      	adds	r7, #184	; 0xb8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010ce:	b672      	cpsid	i
}
 80010d0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010d2:	e7fe      	b.n	80010d2 <Error_Handler+0x8>

080010d4 <IIC_Start>:
//-----------------------------------			   
/**********************************************
//IIC Start
**********************************************/
void IIC_Start(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 80010d8:	2201      	movs	r2, #1
 80010da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010de:	480b      	ldr	r0, [pc, #44]	; (800110c <IIC_Start+0x38>)
 80010e0:	f001 fbe8 	bl	80028b4 <HAL_GPIO_WritePin>
	OLED_SDIN_Set();
 80010e4:	2201      	movs	r2, #1
 80010e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ea:	4808      	ldr	r0, [pc, #32]	; (800110c <IIC_Start+0x38>)
 80010ec:	f001 fbe2 	bl	80028b4 <HAL_GPIO_WritePin>
	OLED_SDIN_Clr();
 80010f0:	2200      	movs	r2, #0
 80010f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010f6:	4805      	ldr	r0, [pc, #20]	; (800110c <IIC_Start+0x38>)
 80010f8:	f001 fbdc 	bl	80028b4 <HAL_GPIO_WritePin>
	OLED_SCLK_Clr();
 80010fc:	2200      	movs	r2, #0
 80010fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001102:	4802      	ldr	r0, [pc, #8]	; (800110c <IIC_Start+0x38>)
 8001104:	f001 fbd6 	bl	80028b4 <HAL_GPIO_WritePin>
}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}
 800110c:	48000400 	.word	0x48000400

08001110 <IIC_Stop>:

/**********************************************
//IIC Stop
**********************************************/
void IIC_Stop(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 8001114:	2201      	movs	r2, #1
 8001116:	f44f 7180 	mov.w	r1, #256	; 0x100
 800111a:	4808      	ldr	r0, [pc, #32]	; (800113c <IIC_Stop+0x2c>)
 800111c:	f001 fbca 	bl	80028b4 <HAL_GPIO_WritePin>
	OLED_SDIN_Clr();
 8001120:	2200      	movs	r2, #0
 8001122:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <IIC_Stop+0x2c>)
 8001128:	f001 fbc4 	bl	80028b4 <HAL_GPIO_WritePin>
	OLED_SDIN_Set();
 800112c:	2201      	movs	r2, #1
 800112e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001132:	4802      	ldr	r0, [pc, #8]	; (800113c <IIC_Stop+0x2c>)
 8001134:	f001 fbbe 	bl	80028b4 <HAL_GPIO_WritePin>
}
 8001138:	bf00      	nop
 800113a:	bd80      	pop	{r7, pc}
 800113c:	48000400 	.word	0x48000400

08001140 <IIC_Wait_Ack>:

void IIC_Wait_Ack(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 8001144:	2201      	movs	r2, #1
 8001146:	f44f 7180 	mov.w	r1, #256	; 0x100
 800114a:	4805      	ldr	r0, [pc, #20]	; (8001160 <IIC_Wait_Ack+0x20>)
 800114c:	f001 fbb2 	bl	80028b4 <HAL_GPIO_WritePin>
	OLED_SCLK_Clr();
 8001150:	2200      	movs	r2, #0
 8001152:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001156:	4802      	ldr	r0, [pc, #8]	; (8001160 <IIC_Wait_Ack+0x20>)
 8001158:	f001 fbac 	bl	80028b4 <HAL_GPIO_WritePin>
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}
 8001160:	48000400 	.word	0x48000400

08001164 <Write_IIC_Byte>:
/**********************************************
// IIC Write byte
**********************************************/

void Write_IIC_Byte(unsigned char IIC_Byte)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char m,da;
	da=IIC_Byte;
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	73bb      	strb	r3, [r7, #14]
	OLED_SCLK_Clr();
 8001172:	2200      	movs	r2, #0
 8001174:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001178:	481a      	ldr	r0, [pc, #104]	; (80011e4 <Write_IIC_Byte+0x80>)
 800117a:	f001 fb9b 	bl	80028b4 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)		
 800117e:	2300      	movs	r3, #0
 8001180:	73fb      	strb	r3, [r7, #15]
 8001182:	e027      	b.n	80011d4 <Write_IIC_Byte+0x70>
	{
		m=da;
 8001184:	7bbb      	ldrb	r3, [r7, #14]
 8001186:	737b      	strb	r3, [r7, #13]
		m=m&0x80;
 8001188:	7b7b      	ldrb	r3, [r7, #13]
 800118a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800118e:	737b      	strb	r3, [r7, #13]
		if(m==0x80)
 8001190:	7b7b      	ldrb	r3, [r7, #13]
 8001192:	2b80      	cmp	r3, #128	; 0x80
 8001194:	d106      	bne.n	80011a4 <Write_IIC_Byte+0x40>
		{
			OLED_SDIN_Set();
 8001196:	2201      	movs	r2, #1
 8001198:	f44f 7100 	mov.w	r1, #512	; 0x200
 800119c:	4811      	ldr	r0, [pc, #68]	; (80011e4 <Write_IIC_Byte+0x80>)
 800119e:	f001 fb89 	bl	80028b4 <HAL_GPIO_WritePin>
 80011a2:	e005      	b.n	80011b0 <Write_IIC_Byte+0x4c>
		}
		else 
			OLED_SDIN_Clr();
 80011a4:	2200      	movs	r2, #0
 80011a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011aa:	480e      	ldr	r0, [pc, #56]	; (80011e4 <Write_IIC_Byte+0x80>)
 80011ac:	f001 fb82 	bl	80028b4 <HAL_GPIO_WritePin>
		da=da<<1;
 80011b0:	7bbb      	ldrb	r3, [r7, #14]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	73bb      	strb	r3, [r7, #14]
		OLED_SCLK_Set();
 80011b6:	2201      	movs	r2, #1
 80011b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011bc:	4809      	ldr	r0, [pc, #36]	; (80011e4 <Write_IIC_Byte+0x80>)
 80011be:	f001 fb79 	bl	80028b4 <HAL_GPIO_WritePin>
		OLED_SCLK_Clr();
 80011c2:	2200      	movs	r2, #0
 80011c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011c8:	4806      	ldr	r0, [pc, #24]	; (80011e4 <Write_IIC_Byte+0x80>)
 80011ca:	f001 fb73 	bl	80028b4 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)		
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	3301      	adds	r3, #1
 80011d2:	73fb      	strb	r3, [r7, #15]
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	2b07      	cmp	r3, #7
 80011d8:	d9d4      	bls.n	8001184 <Write_IIC_Byte+0x20>
	}
}
 80011da:	bf00      	nop
 80011dc:	bf00      	nop
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	48000400 	.word	0x48000400

080011e8 <Write_IIC_Command>:
/**********************************************
// IIC Write Command
**********************************************/
void Write_IIC_Command(unsigned char IIC_Command)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
	IIC_Start();
 80011f2:	f7ff ff6f 	bl	80010d4 <IIC_Start>
	Write_IIC_Byte(0x78);     //Slave address,SA0=0
 80011f6:	2078      	movs	r0, #120	; 0x78
 80011f8:	f7ff ffb4 	bl	8001164 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 80011fc:	f7ff ffa0 	bl	8001140 <IIC_Wait_Ack>
	Write_IIC_Byte(0x00);			//write command
 8001200:	2000      	movs	r0, #0
 8001202:	f7ff ffaf 	bl	8001164 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8001206:	f7ff ff9b 	bl	8001140 <IIC_Wait_Ack>
	Write_IIC_Byte(IIC_Command); 
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff ffa9 	bl	8001164 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8001212:	f7ff ff95 	bl	8001140 <IIC_Wait_Ack>
	IIC_Stop();
 8001216:	f7ff ff7b 	bl	8001110 <IIC_Stop>
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <Write_IIC_Data>:
/**********************************************
// IIC Write Data
**********************************************/
void Write_IIC_Data(unsigned char IIC_Data)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b082      	sub	sp, #8
 8001226:	af00      	add	r7, sp, #0
 8001228:	4603      	mov	r3, r0
 800122a:	71fb      	strb	r3, [r7, #7]
	IIC_Start();
 800122c:	f7ff ff52 	bl	80010d4 <IIC_Start>
	Write_IIC_Byte(0x78);			//D/C#=0; R/W#=0
 8001230:	2078      	movs	r0, #120	; 0x78
 8001232:	f7ff ff97 	bl	8001164 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8001236:	f7ff ff83 	bl	8001140 <IIC_Wait_Ack>
	Write_IIC_Byte(0x40);			//write data
 800123a:	2040      	movs	r0, #64	; 0x40
 800123c:	f7ff ff92 	bl	8001164 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8001240:	f7ff ff7e 	bl	8001140 <IIC_Wait_Ack>
	Write_IIC_Byte(IIC_Data);
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ff8c 	bl	8001164 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 800124c:	f7ff ff78 	bl	8001140 <IIC_Wait_Ack>
	IIC_Stop();
 8001250:	f7ff ff5e 	bl	8001110 <IIC_Stop>
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <OLED_WR_Byte>:
void OLED_WR_Byte(unsigned dat,unsigned cmd)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
	if(cmd)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d005      	beq.n	8001278 <OLED_WR_Byte+0x1c>
	{
		Write_IIC_Data(dat);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ffd6 	bl	8001222 <Write_IIC_Data>
	}
	else 
	{
		Write_IIC_Command(dat);	
	}
}
 8001276:	e004      	b.n	8001282 <OLED_WR_Byte+0x26>
		Write_IIC_Command(dat);	
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ffb3 	bl	80011e8 <Write_IIC_Command>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <OLED_Set_Pos>:
	}
}

//
void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 	
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	4603      	mov	r3, r0
 8001292:	460a      	mov	r2, r1
 8001294:	71fb      	strb	r3, [r7, #7]
 8001296:	4613      	mov	r3, r2
 8001298:	71bb      	strb	r3, [r7, #6]
	OLED_WR_Byte(0xb0+y,OLED_CMD);
 800129a:	79bb      	ldrb	r3, [r7, #6]
 800129c:	33b0      	adds	r3, #176	; 0xb0
 800129e:	2100      	movs	r1, #0
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ffdb 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte(((x&0xf0)>>4)|0x10,OLED_CMD);
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	091b      	lsrs	r3, r3, #4
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	f043 0310 	orr.w	r3, r3, #16
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	2100      	movs	r1, #0
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff ffd1 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte((x&0x0f),OLED_CMD); 
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	f003 030f 	and.w	r3, r3, #15
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff ffca 	bl	800125c <OLED_WR_Byte>
}   	  
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //DCDC OFF
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//,,!!!!	  
void OLED_Clear(void)  
{  
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80012d6:	2300      	movs	r3, #0
 80012d8:	71fb      	strb	r3, [r7, #7]
 80012da:	e01e      	b.n	800131a <OLED_Clear+0x4a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	33b0      	adds	r3, #176	; 0xb0
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ffba 	bl	800125c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 80012e8:	2100      	movs	r1, #0
 80012ea:	2000      	movs	r0, #0
 80012ec:	f7ff ffb6 	bl	800125c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
 80012f0:	2100      	movs	r1, #0
 80012f2:	2010      	movs	r0, #16
 80012f4:	f7ff ffb2 	bl	800125c <OLED_WR_Byte>
		for(n=0;n<128;n++)
 80012f8:	2300      	movs	r3, #0
 80012fa:	71bb      	strb	r3, [r7, #6]
 80012fc:	e006      	b.n	800130c <OLED_Clear+0x3c>
			OLED_WR_Byte(0,OLED_DATA); 
 80012fe:	2101      	movs	r1, #1
 8001300:	2000      	movs	r0, #0
 8001302:	f7ff ffab 	bl	800125c <OLED_WR_Byte>
		for(n=0;n<128;n++)
 8001306:	79bb      	ldrb	r3, [r7, #6]
 8001308:	3301      	adds	r3, #1
 800130a:	71bb      	strb	r3, [r7, #6]
 800130c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001310:	2b00      	cmp	r3, #0
 8001312:	daf4      	bge.n	80012fe <OLED_Clear+0x2e>
	for(i=0;i<8;i++)  
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	3301      	adds	r3, #1
 8001318:	71fb      	strb	r3, [r7, #7]
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	2b07      	cmp	r3, #7
 800131e:	d9dd      	bls.n	80012dc <OLED_Clear+0xc>
	} //
}
 8001320:	bf00      	nop
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <OLED_ShowChar>:
//x:0~127
//y:0~63
//				 
//size: 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size)
{      	
 800132c:	b590      	push	{r4, r7, lr}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	4604      	mov	r4, r0
 8001334:	4608      	mov	r0, r1
 8001336:	4611      	mov	r1, r2
 8001338:	461a      	mov	r2, r3
 800133a:	4623      	mov	r3, r4
 800133c:	71fb      	strb	r3, [r7, #7]
 800133e:	4603      	mov	r3, r0
 8001340:	71bb      	strb	r3, [r7, #6]
 8001342:	460b      	mov	r3, r1
 8001344:	717b      	strb	r3, [r7, #5]
 8001346:	4613      	mov	r3, r2
 8001348:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;	
 800134a:	2300      	movs	r3, #0
 800134c:	73bb      	strb	r3, [r7, #14]
 800134e:	2300      	movs	r3, #0
 8001350:	73fb      	strb	r3, [r7, #15]
	c=chr-' ';//			
 8001352:	797b      	ldrb	r3, [r7, #5]
 8001354:	3b20      	subs	r3, #32
 8001356:	73bb      	strb	r3, [r7, #14]
	if(x>Max_Column-1){x=0;y=y+2;}
 8001358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135c:	2b00      	cmp	r3, #0
 800135e:	da04      	bge.n	800136a <OLED_ShowChar+0x3e>
 8001360:	2300      	movs	r3, #0
 8001362:	71fb      	strb	r3, [r7, #7]
 8001364:	79bb      	ldrb	r3, [r7, #6]
 8001366:	3302      	adds	r3, #2
 8001368:	71bb      	strb	r3, [r7, #6]
	if(Char_Size ==16)
 800136a:	793b      	ldrb	r3, [r7, #4]
 800136c:	2b10      	cmp	r3, #16
 800136e:	d135      	bne.n	80013dc <OLED_ShowChar+0xb0>
	{
		OLED_Set_Pos(x,y);	
 8001370:	79ba      	ldrb	r2, [r7, #6]
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	4611      	mov	r1, r2
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff ff87 	bl	800128a <OLED_Set_Pos>
		for(i=0;i<8;i++){
 800137c:	2300      	movs	r3, #0
 800137e:	73fb      	strb	r3, [r7, #15]
 8001380:	e00c      	b.n	800139c <OLED_ShowChar+0x70>
			OLED_WR_Byte(F8X16[c*16+i],OLED_DATA);}
 8001382:	7bbb      	ldrb	r3, [r7, #14]
 8001384:	011a      	lsls	r2, r3, #4
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	4413      	add	r3, r2
 800138a:	4a25      	ldr	r2, [pc, #148]	; (8001420 <OLED_ShowChar+0xf4>)
 800138c:	5cd3      	ldrb	r3, [r2, r3]
 800138e:	2101      	movs	r1, #1
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff ff63 	bl	800125c <OLED_WR_Byte>
		for(i=0;i<8;i++){
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	3301      	adds	r3, #1
 800139a:	73fb      	strb	r3, [r7, #15]
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	2b07      	cmp	r3, #7
 80013a0:	d9ef      	bls.n	8001382 <OLED_ShowChar+0x56>
			OLED_Set_Pos(x,y+1);
 80013a2:	79bb      	ldrb	r3, [r7, #6]
 80013a4:	3301      	adds	r3, #1
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	4611      	mov	r1, r2
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff ff6c 	bl	800128a <OLED_Set_Pos>
		for(i=0;i<8;i++){
 80013b2:	2300      	movs	r3, #0
 80013b4:	73fb      	strb	r3, [r7, #15]
 80013b6:	e00d      	b.n	80013d4 <OLED_ShowChar+0xa8>
			OLED_WR_Byte(F8X16[c*16+i+8],OLED_DATA);}
 80013b8:	7bbb      	ldrb	r3, [r7, #14]
 80013ba:	011a      	lsls	r2, r3, #4
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	4413      	add	r3, r2
 80013c0:	3308      	adds	r3, #8
 80013c2:	4a17      	ldr	r2, [pc, #92]	; (8001420 <OLED_ShowChar+0xf4>)
 80013c4:	5cd3      	ldrb	r3, [r2, r3]
 80013c6:	2101      	movs	r1, #1
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff ff47 	bl	800125c <OLED_WR_Byte>
		for(i=0;i<8;i++){
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	3301      	adds	r3, #1
 80013d2:	73fb      	strb	r3, [r7, #15]
 80013d4:	7bfb      	ldrb	r3, [r7, #15]
 80013d6:	2b07      	cmp	r3, #7
 80013d8:	d9ee      	bls.n	80013b8 <OLED_ShowChar+0x8c>
	{	
		OLED_Set_Pos(x,y);
		for(i=0;i<6;i++)
			OLED_WR_Byte(F6x8[c][i],OLED_DATA);
	}
}
 80013da:	e01c      	b.n	8001416 <OLED_ShowChar+0xea>
		OLED_Set_Pos(x,y);
 80013dc:	79ba      	ldrb	r2, [r7, #6]
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	4611      	mov	r1, r2
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff ff51 	bl	800128a <OLED_Set_Pos>
		for(i=0;i<6;i++)
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]
 80013ec:	e010      	b.n	8001410 <OLED_ShowChar+0xe4>
			OLED_WR_Byte(F6x8[c][i],OLED_DATA);
 80013ee:	7bba      	ldrb	r2, [r7, #14]
 80013f0:	7bf9      	ldrb	r1, [r7, #15]
 80013f2:	480c      	ldr	r0, [pc, #48]	; (8001424 <OLED_ShowChar+0xf8>)
 80013f4:	4613      	mov	r3, r2
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	4413      	add	r3, r2
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	4403      	add	r3, r0
 80013fe:	440b      	add	r3, r1
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2101      	movs	r1, #1
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff ff29 	bl	800125c <OLED_WR_Byte>
		for(i=0;i<6;i++)
 800140a:	7bfb      	ldrb	r3, [r7, #15]
 800140c:	3301      	adds	r3, #1
 800140e:	73fb      	strb	r3, [r7, #15]
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	2b05      	cmp	r3, #5
 8001414:	d9eb      	bls.n	80013ee <OLED_ShowChar+0xc2>
}
 8001416:	bf00      	nop
 8001418:	3714      	adds	r7, #20
 800141a:	46bd      	mov	sp, r7
 800141c:	bd90      	pop	{r4, r7, pc}
 800141e:	bf00      	nop
 8001420:	08008e68 	.word	0x08008e68
 8001424:	08008c40 	.word	0x08008c40

08001428 <OLED_ShowString>:
		OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2); 
	}
} 
//
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr, uint8_t Char_Size)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	603a      	str	r2, [r7, #0]
 8001430:	461a      	mov	r2, r3
 8001432:	4603      	mov	r3, r0
 8001434:	71fb      	strb	r3, [r7, #7]
 8001436:	460b      	mov	r3, r1
 8001438:	71bb      	strb	r3, [r7, #6]
 800143a:	4613      	mov	r3, r2
 800143c:	717b      	strb	r3, [r7, #5]
	unsigned char j=0;
 800143e:	2300      	movs	r3, #0
 8001440:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8001442:	e016      	b.n	8001472 <OLED_ShowString+0x4a>
	{		
		OLED_ShowChar(x,y,chr[j],Char_Size);
 8001444:	7bfb      	ldrb	r3, [r7, #15]
 8001446:	683a      	ldr	r2, [r7, #0]
 8001448:	4413      	add	r3, r2
 800144a:	781a      	ldrb	r2, [r3, #0]
 800144c:	797b      	ldrb	r3, [r7, #5]
 800144e:	79b9      	ldrb	r1, [r7, #6]
 8001450:	79f8      	ldrb	r0, [r7, #7]
 8001452:	f7ff ff6b 	bl	800132c <OLED_ShowChar>
		x+=8;
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	3308      	adds	r3, #8
 800145a:	71fb      	strb	r3, [r7, #7]
		if(x>120)
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	2b78      	cmp	r3, #120	; 0x78
 8001460:	d904      	bls.n	800146c <OLED_ShowString+0x44>
		{
			x=0;y+=2;
 8001462:	2300      	movs	r3, #0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	79bb      	ldrb	r3, [r7, #6]
 8001468:	3302      	adds	r3, #2
 800146a:	71bb      	strb	r3, [r7, #6]
		}
		j++;
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	3301      	adds	r3, #1
 8001470:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	683a      	ldr	r2, [r7, #0]
 8001476:	4413      	add	r3, r2
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1e2      	bne.n	8001444 <OLED_ShowString+0x1c>
	}
}
 800147e:	bf00      	nop
 8001480:	bf00      	nop
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <OLED_ShowCHinese>:
//
void OLED_ShowCHinese(uint8_t x,uint8_t y,uint8_t no)
{      			    
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
 8001492:	460b      	mov	r3, r1
 8001494:	71bb      	strb	r3, [r7, #6]
 8001496:	4613      	mov	r3, r2
 8001498:	717b      	strb	r3, [r7, #5]
	uint8_t t,adder=0;
 800149a:	2300      	movs	r3, #0
 800149c:	73bb      	strb	r3, [r7, #14]
	OLED_Set_Pos(x,y);	
 800149e:	79ba      	ldrb	r2, [r7, #6]
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	4611      	mov	r1, r2
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fef0 	bl	800128a <OLED_Set_Pos>
	for(t=0;t<16;t++)
 80014aa:	2300      	movs	r3, #0
 80014ac:	73fb      	strb	r3, [r7, #15]
 80014ae:	e011      	b.n	80014d4 <OLED_ShowCHinese+0x4c>
	{
		OLED_WR_Byte(F_Chx16[2*no][t],OLED_DATA);
 80014b0:	797b      	ldrb	r3, [r7, #5]
 80014b2:	005a      	lsls	r2, r3, #1
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	491c      	ldr	r1, [pc, #112]	; (8001528 <OLED_ShowCHinese+0xa0>)
 80014b8:	0112      	lsls	r2, r2, #4
 80014ba:	440a      	add	r2, r1
 80014bc:	4413      	add	r3, r2
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2101      	movs	r1, #1
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff feca 	bl	800125c <OLED_WR_Byte>
		adder+=1;
 80014c8:	7bbb      	ldrb	r3, [r7, #14]
 80014ca:	3301      	adds	r3, #1
 80014cc:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<16;t++)
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	3301      	adds	r3, #1
 80014d2:	73fb      	strb	r3, [r7, #15]
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	2b0f      	cmp	r3, #15
 80014d8:	d9ea      	bls.n	80014b0 <OLED_ShowCHinese+0x28>
	}	
	OLED_Set_Pos(x,y+1);	
 80014da:	79bb      	ldrb	r3, [r7, #6]
 80014dc:	3301      	adds	r3, #1
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	4611      	mov	r1, r2
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff fed0 	bl	800128a <OLED_Set_Pos>
	for(t=0;t<16;t++)
 80014ea:	2300      	movs	r3, #0
 80014ec:	73fb      	strb	r3, [r7, #15]
 80014ee:	e012      	b.n	8001516 <OLED_ShowCHinese+0x8e>
	{	
		OLED_WR_Byte(F_Chx16[2*no+1][t],OLED_DATA);
 80014f0:	797b      	ldrb	r3, [r7, #5]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	1c5a      	adds	r2, r3, #1
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	490b      	ldr	r1, [pc, #44]	; (8001528 <OLED_ShowCHinese+0xa0>)
 80014fa:	0112      	lsls	r2, r2, #4
 80014fc:	440a      	add	r2, r1
 80014fe:	4413      	add	r3, r2
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2101      	movs	r1, #1
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff fea9 	bl	800125c <OLED_WR_Byte>
		adder+=1;
 800150a:	7bbb      	ldrb	r3, [r7, #14]
 800150c:	3301      	adds	r3, #1
 800150e:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<16;t++)
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	3301      	adds	r3, #1
 8001514:	73fb      	strb	r3, [r7, #15]
 8001516:	7bfb      	ldrb	r3, [r7, #15]
 8001518:	2b0f      	cmp	r3, #15
 800151a:	d9e9      	bls.n	80014f0 <OLED_ShowCHinese+0x68>
	}
}
 800151c:	bf00      	nop
 800151e:	bf00      	nop
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	08009458 	.word	0x08009458

0800152c <OLED_DrawBMP>:
/***********BMP12864(x,y),x0127y07*****************/
void OLED_DrawBMP(unsigned char x0, unsigned char y0,unsigned char x1, unsigned char y1,unsigned char BMP[])
{ 	
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	4604      	mov	r4, r0
 8001534:	4608      	mov	r0, r1
 8001536:	4611      	mov	r1, r2
 8001538:	461a      	mov	r2, r3
 800153a:	4623      	mov	r3, r4
 800153c:	71fb      	strb	r3, [r7, #7]
 800153e:	4603      	mov	r3, r0
 8001540:	71bb      	strb	r3, [r7, #6]
 8001542:	460b      	mov	r3, r1
 8001544:	717b      	strb	r3, [r7, #5]
 8001546:	4613      	mov	r3, r2
 8001548:	713b      	strb	r3, [r7, #4]
	unsigned int j=0;
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
	unsigned char x,y;

	if(y1%8==0) y=y1/8;      
 800154e:	793b      	ldrb	r3, [r7, #4]
 8001550:	f003 0307 	and.w	r3, r3, #7
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2b00      	cmp	r3, #0
 8001558:	d103      	bne.n	8001562 <OLED_DrawBMP+0x36>
 800155a:	793b      	ldrb	r3, [r7, #4]
 800155c:	08db      	lsrs	r3, r3, #3
 800155e:	72bb      	strb	r3, [r7, #10]
 8001560:	e004      	b.n	800156c <OLED_DrawBMP+0x40>
	else y=y1/8+1;
 8001562:	793b      	ldrb	r3, [r7, #4]
 8001564:	08db      	lsrs	r3, r3, #3
 8001566:	b2db      	uxtb	r3, r3
 8001568:	3301      	adds	r3, #1
 800156a:	72bb      	strb	r3, [r7, #10]
	for(y=y0;y<y1;y++)
 800156c:	79bb      	ldrb	r3, [r7, #6]
 800156e:	72bb      	strb	r3, [r7, #10]
 8001570:	e01c      	b.n	80015ac <OLED_DrawBMP+0x80>
	{
		OLED_Set_Pos(x0,y);
 8001572:	7aba      	ldrb	r2, [r7, #10]
 8001574:	79fb      	ldrb	r3, [r7, #7]
 8001576:	4611      	mov	r1, r2
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff fe86 	bl	800128a <OLED_Set_Pos>
		for(x=x0;x<x1;x++)
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	72fb      	strb	r3, [r7, #11]
 8001582:	e00c      	b.n	800159e <OLED_DrawBMP+0x72>
		{      
			OLED_WR_Byte(BMP[j++],OLED_DATA);	    	
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	1c5a      	adds	r2, r3, #1
 8001588:	60fa      	str	r2, [r7, #12]
 800158a:	6a3a      	ldr	r2, [r7, #32]
 800158c:	4413      	add	r3, r2
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2101      	movs	r1, #1
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff fe62 	bl	800125c <OLED_WR_Byte>
		for(x=x0;x<x1;x++)
 8001598:	7afb      	ldrb	r3, [r7, #11]
 800159a:	3301      	adds	r3, #1
 800159c:	72fb      	strb	r3, [r7, #11]
 800159e:	7afa      	ldrb	r2, [r7, #11]
 80015a0:	797b      	ldrb	r3, [r7, #5]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d3ee      	bcc.n	8001584 <OLED_DrawBMP+0x58>
	for(y=y0;y<y1;y++)
 80015a6:	7abb      	ldrb	r3, [r7, #10]
 80015a8:	3301      	adds	r3, #1
 80015aa:	72bb      	strb	r3, [r7, #10]
 80015ac:	7aba      	ldrb	r2, [r7, #10]
 80015ae:	793b      	ldrb	r3, [r7, #4]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d3de      	bcc.n	8001572 <OLED_DrawBMP+0x46>
		}
	}
} 
 80015b4:	bf00      	nop
 80015b6:	bf00      	nop
 80015b8:	3714      	adds	r7, #20
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd90      	pop	{r4, r7, pc}

080015be <OLED_Init>:

//OLED			    
void OLED_Init(void)
{ 	
 80015be:	b580      	push	{r7, lr}
 80015c0:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 80015c2:	20c8      	movs	r0, #200	; 0xc8
 80015c4:	f000 fe48 	bl	8002258 <HAL_Delay>
	OLED_WR_Byte(0xAE,OLED_CMD);//
 80015c8:	2100      	movs	r1, #0
 80015ca:	20ae      	movs	r0, #174	; 0xae
 80015cc:	f7ff fe46 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD);//---set low column address
 80015d0:	2100      	movs	r1, #0
 80015d2:	2040      	movs	r0, #64	; 0x40
 80015d4:	f7ff fe42 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte(0xB0,OLED_CMD);//---set high column address
 80015d8:	2100      	movs	r1, #0
 80015da:	20b0      	movs	r0, #176	; 0xb0
 80015dc:	f7ff fe3e 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0xC8,OLED_CMD);//-not offset
 80015e0:	2100      	movs	r1, #0
 80015e2:	20c8      	movs	r0, #200	; 0xc8
 80015e4:	f7ff fe3a 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0x81,OLED_CMD);//
 80015e8:	2100      	movs	r1, #0
 80015ea:	2081      	movs	r0, #129	; 0x81
 80015ec:	f7ff fe36 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte(0xff,OLED_CMD);
 80015f0:	2100      	movs	r1, #0
 80015f2:	20ff      	movs	r0, #255	; 0xff
 80015f4:	f7ff fe32 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0xa1,OLED_CMD);//
 80015f8:	2100      	movs	r1, #0
 80015fa:	20a1      	movs	r0, #161	; 0xa1
 80015fc:	f7ff fe2e 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0xa6,OLED_CMD);//
 8001600:	2100      	movs	r1, #0
 8001602:	20a6      	movs	r0, #166	; 0xa6
 8001604:	f7ff fe2a 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0xa8,OLED_CMD);//
 8001608:	2100      	movs	r1, #0
 800160a:	20a8      	movs	r0, #168	; 0xa8
 800160c:	f7ff fe26 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte(0x1f,OLED_CMD);
 8001610:	2100      	movs	r1, #0
 8001612:	201f      	movs	r0, #31
 8001614:	f7ff fe22 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0xd3,OLED_CMD);
 8001618:	2100      	movs	r1, #0
 800161a:	20d3      	movs	r0, #211	; 0xd3
 800161c:	f7ff fe1e 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);
 8001620:	2100      	movs	r1, #0
 8001622:	2000      	movs	r0, #0
 8001624:	f7ff fe1a 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0xd5,OLED_CMD);
 8001628:	2100      	movs	r1, #0
 800162a:	20d5      	movs	r0, #213	; 0xd5
 800162c:	f7ff fe16 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte(0xf0,OLED_CMD);
 8001630:	2100      	movs	r1, #0
 8001632:	20f0      	movs	r0, #240	; 0xf0
 8001634:	f7ff fe12 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0xd9,OLED_CMD);
 8001638:	2100      	movs	r1, #0
 800163a:	20d9      	movs	r0, #217	; 0xd9
 800163c:	f7ff fe0e 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte(0x22,OLED_CMD);
 8001640:	2100      	movs	r1, #0
 8001642:	2022      	movs	r0, #34	; 0x22
 8001644:	f7ff fe0a 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0xda,OLED_CMD);
 8001648:	2100      	movs	r1, #0
 800164a:	20da      	movs	r0, #218	; 0xda
 800164c:	f7ff fe06 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);
 8001650:	2100      	movs	r1, #0
 8001652:	2002      	movs	r0, #2
 8001654:	f7ff fe02 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0xdb,OLED_CMD);
 8001658:	2100      	movs	r1, #0
 800165a:	20db      	movs	r0, #219	; 0xdb
 800165c:	f7ff fdfe 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte(0x49,OLED_CMD);
 8001660:	2100      	movs	r1, #0
 8001662:	2049      	movs	r0, #73	; 0x49
 8001664:	f7ff fdfa 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0x8d,OLED_CMD);
 8001668:	2100      	movs	r1, #0
 800166a:	208d      	movs	r0, #141	; 0x8d
 800166c:	f7ff fdf6 	bl	800125c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);
 8001670:	2100      	movs	r1, #0
 8001672:	2014      	movs	r0, #20
 8001674:	f7ff fdf2 	bl	800125c <OLED_WR_Byte>

	OLED_WR_Byte(0xaf,OLED_CMD);
 8001678:	2100      	movs	r1, #0
 800167a:	20af      	movs	r0, #175	; 0xaf
 800167c:	f7ff fdee 	bl	800125c <OLED_WR_Byte>
	OLED_Clear();
 8001680:	f7ff fe26 	bl	80012d0 <OLED_Clear>
}  
 8001684:	bf00      	nop
 8001686:	bd80      	pop	{r7, pc}

08001688 <OLED_DrawLogo>:

void OLED_DrawLogo(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af02      	add	r7, sp, #8
	OLED_DrawBMP(0,0,98, 7, BILIBILI_LOGO_BMP);
 800168e:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <OLED_DrawLogo+0x1c>)
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	2307      	movs	r3, #7
 8001694:	2262      	movs	r2, #98	; 0x62
 8001696:	2100      	movs	r1, #0
 8001698:	2000      	movs	r0, #0
 800169a:	f7ff ff47 	bl	800152c <OLED_DrawBMP>
}
 800169e:	bf00      	nop
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	20000000 	.word	0x20000000

080016a8 <OLED_Show_MyBilibili>:
	memcpy(acLCDShow, acTemp, len);
	OLED_ShowString(60, 0, (uint8_t *)acLCDShow, 6);
}

void OLED_Show_MyBilibili(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
	uint8_t x = 0, y = 1, i = 25;
 80016ae:	2300      	movs	r3, #0
 80016b0:	71fb      	strb	r3, [r7, #7]
 80016b2:	2301      	movs	r3, #1
 80016b4:	71bb      	strb	r3, [r7, #6]
 80016b6:	2319      	movs	r3, #25
 80016b8:	717b      	strb	r3, [r7, #5]

	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 80016ba:	797a      	ldrb	r2, [r7, #5]
 80016bc:	79b9      	ldrb	r1, [r7, #6]
 80016be:	79fb      	ldrb	r3, [r7, #7]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff fee1 	bl	8001488 <OLED_ShowCHinese>
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	3311      	adds	r3, #17
 80016ca:	71fb      	strb	r3, [r7, #7]
 80016cc:	797b      	ldrb	r3, [r7, #5]
 80016ce:	3301      	adds	r3, #1
 80016d0:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1);
 80016d2:	797a      	ldrb	r2, [r7, #5]
 80016d4:	79b9      	ldrb	r1, [r7, #6]
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fed5 	bl	8001488 <OLED_ShowCHinese>
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	3311      	adds	r3, #17
 80016e2:	71fb      	strb	r3, [r7, #7]
	OLED_ShowString(x+1, y, (uint8_t *)"IoT", 16);
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	3301      	adds	r3, #1
 80016e8:	b2d8      	uxtb	r0, r3
 80016ea:	79b9      	ldrb	r1, [r7, #6]
 80016ec:	2310      	movs	r3, #16
 80016ee:	4a03      	ldr	r2, [pc, #12]	; (80016fc <OLED_Show_MyBilibili+0x54>)
 80016f0:	f7ff fe9a 	bl	8001428 <OLED_ShowString>
	//OLED_ShowString(0, 2, (uint8_t *)"bilibili", 16);
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	08008c0c 	.word	0x08008c0c

08001700 <OLED_Show_Distance>:

void OLED_Show_Distance(float dm)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08c      	sub	sp, #48	; 0x30
 8001704:	af02      	add	r7, sp, #8
 8001706:	ed87 0a01 	vstr	s0, [r7, #4]
	char acLCDShow[10] = {0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0};
 800170a:	4a31      	ldr	r2, [pc, #196]	; (80017d0 <OLED_Show_Distance+0xd0>)
 800170c:	f107 0318 	add.w	r3, r7, #24
 8001710:	ca07      	ldmia	r2, {r0, r1, r2}
 8001712:	c303      	stmia	r3!, {r0, r1}
 8001714:	801a      	strh	r2, [r3, #0]
	char acTemp[10] = {0};
 8001716:	2300      	movs	r3, #0
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	f107 0310 	add.w	r3, r7, #16
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	809a      	strh	r2, [r3, #4]
	uint8_t x = 0, y = 1, i = 27, len = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800172a:	2301      	movs	r3, #1
 800172c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001730:	231b      	movs	r3, #27
 8001732:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001736:	2300      	movs	r3, #0
 8001738:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	len = snprintf(acTemp, sizeof(acTemp), ":%.1fcm", dm);
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f7fe ff03 	bl	8000548 <__aeabi_f2d>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	f107 000c 	add.w	r0, r7, #12
 800174a:	e9cd 2300 	strd	r2, r3, [sp]
 800174e:	4a21      	ldr	r2, [pc, #132]	; (80017d4 <OLED_Show_Distance+0xd4>)
 8001750:	210a      	movs	r1, #10
 8001752:	f004 ffe5 	bl	8006720 <sniprintf>
 8001756:	4603      	mov	r3, r0
 8001758:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	memcpy(acLCDShow, acTemp, len);
 800175c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001760:	f107 010c 	add.w	r1, r7, #12
 8001764:	f107 0318 	add.w	r3, r7, #24
 8001768:	4618      	mov	r0, r3
 800176a:	f004 facb 	bl	8005d04 <memcpy>

	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 800176e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001772:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001776:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fe84 	bl	8001488 <OLED_ShowCHinese>
 8001780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001784:	3311      	adds	r3, #17
 8001786:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800178a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800178e:	3301      	adds	r3, #1
 8001790:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	OLED_ShowCHinese(x, y, i); x += (16+1);
 8001794:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001798:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800179c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fe71 	bl	8001488 <OLED_ShowCHinese>
 80017a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017aa:	3311      	adds	r3, #17
 80017ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	OLED_ShowString(x+1, y, (uint8_t *)acLCDShow, 16);
 80017b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017b4:	3301      	adds	r3, #1
 80017b6:	b2d8      	uxtb	r0, r3
 80017b8:	f107 0218 	add.w	r2, r7, #24
 80017bc:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80017c0:	2310      	movs	r3, #16
 80017c2:	f7ff fe31 	bl	8001428 <OLED_ShowString>
}
 80017c6:	bf00      	nop
 80017c8:	3728      	adds	r7, #40	; 0x28
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	08008c18 	.word	0x08008c18
 80017d4:	08008c10 	.word	0x08008c10

080017d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017de:	4b0f      	ldr	r3, [pc, #60]	; (800181c <HAL_MspInit+0x44>)
 80017e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e2:	4a0e      	ldr	r2, [pc, #56]	; (800181c <HAL_MspInit+0x44>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6613      	str	r3, [r2, #96]	; 0x60
 80017ea:	4b0c      	ldr	r3, [pc, #48]	; (800181c <HAL_MspInit+0x44>)
 80017ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017f6:	4b09      	ldr	r3, [pc, #36]	; (800181c <HAL_MspInit+0x44>)
 80017f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017fa:	4a08      	ldr	r2, [pc, #32]	; (800181c <HAL_MspInit+0x44>)
 80017fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001800:	6593      	str	r3, [r2, #88]	; 0x58
 8001802:	4b06      	ldr	r3, [pc, #24]	; (800181c <HAL_MspInit+0x44>)
 8001804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180a:	603b      	str	r3, [r7, #0]
 800180c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	40021000 	.word	0x40021000

08001820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001824:	e7fe      	b.n	8001824 <NMI_Handler+0x4>

08001826 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001826:	b480      	push	{r7}
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800182a:	e7fe      	b.n	800182a <HardFault_Handler+0x4>

0800182c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001830:	e7fe      	b.n	8001830 <MemManage_Handler+0x4>

08001832 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001836:	e7fe      	b.n	8001836 <BusFault_Handler+0x4>

08001838 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800183c:	e7fe      	b.n	800183c <UsageFault_Handler+0x4>

0800183e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001842:	bf00      	nop
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800186c:	f000 fcd4 	bl	8002218 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}

08001874 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001878:	4802      	ldr	r0, [pc, #8]	; (8001884 <TIM2_IRQHandler+0x10>)
 800187a:	f002 fbd3 	bl	8004024 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200005a4 	.word	0x200005a4

08001888 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800188c:	4802      	ldr	r0, [pc, #8]	; (8001898 <USART2_IRQHandler+0x10>)
 800188e:	f003 fa89 	bl	8004da4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	200006f8 	.word	0x200006f8

0800189c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80018a0:	4802      	ldr	r0, [pc, #8]	; (80018ac <USART3_IRQHandler+0x10>)
 80018a2:	f003 fa7f 	bl	8004da4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200005f0 	.word	0x200005f0

080018b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
	return 1;
 80018b4:	2301      	movs	r3, #1
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <_kill>:

int _kill(int pid, int sig)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018ca:	f004 f9f1 	bl	8005cb0 <__errno>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2216      	movs	r2, #22
 80018d2:	601a      	str	r2, [r3, #0]
	return -1;
 80018d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <_exit>:

void _exit (int status)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018e8:	f04f 31ff 	mov.w	r1, #4294967295
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f7ff ffe7 	bl	80018c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80018f2:	e7fe      	b.n	80018f2 <_exit+0x12>

080018f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
 8001904:	e00a      	b.n	800191c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001906:	f3af 8000 	nop.w
 800190a:	4601      	mov	r1, r0
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	60ba      	str	r2, [r7, #8]
 8001912:	b2ca      	uxtb	r2, r1
 8001914:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	3301      	adds	r3, #1
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	697a      	ldr	r2, [r7, #20]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	429a      	cmp	r2, r3
 8001922:	dbf0      	blt.n	8001906 <_read+0x12>
	}

return len;
 8001924:	687b      	ldr	r3, [r7, #4]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b086      	sub	sp, #24
 8001932:	af00      	add	r7, sp, #0
 8001934:	60f8      	str	r0, [r7, #12]
 8001936:	60b9      	str	r1, [r7, #8]
 8001938:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	e009      	b.n	8001954 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	1c5a      	adds	r2, r3, #1
 8001944:	60ba      	str	r2, [r7, #8]
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f000 fb75 	bl	8002038 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	3301      	adds	r3, #1
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	429a      	cmp	r2, r3
 800195a:	dbf1      	blt.n	8001940 <_write+0x12>
	}
	return len;
 800195c:	687b      	ldr	r3, [r7, #4]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <_close>:

int _close(int file)
{
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
	return -1;
 800196e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001972:	4618      	mov	r0, r3
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
 8001986:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800198e:	605a      	str	r2, [r3, #4]
	return 0;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <_isatty>:

int _isatty(int file)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
	return 1;
 80019a6:	2301      	movs	r3, #1
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
	return 0;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019d8:	4a14      	ldr	r2, [pc, #80]	; (8001a2c <_sbrk+0x5c>)
 80019da:	4b15      	ldr	r3, [pc, #84]	; (8001a30 <_sbrk+0x60>)
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e4:	4b13      	ldr	r3, [pc, #76]	; (8001a34 <_sbrk+0x64>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d102      	bne.n	80019f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019ec:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <_sbrk+0x64>)
 80019ee:	4a12      	ldr	r2, [pc, #72]	; (8001a38 <_sbrk+0x68>)
 80019f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019f2:	4b10      	ldr	r3, [pc, #64]	; (8001a34 <_sbrk+0x64>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4413      	add	r3, r2
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d207      	bcs.n	8001a10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a00:	f004 f956 	bl	8005cb0 <__errno>
 8001a04:	4603      	mov	r3, r0
 8001a06:	220c      	movs	r2, #12
 8001a08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0e:	e009      	b.n	8001a24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a10:	4b08      	ldr	r3, [pc, #32]	; (8001a34 <_sbrk+0x64>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a16:	4b07      	ldr	r3, [pc, #28]	; (8001a34 <_sbrk+0x64>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	4a05      	ldr	r2, [pc, #20]	; (8001a34 <_sbrk+0x64>)
 8001a20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a22:	68fb      	ldr	r3, [r7, #12]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20010000 	.word	0x20010000
 8001a30:	00000400 	.word	0x00000400
 8001a34:	20000380 	.word	0x20000380
 8001a38:	20000790 	.word	0x20000790

08001a3c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a40:	4b15      	ldr	r3, [pc, #84]	; (8001a98 <SystemInit+0x5c>)
 8001a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a46:	4a14      	ldr	r2, [pc, #80]	; (8001a98 <SystemInit+0x5c>)
 8001a48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a50:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <SystemInit+0x60>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a11      	ldr	r2, [pc, #68]	; (8001a9c <SystemInit+0x60>)
 8001a56:	f043 0301 	orr.w	r3, r3, #1
 8001a5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001a5c:	4b0f      	ldr	r3, [pc, #60]	; (8001a9c <SystemInit+0x60>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001a62:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <SystemInit+0x60>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a0d      	ldr	r2, [pc, #52]	; (8001a9c <SystemInit+0x60>)
 8001a68:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001a6c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001a70:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001a72:	4b0a      	ldr	r3, [pc, #40]	; (8001a9c <SystemInit+0x60>)
 8001a74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a78:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a7a:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <SystemInit+0x60>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a07      	ldr	r2, [pc, #28]	; (8001a9c <SystemInit+0x60>)
 8001a80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a84:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001a86:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <SystemInit+0x60>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	619a      	str	r2, [r3, #24]
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	e000ed00 	.word	0xe000ed00
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08c      	sub	sp, #48	; 0x30
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aa6:	f107 0320 	add.w	r3, r7, #32
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001ac0:	1d3b      	adds	r3, r7, #4
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	605a      	str	r2, [r3, #4]
 8001ac8:	609a      	str	r2, [r3, #8]
 8001aca:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001acc:	4b2b      	ldr	r3, [pc, #172]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001ace:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ad2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 8001ad4:	4b29      	ldr	r3, [pc, #164]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001ad6:	221f      	movs	r2, #31
 8001ad8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ada:	4b28      	ldr	r3, [pc, #160]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF;
 8001ae0:	4b26      	ldr	r3, [pc, #152]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001ae2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ae6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ae8:	4b24      	ldr	r3, [pc, #144]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aee:	4b23      	ldr	r3, [pc, #140]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001af4:	4821      	ldr	r0, [pc, #132]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001af6:	f002 f8b7 	bl	8003c68 <HAL_TIM_Base_Init>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001b00:	f7ff fae3 	bl	80010ca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b08:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b0a:	f107 0320 	add.w	r3, r7, #32
 8001b0e:	4619      	mov	r1, r3
 8001b10:	481a      	ldr	r0, [pc, #104]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001b12:	f002 fc3a 	bl	800438a <HAL_TIM_ConfigClockSource>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001b1c:	f7ff fad5 	bl	80010ca <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001b20:	4816      	ldr	r0, [pc, #88]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001b22:	f002 f8f8 	bl	8003d16 <HAL_TIM_IC_Init>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001b2c:	f7ff facd 	bl	80010ca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b38:	f107 0314 	add.w	r3, r7, #20
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	480f      	ldr	r0, [pc, #60]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001b40:	f002 ff86 	bl	8004a50 <HAL_TIMEx_MasterConfigSynchronization>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8001b4a:	f7ff fabe 	bl	80010ca <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b52:	2301      	movs	r3, #1
 8001b54:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b5e:	1d3b      	adds	r3, r7, #4
 8001b60:	2200      	movs	r2, #0
 8001b62:	4619      	mov	r1, r3
 8001b64:	4805      	ldr	r0, [pc, #20]	; (8001b7c <MX_TIM2_Init+0xdc>)
 8001b66:	f002 fb7c 	bl	8004262 <HAL_TIM_IC_ConfigChannel>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8001b70:	f7ff faab 	bl	80010ca <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b74:	bf00      	nop
 8001b76:	3730      	adds	r7, #48	; 0x30
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	200005a4 	.word	0x200005a4

08001b80 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	; 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b88:	f107 0314 	add.w	r3, r7, #20
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
 8001b96:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ba0:	d130      	bne.n	8001c04 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ba2:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <HAL_TIM_Base_MspInit+0x8c>)
 8001ba4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba6:	4a19      	ldr	r2, [pc, #100]	; (8001c0c <HAL_TIM_Base_MspInit+0x8c>)
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	6593      	str	r3, [r2, #88]	; 0x58
 8001bae:	4b17      	ldr	r3, [pc, #92]	; (8001c0c <HAL_TIM_Base_MspInit+0x8c>)
 8001bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bba:	4b14      	ldr	r3, [pc, #80]	; (8001c0c <HAL_TIM_Base_MspInit+0x8c>)
 8001bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bbe:	4a13      	ldr	r2, [pc, #76]	; (8001c0c <HAL_TIM_Base_MspInit+0x8c>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bc6:	4b11      	ldr	r3, [pc, #68]	; (8001c0c <HAL_TIM_Base_MspInit+0x8c>)
 8001bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001bd2:	2320      	movs	r3, #32
 8001bd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bde:	2300      	movs	r3, #0
 8001be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001be2:	2301      	movs	r3, #1
 8001be4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be6:	f107 0314 	add.w	r3, r7, #20
 8001bea:	4619      	mov	r1, r3
 8001bec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bf0:	f000 fce6 	bl	80025c0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	201c      	movs	r0, #28
 8001bfa:	f000 fc2c 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bfe:	201c      	movs	r0, #28
 8001c00:	f000 fc45 	bl	800248e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001c04:	bf00      	nop
 8001c06:	3728      	adds	r7, #40	; 0x28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40021000 	.word	0x40021000

08001c10 <HAL_TIM_IC_CaptureCallback>:
uint16_t  HighTime; 		//
uint16_t  RisingTime;		//
uint16_t  FallingTime;	    //

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)//
{
 8001c10:	b590      	push	{r4, r7, lr}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /**/
	UNUSED(htim);

	if(htim->Instance == htim2.Instance)  //TIMER2
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	4b42      	ldr	r3, [pc, #264]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d17d      	bne.n	8001d20 <HAL_TIM_IC_CaptureCallback+0x110>
	{
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  //CHANNEL_1
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	7f1b      	ldrb	r3, [r3, #28]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d179      	bne.n	8001d20 <HAL_TIM_IC_CaptureCallback+0x110>
		{
			if(Edge == 0)          //
 8001c2c:	4b3f      	ldr	r3, [pc, #252]	; (8001d2c <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d11f      	bne.n	8001c74 <HAL_TIM_IC_CaptureCallback+0x64>
			{
				RisingTime = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);    //
 8001c34:	2100      	movs	r1, #0
 8001c36:	483c      	ldr	r0, [pc, #240]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c38:	f002 fc6e 	bl	8004518 <HAL_TIM_ReadCapturedValue>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	4b3b      	ldr	r3, [pc, #236]	; (8001d30 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001c42:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);   //
 8001c44:	4b38      	ldr	r3, [pc, #224]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6a1a      	ldr	r2, [r3, #32]
 8001c4a:	4b37      	ldr	r3, [pc, #220]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f022 020a 	bic.w	r2, r2, #10
 8001c52:	621a      	str	r2, [r3, #32]
 8001c54:	4b34      	ldr	r3, [pc, #208]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	6a1a      	ldr	r2, [r3, #32]
 8001c5a:	4b33      	ldr	r3, [pc, #204]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f042 0202 	orr.w	r2, r2, #2
 8001c62:	621a      	str	r2, [r3, #32]
				HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);     //
 8001c64:	2100      	movs	r1, #0
 8001c66:	4830      	ldr	r0, [pc, #192]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c68:	f002 f8b6 	bl	8003dd8 <HAL_TIM_IC_Start_IT>

				Edge = 1;          	 //
 8001c6c:	4b2f      	ldr	r3, [pc, #188]	; (8001d2c <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	701a      	strb	r2, [r3, #0]
				OLED_Show_Distance(dis_fm);
				Edge = 0;		  			 //1
			}
		}
	}
}
 8001c72:	e055      	b.n	8001d20 <HAL_TIM_IC_CaptureCallback+0x110>
			else if(Edge == 1)     //
 8001c74:	4b2d      	ldr	r3, [pc, #180]	; (8001d2c <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d151      	bne.n	8001d20 <HAL_TIM_IC_CaptureCallback+0x110>
				FallingTime = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);    //
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	482a      	ldr	r0, [pc, #168]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c80:	f002 fc4a 	bl	8004518 <HAL_TIM_ReadCapturedValue>
 8001c84:	4603      	mov	r3, r0
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	4b2a      	ldr	r3, [pc, #168]	; (8001d34 <HAL_TIM_IC_CaptureCallback+0x124>)
 8001c8a:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);     //
 8001c8c:	4b26      	ldr	r3, [pc, #152]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	6a1a      	ldr	r2, [r3, #32]
 8001c92:	4b25      	ldr	r3, [pc, #148]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f022 020a 	bic.w	r2, r2, #10
 8001c9a:	621a      	str	r2, [r3, #32]
 8001c9c:	4b22      	ldr	r3, [pc, #136]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	6a12      	ldr	r2, [r2, #32]
 8001ca6:	621a      	str	r2, [r3, #32]
				HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);   	 //
 8001ca8:	2100      	movs	r1, #0
 8001caa:	481f      	ldr	r0, [pc, #124]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001cac:	f002 f894 	bl	8003dd8 <HAL_TIM_IC_Start_IT>
				HighTime = FallingTime < RisingTime ? FallingTime + 0xffff - RisingTime + 1 : FallingTime - RisingTime;
 8001cb0:	4b20      	ldr	r3, [pc, #128]	; (8001d34 <HAL_TIM_IC_CaptureCallback+0x124>)
 8001cb2:	881a      	ldrh	r2, [r3, #0]
 8001cb4:	4b1e      	ldr	r3, [pc, #120]	; (8001d30 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001cb6:	881b      	ldrh	r3, [r3, #0]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	4b1e      	ldr	r3, [pc, #120]	; (8001d38 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001cbe:	801a      	strh	r2, [r3, #0]
				dis_fm = (float)((HighTime*340)/10000)/2; // (HighTime*(1/1000000))   *34400cm/2
 8001cc0:	4b1d      	ldr	r3, [pc, #116]	; (8001d38 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001cc2:	881b      	ldrh	r3, [r3, #0]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	f44f 73aa 	mov.w	r3, #340	; 0x154
 8001cca:	fb03 f302 	mul.w	r3, r3, r2
 8001cce:	4a1b      	ldr	r2, [pc, #108]	; (8001d3c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001cd0:	fb82 1203 	smull	r1, r2, r2, r3
 8001cd4:	1312      	asrs	r2, r2, #12
 8001cd6:	17db      	asrs	r3, r3, #31
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	ee07 3a90 	vmov	s15, r3
 8001cde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ce2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001ce6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cea:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001cec:	edc3 7a00 	vstr	s15, [r3]
				printf("Distance =  %d - %.1f cm\r\n", HighTime, dis_fm);
 8001cf0:	4b11      	ldr	r3, [pc, #68]	; (8001d38 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	461c      	mov	r4, r3
 8001cf6:	4b12      	ldr	r3, [pc, #72]	; (8001d40 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7fe fc24 	bl	8000548 <__aeabi_f2d>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	4621      	mov	r1, r4
 8001d06:	480f      	ldr	r0, [pc, #60]	; (8001d44 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001d08:	f004 fc7c 	bl	8006604 <iprintf>
				OLED_Show_Distance(dis_fm);
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001d0e:	edd3 7a00 	vldr	s15, [r3]
 8001d12:	eeb0 0a67 	vmov.f32	s0, s15
 8001d16:	f7ff fcf3 	bl	8001700 <OLED_Show_Distance>
				Edge = 0;		  			 //1
 8001d1a:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd90      	pop	{r4, r7, pc}
 8001d28:	200005a4 	.word	0x200005a4
 8001d2c:	20000388 	.word	0x20000388
 8001d30:	2000059e 	.word	0x2000059e
 8001d34:	200005a0 	.word	0x200005a0
 8001d38:	2000059c 	.word	0x2000059c
 8001d3c:	68db8bad 	.word	0x68db8bad
 8001d40:	20000384 	.word	0x20000384
 8001d44:	08008c24 	.word	0x08008c24

08001d48 <Delay_us>:

void Delay_us(uint32_t t)//
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
    int n  =  11;
 8001d50:	230b      	movs	r3, #11
 8001d52:	60fb      	str	r3, [r7, #12]
    while(--t)
 8001d54:	e007      	b.n	8001d66 <Delay_us+0x1e>
    {
        while(--n);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3b01      	subs	r3, #1
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1f9      	bne.n	8001d56 <Delay_us+0xe>
        n = 11;
 8001d62:	230b      	movs	r3, #11
 8001d64:	60fb      	str	r3, [r7, #12]
    while(--t)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1f1      	bne.n	8001d56 <Delay_us+0xe>
    }
}
 8001d72:	bf00      	nop
 8001d74:	bf00      	nop
 8001d76:	3714      	adds	r7, #20
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <Ultrasonic_Trig_Start>:

void Ultrasonic_Trig_Start(void)//Trig
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0

  HAL_GPIO_WritePin(GPIOA , GPIO_PIN_7 , GPIO_PIN_SET);
 8001d84:	2201      	movs	r2, #1
 8001d86:	2180      	movs	r1, #128	; 0x80
 8001d88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d8c:	f000 fd92 	bl	80028b4 <HAL_GPIO_WritePin>

  Delay_us(20);//20
 8001d90:	2014      	movs	r0, #20
 8001d92:	f7ff ffd9 	bl	8001d48 <Delay_us>

  HAL_GPIO_WritePin(GPIOA , GPIO_PIN_7, GPIO_PIN_RESET);
 8001d96:	2200      	movs	r2, #0
 8001d98:	2180      	movs	r1, #128	; 0x80
 8001d9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d9e:	f000 fd89 	bl	80028b4 <HAL_GPIO_WritePin>
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001dac:	4b14      	ldr	r3, [pc, #80]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001dae:	4a15      	ldr	r2, [pc, #84]	; (8001e04 <MX_USART1_UART_Init+0x5c>)
 8001db0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001db2:	4b13      	ldr	r3, [pc, #76]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001db4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001db8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dba:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dcc:	4b0c      	ldr	r3, [pc, #48]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001dce:	220c      	movs	r2, #12
 8001dd0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dd2:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dd8:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dea:	4805      	ldr	r0, [pc, #20]	; (8001e00 <MX_USART1_UART_Init+0x58>)
 8001dec:	f002 feb4 	bl	8004b58 <HAL_UART_Init>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001df6:	f7ff f968 	bl	80010ca <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	20000674 	.word	0x20000674
 8001e04:	40013800 	.word	0x40013800

08001e08 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e0c:	4b14      	ldr	r3, [pc, #80]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e0e:	4a15      	ldr	r2, [pc, #84]	; (8001e64 <MX_USART2_UART_Init+0x5c>)
 8001e10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e12:	4b13      	ldr	r3, [pc, #76]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1a:	4b11      	ldr	r3, [pc, #68]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e20:	4b0f      	ldr	r3, [pc, #60]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e26:	4b0e      	ldr	r3, [pc, #56]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e2c:	4b0c      	ldr	r3, [pc, #48]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e2e:	220c      	movs	r2, #12
 8001e30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e32:	4b0b      	ldr	r3, [pc, #44]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e38:	4b09      	ldr	r3, [pc, #36]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e3e:	4b08      	ldr	r3, [pc, #32]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e44:	4b06      	ldr	r3, [pc, #24]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e4a:	4805      	ldr	r0, [pc, #20]	; (8001e60 <MX_USART2_UART_Init+0x58>)
 8001e4c:	f002 fe84 	bl	8004b58 <HAL_UART_Init>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e56:	f7ff f938 	bl	80010ca <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	200006f8 	.word	0x200006f8
 8001e64:	40004400 	.word	0x40004400

08001e68 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e6c:	4b14      	ldr	r3, [pc, #80]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001e6e:	4a15      	ldr	r2, [pc, #84]	; (8001ec4 <MX_USART3_UART_Init+0x5c>)
 8001e70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001e72:	4b13      	ldr	r3, [pc, #76]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001e74:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001e78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e7a:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e80:	4b0f      	ldr	r3, [pc, #60]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e86:	4b0e      	ldr	r3, [pc, #56]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001e8e:	220c      	movs	r2, #12
 8001e90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e92:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e98:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e9e:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ea4:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001eaa:	4805      	ldr	r0, [pc, #20]	; (8001ec0 <MX_USART3_UART_Init+0x58>)
 8001eac:	f002 fe54 	bl	8004b58 <HAL_UART_Init>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001eb6:	f7ff f908 	bl	80010ca <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200005f0 	.word	0x200005f0
 8001ec4:	40004800 	.word	0x40004800

08001ec8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08e      	sub	sp, #56	; 0x38
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a4f      	ldr	r2, [pc, #316]	; (8002024 <HAL_UART_MspInit+0x15c>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d12a      	bne.n	8001f40 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001eea:	4b4f      	ldr	r3, [pc, #316]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001eec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eee:	4a4e      	ldr	r2, [pc, #312]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001ef0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ef4:	6613      	str	r3, [r2, #96]	; 0x60
 8001ef6:	4b4c      	ldr	r3, [pc, #304]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001ef8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001efa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001efe:	623b      	str	r3, [r7, #32]
 8001f00:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f02:	4b49      	ldr	r3, [pc, #292]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f06:	4a48      	ldr	r2, [pc, #288]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f08:	f043 0301 	orr.w	r3, r3, #1
 8001f0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f0e:	4b46      	ldr	r3, [pc, #280]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	61fb      	str	r3, [r7, #28]
 8001f18:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f1a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001f1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f20:	2302      	movs	r3, #2
 8001f22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f2c:	2307      	movs	r3, #7
 8001f2e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f34:	4619      	mov	r1, r3
 8001f36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f3a:	f000 fb41 	bl	80025c0 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001f3e:	e06c      	b.n	800201a <HAL_UART_MspInit+0x152>
  else if(uartHandle->Instance==USART2)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a39      	ldr	r2, [pc, #228]	; (800202c <HAL_UART_MspInit+0x164>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d131      	bne.n	8001fae <HAL_UART_MspInit+0xe6>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f4a:	4b37      	ldr	r3, [pc, #220]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4e:	4a36      	ldr	r2, [pc, #216]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f54:	6593      	str	r3, [r2, #88]	; 0x58
 8001f56:	4b34      	ldr	r3, [pc, #208]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f5e:	61bb      	str	r3, [r7, #24]
 8001f60:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f62:	4b31      	ldr	r3, [pc, #196]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f66:	4a30      	ldr	r2, [pc, #192]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f6e:	4b2e      	ldr	r3, [pc, #184]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f7a:	230c      	movs	r3, #12
 8001f7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7e:	2302      	movs	r3, #2
 8001f80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f86:	2303      	movs	r3, #3
 8001f88:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f8a:	2307      	movs	r3, #7
 8001f8c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f92:	4619      	mov	r1, r3
 8001f94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f98:	f000 fb12 	bl	80025c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2103      	movs	r1, #3
 8001fa0:	2026      	movs	r0, #38	; 0x26
 8001fa2:	f000 fa58 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fa6:	2026      	movs	r0, #38	; 0x26
 8001fa8:	f000 fa71 	bl	800248e <HAL_NVIC_EnableIRQ>
}
 8001fac:	e035      	b.n	800201a <HAL_UART_MspInit+0x152>
  else if(uartHandle->Instance==USART3)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a1f      	ldr	r2, [pc, #124]	; (8002030 <HAL_UART_MspInit+0x168>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d130      	bne.n	800201a <HAL_UART_MspInit+0x152>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001fb8:	4b1b      	ldr	r3, [pc, #108]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fbc:	4a1a      	ldr	r2, [pc, #104]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fbe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fc2:	6593      	str	r3, [r2, #88]	; 0x58
 8001fc4:	4b18      	ldr	r3, [pc, #96]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fcc:	613b      	str	r3, [r7, #16]
 8001fce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fd0:	4b15      	ldr	r3, [pc, #84]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd4:	4a14      	ldr	r2, [pc, #80]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fd6:	f043 0302 	orr.w	r3, r3, #2
 8001fda:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fdc:	4b12      	ldr	r3, [pc, #72]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe0:	f003 0302 	and.w	r3, r3, #2
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001fe8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001fec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ffa:	2307      	movs	r3, #7
 8001ffc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002002:	4619      	mov	r1, r3
 8002004:	480b      	ldr	r0, [pc, #44]	; (8002034 <HAL_UART_MspInit+0x16c>)
 8002006:	f000 fadb 	bl	80025c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800200a:	2200      	movs	r2, #0
 800200c:	2101      	movs	r1, #1
 800200e:	2027      	movs	r0, #39	; 0x27
 8002010:	f000 fa21 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002014:	2027      	movs	r0, #39	; 0x27
 8002016:	f000 fa3a 	bl	800248e <HAL_NVIC_EnableIRQ>
}
 800201a:	bf00      	nop
 800201c:	3738      	adds	r7, #56	; 0x38
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40013800 	.word	0x40013800
 8002028:	40021000 	.word	0x40021000
 800202c:	40004400 	.word	0x40004400
 8002030:	40004800 	.word	0x40004800
 8002034:	48000400 	.word	0x48000400

08002038 <__io_putchar>:

// printf???
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
PUTCHAR_PROTOTYPE
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8002040:	1d39      	adds	r1, r7, #4
 8002042:	f04f 33ff 	mov.w	r3, #4294967295
 8002046:	2201      	movs	r2, #1
 8002048:	4803      	ldr	r0, [pc, #12]	; (8002058 <__io_putchar+0x20>)
 800204a:	f002 fdd3 	bl	8004bf4 <HAL_UART_Transmit>
  return ch;
 800204e:	687b      	ldr	r3, [r7, #4]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20000674 	.word	0x20000674

0800205c <UART_Enable_Receive_IT>:
uint8_t aucUsart3_Rev_Buf[256] = {0};
volatile uint8_t ucUsart3_In = 0, ucUsart3_Out = 0;

// 
void UART_Enable_Receive_IT(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &ucUart2Ch, 1);
 8002060:	2201      	movs	r2, #1
 8002062:	4905      	ldr	r1, [pc, #20]	; (8002078 <UART_Enable_Receive_IT+0x1c>)
 8002064:	4805      	ldr	r0, [pc, #20]	; (800207c <UART_Enable_Receive_IT+0x20>)
 8002066:	f002 fe59 	bl	8004d1c <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
 800206a:	2201      	movs	r2, #1
 800206c:	4904      	ldr	r1, [pc, #16]	; (8002080 <UART_Enable_Receive_IT+0x24>)
 800206e:	4805      	ldr	r0, [pc, #20]	; (8002084 <UART_Enable_Receive_IT+0x28>)
 8002070:	f002 fe54 	bl	8004d1c <HAL_UART_Receive_IT>
}
 8002074:	bf00      	nop
 8002076:	bd80      	pop	{r7, pc}
 8002078:	20000389 	.word	0x20000389
 800207c:	200006f8 	.word	0x200006f8
 8002080:	2000048d 	.word	0x2000048d
 8002084:	200005f0 	.word	0x200005f0

08002088 <HAL_UART_RxCpltCallback>:

// 
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
//  printf("%02X\r\n", ucUart2Ch);
	if(USART2 == UartHandle->Instance) {
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a17      	ldr	r2, [pc, #92]	; (80020f4 <HAL_UART_RxCpltCallback+0x6c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d111      	bne.n	80020be <HAL_UART_RxCpltCallback+0x36>
		aucUsart2_Rev_Buf[ucUsart2_In++] = ucUart2Ch;
 800209a:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <HAL_UART_RxCpltCallback+0x70>)
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	1c5a      	adds	r2, r3, #1
 80020a2:	b2d1      	uxtb	r1, r2
 80020a4:	4a14      	ldr	r2, [pc, #80]	; (80020f8 <HAL_UART_RxCpltCallback+0x70>)
 80020a6:	7011      	strb	r1, [r2, #0]
 80020a8:	461a      	mov	r2, r3
 80020aa:	4b14      	ldr	r3, [pc, #80]	; (80020fc <HAL_UART_RxCpltCallback+0x74>)
 80020ac:	7819      	ldrb	r1, [r3, #0]
 80020ae:	4b14      	ldr	r3, [pc, #80]	; (8002100 <HAL_UART_RxCpltCallback+0x78>)
 80020b0:	5499      	strb	r1, [r3, r2]

		HAL_UART_Receive_IT(&huart2, &ucUart2Ch, 1);
 80020b2:	2201      	movs	r2, #1
 80020b4:	4911      	ldr	r1, [pc, #68]	; (80020fc <HAL_UART_RxCpltCallback+0x74>)
 80020b6:	4813      	ldr	r0, [pc, #76]	; (8002104 <HAL_UART_RxCpltCallback+0x7c>)
 80020b8:	f002 fe30 	bl	8004d1c <HAL_UART_Receive_IT>
	}else if(USART3 == UartHandle->Instance) {
		aucUsart3_Rev_Buf[ucUsart3_In++] = ucUart3Ch;

		HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
	}
}
 80020bc:	e015      	b.n	80020ea <HAL_UART_RxCpltCallback+0x62>
	}else if(USART3 == UartHandle->Instance) {
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a11      	ldr	r2, [pc, #68]	; (8002108 <HAL_UART_RxCpltCallback+0x80>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d110      	bne.n	80020ea <HAL_UART_RxCpltCallback+0x62>
		aucUsart3_Rev_Buf[ucUsart3_In++] = ucUart3Ch;
 80020c8:	4b10      	ldr	r3, [pc, #64]	; (800210c <HAL_UART_RxCpltCallback+0x84>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	1c5a      	adds	r2, r3, #1
 80020d0:	b2d1      	uxtb	r1, r2
 80020d2:	4a0e      	ldr	r2, [pc, #56]	; (800210c <HAL_UART_RxCpltCallback+0x84>)
 80020d4:	7011      	strb	r1, [r2, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	4b0d      	ldr	r3, [pc, #52]	; (8002110 <HAL_UART_RxCpltCallback+0x88>)
 80020da:	7819      	ldrb	r1, [r3, #0]
 80020dc:	4b0d      	ldr	r3, [pc, #52]	; (8002114 <HAL_UART_RxCpltCallback+0x8c>)
 80020de:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
 80020e0:	2201      	movs	r2, #1
 80020e2:	490b      	ldr	r1, [pc, #44]	; (8002110 <HAL_UART_RxCpltCallback+0x88>)
 80020e4:	480c      	ldr	r0, [pc, #48]	; (8002118 <HAL_UART_RxCpltCallback+0x90>)
 80020e6:	f002 fe19 	bl	8004d1c <HAL_UART_Receive_IT>
}
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40004400 	.word	0x40004400
 80020f8:	2000048c 	.word	0x2000048c
 80020fc:	20000389 	.word	0x20000389
 8002100:	2000038c 	.word	0x2000038c
 8002104:	200006f8 	.word	0x200006f8
 8002108:	40004800 	.word	0x40004800
 800210c:	20000590 	.word	0x20000590
 8002110:	2000048d 	.word	0x2000048d
 8002114:	20000490 	.word	0x20000490
 8002118:	200005f0 	.word	0x200005f0

0800211c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800211c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002154 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002120:	f7ff fc8c 	bl	8001a3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002124:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002126:	e003      	b.n	8002130 <LoopCopyDataInit>

08002128 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800212a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800212c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800212e:	3104      	adds	r1, #4

08002130 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002130:	480a      	ldr	r0, [pc, #40]	; (800215c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002132:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002134:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002136:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002138:	d3f6      	bcc.n	8002128 <CopyDataInit>
	ldr	r2, =_sbss
 800213a:	4a0a      	ldr	r2, [pc, #40]	; (8002164 <LoopForever+0x12>)
	b	LoopFillZerobss
 800213c:	e002      	b.n	8002144 <LoopFillZerobss>

0800213e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800213e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002140:	f842 3b04 	str.w	r3, [r2], #4

08002144 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002144:	4b08      	ldr	r3, [pc, #32]	; (8002168 <LoopForever+0x16>)
	cmp	r2, r3
 8002146:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002148:	d3f9      	bcc.n	800213e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800214a:	f003 fdb7 	bl	8005cbc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800214e:	f7fe ff19 	bl	8000f84 <main>

08002152 <LoopForever>:

LoopForever:
    b LoopForever
 8002152:	e7fe      	b.n	8002152 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002154:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8002158:	08009c34 	.word	0x08009c34
	ldr	r0, =_sdata
 800215c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002160:	20000364 	.word	0x20000364
	ldr	r2, =_sbss
 8002164:	20000364 	.word	0x20000364
	ldr	r3, = _ebss
 8002168:	20000790 	.word	0x20000790

0800216c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800216c:	e7fe      	b.n	800216c <ADC1_IRQHandler>

0800216e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002174:	2300      	movs	r3, #0
 8002176:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002178:	2003      	movs	r0, #3
 800217a:	f000 f961 	bl	8002440 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800217e:	2000      	movs	r0, #0
 8002180:	f000 f80e 	bl	80021a0 <HAL_InitTick>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d002      	beq.n	8002190 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	71fb      	strb	r3, [r7, #7]
 800218e:	e001      	b.n	8002194 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002190:	f7ff fb22 	bl	80017d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002194:	79fb      	ldrb	r3, [r7, #7]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021a8:	2300      	movs	r3, #0
 80021aa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021ac:	4b17      	ldr	r3, [pc, #92]	; (800220c <HAL_InitTick+0x6c>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d023      	beq.n	80021fc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021b4:	4b16      	ldr	r3, [pc, #88]	; (8002210 <HAL_InitTick+0x70>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4b14      	ldr	r3, [pc, #80]	; (800220c <HAL_InitTick+0x6c>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	4619      	mov	r1, r3
 80021be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ca:	4618      	mov	r0, r3
 80021cc:	f000 f96d 	bl	80024aa <HAL_SYSTICK_Config>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10f      	bne.n	80021f6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b0f      	cmp	r3, #15
 80021da:	d809      	bhi.n	80021f0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021dc:	2200      	movs	r2, #0
 80021de:	6879      	ldr	r1, [r7, #4]
 80021e0:	f04f 30ff 	mov.w	r0, #4294967295
 80021e4:	f000 f937 	bl	8002456 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021e8:	4a0a      	ldr	r2, [pc, #40]	; (8002214 <HAL_InitTick+0x74>)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6013      	str	r3, [r2, #0]
 80021ee:	e007      	b.n	8002200 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	73fb      	strb	r3, [r7, #15]
 80021f4:	e004      	b.n	8002200 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	73fb      	strb	r3, [r7, #15]
 80021fa:	e001      	b.n	8002200 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002200:	7bfb      	ldrb	r3, [r7, #15]
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000190 	.word	0x20000190
 8002210:	20000188 	.word	0x20000188
 8002214:	2000018c 	.word	0x2000018c

08002218 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800221c:	4b06      	ldr	r3, [pc, #24]	; (8002238 <HAL_IncTick+0x20>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	461a      	mov	r2, r3
 8002222:	4b06      	ldr	r3, [pc, #24]	; (800223c <HAL_IncTick+0x24>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4413      	add	r3, r2
 8002228:	4a04      	ldr	r2, [pc, #16]	; (800223c <HAL_IncTick+0x24>)
 800222a:	6013      	str	r3, [r2, #0]
}
 800222c:	bf00      	nop
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	20000190 	.word	0x20000190
 800223c:	2000077c 	.word	0x2000077c

08002240 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  return uwTick;
 8002244:	4b03      	ldr	r3, [pc, #12]	; (8002254 <HAL_GetTick+0x14>)
 8002246:	681b      	ldr	r3, [r3, #0]
}
 8002248:	4618      	mov	r0, r3
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	2000077c 	.word	0x2000077c

08002258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002260:	f7ff ffee 	bl	8002240 <HAL_GetTick>
 8002264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002270:	d005      	beq.n	800227e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002272:	4b0a      	ldr	r3, [pc, #40]	; (800229c <HAL_Delay+0x44>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	461a      	mov	r2, r3
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4413      	add	r3, r2
 800227c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800227e:	bf00      	nop
 8002280:	f7ff ffde 	bl	8002240 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	429a      	cmp	r2, r3
 800228e:	d8f7      	bhi.n	8002280 <HAL_Delay+0x28>
  {
  }
}
 8002290:	bf00      	nop
 8002292:	bf00      	nop
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000190 	.word	0x20000190

080022a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022b0:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022bc:	4013      	ands	r3, r2
 80022be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022d2:	4a04      	ldr	r2, [pc, #16]	; (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	60d3      	str	r3, [r2, #12]
}
 80022d8:	bf00      	nop
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <__NVIC_GetPriorityGrouping+0x18>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	0a1b      	lsrs	r3, r3, #8
 80022f2:	f003 0307 	and.w	r3, r3, #7
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	2b00      	cmp	r3, #0
 8002314:	db0b      	blt.n	800232e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	f003 021f 	and.w	r2, r3, #31
 800231c:	4907      	ldr	r1, [pc, #28]	; (800233c <__NVIC_EnableIRQ+0x38>)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	095b      	lsrs	r3, r3, #5
 8002324:	2001      	movs	r0, #1
 8002326:	fa00 f202 	lsl.w	r2, r0, r2
 800232a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	e000e100 	.word	0xe000e100

08002340 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	6039      	str	r1, [r7, #0]
 800234a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800234c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002350:	2b00      	cmp	r3, #0
 8002352:	db0a      	blt.n	800236a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	b2da      	uxtb	r2, r3
 8002358:	490c      	ldr	r1, [pc, #48]	; (800238c <__NVIC_SetPriority+0x4c>)
 800235a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235e:	0112      	lsls	r2, r2, #4
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	440b      	add	r3, r1
 8002364:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002368:	e00a      	b.n	8002380 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	b2da      	uxtb	r2, r3
 800236e:	4908      	ldr	r1, [pc, #32]	; (8002390 <__NVIC_SetPriority+0x50>)
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	f003 030f 	and.w	r3, r3, #15
 8002376:	3b04      	subs	r3, #4
 8002378:	0112      	lsls	r2, r2, #4
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	440b      	add	r3, r1
 800237e:	761a      	strb	r2, [r3, #24]
}
 8002380:	bf00      	nop
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	e000e100 	.word	0xe000e100
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002394:	b480      	push	{r7}
 8002396:	b089      	sub	sp, #36	; 0x24
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	f1c3 0307 	rsb	r3, r3, #7
 80023ae:	2b04      	cmp	r3, #4
 80023b0:	bf28      	it	cs
 80023b2:	2304      	movcs	r3, #4
 80023b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	3304      	adds	r3, #4
 80023ba:	2b06      	cmp	r3, #6
 80023bc:	d902      	bls.n	80023c4 <NVIC_EncodePriority+0x30>
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	3b03      	subs	r3, #3
 80023c2:	e000      	b.n	80023c6 <NVIC_EncodePriority+0x32>
 80023c4:	2300      	movs	r3, #0
 80023c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c8:	f04f 32ff 	mov.w	r2, #4294967295
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	43da      	mvns	r2, r3
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	401a      	ands	r2, r3
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023dc:	f04f 31ff 	mov.w	r1, #4294967295
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	fa01 f303 	lsl.w	r3, r1, r3
 80023e6:	43d9      	mvns	r1, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ec:	4313      	orrs	r3, r2
         );
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3724      	adds	r7, #36	; 0x24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
	...

080023fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	3b01      	subs	r3, #1
 8002408:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800240c:	d301      	bcc.n	8002412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800240e:	2301      	movs	r3, #1
 8002410:	e00f      	b.n	8002432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002412:	4a0a      	ldr	r2, [pc, #40]	; (800243c <SysTick_Config+0x40>)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3b01      	subs	r3, #1
 8002418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800241a:	210f      	movs	r1, #15
 800241c:	f04f 30ff 	mov.w	r0, #4294967295
 8002420:	f7ff ff8e 	bl	8002340 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002424:	4b05      	ldr	r3, [pc, #20]	; (800243c <SysTick_Config+0x40>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800242a:	4b04      	ldr	r3, [pc, #16]	; (800243c <SysTick_Config+0x40>)
 800242c:	2207      	movs	r2, #7
 800242e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	e000e010 	.word	0xe000e010

08002440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f7ff ff29 	bl	80022a0 <__NVIC_SetPriorityGrouping>
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b086      	sub	sp, #24
 800245a:	af00      	add	r7, sp, #0
 800245c:	4603      	mov	r3, r0
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	607a      	str	r2, [r7, #4]
 8002462:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002468:	f7ff ff3e 	bl	80022e8 <__NVIC_GetPriorityGrouping>
 800246c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	68b9      	ldr	r1, [r7, #8]
 8002472:	6978      	ldr	r0, [r7, #20]
 8002474:	f7ff ff8e 	bl	8002394 <NVIC_EncodePriority>
 8002478:	4602      	mov	r2, r0
 800247a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800247e:	4611      	mov	r1, r2
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff ff5d 	bl	8002340 <__NVIC_SetPriority>
}
 8002486:	bf00      	nop
 8002488:	3718      	adds	r7, #24
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b082      	sub	sp, #8
 8002492:	af00      	add	r7, sp, #0
 8002494:	4603      	mov	r3, r0
 8002496:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff ff31 	bl	8002304 <__NVIC_EnableIRQ>
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b082      	sub	sp, #8
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f7ff ffa2 	bl	80023fc <SysTick_Config>
 80024b8:	4603      	mov	r3, r0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b085      	sub	sp, #20
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024ca:	2300      	movs	r3, #0
 80024cc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d008      	beq.n	80024ec <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2204      	movs	r2, #4
 80024de:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e022      	b.n	8002532 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f022 020e 	bic.w	r2, r2, #14
 80024fa:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f022 0201 	bic.w	r2, r2, #1
 800250a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002510:	f003 021c 	and.w	r2, r3, #28
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002518:	2101      	movs	r1, #1
 800251a:	fa01 f202 	lsl.w	r2, r1, r2
 800251e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002530:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002532:	4618      	mov	r0, r3
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b084      	sub	sp, #16
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d005      	beq.n	8002562 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2204      	movs	r2, #4
 800255a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	73fb      	strb	r3, [r7, #15]
 8002560:	e029      	b.n	80025b6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 020e 	bic.w	r2, r2, #14
 8002570:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 0201 	bic.w	r2, r2, #1
 8002580:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002586:	f003 021c 	and.w	r2, r3, #28
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	2101      	movs	r1, #1
 8002590:	fa01 f202 	lsl.w	r2, r1, r2
 8002594:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2201      	movs	r2, #1
 800259a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d003      	beq.n	80025b6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	4798      	blx	r3
    }
  }
  return status;
 80025b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3710      	adds	r7, #16
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b087      	sub	sp, #28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025ca:	2300      	movs	r3, #0
 80025cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ce:	e154      	b.n	800287a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	2101      	movs	r1, #1
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	fa01 f303 	lsl.w	r3, r1, r3
 80025dc:	4013      	ands	r3, r2
 80025de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f000 8146 	beq.w	8002874 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d00b      	beq.n	8002608 <HAL_GPIO_Init+0x48>
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d007      	beq.n	8002608 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025fc:	2b11      	cmp	r3, #17
 80025fe:	d003      	beq.n	8002608 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	2b12      	cmp	r3, #18
 8002606:	d130      	bne.n	800266a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	2203      	movs	r2, #3
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4013      	ands	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	68da      	ldr	r2, [r3, #12]
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	4313      	orrs	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	693a      	ldr	r2, [r7, #16]
 8002636:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800263e:	2201      	movs	r2, #1
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	43db      	mvns	r3, r3
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	4013      	ands	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	091b      	lsrs	r3, r3, #4
 8002654:	f003 0201 	and.w	r2, r3, #1
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	4313      	orrs	r3, r2
 8002662:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	2203      	movs	r2, #3
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	43db      	mvns	r3, r3
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	4013      	ands	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	689a      	ldr	r2, [r3, #8]
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	fa02 f303 	lsl.w	r3, r2, r3
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	4313      	orrs	r3, r2
 8002692:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d003      	beq.n	80026aa <HAL_GPIO_Init+0xea>
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b12      	cmp	r3, #18
 80026a8:	d123      	bne.n	80026f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	08da      	lsrs	r2, r3, #3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	3208      	adds	r2, #8
 80026b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	220f      	movs	r2, #15
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	43db      	mvns	r3, r3
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	4013      	ands	r3, r2
 80026cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	691a      	ldr	r2, [r3, #16]
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	fa02 f303 	lsl.w	r3, r2, r3
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	08da      	lsrs	r2, r3, #3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	3208      	adds	r2, #8
 80026ec:	6939      	ldr	r1, [r7, #16]
 80026ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	2203      	movs	r2, #3
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	43db      	mvns	r3, r3
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	4013      	ands	r3, r2
 8002708:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f003 0203 	and.w	r2, r3, #3
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	4313      	orrs	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 80a0 	beq.w	8002874 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002734:	4b58      	ldr	r3, [pc, #352]	; (8002898 <HAL_GPIO_Init+0x2d8>)
 8002736:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002738:	4a57      	ldr	r2, [pc, #348]	; (8002898 <HAL_GPIO_Init+0x2d8>)
 800273a:	f043 0301 	orr.w	r3, r3, #1
 800273e:	6613      	str	r3, [r2, #96]	; 0x60
 8002740:	4b55      	ldr	r3, [pc, #340]	; (8002898 <HAL_GPIO_Init+0x2d8>)
 8002742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	60bb      	str	r3, [r7, #8]
 800274a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800274c:	4a53      	ldr	r2, [pc, #332]	; (800289c <HAL_GPIO_Init+0x2dc>)
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	089b      	lsrs	r3, r3, #2
 8002752:	3302      	adds	r3, #2
 8002754:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002758:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f003 0303 	and.w	r3, r3, #3
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	220f      	movs	r2, #15
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	43db      	mvns	r3, r3
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	4013      	ands	r3, r2
 800276e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002776:	d019      	beq.n	80027ac <HAL_GPIO_Init+0x1ec>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4a49      	ldr	r2, [pc, #292]	; (80028a0 <HAL_GPIO_Init+0x2e0>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d013      	beq.n	80027a8 <HAL_GPIO_Init+0x1e8>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a48      	ldr	r2, [pc, #288]	; (80028a4 <HAL_GPIO_Init+0x2e4>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d00d      	beq.n	80027a4 <HAL_GPIO_Init+0x1e4>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a47      	ldr	r2, [pc, #284]	; (80028a8 <HAL_GPIO_Init+0x2e8>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d007      	beq.n	80027a0 <HAL_GPIO_Init+0x1e0>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a46      	ldr	r2, [pc, #280]	; (80028ac <HAL_GPIO_Init+0x2ec>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d101      	bne.n	800279c <HAL_GPIO_Init+0x1dc>
 8002798:	2304      	movs	r3, #4
 800279a:	e008      	b.n	80027ae <HAL_GPIO_Init+0x1ee>
 800279c:	2307      	movs	r3, #7
 800279e:	e006      	b.n	80027ae <HAL_GPIO_Init+0x1ee>
 80027a0:	2303      	movs	r3, #3
 80027a2:	e004      	b.n	80027ae <HAL_GPIO_Init+0x1ee>
 80027a4:	2302      	movs	r3, #2
 80027a6:	e002      	b.n	80027ae <HAL_GPIO_Init+0x1ee>
 80027a8:	2301      	movs	r3, #1
 80027aa:	e000      	b.n	80027ae <HAL_GPIO_Init+0x1ee>
 80027ac:	2300      	movs	r3, #0
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	f002 0203 	and.w	r2, r2, #3
 80027b4:	0092      	lsls	r2, r2, #2
 80027b6:	4093      	lsls	r3, r2
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027be:	4937      	ldr	r1, [pc, #220]	; (800289c <HAL_GPIO_Init+0x2dc>)
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	089b      	lsrs	r3, r3, #2
 80027c4:	3302      	adds	r3, #2
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80027cc:	4b38      	ldr	r3, [pc, #224]	; (80028b0 <HAL_GPIO_Init+0x2f0>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	43db      	mvns	r3, r3
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	4013      	ands	r3, r2
 80027da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027f0:	4a2f      	ldr	r2, [pc, #188]	; (80028b0 <HAL_GPIO_Init+0x2f0>)
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80027f6:	4b2e      	ldr	r3, [pc, #184]	; (80028b0 <HAL_GPIO_Init+0x2f0>)
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	43db      	mvns	r3, r3
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	4013      	ands	r3, r2
 8002804:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	4313      	orrs	r3, r2
 8002818:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800281a:	4a25      	ldr	r2, [pc, #148]	; (80028b0 <HAL_GPIO_Init+0x2f0>)
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002820:	4b23      	ldr	r3, [pc, #140]	; (80028b0 <HAL_GPIO_Init+0x2f0>)
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	43db      	mvns	r3, r3
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	4013      	ands	r3, r2
 800282e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	4313      	orrs	r3, r2
 8002842:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002844:	4a1a      	ldr	r2, [pc, #104]	; (80028b0 <HAL_GPIO_Init+0x2f0>)
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800284a:	4b19      	ldr	r3, [pc, #100]	; (80028b0 <HAL_GPIO_Init+0x2f0>)
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	43db      	mvns	r3, r3
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	4013      	ands	r3, r2
 8002858:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d003      	beq.n	800286e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	4313      	orrs	r3, r2
 800286c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800286e:	4a10      	ldr	r2, [pc, #64]	; (80028b0 <HAL_GPIO_Init+0x2f0>)
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	3301      	adds	r3, #1
 8002878:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	fa22 f303 	lsr.w	r3, r2, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	f47f aea3 	bne.w	80025d0 <HAL_GPIO_Init+0x10>
  }
}
 800288a:	bf00      	nop
 800288c:	bf00      	nop
 800288e:	371c      	adds	r7, #28
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	40021000 	.word	0x40021000
 800289c:	40010000 	.word	0x40010000
 80028a0:	48000400 	.word	0x48000400
 80028a4:	48000800 	.word	0x48000800
 80028a8:	48000c00 	.word	0x48000c00
 80028ac:	48001000 	.word	0x48001000
 80028b0:	40010400 	.word	0x40010400

080028b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	460b      	mov	r3, r1
 80028be:	807b      	strh	r3, [r7, #2]
 80028c0:	4613      	mov	r3, r2
 80028c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028c4:	787b      	ldrb	r3, [r7, #1]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d003      	beq.n	80028d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028ca:	887a      	ldrh	r2, [r7, #2]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028d0:	e002      	b.n	80028d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028d2:	887a      	ldrh	r2, [r7, #2]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80028e8:	4b04      	ldr	r3, [pc, #16]	; (80028fc <HAL_PWREx_GetVoltageRange+0x18>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	40007000 	.word	0x40007000

08002900 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800290e:	d130      	bne.n	8002972 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002910:	4b23      	ldr	r3, [pc, #140]	; (80029a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800291c:	d038      	beq.n	8002990 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800291e:	4b20      	ldr	r3, [pc, #128]	; (80029a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002926:	4a1e      	ldr	r2, [pc, #120]	; (80029a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002928:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800292c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800292e:	4b1d      	ldr	r3, [pc, #116]	; (80029a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2232      	movs	r2, #50	; 0x32
 8002934:	fb02 f303 	mul.w	r3, r2, r3
 8002938:	4a1b      	ldr	r2, [pc, #108]	; (80029a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800293a:	fba2 2303 	umull	r2, r3, r2, r3
 800293e:	0c9b      	lsrs	r3, r3, #18
 8002940:	3301      	adds	r3, #1
 8002942:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002944:	e002      	b.n	800294c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	3b01      	subs	r3, #1
 800294a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800294c:	4b14      	ldr	r3, [pc, #80]	; (80029a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002954:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002958:	d102      	bne.n	8002960 <HAL_PWREx_ControlVoltageScaling+0x60>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1f2      	bne.n	8002946 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002960:	4b0f      	ldr	r3, [pc, #60]	; (80029a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002968:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800296c:	d110      	bne.n	8002990 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e00f      	b.n	8002992 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002972:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800297a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800297e:	d007      	beq.n	8002990 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002980:	4b07      	ldr	r3, [pc, #28]	; (80029a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002988:	4a05      	ldr	r2, [pc, #20]	; (80029a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800298a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800298e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3714      	adds	r7, #20
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	40007000 	.word	0x40007000
 80029a4:	20000188 	.word	0x20000188
 80029a8:	431bde83 	.word	0x431bde83

080029ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b088      	sub	sp, #32
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d102      	bne.n	80029c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	f000 bc11 	b.w	80031e2 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029c0:	4ba0      	ldr	r3, [pc, #640]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f003 030c 	and.w	r3, r3, #12
 80029c8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029ca:	4b9e      	ldr	r3, [pc, #632]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	f003 0303 	and.w	r3, r3, #3
 80029d2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0310 	and.w	r3, r3, #16
 80029dc:	2b00      	cmp	r3, #0
 80029de:	f000 80e4 	beq.w	8002baa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d007      	beq.n	80029f8 <HAL_RCC_OscConfig+0x4c>
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	2b0c      	cmp	r3, #12
 80029ec:	f040 808b 	bne.w	8002b06 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	f040 8087 	bne.w	8002b06 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029f8:	4b92      	ldr	r3, [pc, #584]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d005      	beq.n	8002a10 <HAL_RCC_OscConfig+0x64>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	699b      	ldr	r3, [r3, #24]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d101      	bne.n	8002a10 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e3e8      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6a1a      	ldr	r2, [r3, #32]
 8002a14:	4b8b      	ldr	r3, [pc, #556]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0308 	and.w	r3, r3, #8
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d004      	beq.n	8002a2a <HAL_RCC_OscConfig+0x7e>
 8002a20:	4b88      	ldr	r3, [pc, #544]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a28:	e005      	b.n	8002a36 <HAL_RCC_OscConfig+0x8a>
 8002a2a:	4b86      	ldr	r3, [pc, #536]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a30:	091b      	lsrs	r3, r3, #4
 8002a32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d223      	bcs.n	8002a82 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 fd7a 	bl	8003538 <RCC_SetFlashLatencyFromMSIRange>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e3c9      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a4e:	4b7d      	ldr	r3, [pc, #500]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a7c      	ldr	r2, [pc, #496]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a54:	f043 0308 	orr.w	r3, r3, #8
 8002a58:	6013      	str	r3, [r2, #0]
 8002a5a:	4b7a      	ldr	r3, [pc, #488]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a1b      	ldr	r3, [r3, #32]
 8002a66:	4977      	ldr	r1, [pc, #476]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a6c:	4b75      	ldr	r3, [pc, #468]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	69db      	ldr	r3, [r3, #28]
 8002a78:	021b      	lsls	r3, r3, #8
 8002a7a:	4972      	ldr	r1, [pc, #456]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	604b      	str	r3, [r1, #4]
 8002a80:	e025      	b.n	8002ace <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a82:	4b70      	ldr	r3, [pc, #448]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a6f      	ldr	r2, [pc, #444]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a88:	f043 0308 	orr.w	r3, r3, #8
 8002a8c:	6013      	str	r3, [r2, #0]
 8002a8e:	4b6d      	ldr	r3, [pc, #436]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a1b      	ldr	r3, [r3, #32]
 8002a9a:	496a      	ldr	r1, [pc, #424]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002aa0:	4b68      	ldr	r3, [pc, #416]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	69db      	ldr	r3, [r3, #28]
 8002aac:	021b      	lsls	r3, r3, #8
 8002aae:	4965      	ldr	r1, [pc, #404]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d109      	bne.n	8002ace <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a1b      	ldr	r3, [r3, #32]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f000 fd3a 	bl	8003538 <RCC_SetFlashLatencyFromMSIRange>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e389      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ace:	f000 fc6f 	bl	80033b0 <HAL_RCC_GetSysClockFreq>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	4b5b      	ldr	r3, [pc, #364]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	091b      	lsrs	r3, r3, #4
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	495a      	ldr	r1, [pc, #360]	; (8002c48 <HAL_RCC_OscConfig+0x29c>)
 8002ae0:	5ccb      	ldrb	r3, [r1, r3]
 8002ae2:	f003 031f 	and.w	r3, r3, #31
 8002ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aea:	4a58      	ldr	r2, [pc, #352]	; (8002c4c <HAL_RCC_OscConfig+0x2a0>)
 8002aec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002aee:	4b58      	ldr	r3, [pc, #352]	; (8002c50 <HAL_RCC_OscConfig+0x2a4>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff fb54 	bl	80021a0 <HAL_InitTick>
 8002af8:	4603      	mov	r3, r0
 8002afa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d052      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002b02:	7bfb      	ldrb	r3, [r7, #15]
 8002b04:	e36d      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	699b      	ldr	r3, [r3, #24]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d032      	beq.n	8002b74 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b0e:	4b4d      	ldr	r3, [pc, #308]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a4c      	ldr	r2, [pc, #304]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b1a:	f7ff fb91 	bl	8002240 <HAL_GetTick>
 8002b1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b20:	e008      	b.n	8002b34 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b22:	f7ff fb8d 	bl	8002240 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d901      	bls.n	8002b34 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e356      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b34:	4b43      	ldr	r3, [pc, #268]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d0f0      	beq.n	8002b22 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b40:	4b40      	ldr	r3, [pc, #256]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a3f      	ldr	r2, [pc, #252]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b46:	f043 0308 	orr.w	r3, r3, #8
 8002b4a:	6013      	str	r3, [r2, #0]
 8002b4c:	4b3d      	ldr	r3, [pc, #244]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	493a      	ldr	r1, [pc, #232]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b5e:	4b39      	ldr	r3, [pc, #228]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	021b      	lsls	r3, r3, #8
 8002b6c:	4935      	ldr	r1, [pc, #212]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	604b      	str	r3, [r1, #4]
 8002b72:	e01a      	b.n	8002baa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b74:	4b33      	ldr	r3, [pc, #204]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a32      	ldr	r2, [pc, #200]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b7a:	f023 0301 	bic.w	r3, r3, #1
 8002b7e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b80:	f7ff fb5e 	bl	8002240 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b88:	f7ff fb5a 	bl	8002240 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e323      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b9a:	4b2a      	ldr	r3, [pc, #168]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1f0      	bne.n	8002b88 <HAL_RCC_OscConfig+0x1dc>
 8002ba6:	e000      	b.n	8002baa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ba8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d073      	beq.n	8002c9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	2b08      	cmp	r3, #8
 8002bba:	d005      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x21c>
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	2b0c      	cmp	r3, #12
 8002bc0:	d10e      	bne.n	8002be0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	2b03      	cmp	r3, #3
 8002bc6:	d10b      	bne.n	8002be0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bc8:	4b1e      	ldr	r3, [pc, #120]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d063      	beq.n	8002c9c <HAL_RCC_OscConfig+0x2f0>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d15f      	bne.n	8002c9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e300      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002be8:	d106      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x24c>
 8002bea:	4b16      	ldr	r3, [pc, #88]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a15      	ldr	r2, [pc, #84]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bf4:	6013      	str	r3, [r2, #0]
 8002bf6:	e01d      	b.n	8002c34 <HAL_RCC_OscConfig+0x288>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c00:	d10c      	bne.n	8002c1c <HAL_RCC_OscConfig+0x270>
 8002c02:	4b10      	ldr	r3, [pc, #64]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a0f      	ldr	r2, [pc, #60]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002c08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c0c:	6013      	str	r3, [r2, #0]
 8002c0e:	4b0d      	ldr	r3, [pc, #52]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a0c      	ldr	r2, [pc, #48]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002c14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c18:	6013      	str	r3, [r2, #0]
 8002c1a:	e00b      	b.n	8002c34 <HAL_RCC_OscConfig+0x288>
 8002c1c:	4b09      	ldr	r3, [pc, #36]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a08      	ldr	r2, [pc, #32]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c26:	6013      	str	r3, [r2, #0]
 8002c28:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a05      	ldr	r2, [pc, #20]	; (8002c44 <HAL_RCC_OscConfig+0x298>)
 8002c2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d01b      	beq.n	8002c74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c3c:	f7ff fb00 	bl	8002240 <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c42:	e010      	b.n	8002c66 <HAL_RCC_OscConfig+0x2ba>
 8002c44:	40021000 	.word	0x40021000
 8002c48:	080097f8 	.word	0x080097f8
 8002c4c:	20000188 	.word	0x20000188
 8002c50:	2000018c 	.word	0x2000018c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c54:	f7ff faf4 	bl	8002240 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b64      	cmp	r3, #100	; 0x64
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e2bd      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c66:	4baf      	ldr	r3, [pc, #700]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d0f0      	beq.n	8002c54 <HAL_RCC_OscConfig+0x2a8>
 8002c72:	e014      	b.n	8002c9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c74:	f7ff fae4 	bl	8002240 <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c7c:	f7ff fae0 	bl	8002240 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b64      	cmp	r3, #100	; 0x64
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e2a9      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c8e:	4ba5      	ldr	r3, [pc, #660]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x2d0>
 8002c9a:	e000      	b.n	8002c9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d060      	beq.n	8002d6c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	2b04      	cmp	r3, #4
 8002cae:	d005      	beq.n	8002cbc <HAL_RCC_OscConfig+0x310>
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	2b0c      	cmp	r3, #12
 8002cb4:	d119      	bne.n	8002cea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d116      	bne.n	8002cea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cbc:	4b99      	ldr	r3, [pc, #612]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d005      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x328>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e286      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cd4:	4b93      	ldr	r3, [pc, #588]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	061b      	lsls	r3, r3, #24
 8002ce2:	4990      	ldr	r1, [pc, #576]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ce8:	e040      	b.n	8002d6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d023      	beq.n	8002d3a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cf2:	4b8c      	ldr	r3, [pc, #560]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a8b      	ldr	r2, [pc, #556]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfe:	f7ff fa9f 	bl	8002240 <HAL_GetTick>
 8002d02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d04:	e008      	b.n	8002d18 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d06:	f7ff fa9b 	bl	8002240 <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d901      	bls.n	8002d18 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e264      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d18:	4b82      	ldr	r3, [pc, #520]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d0f0      	beq.n	8002d06 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d24:	4b7f      	ldr	r3, [pc, #508]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	691b      	ldr	r3, [r3, #16]
 8002d30:	061b      	lsls	r3, r3, #24
 8002d32:	497c      	ldr	r1, [pc, #496]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	604b      	str	r3, [r1, #4]
 8002d38:	e018      	b.n	8002d6c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d3a:	4b7a      	ldr	r3, [pc, #488]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a79      	ldr	r2, [pc, #484]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d46:	f7ff fa7b 	bl	8002240 <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d4e:	f7ff fa77 	bl	8002240 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e240      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d60:	4b70      	ldr	r3, [pc, #448]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1f0      	bne.n	8002d4e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0308 	and.w	r3, r3, #8
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d03c      	beq.n	8002df2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	695b      	ldr	r3, [r3, #20]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d01c      	beq.n	8002dba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d80:	4b68      	ldr	r3, [pc, #416]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002d82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d86:	4a67      	ldr	r2, [pc, #412]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002d88:	f043 0301 	orr.w	r3, r3, #1
 8002d8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d90:	f7ff fa56 	bl	8002240 <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d96:	e008      	b.n	8002daa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d98:	f7ff fa52 	bl	8002240 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e21b      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002daa:	4b5e      	ldr	r3, [pc, #376]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d0ef      	beq.n	8002d98 <HAL_RCC_OscConfig+0x3ec>
 8002db8:	e01b      	b.n	8002df2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dba:	4b5a      	ldr	r3, [pc, #360]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002dbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dc0:	4a58      	ldr	r2, [pc, #352]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002dc2:	f023 0301 	bic.w	r3, r3, #1
 8002dc6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dca:	f7ff fa39 	bl	8002240 <HAL_GetTick>
 8002dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dd2:	f7ff fa35 	bl	8002240 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e1fe      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002de4:	4b4f      	ldr	r3, [pc, #316]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002de6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1ef      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0304 	and.w	r3, r3, #4
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f000 80a6 	beq.w	8002f4c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e00:	2300      	movs	r3, #0
 8002e02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e04:	4b47      	ldr	r3, [pc, #284]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10d      	bne.n	8002e2c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e10:	4b44      	ldr	r3, [pc, #272]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e14:	4a43      	ldr	r2, [pc, #268]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e1a:	6593      	str	r3, [r2, #88]	; 0x58
 8002e1c:	4b41      	ldr	r3, [pc, #260]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e24:	60bb      	str	r3, [r7, #8]
 8002e26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e2c:	4b3e      	ldr	r3, [pc, #248]	; (8002f28 <HAL_RCC_OscConfig+0x57c>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d118      	bne.n	8002e6a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e38:	4b3b      	ldr	r3, [pc, #236]	; (8002f28 <HAL_RCC_OscConfig+0x57c>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a3a      	ldr	r2, [pc, #232]	; (8002f28 <HAL_RCC_OscConfig+0x57c>)
 8002e3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e44:	f7ff f9fc 	bl	8002240 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e4c:	f7ff f9f8 	bl	8002240 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e1c1      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e5e:	4b32      	ldr	r3, [pc, #200]	; (8002f28 <HAL_RCC_OscConfig+0x57c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0f0      	beq.n	8002e4c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d108      	bne.n	8002e84 <HAL_RCC_OscConfig+0x4d8>
 8002e72:	4b2c      	ldr	r3, [pc, #176]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e78:	4a2a      	ldr	r2, [pc, #168]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002e7a:	f043 0301 	orr.w	r3, r3, #1
 8002e7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e82:	e024      	b.n	8002ece <HAL_RCC_OscConfig+0x522>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	2b05      	cmp	r3, #5
 8002e8a:	d110      	bne.n	8002eae <HAL_RCC_OscConfig+0x502>
 8002e8c:	4b25      	ldr	r3, [pc, #148]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e92:	4a24      	ldr	r2, [pc, #144]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002e94:	f043 0304 	orr.w	r3, r3, #4
 8002e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e9c:	4b21      	ldr	r3, [pc, #132]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea2:	4a20      	ldr	r2, [pc, #128]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002eac:	e00f      	b.n	8002ece <HAL_RCC_OscConfig+0x522>
 8002eae:	4b1d      	ldr	r3, [pc, #116]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb4:	4a1b      	ldr	r2, [pc, #108]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002eb6:	f023 0301 	bic.w	r3, r3, #1
 8002eba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ebe:	4b19      	ldr	r3, [pc, #100]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec4:	4a17      	ldr	r2, [pc, #92]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002ec6:	f023 0304 	bic.w	r3, r3, #4
 8002eca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d016      	beq.n	8002f04 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed6:	f7ff f9b3 	bl	8002240 <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002edc:	e00a      	b.n	8002ef4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ede:	f7ff f9af 	bl	8002240 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e176      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ef4:	4b0b      	ldr	r3, [pc, #44]	; (8002f24 <HAL_RCC_OscConfig+0x578>)
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d0ed      	beq.n	8002ede <HAL_RCC_OscConfig+0x532>
 8002f02:	e01a      	b.n	8002f3a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f04:	f7ff f99c 	bl	8002240 <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f0a:	e00f      	b.n	8002f2c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f0c:	f7ff f998 	bl	8002240 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d906      	bls.n	8002f2c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e15f      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
 8002f22:	bf00      	nop
 8002f24:	40021000 	.word	0x40021000
 8002f28:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f2c:	4baa      	ldr	r3, [pc, #680]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8002f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1e8      	bne.n	8002f0c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f3a:	7ffb      	ldrb	r3, [r7, #31]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d105      	bne.n	8002f4c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f40:	4ba5      	ldr	r3, [pc, #660]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8002f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f44:	4aa4      	ldr	r2, [pc, #656]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8002f46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f4a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0320 	and.w	r3, r3, #32
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d03c      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d01c      	beq.n	8002f9a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002f60:	4b9d      	ldr	r3, [pc, #628]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8002f62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f66:	4a9c      	ldr	r2, [pc, #624]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8002f68:	f043 0301 	orr.w	r3, r3, #1
 8002f6c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f70:	f7ff f966 	bl	8002240 <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f76:	e008      	b.n	8002f8a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f78:	f7ff f962 	bl	8002240 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e12b      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f8a:	4b93      	ldr	r3, [pc, #588]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8002f8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d0ef      	beq.n	8002f78 <HAL_RCC_OscConfig+0x5cc>
 8002f98:	e01b      	b.n	8002fd2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002f9a:	4b8f      	ldr	r3, [pc, #572]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8002f9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002fa0:	4a8d      	ldr	r2, [pc, #564]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8002fa2:	f023 0301 	bic.w	r3, r3, #1
 8002fa6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002faa:	f7ff f949 	bl	8002240 <HAL_GetTick>
 8002fae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002fb2:	f7ff f945 	bl	8002240 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e10e      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002fc4:	4b84      	ldr	r3, [pc, #528]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8002fc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1ef      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f000 8102 	beq.w	80031e0 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	f040 80c5 	bne.w	8003170 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002fe6:	4b7c      	ldr	r3, [pc, #496]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	f003 0203 	and.w	r2, r3, #3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d12c      	bne.n	8003054 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003004:	3b01      	subs	r3, #1
 8003006:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003008:	429a      	cmp	r2, r3
 800300a:	d123      	bne.n	8003054 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003016:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003018:	429a      	cmp	r2, r3
 800301a:	d11b      	bne.n	8003054 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003026:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003028:	429a      	cmp	r2, r3
 800302a:	d113      	bne.n	8003054 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003036:	085b      	lsrs	r3, r3, #1
 8003038:	3b01      	subs	r3, #1
 800303a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800303c:	429a      	cmp	r2, r3
 800303e:	d109      	bne.n	8003054 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	085b      	lsrs	r3, r3, #1
 800304c:	3b01      	subs	r3, #1
 800304e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003050:	429a      	cmp	r2, r3
 8003052:	d067      	beq.n	8003124 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	2b0c      	cmp	r3, #12
 8003058:	d062      	beq.n	8003120 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800305a:	4b5f      	ldr	r3, [pc, #380]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e0bb      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800306a:	4b5b      	ldr	r3, [pc, #364]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a5a      	ldr	r2, [pc, #360]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003070:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003074:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003076:	f7ff f8e3 	bl	8002240 <HAL_GetTick>
 800307a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800307c:	e008      	b.n	8003090 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800307e:	f7ff f8df 	bl	8002240 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d901      	bls.n	8003090 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e0a8      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003090:	4b51      	ldr	r3, [pc, #324]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d1f0      	bne.n	800307e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800309c:	4b4e      	ldr	r3, [pc, #312]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	4b4e      	ldr	r3, [pc, #312]	; (80031dc <HAL_RCC_OscConfig+0x830>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80030ac:	3a01      	subs	r2, #1
 80030ae:	0112      	lsls	r2, r2, #4
 80030b0:	4311      	orrs	r1, r2
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80030b6:	0212      	lsls	r2, r2, #8
 80030b8:	4311      	orrs	r1, r2
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80030be:	0852      	lsrs	r2, r2, #1
 80030c0:	3a01      	subs	r2, #1
 80030c2:	0552      	lsls	r2, r2, #21
 80030c4:	4311      	orrs	r1, r2
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80030ca:	0852      	lsrs	r2, r2, #1
 80030cc:	3a01      	subs	r2, #1
 80030ce:	0652      	lsls	r2, r2, #25
 80030d0:	4311      	orrs	r1, r2
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030d6:	06d2      	lsls	r2, r2, #27
 80030d8:	430a      	orrs	r2, r1
 80030da:	493f      	ldr	r1, [pc, #252]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80030e0:	4b3d      	ldr	r3, [pc, #244]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a3c      	ldr	r2, [pc, #240]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 80030e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030ea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030ec:	4b3a      	ldr	r3, [pc, #232]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	4a39      	ldr	r2, [pc, #228]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 80030f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030f6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030f8:	f7ff f8a2 	bl	8002240 <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003100:	f7ff f89e 	bl	8002240 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e067      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003112:	4b31      	ldr	r3, [pc, #196]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d0f0      	beq.n	8003100 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800311e:	e05f      	b.n	80031e0 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e05e      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003124:	4b2c      	ldr	r3, [pc, #176]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d157      	bne.n	80031e0 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003130:	4b29      	ldr	r3, [pc, #164]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a28      	ldr	r2, [pc, #160]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003136:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800313a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800313c:	4b26      	ldr	r3, [pc, #152]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	4a25      	ldr	r2, [pc, #148]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003142:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003146:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003148:	f7ff f87a 	bl	8002240 <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800314e:	e008      	b.n	8003162 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003150:	f7ff f876 	bl	8002240 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d901      	bls.n	8003162 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e03f      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003162:	4b1d      	ldr	r3, [pc, #116]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d0f0      	beq.n	8003150 <HAL_RCC_OscConfig+0x7a4>
 800316e:	e037      	b.n	80031e0 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	2b0c      	cmp	r3, #12
 8003174:	d02d      	beq.n	80031d2 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003176:	4b18      	ldr	r3, [pc, #96]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a17      	ldr	r2, [pc, #92]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 800317c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003180:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003182:	4b15      	ldr	r3, [pc, #84]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d105      	bne.n	800319a <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800318e:	4b12      	ldr	r3, [pc, #72]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	4a11      	ldr	r2, [pc, #68]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 8003194:	f023 0303 	bic.w	r3, r3, #3
 8003198:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800319a:	4b0f      	ldr	r3, [pc, #60]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	4a0e      	ldr	r2, [pc, #56]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 80031a0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80031a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031a8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031aa:	f7ff f849 	bl	8002240 <HAL_GetTick>
 80031ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031b0:	e008      	b.n	80031c4 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b2:	f7ff f845 	bl	8002240 <HAL_GetTick>
 80031b6:	4602      	mov	r2, r0
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e00e      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031c4:	4b04      	ldr	r3, [pc, #16]	; (80031d8 <HAL_RCC_OscConfig+0x82c>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1f0      	bne.n	80031b2 <HAL_RCC_OscConfig+0x806>
 80031d0:	e006      	b.n	80031e0 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e005      	b.n	80031e2 <HAL_RCC_OscConfig+0x836>
 80031d6:	bf00      	nop
 80031d8:	40021000 	.word	0x40021000
 80031dc:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3720      	adds	r7, #32
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop

080031ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e0c8      	b.n	8003392 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003200:	4b66      	ldr	r3, [pc, #408]	; (800339c <HAL_RCC_ClockConfig+0x1b0>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	683a      	ldr	r2, [r7, #0]
 800320a:	429a      	cmp	r2, r3
 800320c:	d910      	bls.n	8003230 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800320e:	4b63      	ldr	r3, [pc, #396]	; (800339c <HAL_RCC_ClockConfig+0x1b0>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f023 0207 	bic.w	r2, r3, #7
 8003216:	4961      	ldr	r1, [pc, #388]	; (800339c <HAL_RCC_ClockConfig+0x1b0>)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	4313      	orrs	r3, r2
 800321c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800321e:	4b5f      	ldr	r3, [pc, #380]	; (800339c <HAL_RCC_ClockConfig+0x1b0>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	683a      	ldr	r2, [r7, #0]
 8003228:	429a      	cmp	r2, r3
 800322a:	d001      	beq.n	8003230 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e0b0      	b.n	8003392 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b00      	cmp	r3, #0
 800323a:	d04c      	beq.n	80032d6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	2b03      	cmp	r3, #3
 8003242:	d107      	bne.n	8003254 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003244:	4b56      	ldr	r3, [pc, #344]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d121      	bne.n	8003294 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e09e      	b.n	8003392 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	2b02      	cmp	r3, #2
 800325a:	d107      	bne.n	800326c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800325c:	4b50      	ldr	r3, [pc, #320]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d115      	bne.n	8003294 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e092      	b.n	8003392 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d107      	bne.n	8003284 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003274:	4b4a      	ldr	r3, [pc, #296]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d109      	bne.n	8003294 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e086      	b.n	8003392 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003284:	4b46      	ldr	r3, [pc, #280]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e07e      	b.n	8003392 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003294:	4b42      	ldr	r3, [pc, #264]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f023 0203 	bic.w	r2, r3, #3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	493f      	ldr	r1, [pc, #252]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032a6:	f7fe ffcb 	bl	8002240 <HAL_GetTick>
 80032aa:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ac:	e00a      	b.n	80032c4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ae:	f7fe ffc7 	bl	8002240 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032bc:	4293      	cmp	r3, r2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e066      	b.n	8003392 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c4:	4b36      	ldr	r3, [pc, #216]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 020c 	and.w	r2, r3, #12
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d1eb      	bne.n	80032ae <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d008      	beq.n	80032f4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032e2:	4b2f      	ldr	r3, [pc, #188]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	492c      	ldr	r1, [pc, #176]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032f4:	4b29      	ldr	r3, [pc, #164]	; (800339c <HAL_RCC_ClockConfig+0x1b0>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0307 	and.w	r3, r3, #7
 80032fc:	683a      	ldr	r2, [r7, #0]
 80032fe:	429a      	cmp	r2, r3
 8003300:	d210      	bcs.n	8003324 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003302:	4b26      	ldr	r3, [pc, #152]	; (800339c <HAL_RCC_ClockConfig+0x1b0>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f023 0207 	bic.w	r2, r3, #7
 800330a:	4924      	ldr	r1, [pc, #144]	; (800339c <HAL_RCC_ClockConfig+0x1b0>)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	4313      	orrs	r3, r2
 8003310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003312:	4b22      	ldr	r3, [pc, #136]	; (800339c <HAL_RCC_ClockConfig+0x1b0>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0307 	and.w	r3, r3, #7
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	429a      	cmp	r2, r3
 800331e:	d001      	beq.n	8003324 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e036      	b.n	8003392 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	2b00      	cmp	r3, #0
 800332e:	d008      	beq.n	8003342 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003330:	4b1b      	ldr	r3, [pc, #108]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	4918      	ldr	r1, [pc, #96]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 800333e:	4313      	orrs	r3, r2
 8003340:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0308 	and.w	r3, r3, #8
 800334a:	2b00      	cmp	r3, #0
 800334c:	d009      	beq.n	8003362 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800334e:	4b14      	ldr	r3, [pc, #80]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	4910      	ldr	r1, [pc, #64]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 800335e:	4313      	orrs	r3, r2
 8003360:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003362:	f000 f825 	bl	80033b0 <HAL_RCC_GetSysClockFreq>
 8003366:	4602      	mov	r2, r0
 8003368:	4b0d      	ldr	r3, [pc, #52]	; (80033a0 <HAL_RCC_ClockConfig+0x1b4>)
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	091b      	lsrs	r3, r3, #4
 800336e:	f003 030f 	and.w	r3, r3, #15
 8003372:	490c      	ldr	r1, [pc, #48]	; (80033a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003374:	5ccb      	ldrb	r3, [r1, r3]
 8003376:	f003 031f 	and.w	r3, r3, #31
 800337a:	fa22 f303 	lsr.w	r3, r2, r3
 800337e:	4a0a      	ldr	r2, [pc, #40]	; (80033a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003380:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003382:	4b0a      	ldr	r3, [pc, #40]	; (80033ac <HAL_RCC_ClockConfig+0x1c0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4618      	mov	r0, r3
 8003388:	f7fe ff0a 	bl	80021a0 <HAL_InitTick>
 800338c:	4603      	mov	r3, r0
 800338e:	72fb      	strb	r3, [r7, #11]

  return status;
 8003390:	7afb      	ldrb	r3, [r7, #11]
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	40022000 	.word	0x40022000
 80033a0:	40021000 	.word	0x40021000
 80033a4:	080097f8 	.word	0x080097f8
 80033a8:	20000188 	.word	0x20000188
 80033ac:	2000018c 	.word	0x2000018c

080033b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b089      	sub	sp, #36	; 0x24
 80033b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	61fb      	str	r3, [r7, #28]
 80033ba:	2300      	movs	r3, #0
 80033bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033be:	4b3e      	ldr	r3, [pc, #248]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033c8:	4b3b      	ldr	r3, [pc, #236]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	f003 0303 	and.w	r3, r3, #3
 80033d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d005      	beq.n	80033e4 <HAL_RCC_GetSysClockFreq+0x34>
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	2b0c      	cmp	r3, #12
 80033dc:	d121      	bne.n	8003422 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d11e      	bne.n	8003422 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80033e4:	4b34      	ldr	r3, [pc, #208]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0308 	and.w	r3, r3, #8
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d107      	bne.n	8003400 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80033f0:	4b31      	ldr	r3, [pc, #196]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80033f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033f6:	0a1b      	lsrs	r3, r3, #8
 80033f8:	f003 030f 	and.w	r3, r3, #15
 80033fc:	61fb      	str	r3, [r7, #28]
 80033fe:	e005      	b.n	800340c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003400:	4b2d      	ldr	r3, [pc, #180]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	091b      	lsrs	r3, r3, #4
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800340c:	4a2b      	ldr	r2, [pc, #172]	; (80034bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003414:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d10d      	bne.n	8003438 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003420:	e00a      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	2b04      	cmp	r3, #4
 8003426:	d102      	bne.n	800342e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003428:	4b25      	ldr	r3, [pc, #148]	; (80034c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800342a:	61bb      	str	r3, [r7, #24]
 800342c:	e004      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	2b08      	cmp	r3, #8
 8003432:	d101      	bne.n	8003438 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003434:	4b23      	ldr	r3, [pc, #140]	; (80034c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003436:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	2b0c      	cmp	r3, #12
 800343c:	d134      	bne.n	80034a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800343e:	4b1e      	ldr	r3, [pc, #120]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	2b02      	cmp	r3, #2
 800344c:	d003      	beq.n	8003456 <HAL_RCC_GetSysClockFreq+0xa6>
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	2b03      	cmp	r3, #3
 8003452:	d003      	beq.n	800345c <HAL_RCC_GetSysClockFreq+0xac>
 8003454:	e005      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003456:	4b1a      	ldr	r3, [pc, #104]	; (80034c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003458:	617b      	str	r3, [r7, #20]
      break;
 800345a:	e005      	b.n	8003468 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800345c:	4b19      	ldr	r3, [pc, #100]	; (80034c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800345e:	617b      	str	r3, [r7, #20]
      break;
 8003460:	e002      	b.n	8003468 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	617b      	str	r3, [r7, #20]
      break;
 8003466:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003468:	4b13      	ldr	r3, [pc, #76]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	091b      	lsrs	r3, r3, #4
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	3301      	adds	r3, #1
 8003474:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003476:	4b10      	ldr	r3, [pc, #64]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	0a1b      	lsrs	r3, r3, #8
 800347c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003480:	697a      	ldr	r2, [r7, #20]
 8003482:	fb02 f203 	mul.w	r2, r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	fbb2 f3f3 	udiv	r3, r2, r3
 800348c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800348e:	4b0a      	ldr	r3, [pc, #40]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	0e5b      	lsrs	r3, r3, #25
 8003494:	f003 0303 	and.w	r3, r3, #3
 8003498:	3301      	adds	r3, #1
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80034a8:	69bb      	ldr	r3, [r7, #24]
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3724      	adds	r7, #36	; 0x24
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	40021000 	.word	0x40021000
 80034bc:	08009810 	.word	0x08009810
 80034c0:	00f42400 	.word	0x00f42400
 80034c4:	007a1200 	.word	0x007a1200

080034c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034cc:	4b03      	ldr	r3, [pc, #12]	; (80034dc <HAL_RCC_GetHCLKFreq+0x14>)
 80034ce:	681b      	ldr	r3, [r3, #0]
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	20000188 	.word	0x20000188

080034e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80034e4:	f7ff fff0 	bl	80034c8 <HAL_RCC_GetHCLKFreq>
 80034e8:	4602      	mov	r2, r0
 80034ea:	4b06      	ldr	r3, [pc, #24]	; (8003504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	0a1b      	lsrs	r3, r3, #8
 80034f0:	f003 0307 	and.w	r3, r3, #7
 80034f4:	4904      	ldr	r1, [pc, #16]	; (8003508 <HAL_RCC_GetPCLK1Freq+0x28>)
 80034f6:	5ccb      	ldrb	r3, [r1, r3]
 80034f8:	f003 031f 	and.w	r3, r3, #31
 80034fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003500:	4618      	mov	r0, r3
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40021000 	.word	0x40021000
 8003508:	08009808 	.word	0x08009808

0800350c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003510:	f7ff ffda 	bl	80034c8 <HAL_RCC_GetHCLKFreq>
 8003514:	4602      	mov	r2, r0
 8003516:	4b06      	ldr	r3, [pc, #24]	; (8003530 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	0adb      	lsrs	r3, r3, #11
 800351c:	f003 0307 	and.w	r3, r3, #7
 8003520:	4904      	ldr	r1, [pc, #16]	; (8003534 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003522:	5ccb      	ldrb	r3, [r1, r3]
 8003524:	f003 031f 	and.w	r3, r3, #31
 8003528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800352c:	4618      	mov	r0, r3
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40021000 	.word	0x40021000
 8003534:	08009808 	.word	0x08009808

08003538 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003540:	2300      	movs	r3, #0
 8003542:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003544:	4b2a      	ldr	r3, [pc, #168]	; (80035f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d003      	beq.n	8003558 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003550:	f7ff f9c8 	bl	80028e4 <HAL_PWREx_GetVoltageRange>
 8003554:	6178      	str	r0, [r7, #20]
 8003556:	e014      	b.n	8003582 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003558:	4b25      	ldr	r3, [pc, #148]	; (80035f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800355a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800355c:	4a24      	ldr	r2, [pc, #144]	; (80035f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800355e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003562:	6593      	str	r3, [r2, #88]	; 0x58
 8003564:	4b22      	ldr	r3, [pc, #136]	; (80035f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800356c:	60fb      	str	r3, [r7, #12]
 800356e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003570:	f7ff f9b8 	bl	80028e4 <HAL_PWREx_GetVoltageRange>
 8003574:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003576:	4b1e      	ldr	r3, [pc, #120]	; (80035f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357a:	4a1d      	ldr	r2, [pc, #116]	; (80035f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800357c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003580:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003588:	d10b      	bne.n	80035a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b80      	cmp	r3, #128	; 0x80
 800358e:	d919      	bls.n	80035c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2ba0      	cmp	r3, #160	; 0xa0
 8003594:	d902      	bls.n	800359c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003596:	2302      	movs	r3, #2
 8003598:	613b      	str	r3, [r7, #16]
 800359a:	e013      	b.n	80035c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800359c:	2301      	movs	r3, #1
 800359e:	613b      	str	r3, [r7, #16]
 80035a0:	e010      	b.n	80035c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2b80      	cmp	r3, #128	; 0x80
 80035a6:	d902      	bls.n	80035ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80035a8:	2303      	movs	r3, #3
 80035aa:	613b      	str	r3, [r7, #16]
 80035ac:	e00a      	b.n	80035c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b80      	cmp	r3, #128	; 0x80
 80035b2:	d102      	bne.n	80035ba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035b4:	2302      	movs	r3, #2
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	e004      	b.n	80035c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2b70      	cmp	r3, #112	; 0x70
 80035be:	d101      	bne.n	80035c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035c0:	2301      	movs	r3, #1
 80035c2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80035c4:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f023 0207 	bic.w	r2, r3, #7
 80035cc:	4909      	ldr	r1, [pc, #36]	; (80035f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80035d4:	4b07      	ldr	r3, [pc, #28]	; (80035f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d001      	beq.n	80035e6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e000      	b.n	80035e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3718      	adds	r7, #24
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40021000 	.word	0x40021000
 80035f4:	40022000 	.word	0x40022000

080035f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003600:	2300      	movs	r3, #0
 8003602:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003604:	2300      	movs	r3, #0
 8003606:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003610:	2b00      	cmp	r3, #0
 8003612:	d031      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003618:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800361c:	d01a      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800361e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003622:	d814      	bhi.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003624:	2b00      	cmp	r3, #0
 8003626:	d009      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003628:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800362c:	d10f      	bne.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800362e:	4b5d      	ldr	r3, [pc, #372]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	4a5c      	ldr	r2, [pc, #368]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003638:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800363a:	e00c      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	3304      	adds	r3, #4
 8003640:	2100      	movs	r1, #0
 8003642:	4618      	mov	r0, r3
 8003644:	f000 fa1e 	bl	8003a84 <RCCEx_PLLSAI1_Config>
 8003648:	4603      	mov	r3, r0
 800364a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800364c:	e003      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	74fb      	strb	r3, [r7, #19]
      break;
 8003652:	e000      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003654:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003656:	7cfb      	ldrb	r3, [r7, #19]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10b      	bne.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800365c:	4b51      	ldr	r3, [pc, #324]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800365e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003662:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366a:	494e      	ldr	r1, [pc, #312]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003672:	e001      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003674:	7cfb      	ldrb	r3, [r7, #19]
 8003676:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003680:	2b00      	cmp	r3, #0
 8003682:	f000 809e 	beq.w	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003686:	2300      	movs	r3, #0
 8003688:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800368a:	4b46      	ldr	r3, [pc, #280]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800368c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800368e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d101      	bne.n	800369a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800369a:	2300      	movs	r3, #0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00d      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036a0:	4b40      	ldr	r3, [pc, #256]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a4:	4a3f      	ldr	r2, [pc, #252]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036aa:	6593      	str	r3, [r2, #88]	; 0x58
 80036ac:	4b3d      	ldr	r3, [pc, #244]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b4:	60bb      	str	r3, [r7, #8]
 80036b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036b8:	2301      	movs	r3, #1
 80036ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036bc:	4b3a      	ldr	r3, [pc, #232]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a39      	ldr	r2, [pc, #228]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80036c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036c8:	f7fe fdba 	bl	8002240 <HAL_GetTick>
 80036cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036ce:	e009      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036d0:	f7fe fdb6 	bl	8002240 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d902      	bls.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	74fb      	strb	r3, [r7, #19]
        break;
 80036e2:	e005      	b.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036e4:	4b30      	ldr	r3, [pc, #192]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d0ef      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80036f0:	7cfb      	ldrb	r3, [r7, #19]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d15a      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036f6:	4b2b      	ldr	r3, [pc, #172]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003700:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d01e      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800370c:	697a      	ldr	r2, [r7, #20]
 800370e:	429a      	cmp	r2, r3
 8003710:	d019      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003712:	4b24      	ldr	r3, [pc, #144]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003718:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800371c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800371e:	4b21      	ldr	r3, [pc, #132]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003724:	4a1f      	ldr	r2, [pc, #124]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003726:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800372a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800372e:	4b1d      	ldr	r3, [pc, #116]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003734:	4a1b      	ldr	r2, [pc, #108]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003736:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800373a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800373e:	4a19      	ldr	r2, [pc, #100]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	2b00      	cmp	r3, #0
 800374e:	d016      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003750:	f7fe fd76 	bl	8002240 <HAL_GetTick>
 8003754:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003756:	e00b      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003758:	f7fe fd72 	bl	8002240 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	f241 3288 	movw	r2, #5000	; 0x1388
 8003766:	4293      	cmp	r3, r2
 8003768:	d902      	bls.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	74fb      	strb	r3, [r7, #19]
            break;
 800376e:	e006      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003770:	4b0c      	ldr	r3, [pc, #48]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d0ec      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800377e:	7cfb      	ldrb	r3, [r7, #19]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10b      	bne.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003784:	4b07      	ldr	r3, [pc, #28]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800378a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003792:	4904      	ldr	r1, [pc, #16]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003794:	4313      	orrs	r3, r2
 8003796:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800379a:	e009      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800379c:	7cfb      	ldrb	r3, [r7, #19]
 800379e:	74bb      	strb	r3, [r7, #18]
 80037a0:	e006      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80037a2:	bf00      	nop
 80037a4:	40021000 	.word	0x40021000
 80037a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ac:	7cfb      	ldrb	r3, [r7, #19]
 80037ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037b0:	7c7b      	ldrb	r3, [r7, #17]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d105      	bne.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037b6:	4bb2      	ldr	r3, [pc, #712]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ba:	4ab1      	ldr	r2, [pc, #708]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037c0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00a      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037ce:	4bac      	ldr	r3, [pc, #688]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037d4:	f023 0203 	bic.w	r2, r3, #3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	49a8      	ldr	r1, [pc, #672]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037de:	4313      	orrs	r3, r2
 80037e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0302 	and.w	r3, r3, #2
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d00a      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037f0:	4ba3      	ldr	r3, [pc, #652]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037f6:	f023 020c 	bic.w	r2, r3, #12
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fe:	49a0      	ldr	r1, [pc, #640]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003800:	4313      	orrs	r3, r2
 8003802:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0304 	and.w	r3, r3, #4
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00a      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003812:	4b9b      	ldr	r3, [pc, #620]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003814:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003818:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003820:	4997      	ldr	r1, [pc, #604]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003822:	4313      	orrs	r3, r2
 8003824:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0320 	and.w	r3, r3, #32
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00a      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003834:	4b92      	ldr	r3, [pc, #584]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800383a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003842:	498f      	ldr	r1, [pc, #572]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003844:	4313      	orrs	r3, r2
 8003846:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00a      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003856:	4b8a      	ldr	r3, [pc, #552]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003858:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800385c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003864:	4986      	ldr	r1, [pc, #536]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003866:	4313      	orrs	r3, r2
 8003868:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00a      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003878:	4b81      	ldr	r3, [pc, #516]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800387a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800387e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	497e      	ldr	r1, [pc, #504]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003888:	4313      	orrs	r3, r2
 800388a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00a      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800389a:	4b79      	ldr	r3, [pc, #484]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800389c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a8:	4975      	ldr	r1, [pc, #468]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00a      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038bc:	4b70      	ldr	r3, [pc, #448]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038c2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ca:	496d      	ldr	r1, [pc, #436]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00a      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038de:	4b68      	ldr	r3, [pc, #416]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ec:	4964      	ldr	r1, [pc, #400]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d028      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003900:	4b5f      	ldr	r3, [pc, #380]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003906:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800390e:	495c      	ldr	r1, [pc, #368]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003910:	4313      	orrs	r3, r2
 8003912:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800391a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800391e:	d106      	bne.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003920:	4b57      	ldr	r3, [pc, #348]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	4a56      	ldr	r2, [pc, #344]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003926:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800392a:	60d3      	str	r3, [r2, #12]
 800392c:	e011      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003932:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003936:	d10c      	bne.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	3304      	adds	r3, #4
 800393c:	2101      	movs	r1, #1
 800393e:	4618      	mov	r0, r3
 8003940:	f000 f8a0 	bl	8003a84 <RCCEx_PLLSAI1_Config>
 8003944:	4603      	mov	r3, r0
 8003946:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003948:	7cfb      	ldrb	r3, [r7, #19]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800394e:	7cfb      	ldrb	r3, [r7, #19]
 8003950:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d028      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800395e:	4b48      	ldr	r3, [pc, #288]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003960:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003964:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800396c:	4944      	ldr	r1, [pc, #272]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800396e:	4313      	orrs	r3, r2
 8003970:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003978:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800397c:	d106      	bne.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800397e:	4b40      	ldr	r3, [pc, #256]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	4a3f      	ldr	r2, [pc, #252]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003984:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003988:	60d3      	str	r3, [r2, #12]
 800398a:	e011      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003990:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003994:	d10c      	bne.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	3304      	adds	r3, #4
 800399a:	2101      	movs	r1, #1
 800399c:	4618      	mov	r0, r3
 800399e:	f000 f871 	bl	8003a84 <RCCEx_PLLSAI1_Config>
 80039a2:	4603      	mov	r3, r0
 80039a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039a6:	7cfb      	ldrb	r3, [r7, #19]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80039ac:	7cfb      	ldrb	r3, [r7, #19]
 80039ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d028      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039bc:	4b30      	ldr	r3, [pc, #192]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ca:	492d      	ldr	r1, [pc, #180]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039da:	d106      	bne.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039dc:	4b28      	ldr	r3, [pc, #160]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	4a27      	ldr	r2, [pc, #156]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039e6:	60d3      	str	r3, [r2, #12]
 80039e8:	e011      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x416>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039f2:	d10c      	bne.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x416>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	3304      	adds	r3, #4
 80039f8:	2101      	movs	r1, #1
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 f842 	bl	8003a84 <RCCEx_PLLSAI1_Config>
 8003a00:	4603      	mov	r3, r0
 8003a02:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a04:	7cfb      	ldrb	r3, [r7, #19]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x416>
      {
        /* set overall return value */
        status = ret;
 8003a0a:	7cfb      	ldrb	r3, [r7, #19]
 8003a0c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d01c      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a1a:	4b19      	ldr	r3, [pc, #100]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a20:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a28:	4915      	ldr	r1, [pc, #84]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a38:	d10c      	bne.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	3304      	adds	r3, #4
 8003a3e:	2102      	movs	r1, #2
 8003a40:	4618      	mov	r0, r3
 8003a42:	f000 f81f 	bl	8003a84 <RCCEx_PLLSAI1_Config>
 8003a46:	4603      	mov	r3, r0
 8003a48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a4a:	7cfb      	ldrb	r3, [r7, #19]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d001      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* set overall return value */
        status = ret;
 8003a50:	7cfb      	ldrb	r3, [r7, #19]
 8003a52:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00a      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x47e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a60:	4b07      	ldr	r3, [pc, #28]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a66:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a6e:	4904      	ldr	r1, [pc, #16]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003a76:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3718      	adds	r7, #24
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40021000 	.word	0x40021000

08003a84 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a92:	4b74      	ldr	r3, [pc, #464]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	f003 0303 	and.w	r3, r3, #3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d018      	beq.n	8003ad0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a9e:	4b71      	ldr	r3, [pc, #452]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	f003 0203 	and.w	r2, r3, #3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d10d      	bne.n	8003aca <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
       ||
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d009      	beq.n	8003aca <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003ab6:	4b6b      	ldr	r3, [pc, #428]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	091b      	lsrs	r3, r3, #4
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	1c5a      	adds	r2, r3, #1
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
       ||
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d047      	beq.n	8003b5a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	73fb      	strb	r3, [r7, #15]
 8003ace:	e044      	b.n	8003b5a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	d018      	beq.n	8003b0a <RCCEx_PLLSAI1_Config+0x86>
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d825      	bhi.n	8003b28 <RCCEx_PLLSAI1_Config+0xa4>
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d002      	beq.n	8003ae6 <RCCEx_PLLSAI1_Config+0x62>
 8003ae0:	2b02      	cmp	r3, #2
 8003ae2:	d009      	beq.n	8003af8 <RCCEx_PLLSAI1_Config+0x74>
 8003ae4:	e020      	b.n	8003b28 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ae6:	4b5f      	ldr	r3, [pc, #380]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0302 	and.w	r3, r3, #2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d11d      	bne.n	8003b2e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003af6:	e01a      	b.n	8003b2e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003af8:	4b5a      	ldr	r3, [pc, #360]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d116      	bne.n	8003b32 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b08:	e013      	b.n	8003b32 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b0a:	4b56      	ldr	r3, [pc, #344]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d10f      	bne.n	8003b36 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b16:	4b53      	ldr	r3, [pc, #332]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d109      	bne.n	8003b36 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b26:	e006      	b.n	8003b36 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b2c:	e004      	b.n	8003b38 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b2e:	bf00      	nop
 8003b30:	e002      	b.n	8003b38 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b32:	bf00      	nop
 8003b34:	e000      	b.n	8003b38 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b36:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10d      	bne.n	8003b5a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b3e:	4b49      	ldr	r3, [pc, #292]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6819      	ldr	r1, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	011b      	lsls	r3, r3, #4
 8003b52:	430b      	orrs	r3, r1
 8003b54:	4943      	ldr	r1, [pc, #268]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b5a:	7bfb      	ldrb	r3, [r7, #15]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d17c      	bne.n	8003c5a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003b60:	4b40      	ldr	r3, [pc, #256]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a3f      	ldr	r2, [pc, #252]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b66:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003b6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b6c:	f7fe fb68 	bl	8002240 <HAL_GetTick>
 8003b70:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b72:	e009      	b.n	8003b88 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b74:	f7fe fb64 	bl	8002240 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d902      	bls.n	8003b88 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	73fb      	strb	r3, [r7, #15]
        break;
 8003b86:	e005      	b.n	8003b94 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b88:	4b36      	ldr	r3, [pc, #216]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1ef      	bne.n	8003b74 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b94:	7bfb      	ldrb	r3, [r7, #15]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d15f      	bne.n	8003c5a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d110      	bne.n	8003bc2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ba0:	4b30      	ldr	r3, [pc, #192]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003ba8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003bac:	687a      	ldr	r2, [r7, #4]
 8003bae:	6892      	ldr	r2, [r2, #8]
 8003bb0:	0211      	lsls	r1, r2, #8
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	68d2      	ldr	r2, [r2, #12]
 8003bb6:	06d2      	lsls	r2, r2, #27
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	492a      	ldr	r1, [pc, #168]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	610b      	str	r3, [r1, #16]
 8003bc0:	e027      	b.n	8003c12 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d112      	bne.n	8003bee <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bc8:	4b26      	ldr	r3, [pc, #152]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003bd0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	6892      	ldr	r2, [r2, #8]
 8003bd8:	0211      	lsls	r1, r2, #8
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	6912      	ldr	r2, [r2, #16]
 8003bde:	0852      	lsrs	r2, r2, #1
 8003be0:	3a01      	subs	r2, #1
 8003be2:	0552      	lsls	r2, r2, #21
 8003be4:	430a      	orrs	r2, r1
 8003be6:	491f      	ldr	r1, [pc, #124]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	610b      	str	r3, [r1, #16]
 8003bec:	e011      	b.n	8003c12 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bee:	4b1d      	ldr	r3, [pc, #116]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003bf6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	6892      	ldr	r2, [r2, #8]
 8003bfe:	0211      	lsls	r1, r2, #8
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	6952      	ldr	r2, [r2, #20]
 8003c04:	0852      	lsrs	r2, r2, #1
 8003c06:	3a01      	subs	r2, #1
 8003c08:	0652      	lsls	r2, r2, #25
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	4915      	ldr	r1, [pc, #84]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003c12:	4b14      	ldr	r3, [pc, #80]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a13      	ldr	r2, [pc, #76]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c18:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c1c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c1e:	f7fe fb0f 	bl	8002240 <HAL_GetTick>
 8003c22:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c24:	e009      	b.n	8003c3a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c26:	f7fe fb0b 	bl	8002240 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d902      	bls.n	8003c3a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	73fb      	strb	r3, [r7, #15]
          break;
 8003c38:	e005      	b.n	8003c46 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c3a:	4b0a      	ldr	r3, [pc, #40]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d0ef      	beq.n	8003c26 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003c46:	7bfb      	ldrb	r3, [r7, #15]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d106      	bne.n	8003c5a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003c4c:	4b05      	ldr	r3, [pc, #20]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c4e:	691a      	ldr	r2, [r3, #16]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	4903      	ldr	r1, [pc, #12]	; (8003c64 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	40021000 	.word	0x40021000

08003c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e049      	b.n	8003d0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d106      	bne.n	8003c94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f7fd ff76 	bl	8001b80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2202      	movs	r2, #2
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	3304      	adds	r3, #4
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	4610      	mov	r0, r2
 8003ca8:	f000 fca2 	bl	80045f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3708      	adds	r7, #8
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b082      	sub	sp, #8
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d101      	bne.n	8003d28 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e049      	b.n	8003dbc <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d106      	bne.n	8003d42 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f000 f841 	bl	8003dc4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2202      	movs	r2, #2
 8003d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	3304      	adds	r3, #4
 8003d52:	4619      	mov	r1, r3
 8003d54:	4610      	mov	r0, r2
 8003d56:	f000 fc4b 	bl	80045f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3708      	adds	r7, #8
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d104      	bne.n	8003df2 <HAL_TIM_IC_Start_IT+0x1a>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	e023      	b.n	8003e3a <HAL_TIM_IC_Start_IT+0x62>
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	2b04      	cmp	r3, #4
 8003df6:	d104      	bne.n	8003e02 <HAL_TIM_IC_Start_IT+0x2a>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	e01b      	b.n	8003e3a <HAL_TIM_IC_Start_IT+0x62>
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	2b08      	cmp	r3, #8
 8003e06:	d104      	bne.n	8003e12 <HAL_TIM_IC_Start_IT+0x3a>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	e013      	b.n	8003e3a <HAL_TIM_IC_Start_IT+0x62>
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	2b0c      	cmp	r3, #12
 8003e16:	d104      	bne.n	8003e22 <HAL_TIM_IC_Start_IT+0x4a>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	e00b      	b.n	8003e3a <HAL_TIM_IC_Start_IT+0x62>
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	2b10      	cmp	r3, #16
 8003e26:	d104      	bne.n	8003e32 <HAL_TIM_IC_Start_IT+0x5a>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	e003      	b.n	8003e3a <HAL_TIM_IC_Start_IT+0x62>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d104      	bne.n	8003e4c <HAL_TIM_IC_Start_IT+0x74>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	e013      	b.n	8003e74 <HAL_TIM_IC_Start_IT+0x9c>
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d104      	bne.n	8003e5c <HAL_TIM_IC_Start_IT+0x84>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	e00b      	b.n	8003e74 <HAL_TIM_IC_Start_IT+0x9c>
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2b08      	cmp	r3, #8
 8003e60:	d104      	bne.n	8003e6c <HAL_TIM_IC_Start_IT+0x94>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	e003      	b.n	8003e74 <HAL_TIM_IC_Start_IT+0x9c>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e76:	7bfb      	ldrb	r3, [r7, #15]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d102      	bne.n	8003e82 <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e7c:	7bbb      	ldrb	r3, [r7, #14]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d001      	beq.n	8003e86 <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e0c4      	b.n	8004010 <HAL_TIM_IC_Start_IT+0x238>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d104      	bne.n	8003e96 <HAL_TIM_IC_Start_IT+0xbe>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e94:	e023      	b.n	8003ede <HAL_TIM_IC_Start_IT+0x106>
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	2b04      	cmp	r3, #4
 8003e9a:	d104      	bne.n	8003ea6 <HAL_TIM_IC_Start_IT+0xce>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ea4:	e01b      	b.n	8003ede <HAL_TIM_IC_Start_IT+0x106>
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	2b08      	cmp	r3, #8
 8003eaa:	d104      	bne.n	8003eb6 <HAL_TIM_IC_Start_IT+0xde>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2202      	movs	r2, #2
 8003eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003eb4:	e013      	b.n	8003ede <HAL_TIM_IC_Start_IT+0x106>
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	2b0c      	cmp	r3, #12
 8003eba:	d104      	bne.n	8003ec6 <HAL_TIM_IC_Start_IT+0xee>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ec4:	e00b      	b.n	8003ede <HAL_TIM_IC_Start_IT+0x106>
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	2b10      	cmp	r3, #16
 8003eca:	d104      	bne.n	8003ed6 <HAL_TIM_IC_Start_IT+0xfe>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2202      	movs	r2, #2
 8003ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ed4:	e003      	b.n	8003ede <HAL_TIM_IC_Start_IT+0x106>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2202      	movs	r2, #2
 8003eda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d104      	bne.n	8003eee <HAL_TIM_IC_Start_IT+0x116>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003eec:	e013      	b.n	8003f16 <HAL_TIM_IC_Start_IT+0x13e>
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	2b04      	cmp	r3, #4
 8003ef2:	d104      	bne.n	8003efe <HAL_TIM_IC_Start_IT+0x126>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2202      	movs	r2, #2
 8003ef8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003efc:	e00b      	b.n	8003f16 <HAL_TIM_IC_Start_IT+0x13e>
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2b08      	cmp	r3, #8
 8003f02:	d104      	bne.n	8003f0e <HAL_TIM_IC_Start_IT+0x136>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f0c:	e003      	b.n	8003f16 <HAL_TIM_IC_Start_IT+0x13e>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2202      	movs	r2, #2
 8003f12:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	2b0c      	cmp	r3, #12
 8003f1a:	d841      	bhi.n	8003fa0 <HAL_TIM_IC_Start_IT+0x1c8>
 8003f1c:	a201      	add	r2, pc, #4	; (adr r2, 8003f24 <HAL_TIM_IC_Start_IT+0x14c>)
 8003f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f22:	bf00      	nop
 8003f24:	08003f59 	.word	0x08003f59
 8003f28:	08003fa1 	.word	0x08003fa1
 8003f2c:	08003fa1 	.word	0x08003fa1
 8003f30:	08003fa1 	.word	0x08003fa1
 8003f34:	08003f6b 	.word	0x08003f6b
 8003f38:	08003fa1 	.word	0x08003fa1
 8003f3c:	08003fa1 	.word	0x08003fa1
 8003f40:	08003fa1 	.word	0x08003fa1
 8003f44:	08003f7d 	.word	0x08003f7d
 8003f48:	08003fa1 	.word	0x08003fa1
 8003f4c:	08003fa1 	.word	0x08003fa1
 8003f50:	08003fa1 	.word	0x08003fa1
 8003f54:	08003f8f 	.word	0x08003f8f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 0202 	orr.w	r2, r2, #2
 8003f66:	60da      	str	r2, [r3, #12]
      break;
 8003f68:	e01b      	b.n	8003fa2 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	68da      	ldr	r2, [r3, #12]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f042 0204 	orr.w	r2, r2, #4
 8003f78:	60da      	str	r2, [r3, #12]
      break;
 8003f7a:	e012      	b.n	8003fa2 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68da      	ldr	r2, [r3, #12]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f042 0208 	orr.w	r2, r2, #8
 8003f8a:	60da      	str	r2, [r3, #12]
      break;
 8003f8c:	e009      	b.n	8003fa2 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68da      	ldr	r2, [r3, #12]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f042 0210 	orr.w	r2, r2, #16
 8003f9c:	60da      	str	r2, [r3, #12]
      break;
 8003f9e:	e000      	b.n	8003fa2 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8003fa0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	6839      	ldr	r1, [r7, #0]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 fd2a 	bl	8004a04 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a18      	ldr	r2, [pc, #96]	; (8004018 <HAL_TIM_IC_Start_IT+0x240>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d009      	beq.n	8003fce <HAL_TIM_IC_Start_IT+0x1f6>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fc2:	d004      	beq.n	8003fce <HAL_TIM_IC_Start_IT+0x1f6>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a14      	ldr	r2, [pc, #80]	; (800401c <HAL_TIM_IC_Start_IT+0x244>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d115      	bne.n	8003ffa <HAL_TIM_IC_Start_IT+0x222>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	4b12      	ldr	r3, [pc, #72]	; (8004020 <HAL_TIM_IC_Start_IT+0x248>)
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2b06      	cmp	r3, #6
 8003fde:	d015      	beq.n	800400c <HAL_TIM_IC_Start_IT+0x234>
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fe6:	d011      	beq.n	800400c <HAL_TIM_IC_Start_IT+0x234>
    {
      __HAL_TIM_ENABLE(htim);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f042 0201 	orr.w	r2, r2, #1
 8003ff6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff8:	e008      	b.n	800400c <HAL_TIM_IC_Start_IT+0x234>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f042 0201 	orr.w	r2, r2, #1
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	e000      	b.n	800400e <HAL_TIM_IC_Start_IT+0x236>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800400c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800400e:	2300      	movs	r3, #0
}
 8004010:	4618      	mov	r0, r3
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	40012c00 	.word	0x40012c00
 800401c:	40014000 	.word	0x40014000
 8004020:	00010007 	.word	0x00010007

08004024 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b02      	cmp	r3, #2
 8004038:	d122      	bne.n	8004080 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b02      	cmp	r3, #2
 8004046:	d11b      	bne.n	8004080 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f06f 0202 	mvn.w	r2, #2
 8004050:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2201      	movs	r2, #1
 8004056:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	f003 0303 	and.w	r3, r3, #3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7fd fdd2 	bl	8001c10 <HAL_TIM_IC_CaptureCallback>
 800406c:	e005      	b.n	800407a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 faa0 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f000 faa7 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	f003 0304 	and.w	r3, r3, #4
 800408a:	2b04      	cmp	r3, #4
 800408c:	d122      	bne.n	80040d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f003 0304 	and.w	r3, r3, #4
 8004098:	2b04      	cmp	r3, #4
 800409a:	d11b      	bne.n	80040d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f06f 0204 	mvn.w	r2, #4
 80040a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2202      	movs	r2, #2
 80040aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fd fda8 	bl	8001c10 <HAL_TIM_IC_CaptureCallback>
 80040c0:	e005      	b.n	80040ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 fa76 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 fa7d 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	f003 0308 	and.w	r3, r3, #8
 80040de:	2b08      	cmp	r3, #8
 80040e0:	d122      	bne.n	8004128 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	f003 0308 	and.w	r3, r3, #8
 80040ec:	2b08      	cmp	r3, #8
 80040ee:	d11b      	bne.n	8004128 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f06f 0208 	mvn.w	r2, #8
 80040f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2204      	movs	r2, #4
 80040fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	f003 0303 	and.w	r3, r3, #3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d003      	beq.n	8004116 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f7fd fd7e 	bl	8001c10 <HAL_TIM_IC_CaptureCallback>
 8004114:	e005      	b.n	8004122 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 fa4c 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 fa53 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	f003 0310 	and.w	r3, r3, #16
 8004132:	2b10      	cmp	r3, #16
 8004134:	d122      	bne.n	800417c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	f003 0310 	and.w	r3, r3, #16
 8004140:	2b10      	cmp	r3, #16
 8004142:	d11b      	bne.n	800417c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f06f 0210 	mvn.w	r2, #16
 800414c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2208      	movs	r2, #8
 8004152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	69db      	ldr	r3, [r3, #28]
 800415a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f7fd fd54 	bl	8001c10 <HAL_TIM_IC_CaptureCallback>
 8004168:	e005      	b.n	8004176 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 fa22 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 fa29 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b01      	cmp	r3, #1
 8004188:	d10e      	bne.n	80041a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b01      	cmp	r3, #1
 8004196:	d107      	bne.n	80041a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f06f 0201 	mvn.w	r2, #1
 80041a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f9fc 	bl	80045a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041b2:	2b80      	cmp	r3, #128	; 0x80
 80041b4:	d10e      	bne.n	80041d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041c0:	2b80      	cmp	r3, #128	; 0x80
 80041c2:	d107      	bne.n	80041d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 fcae 	bl	8004b30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041e2:	d10e      	bne.n	8004202 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ee:	2b80      	cmp	r3, #128	; 0x80
 80041f0:	d107      	bne.n	8004202 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80041fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 fca1 	bl	8004b44 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800420c:	2b40      	cmp	r3, #64	; 0x40
 800420e:	d10e      	bne.n	800422e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800421a:	2b40      	cmp	r3, #64	; 0x40
 800421c:	d107      	bne.n	800422e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004226:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f9d7 	bl	80045dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	691b      	ldr	r3, [r3, #16]
 8004234:	f003 0320 	and.w	r3, r3, #32
 8004238:	2b20      	cmp	r3, #32
 800423a:	d10e      	bne.n	800425a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	f003 0320 	and.w	r3, r3, #32
 8004246:	2b20      	cmp	r3, #32
 8004248:	d107      	bne.n	800425a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f06f 0220 	mvn.w	r2, #32
 8004252:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 fc61 	bl	8004b1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800425a:	bf00      	nop
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}

08004262 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004262:	b580      	push	{r7, lr}
 8004264:	b084      	sub	sp, #16
 8004266:	af00      	add	r7, sp, #0
 8004268:	60f8      	str	r0, [r7, #12]
 800426a:	60b9      	str	r1, [r7, #8]
 800426c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004274:	2b01      	cmp	r3, #1
 8004276:	d101      	bne.n	800427c <HAL_TIM_IC_ConfigChannel+0x1a>
 8004278:	2302      	movs	r3, #2
 800427a:	e082      	b.n	8004382 <HAL_TIM_IC_ConfigChannel+0x120>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d11b      	bne.n	80042c2 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	6819      	ldr	r1, [r3, #0]
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	685a      	ldr	r2, [r3, #4]
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	f000 fa0d 	bl	80046b8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699a      	ldr	r2, [r3, #24]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f022 020c 	bic.w	r2, r2, #12
 80042ac:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	6999      	ldr	r1, [r3, #24]
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	689a      	ldr	r2, [r3, #8]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	430a      	orrs	r2, r1
 80042be:	619a      	str	r2, [r3, #24]
 80042c0:	e05a      	b.n	8004378 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	d11c      	bne.n	8004302 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6818      	ldr	r0, [r3, #0]
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	6819      	ldr	r1, [r3, #0]
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	685a      	ldr	r2, [r3, #4]
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	f000 fa73 	bl	80047c2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	699a      	ldr	r2, [r3, #24]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80042ea:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	6999      	ldr	r1, [r3, #24]
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	021a      	lsls	r2, r3, #8
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	430a      	orrs	r2, r1
 80042fe:	619a      	str	r2, [r3, #24]
 8004300:	e03a      	b.n	8004378 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2b08      	cmp	r3, #8
 8004306:	d11b      	bne.n	8004340 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6818      	ldr	r0, [r3, #0]
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	6819      	ldr	r1, [r3, #0]
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f000 fac0 	bl	800489c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	69da      	ldr	r2, [r3, #28]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 020c 	bic.w	r2, r2, #12
 800432a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	69d9      	ldr	r1, [r3, #28]
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	61da      	str	r2, [r3, #28]
 800433e:	e01b      	b.n	8004378 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6818      	ldr	r0, [r3, #0]
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	6819      	ldr	r1, [r3, #0]
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	685a      	ldr	r2, [r3, #4]
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	f000 fae0 	bl	8004914 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	69da      	ldr	r2, [r3, #28]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004362:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	69d9      	ldr	r1, [r3, #28]
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	021a      	lsls	r2, r3, #8
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	430a      	orrs	r2, r1
 8004376:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b084      	sub	sp, #16
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
 8004392:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800439a:	2b01      	cmp	r3, #1
 800439c:	d101      	bne.n	80043a2 <HAL_TIM_ConfigClockSource+0x18>
 800439e:	2302      	movs	r3, #2
 80043a0:	e0b5      	b.n	800450e <HAL_TIM_ConfigClockSource+0x184>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2202      	movs	r2, #2
 80043ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043c0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043c4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043cc:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043de:	d03e      	beq.n	800445e <HAL_TIM_ConfigClockSource+0xd4>
 80043e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043e4:	f200 8087 	bhi.w	80044f6 <HAL_TIM_ConfigClockSource+0x16c>
 80043e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ec:	f000 8085 	beq.w	80044fa <HAL_TIM_ConfigClockSource+0x170>
 80043f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043f4:	d87f      	bhi.n	80044f6 <HAL_TIM_ConfigClockSource+0x16c>
 80043f6:	2b70      	cmp	r3, #112	; 0x70
 80043f8:	d01a      	beq.n	8004430 <HAL_TIM_ConfigClockSource+0xa6>
 80043fa:	2b70      	cmp	r3, #112	; 0x70
 80043fc:	d87b      	bhi.n	80044f6 <HAL_TIM_ConfigClockSource+0x16c>
 80043fe:	2b60      	cmp	r3, #96	; 0x60
 8004400:	d050      	beq.n	80044a4 <HAL_TIM_ConfigClockSource+0x11a>
 8004402:	2b60      	cmp	r3, #96	; 0x60
 8004404:	d877      	bhi.n	80044f6 <HAL_TIM_ConfigClockSource+0x16c>
 8004406:	2b50      	cmp	r3, #80	; 0x50
 8004408:	d03c      	beq.n	8004484 <HAL_TIM_ConfigClockSource+0xfa>
 800440a:	2b50      	cmp	r3, #80	; 0x50
 800440c:	d873      	bhi.n	80044f6 <HAL_TIM_ConfigClockSource+0x16c>
 800440e:	2b40      	cmp	r3, #64	; 0x40
 8004410:	d058      	beq.n	80044c4 <HAL_TIM_ConfigClockSource+0x13a>
 8004412:	2b40      	cmp	r3, #64	; 0x40
 8004414:	d86f      	bhi.n	80044f6 <HAL_TIM_ConfigClockSource+0x16c>
 8004416:	2b30      	cmp	r3, #48	; 0x30
 8004418:	d064      	beq.n	80044e4 <HAL_TIM_ConfigClockSource+0x15a>
 800441a:	2b30      	cmp	r3, #48	; 0x30
 800441c:	d86b      	bhi.n	80044f6 <HAL_TIM_ConfigClockSource+0x16c>
 800441e:	2b20      	cmp	r3, #32
 8004420:	d060      	beq.n	80044e4 <HAL_TIM_ConfigClockSource+0x15a>
 8004422:	2b20      	cmp	r3, #32
 8004424:	d867      	bhi.n	80044f6 <HAL_TIM_ConfigClockSource+0x16c>
 8004426:	2b00      	cmp	r3, #0
 8004428:	d05c      	beq.n	80044e4 <HAL_TIM_ConfigClockSource+0x15a>
 800442a:	2b10      	cmp	r3, #16
 800442c:	d05a      	beq.n	80044e4 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800442e:	e062      	b.n	80044f6 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6818      	ldr	r0, [r3, #0]
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	6899      	ldr	r1, [r3, #8]
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	f000 fac0 	bl	80049c4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004452:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68fa      	ldr	r2, [r7, #12]
 800445a:	609a      	str	r2, [r3, #8]
      break;
 800445c:	e04e      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6818      	ldr	r0, [r3, #0]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	6899      	ldr	r1, [r3, #8]
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	f000 faa9 	bl	80049c4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	689a      	ldr	r2, [r3, #8]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004480:	609a      	str	r2, [r3, #8]
      break;
 8004482:	e03b      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6818      	ldr	r0, [r3, #0]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	6859      	ldr	r1, [r3, #4]
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	461a      	mov	r2, r3
 8004492:	f000 f967 	bl	8004764 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2150      	movs	r1, #80	; 0x50
 800449c:	4618      	mov	r0, r3
 800449e:	f000 fa76 	bl	800498e <TIM_ITRx_SetConfig>
      break;
 80044a2:	e02b      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6818      	ldr	r0, [r3, #0]
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	6859      	ldr	r1, [r3, #4]
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	461a      	mov	r2, r3
 80044b2:	f000 f9c3 	bl	800483c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2160      	movs	r1, #96	; 0x60
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 fa66 	bl	800498e <TIM_ITRx_SetConfig>
      break;
 80044c2:	e01b      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6818      	ldr	r0, [r3, #0]
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	6859      	ldr	r1, [r3, #4]
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	461a      	mov	r2, r3
 80044d2:	f000 f947 	bl	8004764 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2140      	movs	r1, #64	; 0x40
 80044dc:	4618      	mov	r0, r3
 80044de:	f000 fa56 	bl	800498e <TIM_ITRx_SetConfig>
      break;
 80044e2:	e00b      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4619      	mov	r1, r3
 80044ee:	4610      	mov	r0, r2
 80044f0:	f000 fa4d 	bl	800498e <TIM_ITRx_SetConfig>
        break;
 80044f4:	e002      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x172>
      break;
 80044f6:	bf00      	nop
 80044f8:	e000      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x172>
      break;
 80044fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
	...

08004518 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004522:	2300      	movs	r3, #0
 8004524:	60fb      	str	r3, [r7, #12]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b0c      	cmp	r3, #12
 800452a:	d831      	bhi.n	8004590 <HAL_TIM_ReadCapturedValue+0x78>
 800452c:	a201      	add	r2, pc, #4	; (adr r2, 8004534 <HAL_TIM_ReadCapturedValue+0x1c>)
 800452e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004532:	bf00      	nop
 8004534:	08004569 	.word	0x08004569
 8004538:	08004591 	.word	0x08004591
 800453c:	08004591 	.word	0x08004591
 8004540:	08004591 	.word	0x08004591
 8004544:	08004573 	.word	0x08004573
 8004548:	08004591 	.word	0x08004591
 800454c:	08004591 	.word	0x08004591
 8004550:	08004591 	.word	0x08004591
 8004554:	0800457d 	.word	0x0800457d
 8004558:	08004591 	.word	0x08004591
 800455c:	08004591 	.word	0x08004591
 8004560:	08004591 	.word	0x08004591
 8004564:	08004587 	.word	0x08004587
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800456e:	60fb      	str	r3, [r7, #12]

      break;
 8004570:	e00f      	b.n	8004592 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004578:	60fb      	str	r3, [r7, #12]

      break;
 800457a:	e00a      	b.n	8004592 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004582:	60fb      	str	r3, [r7, #12]

      break;
 8004584:	e005      	b.n	8004592 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458c:	60fb      	str	r3, [r7, #12]

      break;
 800458e:	e000      	b.n	8004592 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004590:	bf00      	nop
  }

  return tmpreg;
 8004592:	68fb      	ldr	r3, [r7, #12]
}
 8004594:	4618      	mov	r0, r3
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045e4:	bf00      	nop
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b085      	sub	sp, #20
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4a2a      	ldr	r2, [pc, #168]	; (80046ac <TIM_Base_SetConfig+0xbc>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d003      	beq.n	8004610 <TIM_Base_SetConfig+0x20>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800460e:	d108      	bne.n	8004622 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004616:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	4313      	orrs	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a21      	ldr	r2, [pc, #132]	; (80046ac <TIM_Base_SetConfig+0xbc>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d00b      	beq.n	8004642 <TIM_Base_SetConfig+0x52>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004630:	d007      	beq.n	8004642 <TIM_Base_SetConfig+0x52>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a1e      	ldr	r2, [pc, #120]	; (80046b0 <TIM_Base_SetConfig+0xc0>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d003      	beq.n	8004642 <TIM_Base_SetConfig+0x52>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a1d      	ldr	r2, [pc, #116]	; (80046b4 <TIM_Base_SetConfig+0xc4>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d108      	bne.n	8004654 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004648:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	4313      	orrs	r3, r2
 8004652:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	4313      	orrs	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	689a      	ldr	r2, [r3, #8]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4a0c      	ldr	r2, [pc, #48]	; (80046ac <TIM_Base_SetConfig+0xbc>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d007      	beq.n	8004690 <TIM_Base_SetConfig+0xa0>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a0b      	ldr	r2, [pc, #44]	; (80046b0 <TIM_Base_SetConfig+0xc0>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d003      	beq.n	8004690 <TIM_Base_SetConfig+0xa0>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	4a0a      	ldr	r2, [pc, #40]	; (80046b4 <TIM_Base_SetConfig+0xc4>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d103      	bne.n	8004698 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	691a      	ldr	r2, [r3, #16]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	615a      	str	r2, [r3, #20]
}
 800469e:	bf00      	nop
 80046a0:	3714      	adds	r7, #20
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	40012c00 	.word	0x40012c00
 80046b0:	40014000 	.word	0x40014000
 80046b4:	40014400 	.word	0x40014400

080046b8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b087      	sub	sp, #28
 80046bc:	af00      	add	r7, sp, #0
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	607a      	str	r2, [r7, #4]
 80046c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	f023 0201 	bic.w	r2, r3, #1
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	4a1e      	ldr	r2, [pc, #120]	; (800475c <TIM_TI1_SetConfig+0xa4>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d007      	beq.n	80046f6 <TIM_TI1_SetConfig+0x3e>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ec:	d003      	beq.n	80046f6 <TIM_TI1_SetConfig+0x3e>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	4a1b      	ldr	r2, [pc, #108]	; (8004760 <TIM_TI1_SetConfig+0xa8>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d101      	bne.n	80046fa <TIM_TI1_SetConfig+0x42>
 80046f6:	2301      	movs	r3, #1
 80046f8:	e000      	b.n	80046fc <TIM_TI1_SetConfig+0x44>
 80046fa:	2300      	movs	r3, #0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d008      	beq.n	8004712 <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f023 0303 	bic.w	r3, r3, #3
 8004706:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004708:	697a      	ldr	r2, [r7, #20]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4313      	orrs	r3, r2
 800470e:	617b      	str	r3, [r7, #20]
 8004710:	e003      	b.n	800471a <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	f043 0301 	orr.w	r3, r3, #1
 8004718:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004720:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	011b      	lsls	r3, r3, #4
 8004726:	b2db      	uxtb	r3, r3
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	4313      	orrs	r3, r2
 800472c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	f023 030a 	bic.w	r3, r3, #10
 8004734:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	f003 030a 	and.w	r3, r3, #10
 800473c:	693a      	ldr	r2, [r7, #16]
 800473e:	4313      	orrs	r3, r2
 8004740:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	621a      	str	r2, [r3, #32]
}
 800474e:	bf00      	nop
 8004750:	371c      	adds	r7, #28
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	40012c00 	.word	0x40012c00
 8004760:	40014000 	.word	0x40014000

08004764 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004764:	b480      	push	{r7}
 8004766:	b087      	sub	sp, #28
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	f023 0201 	bic.w	r2, r3, #1
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800478e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	011b      	lsls	r3, r3, #4
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	4313      	orrs	r3, r2
 8004798:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	f023 030a 	bic.w	r3, r3, #10
 80047a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	693a      	ldr	r2, [r7, #16]
 80047ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	697a      	ldr	r2, [r7, #20]
 80047b4:	621a      	str	r2, [r3, #32]
}
 80047b6:	bf00      	nop
 80047b8:	371c      	adds	r7, #28
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr

080047c2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80047c2:	b480      	push	{r7}
 80047c4:	b087      	sub	sp, #28
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	60f8      	str	r0, [r7, #12]
 80047ca:	60b9      	str	r1, [r7, #8]
 80047cc:	607a      	str	r2, [r7, #4]
 80047ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	f023 0210 	bic.w	r2, r3, #16
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	699b      	ldr	r3, [r3, #24]
 80047e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	021b      	lsls	r3, r3, #8
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004800:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	031b      	lsls	r3, r3, #12
 8004806:	b29b      	uxth	r3, r3
 8004808:	697a      	ldr	r2, [r7, #20]
 800480a:	4313      	orrs	r3, r2
 800480c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004814:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	4313      	orrs	r3, r2
 8004822:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	693a      	ldr	r2, [r7, #16]
 800482e:	621a      	str	r2, [r3, #32]
}
 8004830:	bf00      	nop
 8004832:	371c      	adds	r7, #28
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800483c:	b480      	push	{r7}
 800483e:	b087      	sub	sp, #28
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a1b      	ldr	r3, [r3, #32]
 800484c:	f023 0210 	bic.w	r2, r3, #16
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004866:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	031b      	lsls	r3, r3, #12
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	4313      	orrs	r3, r2
 8004870:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004878:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	011b      	lsls	r3, r3, #4
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	4313      	orrs	r3, r2
 8004882:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	697a      	ldr	r2, [r7, #20]
 8004888:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	621a      	str	r2, [r3, #32]
}
 8004890:	bf00      	nop
 8004892:	371c      	adds	r7, #28
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800489c:	b480      	push	{r7}
 800489e:	b087      	sub	sp, #28
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
 80048a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	69db      	ldr	r3, [r3, #28]
 80048ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	f023 0303 	bic.w	r3, r3, #3
 80048c8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048d8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	011b      	lsls	r3, r3, #4
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80048ec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	021b      	lsls	r3, r3, #8
 80048f2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	693a      	ldr	r2, [r7, #16]
 8004906:	621a      	str	r2, [r3, #32]
}
 8004908:	bf00      	nop
 800490a:	371c      	adds	r7, #28
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
 8004920:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	69db      	ldr	r3, [r3, #28]
 8004932:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004940:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	021b      	lsls	r3, r3, #8
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	4313      	orrs	r3, r2
 800494a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004952:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	031b      	lsls	r3, r3, #12
 8004958:	b29b      	uxth	r3, r3
 800495a:	697a      	ldr	r2, [r7, #20]
 800495c:	4313      	orrs	r3, r2
 800495e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004966:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	031b      	lsls	r3, r3, #12
 800496c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	4313      	orrs	r3, r2
 8004974:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	621a      	str	r2, [r3, #32]
}
 8004982:	bf00      	nop
 8004984:	371c      	adds	r7, #28
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr

0800498e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800498e:	b480      	push	{r7}
 8004990:	b085      	sub	sp, #20
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
 8004996:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049a6:	683a      	ldr	r2, [r7, #0]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	f043 0307 	orr.w	r3, r3, #7
 80049b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	609a      	str	r2, [r3, #8]
}
 80049b8:	bf00      	nop
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b087      	sub	sp, #28
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
 80049d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	021a      	lsls	r2, r3, #8
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	431a      	orrs	r2, r3
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	697a      	ldr	r2, [r7, #20]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	609a      	str	r2, [r3, #8]
}
 80049f8:	bf00      	nop
 80049fa:	371c      	adds	r7, #28
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b087      	sub	sp, #28
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	f003 031f 	and.w	r3, r3, #31
 8004a16:	2201      	movs	r2, #1
 8004a18:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6a1a      	ldr	r2, [r3, #32]
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	43db      	mvns	r3, r3
 8004a26:	401a      	ands	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6a1a      	ldr	r2, [r3, #32]
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	f003 031f 	and.w	r3, r3, #31
 8004a36:	6879      	ldr	r1, [r7, #4]
 8004a38:	fa01 f303 	lsl.w	r3, r1, r3
 8004a3c:	431a      	orrs	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	621a      	str	r2, [r3, #32]
}
 8004a42:	bf00      	nop
 8004a44:	371c      	adds	r7, #28
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
	...

08004a50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d101      	bne.n	8004a68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a64:	2302      	movs	r3, #2
 8004a66:	e04f      	b.n	8004b08 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2202      	movs	r2, #2
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a21      	ldr	r2, [pc, #132]	; (8004b14 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d108      	bne.n	8004aa4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004a98:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aaa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a14      	ldr	r2, [pc, #80]	; (8004b14 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d009      	beq.n	8004adc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad0:	d004      	beq.n	8004adc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a10      	ldr	r2, [pc, #64]	; (8004b18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d10c      	bne.n	8004af6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ae2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	68ba      	ldr	r2, [r7, #8]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	40012c00 	.word	0x40012c00
 8004b18:	40014000 	.word	0x40014000

08004b1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b4c:	bf00      	nop
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e040      	b.n	8004bec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d106      	bne.n	8004b80 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7fd f9a4 	bl	8001ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2224      	movs	r2, #36	; 0x24
 8004b84:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f022 0201 	bic.w	r2, r2, #1
 8004b94:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 fb26 	bl	80051e8 <UART_SetConfig>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d101      	bne.n	8004ba6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e022      	b.n	8004bec <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fd4e 	bl	8005650 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685a      	ldr	r2, [r3, #4]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689a      	ldr	r2, [r3, #8]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004bd2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f042 0201 	orr.w	r2, r2, #1
 8004be2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 fdd5 	bl	8005794 <UART_CheckIdleState>
 8004bea:	4603      	mov	r3, r0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3708      	adds	r7, #8
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b08a      	sub	sp, #40	; 0x28
 8004bf8:	af02      	add	r7, sp, #8
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	603b      	str	r3, [r7, #0]
 8004c00:	4613      	mov	r3, r2
 8004c02:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c08:	2b20      	cmp	r3, #32
 8004c0a:	f040 8082 	bne.w	8004d12 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d002      	beq.n	8004c1a <HAL_UART_Transmit+0x26>
 8004c14:	88fb      	ldrh	r3, [r7, #6]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e07a      	b.n	8004d14 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d101      	bne.n	8004c2c <HAL_UART_Transmit+0x38>
 8004c28:	2302      	movs	r3, #2
 8004c2a:	e073      	b.n	8004d14 <HAL_UART_Transmit+0x120>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2221      	movs	r2, #33	; 0x21
 8004c40:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c42:	f7fd fafd 	bl	8002240 <HAL_GetTick>
 8004c46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	88fa      	ldrh	r2, [r7, #6]
 8004c4c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	88fa      	ldrh	r2, [r7, #6]
 8004c54:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c60:	d108      	bne.n	8004c74 <HAL_UART_Transmit+0x80>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d104      	bne.n	8004c74 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	61bb      	str	r3, [r7, #24]
 8004c72:	e003      	b.n	8004c7c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004c84:	e02d      	b.n	8004ce2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	9300      	str	r3, [sp, #0]
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	2180      	movs	r1, #128	; 0x80
 8004c90:	68f8      	ldr	r0, [r7, #12]
 8004c92:	f000 fdc8 	bl	8005826 <UART_WaitOnFlagUntilTimeout>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d001      	beq.n	8004ca0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e039      	b.n	8004d14 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d10b      	bne.n	8004cbe <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	881a      	ldrh	r2, [r3, #0]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cb2:	b292      	uxth	r2, r2
 8004cb4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	3302      	adds	r3, #2
 8004cba:	61bb      	str	r3, [r7, #24]
 8004cbc:	e008      	b.n	8004cd0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	781a      	ldrb	r2, [r3, #0]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	b292      	uxth	r2, r2
 8004cc8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1cb      	bne.n	8004c86 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	9300      	str	r3, [sp, #0]
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	2140      	movs	r1, #64	; 0x40
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 fd94 	bl	8005826 <UART_WaitOnFlagUntilTimeout>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e005      	b.n	8004d14 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	e000      	b.n	8004d14 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004d12:	2302      	movs	r3, #2
  }
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3720      	adds	r7, #32
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	4613      	mov	r3, r2
 8004d28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d2e:	2b20      	cmp	r3, #32
 8004d30:	d131      	bne.n	8004d96 <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d002      	beq.n	8004d3e <HAL_UART_Receive_IT+0x22>
 8004d38:	88fb      	ldrh	r3, [r7, #6]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d101      	bne.n	8004d42 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e02a      	b.n	8004d98 <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d101      	bne.n	8004d50 <HAL_UART_Receive_IT+0x34>
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	e023      	b.n	8004d98 <HAL_UART_Receive_IT+0x7c>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a0f      	ldr	r2, [pc, #60]	; (8004da0 <HAL_UART_Receive_IT+0x84>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d00e      	beq.n	8004d86 <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d007      	beq.n	8004d86 <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004d84:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004d86:	88fb      	ldrh	r3, [r7, #6]
 8004d88:	461a      	mov	r2, r3
 8004d8a:	68b9      	ldr	r1, [r7, #8]
 8004d8c:	68f8      	ldr	r0, [r7, #12]
 8004d8e:	f000 fdc7 	bl	8005920 <UART_Start_Receive_IT>
 8004d92:	4603      	mov	r3, r0
 8004d94:	e000      	b.n	8004d98 <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8004d96:	2302      	movs	r3, #2
  }
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	40008000 	.word	0x40008000

08004da4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b088      	sub	sp, #32
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	69db      	ldr	r3, [r3, #28]
 8004db2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004dc4:	69fa      	ldr	r2, [r7, #28]
 8004dc6:	f640 030f 	movw	r3, #2063	; 0x80f
 8004dca:	4013      	ands	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d113      	bne.n	8004dfc <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	f003 0320 	and.w	r3, r3, #32
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00e      	beq.n	8004dfc <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	f003 0320 	and.w	r3, r3, #32
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d009      	beq.n	8004dfc <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	f000 81ce 	beq.w	800518e <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	4798      	blx	r3
      }
      return;
 8004dfa:	e1c8      	b.n	800518e <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f000 80e3 	beq.w	8004fca <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d105      	bne.n	8004e1a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	4ba6      	ldr	r3, [pc, #664]	; (80050ac <HAL_UART_IRQHandler+0x308>)
 8004e12:	4013      	ands	r3, r2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f000 80d8 	beq.w	8004fca <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	f003 0301 	and.w	r3, r3, #1
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d010      	beq.n	8004e46 <HAL_UART_IRQHandler+0xa2>
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00b      	beq.n	8004e46 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2201      	movs	r2, #1
 8004e34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e3c:	f043 0201 	orr.w	r2, r3, #1
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	f003 0302 	and.w	r3, r3, #2
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d010      	beq.n	8004e72 <HAL_UART_IRQHandler+0xce>
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00b      	beq.n	8004e72 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2202      	movs	r2, #2
 8004e60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e68:	f043 0204 	orr.w	r2, r3, #4
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d010      	beq.n	8004e9e <HAL_UART_IRQHandler+0xfa>
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00b      	beq.n	8004e9e <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2204      	movs	r2, #4
 8004e8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e94:	f043 0202 	orr.w	r2, r3, #2
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	f003 0308 	and.w	r3, r3, #8
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d015      	beq.n	8004ed4 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	f003 0320 	and.w	r3, r3, #32
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d104      	bne.n	8004ebc <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00b      	beq.n	8004ed4 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2208      	movs	r2, #8
 8004ec2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004eca:	f043 0208 	orr.w	r2, r3, #8
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d011      	beq.n	8004f02 <HAL_UART_IRQHandler+0x15e>
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00c      	beq.n	8004f02 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ef0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ef8:	f043 0220 	orr.w	r2, r3, #32
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 8142 	beq.w	8005192 <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	f003 0320 	and.w	r3, r3, #32
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00c      	beq.n	8004f32 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	f003 0320 	and.w	r3, r3, #32
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d007      	beq.n	8004f32 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f38:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f44:	2b40      	cmp	r3, #64	; 0x40
 8004f46:	d004      	beq.n	8004f52 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d031      	beq.n	8004fb6 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 fd6c 	bl	8005a30 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f62:	2b40      	cmp	r3, #64	; 0x40
 8004f64:	d123      	bne.n	8004fae <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	689a      	ldr	r2, [r3, #8]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f74:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d013      	beq.n	8004fa6 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f82:	4a4b      	ldr	r2, [pc, #300]	; (80050b0 <HAL_UART_IRQHandler+0x30c>)
 8004f84:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7fd fad7 	bl	800253e <HAL_DMA_Abort_IT>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d017      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8004fa0:	4610      	mov	r0, r2
 8004fa2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fa4:	e00f      	b.n	8004fc6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f908 	bl	80051bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fac:	e00b      	b.n	8004fc6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 f904 	bl	80051bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fb4:	e007      	b.n	8004fc6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 f900 	bl	80051bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8004fc4:	e0e5      	b.n	8005192 <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fc6:	bf00      	nop
    return;
 8004fc8:	e0e3      	b.n	8005192 <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	f040 80a9 	bne.w	8005126 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	f003 0310 	and.w	r3, r3, #16
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	f000 80a3 	beq.w	8005126 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	f003 0310 	and.w	r3, r3, #16
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 809d 	beq.w	8005126 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2210      	movs	r2, #16
 8004ff2:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ffe:	2b40      	cmp	r3, #64	; 0x40
 8005000:	d158      	bne.n	80050b4 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800500c:	893b      	ldrh	r3, [r7, #8]
 800500e:	2b00      	cmp	r3, #0
 8005010:	f000 80c1 	beq.w	8005196 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800501a:	893a      	ldrh	r2, [r7, #8]
 800501c:	429a      	cmp	r2, r3
 800501e:	f080 80ba 	bcs.w	8005196 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	893a      	ldrh	r2, [r7, #8]
 8005026:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0320 	and.w	r3, r3, #32
 8005036:	2b00      	cmp	r3, #0
 8005038:	d12a      	bne.n	8005090 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005048:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	689a      	ldr	r2, [r3, #8]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f022 0201 	bic.w	r2, r2, #1
 8005058:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689a      	ldr	r2, [r3, #8]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005068:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2220      	movs	r2, #32
 800506e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f022 0210 	bic.w	r2, r2, #16
 8005084:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800508a:	4618      	mov	r0, r3
 800508c:	f7fd fa19 	bl	80024c2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800509c:	b29b      	uxth	r3, r3
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	4619      	mov	r1, r3
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 f893 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80050aa:	e074      	b.n	8005196 <HAL_UART_IRQHandler+0x3f2>
 80050ac:	04000120 	.word	0x04000120
 80050b0:	08005a8f 	.word	0x08005a8f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d063      	beq.n	800519a <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 80050d2:	897b      	ldrh	r3, [r7, #10]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d060      	beq.n	800519a <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80050e6:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689a      	ldr	r2, [r3, #8]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f022 0201 	bic.w	r2, r2, #1
 80050f6:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2220      	movs	r2, #32
 80050fc:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f022 0210 	bic.w	r2, r2, #16
 8005118:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800511a:	897b      	ldrh	r3, [r7, #10]
 800511c:	4619      	mov	r1, r3
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f856 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005124:	e039      	b.n	800519a <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00d      	beq.n	800514c <HAL_UART_IRQHandler+0x3a8>
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d008      	beq.n	800514c <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005142:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 fda9 	bl	8005c9c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800514a:	e029      	b.n	80051a0 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00d      	beq.n	8005172 <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800515c:	2b00      	cmp	r3, #0
 800515e:	d008      	beq.n	8005172 <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005164:	2b00      	cmp	r3, #0
 8005166:	d01a      	beq.n	800519e <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	4798      	blx	r3
    }
    return;
 8005170:	e015      	b.n	800519e <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005178:	2b00      	cmp	r3, #0
 800517a:	d011      	beq.n	80051a0 <HAL_UART_IRQHandler+0x3fc>
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00c      	beq.n	80051a0 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 fc97 	bl	8005aba <UART_EndTransmit_IT>
    return;
 800518c:	e008      	b.n	80051a0 <HAL_UART_IRQHandler+0x3fc>
      return;
 800518e:	bf00      	nop
 8005190:	e006      	b.n	80051a0 <HAL_UART_IRQHandler+0x3fc>
    return;
 8005192:	bf00      	nop
 8005194:	e004      	b.n	80051a0 <HAL_UART_IRQHandler+0x3fc>
      return;
 8005196:	bf00      	nop
 8005198:	e002      	b.n	80051a0 <HAL_UART_IRQHandler+0x3fc>
      return;
 800519a:	bf00      	nop
 800519c:	e000      	b.n	80051a0 <HAL_UART_IRQHandler+0x3fc>
    return;
 800519e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80051a0:	3720      	adds	r7, #32
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop

080051a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	460b      	mov	r3, r1
 80051da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051e8:	b5b0      	push	{r4, r5, r7, lr}
 80051ea:	b088      	sub	sp, #32
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051f0:	2300      	movs	r3, #0
 80051f2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	431a      	orrs	r2, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	431a      	orrs	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	4313      	orrs	r3, r2
 800520a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	4baa      	ldr	r3, [pc, #680]	; (80054bc <UART_SetConfig+0x2d4>)
 8005214:	4013      	ands	r3, r2
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	6812      	ldr	r2, [r2, #0]
 800521a:	69f9      	ldr	r1, [r7, #28]
 800521c:	430b      	orrs	r3, r1
 800521e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	68da      	ldr	r2, [r3, #12]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	430a      	orrs	r2, r1
 8005234:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a9f      	ldr	r2, [pc, #636]	; (80054c0 <UART_SetConfig+0x2d8>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d004      	beq.n	8005250 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a1b      	ldr	r3, [r3, #32]
 800524a:	69fa      	ldr	r2, [r7, #28]
 800524c:	4313      	orrs	r3, r2
 800524e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	69fa      	ldr	r2, [r7, #28]
 8005260:	430a      	orrs	r2, r1
 8005262:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a96      	ldr	r2, [pc, #600]	; (80054c4 <UART_SetConfig+0x2dc>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d121      	bne.n	80052b2 <UART_SetConfig+0xca>
 800526e:	4b96      	ldr	r3, [pc, #600]	; (80054c8 <UART_SetConfig+0x2e0>)
 8005270:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005274:	f003 0303 	and.w	r3, r3, #3
 8005278:	2b03      	cmp	r3, #3
 800527a:	d817      	bhi.n	80052ac <UART_SetConfig+0xc4>
 800527c:	a201      	add	r2, pc, #4	; (adr r2, 8005284 <UART_SetConfig+0x9c>)
 800527e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005282:	bf00      	nop
 8005284:	08005295 	.word	0x08005295
 8005288:	080052a1 	.word	0x080052a1
 800528c:	0800529b 	.word	0x0800529b
 8005290:	080052a7 	.word	0x080052a7
 8005294:	2301      	movs	r3, #1
 8005296:	76fb      	strb	r3, [r7, #27]
 8005298:	e096      	b.n	80053c8 <UART_SetConfig+0x1e0>
 800529a:	2302      	movs	r3, #2
 800529c:	76fb      	strb	r3, [r7, #27]
 800529e:	e093      	b.n	80053c8 <UART_SetConfig+0x1e0>
 80052a0:	2304      	movs	r3, #4
 80052a2:	76fb      	strb	r3, [r7, #27]
 80052a4:	e090      	b.n	80053c8 <UART_SetConfig+0x1e0>
 80052a6:	2308      	movs	r3, #8
 80052a8:	76fb      	strb	r3, [r7, #27]
 80052aa:	e08d      	b.n	80053c8 <UART_SetConfig+0x1e0>
 80052ac:	2310      	movs	r3, #16
 80052ae:	76fb      	strb	r3, [r7, #27]
 80052b0:	e08a      	b.n	80053c8 <UART_SetConfig+0x1e0>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a85      	ldr	r2, [pc, #532]	; (80054cc <UART_SetConfig+0x2e4>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d132      	bne.n	8005322 <UART_SetConfig+0x13a>
 80052bc:	4b82      	ldr	r3, [pc, #520]	; (80054c8 <UART_SetConfig+0x2e0>)
 80052be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052c2:	f003 030c 	and.w	r3, r3, #12
 80052c6:	2b0c      	cmp	r3, #12
 80052c8:	d828      	bhi.n	800531c <UART_SetConfig+0x134>
 80052ca:	a201      	add	r2, pc, #4	; (adr r2, 80052d0 <UART_SetConfig+0xe8>)
 80052cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052d0:	08005305 	.word	0x08005305
 80052d4:	0800531d 	.word	0x0800531d
 80052d8:	0800531d 	.word	0x0800531d
 80052dc:	0800531d 	.word	0x0800531d
 80052e0:	08005311 	.word	0x08005311
 80052e4:	0800531d 	.word	0x0800531d
 80052e8:	0800531d 	.word	0x0800531d
 80052ec:	0800531d 	.word	0x0800531d
 80052f0:	0800530b 	.word	0x0800530b
 80052f4:	0800531d 	.word	0x0800531d
 80052f8:	0800531d 	.word	0x0800531d
 80052fc:	0800531d 	.word	0x0800531d
 8005300:	08005317 	.word	0x08005317
 8005304:	2300      	movs	r3, #0
 8005306:	76fb      	strb	r3, [r7, #27]
 8005308:	e05e      	b.n	80053c8 <UART_SetConfig+0x1e0>
 800530a:	2302      	movs	r3, #2
 800530c:	76fb      	strb	r3, [r7, #27]
 800530e:	e05b      	b.n	80053c8 <UART_SetConfig+0x1e0>
 8005310:	2304      	movs	r3, #4
 8005312:	76fb      	strb	r3, [r7, #27]
 8005314:	e058      	b.n	80053c8 <UART_SetConfig+0x1e0>
 8005316:	2308      	movs	r3, #8
 8005318:	76fb      	strb	r3, [r7, #27]
 800531a:	e055      	b.n	80053c8 <UART_SetConfig+0x1e0>
 800531c:	2310      	movs	r3, #16
 800531e:	76fb      	strb	r3, [r7, #27]
 8005320:	e052      	b.n	80053c8 <UART_SetConfig+0x1e0>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a6a      	ldr	r2, [pc, #424]	; (80054d0 <UART_SetConfig+0x2e8>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d120      	bne.n	800536e <UART_SetConfig+0x186>
 800532c:	4b66      	ldr	r3, [pc, #408]	; (80054c8 <UART_SetConfig+0x2e0>)
 800532e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005332:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005336:	2b30      	cmp	r3, #48	; 0x30
 8005338:	d013      	beq.n	8005362 <UART_SetConfig+0x17a>
 800533a:	2b30      	cmp	r3, #48	; 0x30
 800533c:	d814      	bhi.n	8005368 <UART_SetConfig+0x180>
 800533e:	2b20      	cmp	r3, #32
 8005340:	d009      	beq.n	8005356 <UART_SetConfig+0x16e>
 8005342:	2b20      	cmp	r3, #32
 8005344:	d810      	bhi.n	8005368 <UART_SetConfig+0x180>
 8005346:	2b00      	cmp	r3, #0
 8005348:	d002      	beq.n	8005350 <UART_SetConfig+0x168>
 800534a:	2b10      	cmp	r3, #16
 800534c:	d006      	beq.n	800535c <UART_SetConfig+0x174>
 800534e:	e00b      	b.n	8005368 <UART_SetConfig+0x180>
 8005350:	2300      	movs	r3, #0
 8005352:	76fb      	strb	r3, [r7, #27]
 8005354:	e038      	b.n	80053c8 <UART_SetConfig+0x1e0>
 8005356:	2302      	movs	r3, #2
 8005358:	76fb      	strb	r3, [r7, #27]
 800535a:	e035      	b.n	80053c8 <UART_SetConfig+0x1e0>
 800535c:	2304      	movs	r3, #4
 800535e:	76fb      	strb	r3, [r7, #27]
 8005360:	e032      	b.n	80053c8 <UART_SetConfig+0x1e0>
 8005362:	2308      	movs	r3, #8
 8005364:	76fb      	strb	r3, [r7, #27]
 8005366:	e02f      	b.n	80053c8 <UART_SetConfig+0x1e0>
 8005368:	2310      	movs	r3, #16
 800536a:	76fb      	strb	r3, [r7, #27]
 800536c:	e02c      	b.n	80053c8 <UART_SetConfig+0x1e0>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a53      	ldr	r2, [pc, #332]	; (80054c0 <UART_SetConfig+0x2d8>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d125      	bne.n	80053c4 <UART_SetConfig+0x1dc>
 8005378:	4b53      	ldr	r3, [pc, #332]	; (80054c8 <UART_SetConfig+0x2e0>)
 800537a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800537e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005382:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005386:	d017      	beq.n	80053b8 <UART_SetConfig+0x1d0>
 8005388:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800538c:	d817      	bhi.n	80053be <UART_SetConfig+0x1d6>
 800538e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005392:	d00b      	beq.n	80053ac <UART_SetConfig+0x1c4>
 8005394:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005398:	d811      	bhi.n	80053be <UART_SetConfig+0x1d6>
 800539a:	2b00      	cmp	r3, #0
 800539c:	d003      	beq.n	80053a6 <UART_SetConfig+0x1be>
 800539e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053a2:	d006      	beq.n	80053b2 <UART_SetConfig+0x1ca>
 80053a4:	e00b      	b.n	80053be <UART_SetConfig+0x1d6>
 80053a6:	2300      	movs	r3, #0
 80053a8:	76fb      	strb	r3, [r7, #27]
 80053aa:	e00d      	b.n	80053c8 <UART_SetConfig+0x1e0>
 80053ac:	2302      	movs	r3, #2
 80053ae:	76fb      	strb	r3, [r7, #27]
 80053b0:	e00a      	b.n	80053c8 <UART_SetConfig+0x1e0>
 80053b2:	2304      	movs	r3, #4
 80053b4:	76fb      	strb	r3, [r7, #27]
 80053b6:	e007      	b.n	80053c8 <UART_SetConfig+0x1e0>
 80053b8:	2308      	movs	r3, #8
 80053ba:	76fb      	strb	r3, [r7, #27]
 80053bc:	e004      	b.n	80053c8 <UART_SetConfig+0x1e0>
 80053be:	2310      	movs	r3, #16
 80053c0:	76fb      	strb	r3, [r7, #27]
 80053c2:	e001      	b.n	80053c8 <UART_SetConfig+0x1e0>
 80053c4:	2310      	movs	r3, #16
 80053c6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a3c      	ldr	r2, [pc, #240]	; (80054c0 <UART_SetConfig+0x2d8>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	f040 8082 	bne.w	80054d8 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80053d4:	7efb      	ldrb	r3, [r7, #27]
 80053d6:	2b08      	cmp	r3, #8
 80053d8:	d823      	bhi.n	8005422 <UART_SetConfig+0x23a>
 80053da:	a201      	add	r2, pc, #4	; (adr r2, 80053e0 <UART_SetConfig+0x1f8>)
 80053dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e0:	08005405 	.word	0x08005405
 80053e4:	08005423 	.word	0x08005423
 80053e8:	0800540d 	.word	0x0800540d
 80053ec:	08005423 	.word	0x08005423
 80053f0:	08005413 	.word	0x08005413
 80053f4:	08005423 	.word	0x08005423
 80053f8:	08005423 	.word	0x08005423
 80053fc:	08005423 	.word	0x08005423
 8005400:	0800541b 	.word	0x0800541b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005404:	f7fe f86c 	bl	80034e0 <HAL_RCC_GetPCLK1Freq>
 8005408:	6178      	str	r0, [r7, #20]
        break;
 800540a:	e00f      	b.n	800542c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800540c:	4b31      	ldr	r3, [pc, #196]	; (80054d4 <UART_SetConfig+0x2ec>)
 800540e:	617b      	str	r3, [r7, #20]
        break;
 8005410:	e00c      	b.n	800542c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005412:	f7fd ffcd 	bl	80033b0 <HAL_RCC_GetSysClockFreq>
 8005416:	6178      	str	r0, [r7, #20]
        break;
 8005418:	e008      	b.n	800542c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800541a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800541e:	617b      	str	r3, [r7, #20]
        break;
 8005420:	e004      	b.n	800542c <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 8005422:	2300      	movs	r3, #0
 8005424:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	76bb      	strb	r3, [r7, #26]
        break;
 800542a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	2b00      	cmp	r3, #0
 8005430:	f000 8100 	beq.w	8005634 <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	685a      	ldr	r2, [r3, #4]
 8005438:	4613      	mov	r3, r2
 800543a:	005b      	lsls	r3, r3, #1
 800543c:	4413      	add	r3, r2
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	429a      	cmp	r2, r3
 8005442:	d305      	bcc.n	8005450 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	429a      	cmp	r2, r3
 800544e:	d902      	bls.n	8005456 <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	76bb      	strb	r3, [r7, #26]
 8005454:	e0ee      	b.n	8005634 <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	4618      	mov	r0, r3
 800545a:	f04f 0100 	mov.w	r1, #0
 800545e:	f04f 0200 	mov.w	r2, #0
 8005462:	f04f 0300 	mov.w	r3, #0
 8005466:	020b      	lsls	r3, r1, #8
 8005468:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800546c:	0202      	lsls	r2, r0, #8
 800546e:	6879      	ldr	r1, [r7, #4]
 8005470:	6849      	ldr	r1, [r1, #4]
 8005472:	0849      	lsrs	r1, r1, #1
 8005474:	4608      	mov	r0, r1
 8005476:	f04f 0100 	mov.w	r1, #0
 800547a:	1814      	adds	r4, r2, r0
 800547c:	eb43 0501 	adc.w	r5, r3, r1
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	461a      	mov	r2, r3
 8005486:	f04f 0300 	mov.w	r3, #0
 800548a:	4620      	mov	r0, r4
 800548c:	4629      	mov	r1, r5
 800548e:	f7fb fb8b 	bl	8000ba8 <__aeabi_uldivmod>
 8005492:	4602      	mov	r2, r0
 8005494:	460b      	mov	r3, r1
 8005496:	4613      	mov	r3, r2
 8005498:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054a0:	d308      	bcc.n	80054b4 <UART_SetConfig+0x2cc>
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054a8:	d204      	bcs.n	80054b4 <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	60da      	str	r2, [r3, #12]
 80054b2:	e0bf      	b.n	8005634 <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	76bb      	strb	r3, [r7, #26]
 80054b8:	e0bc      	b.n	8005634 <UART_SetConfig+0x44c>
 80054ba:	bf00      	nop
 80054bc:	efff69f3 	.word	0xefff69f3
 80054c0:	40008000 	.word	0x40008000
 80054c4:	40013800 	.word	0x40013800
 80054c8:	40021000 	.word	0x40021000
 80054cc:	40004400 	.word	0x40004400
 80054d0:	40004800 	.word	0x40004800
 80054d4:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	69db      	ldr	r3, [r3, #28]
 80054dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054e0:	d15c      	bne.n	800559c <UART_SetConfig+0x3b4>
  {
    switch (clocksource)
 80054e2:	7efb      	ldrb	r3, [r7, #27]
 80054e4:	2b08      	cmp	r3, #8
 80054e6:	d828      	bhi.n	800553a <UART_SetConfig+0x352>
 80054e8:	a201      	add	r2, pc, #4	; (adr r2, 80054f0 <UART_SetConfig+0x308>)
 80054ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ee:	bf00      	nop
 80054f0:	08005515 	.word	0x08005515
 80054f4:	0800551d 	.word	0x0800551d
 80054f8:	08005525 	.word	0x08005525
 80054fc:	0800553b 	.word	0x0800553b
 8005500:	0800552b 	.word	0x0800552b
 8005504:	0800553b 	.word	0x0800553b
 8005508:	0800553b 	.word	0x0800553b
 800550c:	0800553b 	.word	0x0800553b
 8005510:	08005533 	.word	0x08005533
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005514:	f7fd ffe4 	bl	80034e0 <HAL_RCC_GetPCLK1Freq>
 8005518:	6178      	str	r0, [r7, #20]
        break;
 800551a:	e013      	b.n	8005544 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800551c:	f7fd fff6 	bl	800350c <HAL_RCC_GetPCLK2Freq>
 8005520:	6178      	str	r0, [r7, #20]
        break;
 8005522:	e00f      	b.n	8005544 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005524:	4b49      	ldr	r3, [pc, #292]	; (800564c <UART_SetConfig+0x464>)
 8005526:	617b      	str	r3, [r7, #20]
        break;
 8005528:	e00c      	b.n	8005544 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800552a:	f7fd ff41 	bl	80033b0 <HAL_RCC_GetSysClockFreq>
 800552e:	6178      	str	r0, [r7, #20]
        break;
 8005530:	e008      	b.n	8005544 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005532:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005536:	617b      	str	r3, [r7, #20]
        break;
 8005538:	e004      	b.n	8005544 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 800553a:	2300      	movs	r3, #0
 800553c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	76bb      	strb	r3, [r7, #26]
        break;
 8005542:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d074      	beq.n	8005634 <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	005a      	lsls	r2, r3, #1
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	085b      	lsrs	r3, r3, #1
 8005554:	441a      	add	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	fbb2 f3f3 	udiv	r3, r2, r3
 800555e:	b29b      	uxth	r3, r3
 8005560:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	2b0f      	cmp	r3, #15
 8005566:	d916      	bls.n	8005596 <UART_SetConfig+0x3ae>
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800556e:	d212      	bcs.n	8005596 <UART_SetConfig+0x3ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	b29b      	uxth	r3, r3
 8005574:	f023 030f 	bic.w	r3, r3, #15
 8005578:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	085b      	lsrs	r3, r3, #1
 800557e:	b29b      	uxth	r3, r3
 8005580:	f003 0307 	and.w	r3, r3, #7
 8005584:	b29a      	uxth	r2, r3
 8005586:	89fb      	ldrh	r3, [r7, #14]
 8005588:	4313      	orrs	r3, r2
 800558a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	89fa      	ldrh	r2, [r7, #14]
 8005592:	60da      	str	r2, [r3, #12]
 8005594:	e04e      	b.n	8005634 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	76bb      	strb	r3, [r7, #26]
 800559a:	e04b      	b.n	8005634 <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800559c:	7efb      	ldrb	r3, [r7, #27]
 800559e:	2b08      	cmp	r3, #8
 80055a0:	d827      	bhi.n	80055f2 <UART_SetConfig+0x40a>
 80055a2:	a201      	add	r2, pc, #4	; (adr r2, 80055a8 <UART_SetConfig+0x3c0>)
 80055a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a8:	080055cd 	.word	0x080055cd
 80055ac:	080055d5 	.word	0x080055d5
 80055b0:	080055dd 	.word	0x080055dd
 80055b4:	080055f3 	.word	0x080055f3
 80055b8:	080055e3 	.word	0x080055e3
 80055bc:	080055f3 	.word	0x080055f3
 80055c0:	080055f3 	.word	0x080055f3
 80055c4:	080055f3 	.word	0x080055f3
 80055c8:	080055eb 	.word	0x080055eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055cc:	f7fd ff88 	bl	80034e0 <HAL_RCC_GetPCLK1Freq>
 80055d0:	6178      	str	r0, [r7, #20]
        break;
 80055d2:	e013      	b.n	80055fc <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055d4:	f7fd ff9a 	bl	800350c <HAL_RCC_GetPCLK2Freq>
 80055d8:	6178      	str	r0, [r7, #20]
        break;
 80055da:	e00f      	b.n	80055fc <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055dc:	4b1b      	ldr	r3, [pc, #108]	; (800564c <UART_SetConfig+0x464>)
 80055de:	617b      	str	r3, [r7, #20]
        break;
 80055e0:	e00c      	b.n	80055fc <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055e2:	f7fd fee5 	bl	80033b0 <HAL_RCC_GetSysClockFreq>
 80055e6:	6178      	str	r0, [r7, #20]
        break;
 80055e8:	e008      	b.n	80055fc <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055ee:	617b      	str	r3, [r7, #20]
        break;
 80055f0:	e004      	b.n	80055fc <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 80055f2:	2300      	movs	r3, #0
 80055f4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	76bb      	strb	r3, [r7, #26]
        break;
 80055fa:	bf00      	nop
    }

    if (pclk != 0U)
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d018      	beq.n	8005634 <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	085a      	lsrs	r2, r3, #1
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	441a      	add	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	fbb2 f3f3 	udiv	r3, r2, r3
 8005614:	b29b      	uxth	r3, r3
 8005616:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	2b0f      	cmp	r3, #15
 800561c:	d908      	bls.n	8005630 <UART_SetConfig+0x448>
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005624:	d204      	bcs.n	8005630 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = usartdiv;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	693a      	ldr	r2, [r7, #16]
 800562c:	60da      	str	r2, [r3, #12]
 800562e:	e001      	b.n	8005634 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005640:	7ebb      	ldrb	r3, [r7, #26]
}
 8005642:	4618      	mov	r0, r3
 8005644:	3720      	adds	r7, #32
 8005646:	46bd      	mov	sp, r7
 8005648:	bdb0      	pop	{r4, r5, r7, pc}
 800564a:	bf00      	nop
 800564c:	00f42400 	.word	0x00f42400

08005650 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	2b00      	cmp	r3, #0
 8005662:	d00a      	beq.n	800567a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567e:	f003 0302 	and.w	r3, r3, #2
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00a      	beq.n	800569c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	430a      	orrs	r2, r1
 800569a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a0:	f003 0304 	and.w	r3, r3, #4
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00a      	beq.n	80056be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	430a      	orrs	r2, r1
 80056bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c2:	f003 0308 	and.w	r3, r3, #8
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00a      	beq.n	80056e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	430a      	orrs	r2, r1
 80056de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e4:	f003 0310 	and.w	r3, r3, #16
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d00a      	beq.n	8005702 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	430a      	orrs	r2, r1
 8005700:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005706:	f003 0320 	and.w	r3, r3, #32
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00a      	beq.n	8005724 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	430a      	orrs	r2, r1
 8005722:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800572c:	2b00      	cmp	r3, #0
 800572e:	d01a      	beq.n	8005766 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	430a      	orrs	r2, r1
 8005744:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800574e:	d10a      	bne.n	8005766 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00a      	beq.n	8005788 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	430a      	orrs	r2, r1
 8005786:	605a      	str	r2, [r3, #4]
  }
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af02      	add	r7, sp, #8
 800579a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057a4:	f7fc fd4c 	bl	8002240 <HAL_GetTick>
 80057a8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0308 	and.w	r3, r3, #8
 80057b4:	2b08      	cmp	r3, #8
 80057b6:	d10e      	bne.n	80057d6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057bc:	9300      	str	r3, [sp, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 f82d 	bl	8005826 <UART_WaitOnFlagUntilTimeout>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d001      	beq.n	80057d6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e023      	b.n	800581e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0304 	and.w	r3, r3, #4
 80057e0:	2b04      	cmp	r3, #4
 80057e2:	d10e      	bne.n	8005802 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057e8:	9300      	str	r3, [sp, #0]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f817 	bl	8005826 <UART_WaitOnFlagUntilTimeout>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d001      	beq.n	8005802 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e00d      	b.n	800581e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2220      	movs	r2, #32
 8005806:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2220      	movs	r2, #32
 800580c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	4618      	mov	r0, r3
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}

08005826 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005826:	b580      	push	{r7, lr}
 8005828:	b084      	sub	sp, #16
 800582a:	af00      	add	r7, sp, #0
 800582c:	60f8      	str	r0, [r7, #12]
 800582e:	60b9      	str	r1, [r7, #8]
 8005830:	603b      	str	r3, [r7, #0]
 8005832:	4613      	mov	r3, r2
 8005834:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005836:	e05e      	b.n	80058f6 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800583e:	d05a      	beq.n	80058f6 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005840:	f7fc fcfe 	bl	8002240 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	69ba      	ldr	r2, [r7, #24]
 800584c:	429a      	cmp	r2, r3
 800584e:	d302      	bcc.n	8005856 <UART_WaitOnFlagUntilTimeout+0x30>
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d11b      	bne.n	800588e <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005864:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	689a      	ldr	r2, [r3, #8]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f022 0201 	bic.w	r2, r2, #1
 8005874:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2220      	movs	r2, #32
 800587a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2220      	movs	r2, #32
 8005880:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e043      	b.n	8005916 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0304 	and.w	r3, r3, #4
 8005898:	2b00      	cmp	r3, #0
 800589a:	d02c      	beq.n	80058f6 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	69db      	ldr	r3, [r3, #28]
 80058a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058aa:	d124      	bne.n	80058f6 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058b4:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80058c4:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	689a      	ldr	r2, [r3, #8]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 0201 	bic.w	r2, r2, #1
 80058d4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2220      	movs	r2, #32
 80058da:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2220      	movs	r2, #32
 80058e0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2220      	movs	r2, #32
 80058e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80058f2:	2303      	movs	r3, #3
 80058f4:	e00f      	b.n	8005916 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	69da      	ldr	r2, [r3, #28]
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	4013      	ands	r3, r2
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	429a      	cmp	r2, r3
 8005904:	bf0c      	ite	eq
 8005906:	2301      	moveq	r3, #1
 8005908:	2300      	movne	r3, #0
 800590a:	b2db      	uxtb	r3, r3
 800590c:	461a      	mov	r2, r3
 800590e:	79fb      	ldrb	r3, [r7, #7]
 8005910:	429a      	cmp	r2, r3
 8005912:	d091      	beq.n	8005838 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	3710      	adds	r7, #16
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
	...

08005920 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	4613      	mov	r3, r2
 800592c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	68ba      	ldr	r2, [r7, #8]
 8005932:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	88fa      	ldrh	r2, [r7, #6]
 8005938:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	88fa      	ldrh	r2, [r7, #6]
 8005940:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005952:	d10e      	bne.n	8005972 <UART_Start_Receive_IT+0x52>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d105      	bne.n	8005968 <UART_Start_Receive_IT+0x48>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005962:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005966:	e02d      	b.n	80059c4 <UART_Start_Receive_IT+0xa4>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	22ff      	movs	r2, #255	; 0xff
 800596c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005970:	e028      	b.n	80059c4 <UART_Start_Receive_IT+0xa4>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d10d      	bne.n	8005996 <UART_Start_Receive_IT+0x76>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d104      	bne.n	800598c <UART_Start_Receive_IT+0x6c>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	22ff      	movs	r2, #255	; 0xff
 8005986:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800598a:	e01b      	b.n	80059c4 <UART_Start_Receive_IT+0xa4>
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	227f      	movs	r2, #127	; 0x7f
 8005990:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005994:	e016      	b.n	80059c4 <UART_Start_Receive_IT+0xa4>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800599e:	d10d      	bne.n	80059bc <UART_Start_Receive_IT+0x9c>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	691b      	ldr	r3, [r3, #16]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d104      	bne.n	80059b2 <UART_Start_Receive_IT+0x92>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	227f      	movs	r2, #127	; 0x7f
 80059ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059b0:	e008      	b.n	80059c4 <UART_Start_Receive_IT+0xa4>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	223f      	movs	r2, #63	; 0x3f
 80059b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059ba:	e003      	b.n	80059c4 <UART_Start_Receive_IT+0xa4>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2222      	movs	r2, #34	; 0x22
 80059d0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	689a      	ldr	r2, [r3, #8]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f042 0201 	orr.w	r2, r2, #1
 80059e0:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ea:	d107      	bne.n	80059fc <UART_Start_Receive_IT+0xdc>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d103      	bne.n	80059fc <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	4a0c      	ldr	r2, [pc, #48]	; (8005a28 <UART_Start_Receive_IT+0x108>)
 80059f8:	665a      	str	r2, [r3, #100]	; 0x64
 80059fa:	e002      	b.n	8005a02 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	4a0b      	ldr	r2, [pc, #44]	; (8005a2c <UART_Start_Receive_IT+0x10c>)
 8005a00:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8005a18:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3714      	adds	r7, #20
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr
 8005a28:	08005bc5 	.word	0x08005bc5
 8005a2c:	08005aed 	.word	0x08005aed

08005a30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005a46:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	689a      	ldr	r2, [r3, #8]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f022 0201 	bic.w	r2, r2, #1
 8005a56:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d107      	bne.n	8005a70 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 0210 	bic.w	r2, r2, #16
 8005a6e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2220      	movs	r2, #32
 8005a74:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005a82:	bf00      	nop
 8005a84:	370c      	adds	r7, #12
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr

08005a8e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a8e:	b580      	push	{r7, lr}
 8005a90:	b084      	sub	sp, #16
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f7ff fb85 	bl	80051bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ab2:	bf00      	nop
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}

08005aba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005aba:	b580      	push	{r7, lr}
 8005abc:	b082      	sub	sp, #8
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ad0:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7ff fb62 	bl	80051a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ae4:	bf00      	nop
 8005ae6:	3708      	adds	r7, #8
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005afa:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b00:	2b22      	cmp	r3, #34	; 0x22
 8005b02:	d151      	bne.n	8005ba8 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005b0a:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005b0c:	89bb      	ldrh	r3, [r7, #12]
 8005b0e:	b2d9      	uxtb	r1, r3
 8005b10:	89fb      	ldrh	r3, [r7, #14]
 8005b12:	b2da      	uxtb	r2, r3
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b18:	400a      	ands	r2, r1
 8005b1a:	b2d2      	uxtb	r2, r2
 8005b1c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b22:	1c5a      	adds	r2, r3, #1
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	3b01      	subs	r3, #1
 8005b32:	b29a      	uxth	r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d13a      	bne.n	8005bbc <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005b54:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	689a      	ldr	r2, [r3, #8]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f022 0201 	bic.w	r2, r2, #1
 8005b64:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2220      	movs	r2, #32
 8005b6a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d10f      	bne.n	8005b9a <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f022 0210 	bic.w	r2, r2, #16
 8005b88:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005b90:	4619      	mov	r1, r3
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7ff fb1c 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
 8005b98:	e002      	b.n	8005ba0 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f7fc fa74 	bl	8002088 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ba6:	e009      	b.n	8005bbc <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	8b1b      	ldrh	r3, [r3, #24]
 8005bae:	b29a      	uxth	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f042 0208 	orr.w	r2, r2, #8
 8005bb8:	b292      	uxth	r2, r2
 8005bba:	831a      	strh	r2, [r3, #24]
}
 8005bbc:	bf00      	nop
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005bd2:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bd8:	2b22      	cmp	r3, #34	; 0x22
 8005bda:	d151      	bne.n	8005c80 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005be2:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005be8:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8005bea:	89ba      	ldrh	r2, [r7, #12]
 8005bec:	89fb      	ldrh	r3, [r7, #14]
 8005bee:	4013      	ands	r3, r2
 8005bf0:	b29a      	uxth	r2, r3
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bfa:	1c9a      	adds	r2, r3, #2
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	b29a      	uxth	r2, r3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d13a      	bne.n	8005c94 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005c2c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	689a      	ldr	r2, [r3, #8]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f022 0201 	bic.w	r2, r2, #1
 8005c3c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2220      	movs	r2, #32
 8005c42:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d10f      	bne.n	8005c72 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0210 	bic.w	r2, r2, #16
 8005c60:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005c68:	4619      	mov	r1, r3
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7ff fab0 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
 8005c70:	e002      	b.n	8005c78 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f7fc fa08 	bl	8002088 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c7e:	e009      	b.n	8005c94 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	8b1b      	ldrh	r3, [r3, #24]
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f042 0208 	orr.w	r2, r2, #8
 8005c90:	b292      	uxth	r2, r2
 8005c92:	831a      	strh	r2, [r3, #24]
}
 8005c94:	bf00      	nop
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005ca4:	bf00      	nop
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <__errno>:
 8005cb0:	4b01      	ldr	r3, [pc, #4]	; (8005cb8 <__errno+0x8>)
 8005cb2:	6818      	ldr	r0, [r3, #0]
 8005cb4:	4770      	bx	lr
 8005cb6:	bf00      	nop
 8005cb8:	20000194 	.word	0x20000194

08005cbc <__libc_init_array>:
 8005cbc:	b570      	push	{r4, r5, r6, lr}
 8005cbe:	4d0d      	ldr	r5, [pc, #52]	; (8005cf4 <__libc_init_array+0x38>)
 8005cc0:	4c0d      	ldr	r4, [pc, #52]	; (8005cf8 <__libc_init_array+0x3c>)
 8005cc2:	1b64      	subs	r4, r4, r5
 8005cc4:	10a4      	asrs	r4, r4, #2
 8005cc6:	2600      	movs	r6, #0
 8005cc8:	42a6      	cmp	r6, r4
 8005cca:	d109      	bne.n	8005ce0 <__libc_init_array+0x24>
 8005ccc:	4d0b      	ldr	r5, [pc, #44]	; (8005cfc <__libc_init_array+0x40>)
 8005cce:	4c0c      	ldr	r4, [pc, #48]	; (8005d00 <__libc_init_array+0x44>)
 8005cd0:	f002 ff56 	bl	8008b80 <_init>
 8005cd4:	1b64      	subs	r4, r4, r5
 8005cd6:	10a4      	asrs	r4, r4, #2
 8005cd8:	2600      	movs	r6, #0
 8005cda:	42a6      	cmp	r6, r4
 8005cdc:	d105      	bne.n	8005cea <__libc_init_array+0x2e>
 8005cde:	bd70      	pop	{r4, r5, r6, pc}
 8005ce0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ce4:	4798      	blx	r3
 8005ce6:	3601      	adds	r6, #1
 8005ce8:	e7ee      	b.n	8005cc8 <__libc_init_array+0xc>
 8005cea:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cee:	4798      	blx	r3
 8005cf0:	3601      	adds	r6, #1
 8005cf2:	e7f2      	b.n	8005cda <__libc_init_array+0x1e>
 8005cf4:	08009c2c 	.word	0x08009c2c
 8005cf8:	08009c2c 	.word	0x08009c2c
 8005cfc:	08009c2c 	.word	0x08009c2c
 8005d00:	08009c30 	.word	0x08009c30

08005d04 <memcpy>:
 8005d04:	440a      	add	r2, r1
 8005d06:	4291      	cmp	r1, r2
 8005d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d0c:	d100      	bne.n	8005d10 <memcpy+0xc>
 8005d0e:	4770      	bx	lr
 8005d10:	b510      	push	{r4, lr}
 8005d12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d1a:	4291      	cmp	r1, r2
 8005d1c:	d1f9      	bne.n	8005d12 <memcpy+0xe>
 8005d1e:	bd10      	pop	{r4, pc}

08005d20 <memset>:
 8005d20:	4402      	add	r2, r0
 8005d22:	4603      	mov	r3, r0
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d100      	bne.n	8005d2a <memset+0xa>
 8005d28:	4770      	bx	lr
 8005d2a:	f803 1b01 	strb.w	r1, [r3], #1
 8005d2e:	e7f9      	b.n	8005d24 <memset+0x4>

08005d30 <__cvt>:
 8005d30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d34:	ec55 4b10 	vmov	r4, r5, d0
 8005d38:	2d00      	cmp	r5, #0
 8005d3a:	460e      	mov	r6, r1
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	462b      	mov	r3, r5
 8005d40:	bfbb      	ittet	lt
 8005d42:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d46:	461d      	movlt	r5, r3
 8005d48:	2300      	movge	r3, #0
 8005d4a:	232d      	movlt	r3, #45	; 0x2d
 8005d4c:	700b      	strb	r3, [r1, #0]
 8005d4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d50:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d54:	4691      	mov	r9, r2
 8005d56:	f023 0820 	bic.w	r8, r3, #32
 8005d5a:	bfbc      	itt	lt
 8005d5c:	4622      	movlt	r2, r4
 8005d5e:	4614      	movlt	r4, r2
 8005d60:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d64:	d005      	beq.n	8005d72 <__cvt+0x42>
 8005d66:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d6a:	d100      	bne.n	8005d6e <__cvt+0x3e>
 8005d6c:	3601      	adds	r6, #1
 8005d6e:	2102      	movs	r1, #2
 8005d70:	e000      	b.n	8005d74 <__cvt+0x44>
 8005d72:	2103      	movs	r1, #3
 8005d74:	ab03      	add	r3, sp, #12
 8005d76:	9301      	str	r3, [sp, #4]
 8005d78:	ab02      	add	r3, sp, #8
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	ec45 4b10 	vmov	d0, r4, r5
 8005d80:	4653      	mov	r3, sl
 8005d82:	4632      	mov	r2, r6
 8005d84:	f000 fe4c 	bl	8006a20 <_dtoa_r>
 8005d88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d8c:	4607      	mov	r7, r0
 8005d8e:	d102      	bne.n	8005d96 <__cvt+0x66>
 8005d90:	f019 0f01 	tst.w	r9, #1
 8005d94:	d022      	beq.n	8005ddc <__cvt+0xac>
 8005d96:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d9a:	eb07 0906 	add.w	r9, r7, r6
 8005d9e:	d110      	bne.n	8005dc2 <__cvt+0x92>
 8005da0:	783b      	ldrb	r3, [r7, #0]
 8005da2:	2b30      	cmp	r3, #48	; 0x30
 8005da4:	d10a      	bne.n	8005dbc <__cvt+0x8c>
 8005da6:	2200      	movs	r2, #0
 8005da8:	2300      	movs	r3, #0
 8005daa:	4620      	mov	r0, r4
 8005dac:	4629      	mov	r1, r5
 8005dae:	f7fa fe8b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005db2:	b918      	cbnz	r0, 8005dbc <__cvt+0x8c>
 8005db4:	f1c6 0601 	rsb	r6, r6, #1
 8005db8:	f8ca 6000 	str.w	r6, [sl]
 8005dbc:	f8da 3000 	ldr.w	r3, [sl]
 8005dc0:	4499      	add	r9, r3
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	4629      	mov	r1, r5
 8005dca:	f7fa fe7d 	bl	8000ac8 <__aeabi_dcmpeq>
 8005dce:	b108      	cbz	r0, 8005dd4 <__cvt+0xa4>
 8005dd0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dd4:	2230      	movs	r2, #48	; 0x30
 8005dd6:	9b03      	ldr	r3, [sp, #12]
 8005dd8:	454b      	cmp	r3, r9
 8005dda:	d307      	bcc.n	8005dec <__cvt+0xbc>
 8005ddc:	9b03      	ldr	r3, [sp, #12]
 8005dde:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005de0:	1bdb      	subs	r3, r3, r7
 8005de2:	4638      	mov	r0, r7
 8005de4:	6013      	str	r3, [r2, #0]
 8005de6:	b004      	add	sp, #16
 8005de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dec:	1c59      	adds	r1, r3, #1
 8005dee:	9103      	str	r1, [sp, #12]
 8005df0:	701a      	strb	r2, [r3, #0]
 8005df2:	e7f0      	b.n	8005dd6 <__cvt+0xa6>

08005df4 <__exponent>:
 8005df4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005df6:	4603      	mov	r3, r0
 8005df8:	2900      	cmp	r1, #0
 8005dfa:	bfb8      	it	lt
 8005dfc:	4249      	neglt	r1, r1
 8005dfe:	f803 2b02 	strb.w	r2, [r3], #2
 8005e02:	bfb4      	ite	lt
 8005e04:	222d      	movlt	r2, #45	; 0x2d
 8005e06:	222b      	movge	r2, #43	; 0x2b
 8005e08:	2909      	cmp	r1, #9
 8005e0a:	7042      	strb	r2, [r0, #1]
 8005e0c:	dd2a      	ble.n	8005e64 <__exponent+0x70>
 8005e0e:	f10d 0407 	add.w	r4, sp, #7
 8005e12:	46a4      	mov	ip, r4
 8005e14:	270a      	movs	r7, #10
 8005e16:	46a6      	mov	lr, r4
 8005e18:	460a      	mov	r2, r1
 8005e1a:	fb91 f6f7 	sdiv	r6, r1, r7
 8005e1e:	fb07 1516 	mls	r5, r7, r6, r1
 8005e22:	3530      	adds	r5, #48	; 0x30
 8005e24:	2a63      	cmp	r2, #99	; 0x63
 8005e26:	f104 34ff 	add.w	r4, r4, #4294967295
 8005e2a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005e2e:	4631      	mov	r1, r6
 8005e30:	dcf1      	bgt.n	8005e16 <__exponent+0x22>
 8005e32:	3130      	adds	r1, #48	; 0x30
 8005e34:	f1ae 0502 	sub.w	r5, lr, #2
 8005e38:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005e3c:	1c44      	adds	r4, r0, #1
 8005e3e:	4629      	mov	r1, r5
 8005e40:	4561      	cmp	r1, ip
 8005e42:	d30a      	bcc.n	8005e5a <__exponent+0x66>
 8005e44:	f10d 0209 	add.w	r2, sp, #9
 8005e48:	eba2 020e 	sub.w	r2, r2, lr
 8005e4c:	4565      	cmp	r5, ip
 8005e4e:	bf88      	it	hi
 8005e50:	2200      	movhi	r2, #0
 8005e52:	4413      	add	r3, r2
 8005e54:	1a18      	subs	r0, r3, r0
 8005e56:	b003      	add	sp, #12
 8005e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e5e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005e62:	e7ed      	b.n	8005e40 <__exponent+0x4c>
 8005e64:	2330      	movs	r3, #48	; 0x30
 8005e66:	3130      	adds	r1, #48	; 0x30
 8005e68:	7083      	strb	r3, [r0, #2]
 8005e6a:	70c1      	strb	r1, [r0, #3]
 8005e6c:	1d03      	adds	r3, r0, #4
 8005e6e:	e7f1      	b.n	8005e54 <__exponent+0x60>

08005e70 <_printf_float>:
 8005e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e74:	ed2d 8b02 	vpush	{d8}
 8005e78:	b08d      	sub	sp, #52	; 0x34
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005e80:	4616      	mov	r6, r2
 8005e82:	461f      	mov	r7, r3
 8005e84:	4605      	mov	r5, r0
 8005e86:	f001 fd6f 	bl	8007968 <_localeconv_r>
 8005e8a:	f8d0 a000 	ldr.w	sl, [r0]
 8005e8e:	4650      	mov	r0, sl
 8005e90:	f7fa f99e 	bl	80001d0 <strlen>
 8005e94:	2300      	movs	r3, #0
 8005e96:	930a      	str	r3, [sp, #40]	; 0x28
 8005e98:	6823      	ldr	r3, [r4, #0]
 8005e9a:	9305      	str	r3, [sp, #20]
 8005e9c:	f8d8 3000 	ldr.w	r3, [r8]
 8005ea0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005ea4:	3307      	adds	r3, #7
 8005ea6:	f023 0307 	bic.w	r3, r3, #7
 8005eaa:	f103 0208 	add.w	r2, r3, #8
 8005eae:	f8c8 2000 	str.w	r2, [r8]
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005eba:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005ebe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005ec2:	9307      	str	r3, [sp, #28]
 8005ec4:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ec8:	ee08 0a10 	vmov	s16, r0
 8005ecc:	4b9f      	ldr	r3, [pc, #636]	; (800614c <_printf_float+0x2dc>)
 8005ece:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ed6:	f7fa fe29 	bl	8000b2c <__aeabi_dcmpun>
 8005eda:	bb88      	cbnz	r0, 8005f40 <_printf_float+0xd0>
 8005edc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ee0:	4b9a      	ldr	r3, [pc, #616]	; (800614c <_printf_float+0x2dc>)
 8005ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ee6:	f7fa fe03 	bl	8000af0 <__aeabi_dcmple>
 8005eea:	bb48      	cbnz	r0, 8005f40 <_printf_float+0xd0>
 8005eec:	2200      	movs	r2, #0
 8005eee:	2300      	movs	r3, #0
 8005ef0:	4640      	mov	r0, r8
 8005ef2:	4649      	mov	r1, r9
 8005ef4:	f7fa fdf2 	bl	8000adc <__aeabi_dcmplt>
 8005ef8:	b110      	cbz	r0, 8005f00 <_printf_float+0x90>
 8005efa:	232d      	movs	r3, #45	; 0x2d
 8005efc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f00:	4b93      	ldr	r3, [pc, #588]	; (8006150 <_printf_float+0x2e0>)
 8005f02:	4894      	ldr	r0, [pc, #592]	; (8006154 <_printf_float+0x2e4>)
 8005f04:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005f08:	bf94      	ite	ls
 8005f0a:	4698      	movls	r8, r3
 8005f0c:	4680      	movhi	r8, r0
 8005f0e:	2303      	movs	r3, #3
 8005f10:	6123      	str	r3, [r4, #16]
 8005f12:	9b05      	ldr	r3, [sp, #20]
 8005f14:	f023 0204 	bic.w	r2, r3, #4
 8005f18:	6022      	str	r2, [r4, #0]
 8005f1a:	f04f 0900 	mov.w	r9, #0
 8005f1e:	9700      	str	r7, [sp, #0]
 8005f20:	4633      	mov	r3, r6
 8005f22:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f24:	4621      	mov	r1, r4
 8005f26:	4628      	mov	r0, r5
 8005f28:	f000 f9d8 	bl	80062dc <_printf_common>
 8005f2c:	3001      	adds	r0, #1
 8005f2e:	f040 8090 	bne.w	8006052 <_printf_float+0x1e2>
 8005f32:	f04f 30ff 	mov.w	r0, #4294967295
 8005f36:	b00d      	add	sp, #52	; 0x34
 8005f38:	ecbd 8b02 	vpop	{d8}
 8005f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f40:	4642      	mov	r2, r8
 8005f42:	464b      	mov	r3, r9
 8005f44:	4640      	mov	r0, r8
 8005f46:	4649      	mov	r1, r9
 8005f48:	f7fa fdf0 	bl	8000b2c <__aeabi_dcmpun>
 8005f4c:	b140      	cbz	r0, 8005f60 <_printf_float+0xf0>
 8005f4e:	464b      	mov	r3, r9
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	bfbc      	itt	lt
 8005f54:	232d      	movlt	r3, #45	; 0x2d
 8005f56:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f5a:	487f      	ldr	r0, [pc, #508]	; (8006158 <_printf_float+0x2e8>)
 8005f5c:	4b7f      	ldr	r3, [pc, #508]	; (800615c <_printf_float+0x2ec>)
 8005f5e:	e7d1      	b.n	8005f04 <_printf_float+0x94>
 8005f60:	6863      	ldr	r3, [r4, #4]
 8005f62:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005f66:	9206      	str	r2, [sp, #24]
 8005f68:	1c5a      	adds	r2, r3, #1
 8005f6a:	d13f      	bne.n	8005fec <_printf_float+0x17c>
 8005f6c:	2306      	movs	r3, #6
 8005f6e:	6063      	str	r3, [r4, #4]
 8005f70:	9b05      	ldr	r3, [sp, #20]
 8005f72:	6861      	ldr	r1, [r4, #4]
 8005f74:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005f78:	2300      	movs	r3, #0
 8005f7a:	9303      	str	r3, [sp, #12]
 8005f7c:	ab0a      	add	r3, sp, #40	; 0x28
 8005f7e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005f82:	ab09      	add	r3, sp, #36	; 0x24
 8005f84:	ec49 8b10 	vmov	d0, r8, r9
 8005f88:	9300      	str	r3, [sp, #0]
 8005f8a:	6022      	str	r2, [r4, #0]
 8005f8c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f90:	4628      	mov	r0, r5
 8005f92:	f7ff fecd 	bl	8005d30 <__cvt>
 8005f96:	9b06      	ldr	r3, [sp, #24]
 8005f98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f9a:	2b47      	cmp	r3, #71	; 0x47
 8005f9c:	4680      	mov	r8, r0
 8005f9e:	d108      	bne.n	8005fb2 <_printf_float+0x142>
 8005fa0:	1cc8      	adds	r0, r1, #3
 8005fa2:	db02      	blt.n	8005faa <_printf_float+0x13a>
 8005fa4:	6863      	ldr	r3, [r4, #4]
 8005fa6:	4299      	cmp	r1, r3
 8005fa8:	dd41      	ble.n	800602e <_printf_float+0x1be>
 8005faa:	f1ab 0b02 	sub.w	fp, fp, #2
 8005fae:	fa5f fb8b 	uxtb.w	fp, fp
 8005fb2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fb6:	d820      	bhi.n	8005ffa <_printf_float+0x18a>
 8005fb8:	3901      	subs	r1, #1
 8005fba:	465a      	mov	r2, fp
 8005fbc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005fc0:	9109      	str	r1, [sp, #36]	; 0x24
 8005fc2:	f7ff ff17 	bl	8005df4 <__exponent>
 8005fc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fc8:	1813      	adds	r3, r2, r0
 8005fca:	2a01      	cmp	r2, #1
 8005fcc:	4681      	mov	r9, r0
 8005fce:	6123      	str	r3, [r4, #16]
 8005fd0:	dc02      	bgt.n	8005fd8 <_printf_float+0x168>
 8005fd2:	6822      	ldr	r2, [r4, #0]
 8005fd4:	07d2      	lsls	r2, r2, #31
 8005fd6:	d501      	bpl.n	8005fdc <_printf_float+0x16c>
 8005fd8:	3301      	adds	r3, #1
 8005fda:	6123      	str	r3, [r4, #16]
 8005fdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d09c      	beq.n	8005f1e <_printf_float+0xae>
 8005fe4:	232d      	movs	r3, #45	; 0x2d
 8005fe6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fea:	e798      	b.n	8005f1e <_printf_float+0xae>
 8005fec:	9a06      	ldr	r2, [sp, #24]
 8005fee:	2a47      	cmp	r2, #71	; 0x47
 8005ff0:	d1be      	bne.n	8005f70 <_printf_float+0x100>
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1bc      	bne.n	8005f70 <_printf_float+0x100>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e7b9      	b.n	8005f6e <_printf_float+0xfe>
 8005ffa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005ffe:	d118      	bne.n	8006032 <_printf_float+0x1c2>
 8006000:	2900      	cmp	r1, #0
 8006002:	6863      	ldr	r3, [r4, #4]
 8006004:	dd0b      	ble.n	800601e <_printf_float+0x1ae>
 8006006:	6121      	str	r1, [r4, #16]
 8006008:	b913      	cbnz	r3, 8006010 <_printf_float+0x1a0>
 800600a:	6822      	ldr	r2, [r4, #0]
 800600c:	07d0      	lsls	r0, r2, #31
 800600e:	d502      	bpl.n	8006016 <_printf_float+0x1a6>
 8006010:	3301      	adds	r3, #1
 8006012:	440b      	add	r3, r1
 8006014:	6123      	str	r3, [r4, #16]
 8006016:	65a1      	str	r1, [r4, #88]	; 0x58
 8006018:	f04f 0900 	mov.w	r9, #0
 800601c:	e7de      	b.n	8005fdc <_printf_float+0x16c>
 800601e:	b913      	cbnz	r3, 8006026 <_printf_float+0x1b6>
 8006020:	6822      	ldr	r2, [r4, #0]
 8006022:	07d2      	lsls	r2, r2, #31
 8006024:	d501      	bpl.n	800602a <_printf_float+0x1ba>
 8006026:	3302      	adds	r3, #2
 8006028:	e7f4      	b.n	8006014 <_printf_float+0x1a4>
 800602a:	2301      	movs	r3, #1
 800602c:	e7f2      	b.n	8006014 <_printf_float+0x1a4>
 800602e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006034:	4299      	cmp	r1, r3
 8006036:	db05      	blt.n	8006044 <_printf_float+0x1d4>
 8006038:	6823      	ldr	r3, [r4, #0]
 800603a:	6121      	str	r1, [r4, #16]
 800603c:	07d8      	lsls	r0, r3, #31
 800603e:	d5ea      	bpl.n	8006016 <_printf_float+0x1a6>
 8006040:	1c4b      	adds	r3, r1, #1
 8006042:	e7e7      	b.n	8006014 <_printf_float+0x1a4>
 8006044:	2900      	cmp	r1, #0
 8006046:	bfd4      	ite	le
 8006048:	f1c1 0202 	rsble	r2, r1, #2
 800604c:	2201      	movgt	r2, #1
 800604e:	4413      	add	r3, r2
 8006050:	e7e0      	b.n	8006014 <_printf_float+0x1a4>
 8006052:	6823      	ldr	r3, [r4, #0]
 8006054:	055a      	lsls	r2, r3, #21
 8006056:	d407      	bmi.n	8006068 <_printf_float+0x1f8>
 8006058:	6923      	ldr	r3, [r4, #16]
 800605a:	4642      	mov	r2, r8
 800605c:	4631      	mov	r1, r6
 800605e:	4628      	mov	r0, r5
 8006060:	47b8      	blx	r7
 8006062:	3001      	adds	r0, #1
 8006064:	d12c      	bne.n	80060c0 <_printf_float+0x250>
 8006066:	e764      	b.n	8005f32 <_printf_float+0xc2>
 8006068:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800606c:	f240 80e0 	bls.w	8006230 <_printf_float+0x3c0>
 8006070:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006074:	2200      	movs	r2, #0
 8006076:	2300      	movs	r3, #0
 8006078:	f7fa fd26 	bl	8000ac8 <__aeabi_dcmpeq>
 800607c:	2800      	cmp	r0, #0
 800607e:	d034      	beq.n	80060ea <_printf_float+0x27a>
 8006080:	4a37      	ldr	r2, [pc, #220]	; (8006160 <_printf_float+0x2f0>)
 8006082:	2301      	movs	r3, #1
 8006084:	4631      	mov	r1, r6
 8006086:	4628      	mov	r0, r5
 8006088:	47b8      	blx	r7
 800608a:	3001      	adds	r0, #1
 800608c:	f43f af51 	beq.w	8005f32 <_printf_float+0xc2>
 8006090:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006094:	429a      	cmp	r2, r3
 8006096:	db02      	blt.n	800609e <_printf_float+0x22e>
 8006098:	6823      	ldr	r3, [r4, #0]
 800609a:	07d8      	lsls	r0, r3, #31
 800609c:	d510      	bpl.n	80060c0 <_printf_float+0x250>
 800609e:	ee18 3a10 	vmov	r3, s16
 80060a2:	4652      	mov	r2, sl
 80060a4:	4631      	mov	r1, r6
 80060a6:	4628      	mov	r0, r5
 80060a8:	47b8      	blx	r7
 80060aa:	3001      	adds	r0, #1
 80060ac:	f43f af41 	beq.w	8005f32 <_printf_float+0xc2>
 80060b0:	f04f 0800 	mov.w	r8, #0
 80060b4:	f104 091a 	add.w	r9, r4, #26
 80060b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ba:	3b01      	subs	r3, #1
 80060bc:	4543      	cmp	r3, r8
 80060be:	dc09      	bgt.n	80060d4 <_printf_float+0x264>
 80060c0:	6823      	ldr	r3, [r4, #0]
 80060c2:	079b      	lsls	r3, r3, #30
 80060c4:	f100 8105 	bmi.w	80062d2 <_printf_float+0x462>
 80060c8:	68e0      	ldr	r0, [r4, #12]
 80060ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060cc:	4298      	cmp	r0, r3
 80060ce:	bfb8      	it	lt
 80060d0:	4618      	movlt	r0, r3
 80060d2:	e730      	b.n	8005f36 <_printf_float+0xc6>
 80060d4:	2301      	movs	r3, #1
 80060d6:	464a      	mov	r2, r9
 80060d8:	4631      	mov	r1, r6
 80060da:	4628      	mov	r0, r5
 80060dc:	47b8      	blx	r7
 80060de:	3001      	adds	r0, #1
 80060e0:	f43f af27 	beq.w	8005f32 <_printf_float+0xc2>
 80060e4:	f108 0801 	add.w	r8, r8, #1
 80060e8:	e7e6      	b.n	80060b8 <_printf_float+0x248>
 80060ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	dc39      	bgt.n	8006164 <_printf_float+0x2f4>
 80060f0:	4a1b      	ldr	r2, [pc, #108]	; (8006160 <_printf_float+0x2f0>)
 80060f2:	2301      	movs	r3, #1
 80060f4:	4631      	mov	r1, r6
 80060f6:	4628      	mov	r0, r5
 80060f8:	47b8      	blx	r7
 80060fa:	3001      	adds	r0, #1
 80060fc:	f43f af19 	beq.w	8005f32 <_printf_float+0xc2>
 8006100:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006104:	4313      	orrs	r3, r2
 8006106:	d102      	bne.n	800610e <_printf_float+0x29e>
 8006108:	6823      	ldr	r3, [r4, #0]
 800610a:	07d9      	lsls	r1, r3, #31
 800610c:	d5d8      	bpl.n	80060c0 <_printf_float+0x250>
 800610e:	ee18 3a10 	vmov	r3, s16
 8006112:	4652      	mov	r2, sl
 8006114:	4631      	mov	r1, r6
 8006116:	4628      	mov	r0, r5
 8006118:	47b8      	blx	r7
 800611a:	3001      	adds	r0, #1
 800611c:	f43f af09 	beq.w	8005f32 <_printf_float+0xc2>
 8006120:	f04f 0900 	mov.w	r9, #0
 8006124:	f104 0a1a 	add.w	sl, r4, #26
 8006128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800612a:	425b      	negs	r3, r3
 800612c:	454b      	cmp	r3, r9
 800612e:	dc01      	bgt.n	8006134 <_printf_float+0x2c4>
 8006130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006132:	e792      	b.n	800605a <_printf_float+0x1ea>
 8006134:	2301      	movs	r3, #1
 8006136:	4652      	mov	r2, sl
 8006138:	4631      	mov	r1, r6
 800613a:	4628      	mov	r0, r5
 800613c:	47b8      	blx	r7
 800613e:	3001      	adds	r0, #1
 8006140:	f43f aef7 	beq.w	8005f32 <_printf_float+0xc2>
 8006144:	f109 0901 	add.w	r9, r9, #1
 8006148:	e7ee      	b.n	8006128 <_printf_float+0x2b8>
 800614a:	bf00      	nop
 800614c:	7fefffff 	.word	0x7fefffff
 8006150:	08009844 	.word	0x08009844
 8006154:	08009848 	.word	0x08009848
 8006158:	08009850 	.word	0x08009850
 800615c:	0800984c 	.word	0x0800984c
 8006160:	08009854 	.word	0x08009854
 8006164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006166:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006168:	429a      	cmp	r2, r3
 800616a:	bfa8      	it	ge
 800616c:	461a      	movge	r2, r3
 800616e:	2a00      	cmp	r2, #0
 8006170:	4691      	mov	r9, r2
 8006172:	dc37      	bgt.n	80061e4 <_printf_float+0x374>
 8006174:	f04f 0b00 	mov.w	fp, #0
 8006178:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800617c:	f104 021a 	add.w	r2, r4, #26
 8006180:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006182:	9305      	str	r3, [sp, #20]
 8006184:	eba3 0309 	sub.w	r3, r3, r9
 8006188:	455b      	cmp	r3, fp
 800618a:	dc33      	bgt.n	80061f4 <_printf_float+0x384>
 800618c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006190:	429a      	cmp	r2, r3
 8006192:	db3b      	blt.n	800620c <_printf_float+0x39c>
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	07da      	lsls	r2, r3, #31
 8006198:	d438      	bmi.n	800620c <_printf_float+0x39c>
 800619a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800619c:	9b05      	ldr	r3, [sp, #20]
 800619e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	eba2 0901 	sub.w	r9, r2, r1
 80061a6:	4599      	cmp	r9, r3
 80061a8:	bfa8      	it	ge
 80061aa:	4699      	movge	r9, r3
 80061ac:	f1b9 0f00 	cmp.w	r9, #0
 80061b0:	dc35      	bgt.n	800621e <_printf_float+0x3ae>
 80061b2:	f04f 0800 	mov.w	r8, #0
 80061b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061ba:	f104 0a1a 	add.w	sl, r4, #26
 80061be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061c2:	1a9b      	subs	r3, r3, r2
 80061c4:	eba3 0309 	sub.w	r3, r3, r9
 80061c8:	4543      	cmp	r3, r8
 80061ca:	f77f af79 	ble.w	80060c0 <_printf_float+0x250>
 80061ce:	2301      	movs	r3, #1
 80061d0:	4652      	mov	r2, sl
 80061d2:	4631      	mov	r1, r6
 80061d4:	4628      	mov	r0, r5
 80061d6:	47b8      	blx	r7
 80061d8:	3001      	adds	r0, #1
 80061da:	f43f aeaa 	beq.w	8005f32 <_printf_float+0xc2>
 80061de:	f108 0801 	add.w	r8, r8, #1
 80061e2:	e7ec      	b.n	80061be <_printf_float+0x34e>
 80061e4:	4613      	mov	r3, r2
 80061e6:	4631      	mov	r1, r6
 80061e8:	4642      	mov	r2, r8
 80061ea:	4628      	mov	r0, r5
 80061ec:	47b8      	blx	r7
 80061ee:	3001      	adds	r0, #1
 80061f0:	d1c0      	bne.n	8006174 <_printf_float+0x304>
 80061f2:	e69e      	b.n	8005f32 <_printf_float+0xc2>
 80061f4:	2301      	movs	r3, #1
 80061f6:	4631      	mov	r1, r6
 80061f8:	4628      	mov	r0, r5
 80061fa:	9205      	str	r2, [sp, #20]
 80061fc:	47b8      	blx	r7
 80061fe:	3001      	adds	r0, #1
 8006200:	f43f ae97 	beq.w	8005f32 <_printf_float+0xc2>
 8006204:	9a05      	ldr	r2, [sp, #20]
 8006206:	f10b 0b01 	add.w	fp, fp, #1
 800620a:	e7b9      	b.n	8006180 <_printf_float+0x310>
 800620c:	ee18 3a10 	vmov	r3, s16
 8006210:	4652      	mov	r2, sl
 8006212:	4631      	mov	r1, r6
 8006214:	4628      	mov	r0, r5
 8006216:	47b8      	blx	r7
 8006218:	3001      	adds	r0, #1
 800621a:	d1be      	bne.n	800619a <_printf_float+0x32a>
 800621c:	e689      	b.n	8005f32 <_printf_float+0xc2>
 800621e:	9a05      	ldr	r2, [sp, #20]
 8006220:	464b      	mov	r3, r9
 8006222:	4442      	add	r2, r8
 8006224:	4631      	mov	r1, r6
 8006226:	4628      	mov	r0, r5
 8006228:	47b8      	blx	r7
 800622a:	3001      	adds	r0, #1
 800622c:	d1c1      	bne.n	80061b2 <_printf_float+0x342>
 800622e:	e680      	b.n	8005f32 <_printf_float+0xc2>
 8006230:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006232:	2a01      	cmp	r2, #1
 8006234:	dc01      	bgt.n	800623a <_printf_float+0x3ca>
 8006236:	07db      	lsls	r3, r3, #31
 8006238:	d538      	bpl.n	80062ac <_printf_float+0x43c>
 800623a:	2301      	movs	r3, #1
 800623c:	4642      	mov	r2, r8
 800623e:	4631      	mov	r1, r6
 8006240:	4628      	mov	r0, r5
 8006242:	47b8      	blx	r7
 8006244:	3001      	adds	r0, #1
 8006246:	f43f ae74 	beq.w	8005f32 <_printf_float+0xc2>
 800624a:	ee18 3a10 	vmov	r3, s16
 800624e:	4652      	mov	r2, sl
 8006250:	4631      	mov	r1, r6
 8006252:	4628      	mov	r0, r5
 8006254:	47b8      	blx	r7
 8006256:	3001      	adds	r0, #1
 8006258:	f43f ae6b 	beq.w	8005f32 <_printf_float+0xc2>
 800625c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006260:	2200      	movs	r2, #0
 8006262:	2300      	movs	r3, #0
 8006264:	f7fa fc30 	bl	8000ac8 <__aeabi_dcmpeq>
 8006268:	b9d8      	cbnz	r0, 80062a2 <_printf_float+0x432>
 800626a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800626c:	f108 0201 	add.w	r2, r8, #1
 8006270:	3b01      	subs	r3, #1
 8006272:	4631      	mov	r1, r6
 8006274:	4628      	mov	r0, r5
 8006276:	47b8      	blx	r7
 8006278:	3001      	adds	r0, #1
 800627a:	d10e      	bne.n	800629a <_printf_float+0x42a>
 800627c:	e659      	b.n	8005f32 <_printf_float+0xc2>
 800627e:	2301      	movs	r3, #1
 8006280:	4652      	mov	r2, sl
 8006282:	4631      	mov	r1, r6
 8006284:	4628      	mov	r0, r5
 8006286:	47b8      	blx	r7
 8006288:	3001      	adds	r0, #1
 800628a:	f43f ae52 	beq.w	8005f32 <_printf_float+0xc2>
 800628e:	f108 0801 	add.w	r8, r8, #1
 8006292:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006294:	3b01      	subs	r3, #1
 8006296:	4543      	cmp	r3, r8
 8006298:	dcf1      	bgt.n	800627e <_printf_float+0x40e>
 800629a:	464b      	mov	r3, r9
 800629c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80062a0:	e6dc      	b.n	800605c <_printf_float+0x1ec>
 80062a2:	f04f 0800 	mov.w	r8, #0
 80062a6:	f104 0a1a 	add.w	sl, r4, #26
 80062aa:	e7f2      	b.n	8006292 <_printf_float+0x422>
 80062ac:	2301      	movs	r3, #1
 80062ae:	4642      	mov	r2, r8
 80062b0:	e7df      	b.n	8006272 <_printf_float+0x402>
 80062b2:	2301      	movs	r3, #1
 80062b4:	464a      	mov	r2, r9
 80062b6:	4631      	mov	r1, r6
 80062b8:	4628      	mov	r0, r5
 80062ba:	47b8      	blx	r7
 80062bc:	3001      	adds	r0, #1
 80062be:	f43f ae38 	beq.w	8005f32 <_printf_float+0xc2>
 80062c2:	f108 0801 	add.w	r8, r8, #1
 80062c6:	68e3      	ldr	r3, [r4, #12]
 80062c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062ca:	1a5b      	subs	r3, r3, r1
 80062cc:	4543      	cmp	r3, r8
 80062ce:	dcf0      	bgt.n	80062b2 <_printf_float+0x442>
 80062d0:	e6fa      	b.n	80060c8 <_printf_float+0x258>
 80062d2:	f04f 0800 	mov.w	r8, #0
 80062d6:	f104 0919 	add.w	r9, r4, #25
 80062da:	e7f4      	b.n	80062c6 <_printf_float+0x456>

080062dc <_printf_common>:
 80062dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e0:	4616      	mov	r6, r2
 80062e2:	4699      	mov	r9, r3
 80062e4:	688a      	ldr	r2, [r1, #8]
 80062e6:	690b      	ldr	r3, [r1, #16]
 80062e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062ec:	4293      	cmp	r3, r2
 80062ee:	bfb8      	it	lt
 80062f0:	4613      	movlt	r3, r2
 80062f2:	6033      	str	r3, [r6, #0]
 80062f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062f8:	4607      	mov	r7, r0
 80062fa:	460c      	mov	r4, r1
 80062fc:	b10a      	cbz	r2, 8006302 <_printf_common+0x26>
 80062fe:	3301      	adds	r3, #1
 8006300:	6033      	str	r3, [r6, #0]
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	0699      	lsls	r1, r3, #26
 8006306:	bf42      	ittt	mi
 8006308:	6833      	ldrmi	r3, [r6, #0]
 800630a:	3302      	addmi	r3, #2
 800630c:	6033      	strmi	r3, [r6, #0]
 800630e:	6825      	ldr	r5, [r4, #0]
 8006310:	f015 0506 	ands.w	r5, r5, #6
 8006314:	d106      	bne.n	8006324 <_printf_common+0x48>
 8006316:	f104 0a19 	add.w	sl, r4, #25
 800631a:	68e3      	ldr	r3, [r4, #12]
 800631c:	6832      	ldr	r2, [r6, #0]
 800631e:	1a9b      	subs	r3, r3, r2
 8006320:	42ab      	cmp	r3, r5
 8006322:	dc26      	bgt.n	8006372 <_printf_common+0x96>
 8006324:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006328:	1e13      	subs	r3, r2, #0
 800632a:	6822      	ldr	r2, [r4, #0]
 800632c:	bf18      	it	ne
 800632e:	2301      	movne	r3, #1
 8006330:	0692      	lsls	r2, r2, #26
 8006332:	d42b      	bmi.n	800638c <_printf_common+0xb0>
 8006334:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006338:	4649      	mov	r1, r9
 800633a:	4638      	mov	r0, r7
 800633c:	47c0      	blx	r8
 800633e:	3001      	adds	r0, #1
 8006340:	d01e      	beq.n	8006380 <_printf_common+0xa4>
 8006342:	6823      	ldr	r3, [r4, #0]
 8006344:	68e5      	ldr	r5, [r4, #12]
 8006346:	6832      	ldr	r2, [r6, #0]
 8006348:	f003 0306 	and.w	r3, r3, #6
 800634c:	2b04      	cmp	r3, #4
 800634e:	bf08      	it	eq
 8006350:	1aad      	subeq	r5, r5, r2
 8006352:	68a3      	ldr	r3, [r4, #8]
 8006354:	6922      	ldr	r2, [r4, #16]
 8006356:	bf0c      	ite	eq
 8006358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800635c:	2500      	movne	r5, #0
 800635e:	4293      	cmp	r3, r2
 8006360:	bfc4      	itt	gt
 8006362:	1a9b      	subgt	r3, r3, r2
 8006364:	18ed      	addgt	r5, r5, r3
 8006366:	2600      	movs	r6, #0
 8006368:	341a      	adds	r4, #26
 800636a:	42b5      	cmp	r5, r6
 800636c:	d11a      	bne.n	80063a4 <_printf_common+0xc8>
 800636e:	2000      	movs	r0, #0
 8006370:	e008      	b.n	8006384 <_printf_common+0xa8>
 8006372:	2301      	movs	r3, #1
 8006374:	4652      	mov	r2, sl
 8006376:	4649      	mov	r1, r9
 8006378:	4638      	mov	r0, r7
 800637a:	47c0      	blx	r8
 800637c:	3001      	adds	r0, #1
 800637e:	d103      	bne.n	8006388 <_printf_common+0xac>
 8006380:	f04f 30ff 	mov.w	r0, #4294967295
 8006384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006388:	3501      	adds	r5, #1
 800638a:	e7c6      	b.n	800631a <_printf_common+0x3e>
 800638c:	18e1      	adds	r1, r4, r3
 800638e:	1c5a      	adds	r2, r3, #1
 8006390:	2030      	movs	r0, #48	; 0x30
 8006392:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006396:	4422      	add	r2, r4
 8006398:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800639c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063a0:	3302      	adds	r3, #2
 80063a2:	e7c7      	b.n	8006334 <_printf_common+0x58>
 80063a4:	2301      	movs	r3, #1
 80063a6:	4622      	mov	r2, r4
 80063a8:	4649      	mov	r1, r9
 80063aa:	4638      	mov	r0, r7
 80063ac:	47c0      	blx	r8
 80063ae:	3001      	adds	r0, #1
 80063b0:	d0e6      	beq.n	8006380 <_printf_common+0xa4>
 80063b2:	3601      	adds	r6, #1
 80063b4:	e7d9      	b.n	800636a <_printf_common+0x8e>
	...

080063b8 <_printf_i>:
 80063b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063bc:	460c      	mov	r4, r1
 80063be:	4691      	mov	r9, r2
 80063c0:	7e27      	ldrb	r7, [r4, #24]
 80063c2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80063c4:	2f78      	cmp	r7, #120	; 0x78
 80063c6:	4680      	mov	r8, r0
 80063c8:	469a      	mov	sl, r3
 80063ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063ce:	d807      	bhi.n	80063e0 <_printf_i+0x28>
 80063d0:	2f62      	cmp	r7, #98	; 0x62
 80063d2:	d80a      	bhi.n	80063ea <_printf_i+0x32>
 80063d4:	2f00      	cmp	r7, #0
 80063d6:	f000 80d8 	beq.w	800658a <_printf_i+0x1d2>
 80063da:	2f58      	cmp	r7, #88	; 0x58
 80063dc:	f000 80a3 	beq.w	8006526 <_printf_i+0x16e>
 80063e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80063e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063e8:	e03a      	b.n	8006460 <_printf_i+0xa8>
 80063ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063ee:	2b15      	cmp	r3, #21
 80063f0:	d8f6      	bhi.n	80063e0 <_printf_i+0x28>
 80063f2:	a001      	add	r0, pc, #4	; (adr r0, 80063f8 <_printf_i+0x40>)
 80063f4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80063f8:	08006451 	.word	0x08006451
 80063fc:	08006465 	.word	0x08006465
 8006400:	080063e1 	.word	0x080063e1
 8006404:	080063e1 	.word	0x080063e1
 8006408:	080063e1 	.word	0x080063e1
 800640c:	080063e1 	.word	0x080063e1
 8006410:	08006465 	.word	0x08006465
 8006414:	080063e1 	.word	0x080063e1
 8006418:	080063e1 	.word	0x080063e1
 800641c:	080063e1 	.word	0x080063e1
 8006420:	080063e1 	.word	0x080063e1
 8006424:	08006571 	.word	0x08006571
 8006428:	08006495 	.word	0x08006495
 800642c:	08006553 	.word	0x08006553
 8006430:	080063e1 	.word	0x080063e1
 8006434:	080063e1 	.word	0x080063e1
 8006438:	08006593 	.word	0x08006593
 800643c:	080063e1 	.word	0x080063e1
 8006440:	08006495 	.word	0x08006495
 8006444:	080063e1 	.word	0x080063e1
 8006448:	080063e1 	.word	0x080063e1
 800644c:	0800655b 	.word	0x0800655b
 8006450:	680b      	ldr	r3, [r1, #0]
 8006452:	1d1a      	adds	r2, r3, #4
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	600a      	str	r2, [r1, #0]
 8006458:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800645c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006460:	2301      	movs	r3, #1
 8006462:	e0a3      	b.n	80065ac <_printf_i+0x1f4>
 8006464:	6825      	ldr	r5, [r4, #0]
 8006466:	6808      	ldr	r0, [r1, #0]
 8006468:	062e      	lsls	r6, r5, #24
 800646a:	f100 0304 	add.w	r3, r0, #4
 800646e:	d50a      	bpl.n	8006486 <_printf_i+0xce>
 8006470:	6805      	ldr	r5, [r0, #0]
 8006472:	600b      	str	r3, [r1, #0]
 8006474:	2d00      	cmp	r5, #0
 8006476:	da03      	bge.n	8006480 <_printf_i+0xc8>
 8006478:	232d      	movs	r3, #45	; 0x2d
 800647a:	426d      	negs	r5, r5
 800647c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006480:	485e      	ldr	r0, [pc, #376]	; (80065fc <_printf_i+0x244>)
 8006482:	230a      	movs	r3, #10
 8006484:	e019      	b.n	80064ba <_printf_i+0x102>
 8006486:	f015 0f40 	tst.w	r5, #64	; 0x40
 800648a:	6805      	ldr	r5, [r0, #0]
 800648c:	600b      	str	r3, [r1, #0]
 800648e:	bf18      	it	ne
 8006490:	b22d      	sxthne	r5, r5
 8006492:	e7ef      	b.n	8006474 <_printf_i+0xbc>
 8006494:	680b      	ldr	r3, [r1, #0]
 8006496:	6825      	ldr	r5, [r4, #0]
 8006498:	1d18      	adds	r0, r3, #4
 800649a:	6008      	str	r0, [r1, #0]
 800649c:	0628      	lsls	r0, r5, #24
 800649e:	d501      	bpl.n	80064a4 <_printf_i+0xec>
 80064a0:	681d      	ldr	r5, [r3, #0]
 80064a2:	e002      	b.n	80064aa <_printf_i+0xf2>
 80064a4:	0669      	lsls	r1, r5, #25
 80064a6:	d5fb      	bpl.n	80064a0 <_printf_i+0xe8>
 80064a8:	881d      	ldrh	r5, [r3, #0]
 80064aa:	4854      	ldr	r0, [pc, #336]	; (80065fc <_printf_i+0x244>)
 80064ac:	2f6f      	cmp	r7, #111	; 0x6f
 80064ae:	bf0c      	ite	eq
 80064b0:	2308      	moveq	r3, #8
 80064b2:	230a      	movne	r3, #10
 80064b4:	2100      	movs	r1, #0
 80064b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064ba:	6866      	ldr	r6, [r4, #4]
 80064bc:	60a6      	str	r6, [r4, #8]
 80064be:	2e00      	cmp	r6, #0
 80064c0:	bfa2      	ittt	ge
 80064c2:	6821      	ldrge	r1, [r4, #0]
 80064c4:	f021 0104 	bicge.w	r1, r1, #4
 80064c8:	6021      	strge	r1, [r4, #0]
 80064ca:	b90d      	cbnz	r5, 80064d0 <_printf_i+0x118>
 80064cc:	2e00      	cmp	r6, #0
 80064ce:	d04d      	beq.n	800656c <_printf_i+0x1b4>
 80064d0:	4616      	mov	r6, r2
 80064d2:	fbb5 f1f3 	udiv	r1, r5, r3
 80064d6:	fb03 5711 	mls	r7, r3, r1, r5
 80064da:	5dc7      	ldrb	r7, [r0, r7]
 80064dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80064e0:	462f      	mov	r7, r5
 80064e2:	42bb      	cmp	r3, r7
 80064e4:	460d      	mov	r5, r1
 80064e6:	d9f4      	bls.n	80064d2 <_printf_i+0x11a>
 80064e8:	2b08      	cmp	r3, #8
 80064ea:	d10b      	bne.n	8006504 <_printf_i+0x14c>
 80064ec:	6823      	ldr	r3, [r4, #0]
 80064ee:	07df      	lsls	r7, r3, #31
 80064f0:	d508      	bpl.n	8006504 <_printf_i+0x14c>
 80064f2:	6923      	ldr	r3, [r4, #16]
 80064f4:	6861      	ldr	r1, [r4, #4]
 80064f6:	4299      	cmp	r1, r3
 80064f8:	bfde      	ittt	le
 80064fa:	2330      	movle	r3, #48	; 0x30
 80064fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006500:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006504:	1b92      	subs	r2, r2, r6
 8006506:	6122      	str	r2, [r4, #16]
 8006508:	f8cd a000 	str.w	sl, [sp]
 800650c:	464b      	mov	r3, r9
 800650e:	aa03      	add	r2, sp, #12
 8006510:	4621      	mov	r1, r4
 8006512:	4640      	mov	r0, r8
 8006514:	f7ff fee2 	bl	80062dc <_printf_common>
 8006518:	3001      	adds	r0, #1
 800651a:	d14c      	bne.n	80065b6 <_printf_i+0x1fe>
 800651c:	f04f 30ff 	mov.w	r0, #4294967295
 8006520:	b004      	add	sp, #16
 8006522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006526:	4835      	ldr	r0, [pc, #212]	; (80065fc <_printf_i+0x244>)
 8006528:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800652c:	6823      	ldr	r3, [r4, #0]
 800652e:	680e      	ldr	r6, [r1, #0]
 8006530:	061f      	lsls	r7, r3, #24
 8006532:	f856 5b04 	ldr.w	r5, [r6], #4
 8006536:	600e      	str	r6, [r1, #0]
 8006538:	d514      	bpl.n	8006564 <_printf_i+0x1ac>
 800653a:	07d9      	lsls	r1, r3, #31
 800653c:	bf44      	itt	mi
 800653e:	f043 0320 	orrmi.w	r3, r3, #32
 8006542:	6023      	strmi	r3, [r4, #0]
 8006544:	b91d      	cbnz	r5, 800654e <_printf_i+0x196>
 8006546:	6823      	ldr	r3, [r4, #0]
 8006548:	f023 0320 	bic.w	r3, r3, #32
 800654c:	6023      	str	r3, [r4, #0]
 800654e:	2310      	movs	r3, #16
 8006550:	e7b0      	b.n	80064b4 <_printf_i+0xfc>
 8006552:	6823      	ldr	r3, [r4, #0]
 8006554:	f043 0320 	orr.w	r3, r3, #32
 8006558:	6023      	str	r3, [r4, #0]
 800655a:	2378      	movs	r3, #120	; 0x78
 800655c:	4828      	ldr	r0, [pc, #160]	; (8006600 <_printf_i+0x248>)
 800655e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006562:	e7e3      	b.n	800652c <_printf_i+0x174>
 8006564:	065e      	lsls	r6, r3, #25
 8006566:	bf48      	it	mi
 8006568:	b2ad      	uxthmi	r5, r5
 800656a:	e7e6      	b.n	800653a <_printf_i+0x182>
 800656c:	4616      	mov	r6, r2
 800656e:	e7bb      	b.n	80064e8 <_printf_i+0x130>
 8006570:	680b      	ldr	r3, [r1, #0]
 8006572:	6826      	ldr	r6, [r4, #0]
 8006574:	6960      	ldr	r0, [r4, #20]
 8006576:	1d1d      	adds	r5, r3, #4
 8006578:	600d      	str	r5, [r1, #0]
 800657a:	0635      	lsls	r5, r6, #24
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	d501      	bpl.n	8006584 <_printf_i+0x1cc>
 8006580:	6018      	str	r0, [r3, #0]
 8006582:	e002      	b.n	800658a <_printf_i+0x1d2>
 8006584:	0671      	lsls	r1, r6, #25
 8006586:	d5fb      	bpl.n	8006580 <_printf_i+0x1c8>
 8006588:	8018      	strh	r0, [r3, #0]
 800658a:	2300      	movs	r3, #0
 800658c:	6123      	str	r3, [r4, #16]
 800658e:	4616      	mov	r6, r2
 8006590:	e7ba      	b.n	8006508 <_printf_i+0x150>
 8006592:	680b      	ldr	r3, [r1, #0]
 8006594:	1d1a      	adds	r2, r3, #4
 8006596:	600a      	str	r2, [r1, #0]
 8006598:	681e      	ldr	r6, [r3, #0]
 800659a:	6862      	ldr	r2, [r4, #4]
 800659c:	2100      	movs	r1, #0
 800659e:	4630      	mov	r0, r6
 80065a0:	f7f9 fe1e 	bl	80001e0 <memchr>
 80065a4:	b108      	cbz	r0, 80065aa <_printf_i+0x1f2>
 80065a6:	1b80      	subs	r0, r0, r6
 80065a8:	6060      	str	r0, [r4, #4]
 80065aa:	6863      	ldr	r3, [r4, #4]
 80065ac:	6123      	str	r3, [r4, #16]
 80065ae:	2300      	movs	r3, #0
 80065b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065b4:	e7a8      	b.n	8006508 <_printf_i+0x150>
 80065b6:	6923      	ldr	r3, [r4, #16]
 80065b8:	4632      	mov	r2, r6
 80065ba:	4649      	mov	r1, r9
 80065bc:	4640      	mov	r0, r8
 80065be:	47d0      	blx	sl
 80065c0:	3001      	adds	r0, #1
 80065c2:	d0ab      	beq.n	800651c <_printf_i+0x164>
 80065c4:	6823      	ldr	r3, [r4, #0]
 80065c6:	079b      	lsls	r3, r3, #30
 80065c8:	d413      	bmi.n	80065f2 <_printf_i+0x23a>
 80065ca:	68e0      	ldr	r0, [r4, #12]
 80065cc:	9b03      	ldr	r3, [sp, #12]
 80065ce:	4298      	cmp	r0, r3
 80065d0:	bfb8      	it	lt
 80065d2:	4618      	movlt	r0, r3
 80065d4:	e7a4      	b.n	8006520 <_printf_i+0x168>
 80065d6:	2301      	movs	r3, #1
 80065d8:	4632      	mov	r2, r6
 80065da:	4649      	mov	r1, r9
 80065dc:	4640      	mov	r0, r8
 80065de:	47d0      	blx	sl
 80065e0:	3001      	adds	r0, #1
 80065e2:	d09b      	beq.n	800651c <_printf_i+0x164>
 80065e4:	3501      	adds	r5, #1
 80065e6:	68e3      	ldr	r3, [r4, #12]
 80065e8:	9903      	ldr	r1, [sp, #12]
 80065ea:	1a5b      	subs	r3, r3, r1
 80065ec:	42ab      	cmp	r3, r5
 80065ee:	dcf2      	bgt.n	80065d6 <_printf_i+0x21e>
 80065f0:	e7eb      	b.n	80065ca <_printf_i+0x212>
 80065f2:	2500      	movs	r5, #0
 80065f4:	f104 0619 	add.w	r6, r4, #25
 80065f8:	e7f5      	b.n	80065e6 <_printf_i+0x22e>
 80065fa:	bf00      	nop
 80065fc:	08009856 	.word	0x08009856
 8006600:	08009867 	.word	0x08009867

08006604 <iprintf>:
 8006604:	b40f      	push	{r0, r1, r2, r3}
 8006606:	4b0a      	ldr	r3, [pc, #40]	; (8006630 <iprintf+0x2c>)
 8006608:	b513      	push	{r0, r1, r4, lr}
 800660a:	681c      	ldr	r4, [r3, #0]
 800660c:	b124      	cbz	r4, 8006618 <iprintf+0x14>
 800660e:	69a3      	ldr	r3, [r4, #24]
 8006610:	b913      	cbnz	r3, 8006618 <iprintf+0x14>
 8006612:	4620      	mov	r0, r4
 8006614:	f001 f90a 	bl	800782c <__sinit>
 8006618:	ab05      	add	r3, sp, #20
 800661a:	9a04      	ldr	r2, [sp, #16]
 800661c:	68a1      	ldr	r1, [r4, #8]
 800661e:	9301      	str	r3, [sp, #4]
 8006620:	4620      	mov	r0, r4
 8006622:	f001 ffd3 	bl	80085cc <_vfiprintf_r>
 8006626:	b002      	add	sp, #8
 8006628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800662c:	b004      	add	sp, #16
 800662e:	4770      	bx	lr
 8006630:	20000194 	.word	0x20000194

08006634 <_puts_r>:
 8006634:	b570      	push	{r4, r5, r6, lr}
 8006636:	460e      	mov	r6, r1
 8006638:	4605      	mov	r5, r0
 800663a:	b118      	cbz	r0, 8006644 <_puts_r+0x10>
 800663c:	6983      	ldr	r3, [r0, #24]
 800663e:	b90b      	cbnz	r3, 8006644 <_puts_r+0x10>
 8006640:	f001 f8f4 	bl	800782c <__sinit>
 8006644:	69ab      	ldr	r3, [r5, #24]
 8006646:	68ac      	ldr	r4, [r5, #8]
 8006648:	b913      	cbnz	r3, 8006650 <_puts_r+0x1c>
 800664a:	4628      	mov	r0, r5
 800664c:	f001 f8ee 	bl	800782c <__sinit>
 8006650:	4b2c      	ldr	r3, [pc, #176]	; (8006704 <_puts_r+0xd0>)
 8006652:	429c      	cmp	r4, r3
 8006654:	d120      	bne.n	8006698 <_puts_r+0x64>
 8006656:	686c      	ldr	r4, [r5, #4]
 8006658:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800665a:	07db      	lsls	r3, r3, #31
 800665c:	d405      	bmi.n	800666a <_puts_r+0x36>
 800665e:	89a3      	ldrh	r3, [r4, #12]
 8006660:	0598      	lsls	r0, r3, #22
 8006662:	d402      	bmi.n	800666a <_puts_r+0x36>
 8006664:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006666:	f001 f984 	bl	8007972 <__retarget_lock_acquire_recursive>
 800666a:	89a3      	ldrh	r3, [r4, #12]
 800666c:	0719      	lsls	r1, r3, #28
 800666e:	d51d      	bpl.n	80066ac <_puts_r+0x78>
 8006670:	6923      	ldr	r3, [r4, #16]
 8006672:	b1db      	cbz	r3, 80066ac <_puts_r+0x78>
 8006674:	3e01      	subs	r6, #1
 8006676:	68a3      	ldr	r3, [r4, #8]
 8006678:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800667c:	3b01      	subs	r3, #1
 800667e:	60a3      	str	r3, [r4, #8]
 8006680:	bb39      	cbnz	r1, 80066d2 <_puts_r+0x9e>
 8006682:	2b00      	cmp	r3, #0
 8006684:	da38      	bge.n	80066f8 <_puts_r+0xc4>
 8006686:	4622      	mov	r2, r4
 8006688:	210a      	movs	r1, #10
 800668a:	4628      	mov	r0, r5
 800668c:	f000 f87c 	bl	8006788 <__swbuf_r>
 8006690:	3001      	adds	r0, #1
 8006692:	d011      	beq.n	80066b8 <_puts_r+0x84>
 8006694:	250a      	movs	r5, #10
 8006696:	e011      	b.n	80066bc <_puts_r+0x88>
 8006698:	4b1b      	ldr	r3, [pc, #108]	; (8006708 <_puts_r+0xd4>)
 800669a:	429c      	cmp	r4, r3
 800669c:	d101      	bne.n	80066a2 <_puts_r+0x6e>
 800669e:	68ac      	ldr	r4, [r5, #8]
 80066a0:	e7da      	b.n	8006658 <_puts_r+0x24>
 80066a2:	4b1a      	ldr	r3, [pc, #104]	; (800670c <_puts_r+0xd8>)
 80066a4:	429c      	cmp	r4, r3
 80066a6:	bf08      	it	eq
 80066a8:	68ec      	ldreq	r4, [r5, #12]
 80066aa:	e7d5      	b.n	8006658 <_puts_r+0x24>
 80066ac:	4621      	mov	r1, r4
 80066ae:	4628      	mov	r0, r5
 80066b0:	f000 f8bc 	bl	800682c <__swsetup_r>
 80066b4:	2800      	cmp	r0, #0
 80066b6:	d0dd      	beq.n	8006674 <_puts_r+0x40>
 80066b8:	f04f 35ff 	mov.w	r5, #4294967295
 80066bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80066be:	07da      	lsls	r2, r3, #31
 80066c0:	d405      	bmi.n	80066ce <_puts_r+0x9a>
 80066c2:	89a3      	ldrh	r3, [r4, #12]
 80066c4:	059b      	lsls	r3, r3, #22
 80066c6:	d402      	bmi.n	80066ce <_puts_r+0x9a>
 80066c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066ca:	f001 f953 	bl	8007974 <__retarget_lock_release_recursive>
 80066ce:	4628      	mov	r0, r5
 80066d0:	bd70      	pop	{r4, r5, r6, pc}
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	da04      	bge.n	80066e0 <_puts_r+0xac>
 80066d6:	69a2      	ldr	r2, [r4, #24]
 80066d8:	429a      	cmp	r2, r3
 80066da:	dc06      	bgt.n	80066ea <_puts_r+0xb6>
 80066dc:	290a      	cmp	r1, #10
 80066de:	d004      	beq.n	80066ea <_puts_r+0xb6>
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	1c5a      	adds	r2, r3, #1
 80066e4:	6022      	str	r2, [r4, #0]
 80066e6:	7019      	strb	r1, [r3, #0]
 80066e8:	e7c5      	b.n	8006676 <_puts_r+0x42>
 80066ea:	4622      	mov	r2, r4
 80066ec:	4628      	mov	r0, r5
 80066ee:	f000 f84b 	bl	8006788 <__swbuf_r>
 80066f2:	3001      	adds	r0, #1
 80066f4:	d1bf      	bne.n	8006676 <_puts_r+0x42>
 80066f6:	e7df      	b.n	80066b8 <_puts_r+0x84>
 80066f8:	6823      	ldr	r3, [r4, #0]
 80066fa:	250a      	movs	r5, #10
 80066fc:	1c5a      	adds	r2, r3, #1
 80066fe:	6022      	str	r2, [r4, #0]
 8006700:	701d      	strb	r5, [r3, #0]
 8006702:	e7db      	b.n	80066bc <_puts_r+0x88>
 8006704:	0800992c 	.word	0x0800992c
 8006708:	0800994c 	.word	0x0800994c
 800670c:	0800990c 	.word	0x0800990c

08006710 <puts>:
 8006710:	4b02      	ldr	r3, [pc, #8]	; (800671c <puts+0xc>)
 8006712:	4601      	mov	r1, r0
 8006714:	6818      	ldr	r0, [r3, #0]
 8006716:	f7ff bf8d 	b.w	8006634 <_puts_r>
 800671a:	bf00      	nop
 800671c:	20000194 	.word	0x20000194

08006720 <sniprintf>:
 8006720:	b40c      	push	{r2, r3}
 8006722:	b530      	push	{r4, r5, lr}
 8006724:	4b17      	ldr	r3, [pc, #92]	; (8006784 <sniprintf+0x64>)
 8006726:	1e0c      	subs	r4, r1, #0
 8006728:	681d      	ldr	r5, [r3, #0]
 800672a:	b09d      	sub	sp, #116	; 0x74
 800672c:	da08      	bge.n	8006740 <sniprintf+0x20>
 800672e:	238b      	movs	r3, #139	; 0x8b
 8006730:	602b      	str	r3, [r5, #0]
 8006732:	f04f 30ff 	mov.w	r0, #4294967295
 8006736:	b01d      	add	sp, #116	; 0x74
 8006738:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800673c:	b002      	add	sp, #8
 800673e:	4770      	bx	lr
 8006740:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006744:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006748:	bf14      	ite	ne
 800674a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800674e:	4623      	moveq	r3, r4
 8006750:	9304      	str	r3, [sp, #16]
 8006752:	9307      	str	r3, [sp, #28]
 8006754:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006758:	9002      	str	r0, [sp, #8]
 800675a:	9006      	str	r0, [sp, #24]
 800675c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006760:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006762:	ab21      	add	r3, sp, #132	; 0x84
 8006764:	a902      	add	r1, sp, #8
 8006766:	4628      	mov	r0, r5
 8006768:	9301      	str	r3, [sp, #4]
 800676a:	f001 fe05 	bl	8008378 <_svfiprintf_r>
 800676e:	1c43      	adds	r3, r0, #1
 8006770:	bfbc      	itt	lt
 8006772:	238b      	movlt	r3, #139	; 0x8b
 8006774:	602b      	strlt	r3, [r5, #0]
 8006776:	2c00      	cmp	r4, #0
 8006778:	d0dd      	beq.n	8006736 <sniprintf+0x16>
 800677a:	9b02      	ldr	r3, [sp, #8]
 800677c:	2200      	movs	r2, #0
 800677e:	701a      	strb	r2, [r3, #0]
 8006780:	e7d9      	b.n	8006736 <sniprintf+0x16>
 8006782:	bf00      	nop
 8006784:	20000194 	.word	0x20000194

08006788 <__swbuf_r>:
 8006788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800678a:	460e      	mov	r6, r1
 800678c:	4614      	mov	r4, r2
 800678e:	4605      	mov	r5, r0
 8006790:	b118      	cbz	r0, 800679a <__swbuf_r+0x12>
 8006792:	6983      	ldr	r3, [r0, #24]
 8006794:	b90b      	cbnz	r3, 800679a <__swbuf_r+0x12>
 8006796:	f001 f849 	bl	800782c <__sinit>
 800679a:	4b21      	ldr	r3, [pc, #132]	; (8006820 <__swbuf_r+0x98>)
 800679c:	429c      	cmp	r4, r3
 800679e:	d12b      	bne.n	80067f8 <__swbuf_r+0x70>
 80067a0:	686c      	ldr	r4, [r5, #4]
 80067a2:	69a3      	ldr	r3, [r4, #24]
 80067a4:	60a3      	str	r3, [r4, #8]
 80067a6:	89a3      	ldrh	r3, [r4, #12]
 80067a8:	071a      	lsls	r2, r3, #28
 80067aa:	d52f      	bpl.n	800680c <__swbuf_r+0x84>
 80067ac:	6923      	ldr	r3, [r4, #16]
 80067ae:	b36b      	cbz	r3, 800680c <__swbuf_r+0x84>
 80067b0:	6923      	ldr	r3, [r4, #16]
 80067b2:	6820      	ldr	r0, [r4, #0]
 80067b4:	1ac0      	subs	r0, r0, r3
 80067b6:	6963      	ldr	r3, [r4, #20]
 80067b8:	b2f6      	uxtb	r6, r6
 80067ba:	4283      	cmp	r3, r0
 80067bc:	4637      	mov	r7, r6
 80067be:	dc04      	bgt.n	80067ca <__swbuf_r+0x42>
 80067c0:	4621      	mov	r1, r4
 80067c2:	4628      	mov	r0, r5
 80067c4:	f000 ff9e 	bl	8007704 <_fflush_r>
 80067c8:	bb30      	cbnz	r0, 8006818 <__swbuf_r+0x90>
 80067ca:	68a3      	ldr	r3, [r4, #8]
 80067cc:	3b01      	subs	r3, #1
 80067ce:	60a3      	str	r3, [r4, #8]
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	1c5a      	adds	r2, r3, #1
 80067d4:	6022      	str	r2, [r4, #0]
 80067d6:	701e      	strb	r6, [r3, #0]
 80067d8:	6963      	ldr	r3, [r4, #20]
 80067da:	3001      	adds	r0, #1
 80067dc:	4283      	cmp	r3, r0
 80067de:	d004      	beq.n	80067ea <__swbuf_r+0x62>
 80067e0:	89a3      	ldrh	r3, [r4, #12]
 80067e2:	07db      	lsls	r3, r3, #31
 80067e4:	d506      	bpl.n	80067f4 <__swbuf_r+0x6c>
 80067e6:	2e0a      	cmp	r6, #10
 80067e8:	d104      	bne.n	80067f4 <__swbuf_r+0x6c>
 80067ea:	4621      	mov	r1, r4
 80067ec:	4628      	mov	r0, r5
 80067ee:	f000 ff89 	bl	8007704 <_fflush_r>
 80067f2:	b988      	cbnz	r0, 8006818 <__swbuf_r+0x90>
 80067f4:	4638      	mov	r0, r7
 80067f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067f8:	4b0a      	ldr	r3, [pc, #40]	; (8006824 <__swbuf_r+0x9c>)
 80067fa:	429c      	cmp	r4, r3
 80067fc:	d101      	bne.n	8006802 <__swbuf_r+0x7a>
 80067fe:	68ac      	ldr	r4, [r5, #8]
 8006800:	e7cf      	b.n	80067a2 <__swbuf_r+0x1a>
 8006802:	4b09      	ldr	r3, [pc, #36]	; (8006828 <__swbuf_r+0xa0>)
 8006804:	429c      	cmp	r4, r3
 8006806:	bf08      	it	eq
 8006808:	68ec      	ldreq	r4, [r5, #12]
 800680a:	e7ca      	b.n	80067a2 <__swbuf_r+0x1a>
 800680c:	4621      	mov	r1, r4
 800680e:	4628      	mov	r0, r5
 8006810:	f000 f80c 	bl	800682c <__swsetup_r>
 8006814:	2800      	cmp	r0, #0
 8006816:	d0cb      	beq.n	80067b0 <__swbuf_r+0x28>
 8006818:	f04f 37ff 	mov.w	r7, #4294967295
 800681c:	e7ea      	b.n	80067f4 <__swbuf_r+0x6c>
 800681e:	bf00      	nop
 8006820:	0800992c 	.word	0x0800992c
 8006824:	0800994c 	.word	0x0800994c
 8006828:	0800990c 	.word	0x0800990c

0800682c <__swsetup_r>:
 800682c:	4b32      	ldr	r3, [pc, #200]	; (80068f8 <__swsetup_r+0xcc>)
 800682e:	b570      	push	{r4, r5, r6, lr}
 8006830:	681d      	ldr	r5, [r3, #0]
 8006832:	4606      	mov	r6, r0
 8006834:	460c      	mov	r4, r1
 8006836:	b125      	cbz	r5, 8006842 <__swsetup_r+0x16>
 8006838:	69ab      	ldr	r3, [r5, #24]
 800683a:	b913      	cbnz	r3, 8006842 <__swsetup_r+0x16>
 800683c:	4628      	mov	r0, r5
 800683e:	f000 fff5 	bl	800782c <__sinit>
 8006842:	4b2e      	ldr	r3, [pc, #184]	; (80068fc <__swsetup_r+0xd0>)
 8006844:	429c      	cmp	r4, r3
 8006846:	d10f      	bne.n	8006868 <__swsetup_r+0x3c>
 8006848:	686c      	ldr	r4, [r5, #4]
 800684a:	89a3      	ldrh	r3, [r4, #12]
 800684c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006850:	0719      	lsls	r1, r3, #28
 8006852:	d42c      	bmi.n	80068ae <__swsetup_r+0x82>
 8006854:	06dd      	lsls	r5, r3, #27
 8006856:	d411      	bmi.n	800687c <__swsetup_r+0x50>
 8006858:	2309      	movs	r3, #9
 800685a:	6033      	str	r3, [r6, #0]
 800685c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006860:	81a3      	strh	r3, [r4, #12]
 8006862:	f04f 30ff 	mov.w	r0, #4294967295
 8006866:	e03e      	b.n	80068e6 <__swsetup_r+0xba>
 8006868:	4b25      	ldr	r3, [pc, #148]	; (8006900 <__swsetup_r+0xd4>)
 800686a:	429c      	cmp	r4, r3
 800686c:	d101      	bne.n	8006872 <__swsetup_r+0x46>
 800686e:	68ac      	ldr	r4, [r5, #8]
 8006870:	e7eb      	b.n	800684a <__swsetup_r+0x1e>
 8006872:	4b24      	ldr	r3, [pc, #144]	; (8006904 <__swsetup_r+0xd8>)
 8006874:	429c      	cmp	r4, r3
 8006876:	bf08      	it	eq
 8006878:	68ec      	ldreq	r4, [r5, #12]
 800687a:	e7e6      	b.n	800684a <__swsetup_r+0x1e>
 800687c:	0758      	lsls	r0, r3, #29
 800687e:	d512      	bpl.n	80068a6 <__swsetup_r+0x7a>
 8006880:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006882:	b141      	cbz	r1, 8006896 <__swsetup_r+0x6a>
 8006884:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006888:	4299      	cmp	r1, r3
 800688a:	d002      	beq.n	8006892 <__swsetup_r+0x66>
 800688c:	4630      	mov	r0, r6
 800688e:	f001 fc6d 	bl	800816c <_free_r>
 8006892:	2300      	movs	r3, #0
 8006894:	6363      	str	r3, [r4, #52]	; 0x34
 8006896:	89a3      	ldrh	r3, [r4, #12]
 8006898:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800689c:	81a3      	strh	r3, [r4, #12]
 800689e:	2300      	movs	r3, #0
 80068a0:	6063      	str	r3, [r4, #4]
 80068a2:	6923      	ldr	r3, [r4, #16]
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	89a3      	ldrh	r3, [r4, #12]
 80068a8:	f043 0308 	orr.w	r3, r3, #8
 80068ac:	81a3      	strh	r3, [r4, #12]
 80068ae:	6923      	ldr	r3, [r4, #16]
 80068b0:	b94b      	cbnz	r3, 80068c6 <__swsetup_r+0x9a>
 80068b2:	89a3      	ldrh	r3, [r4, #12]
 80068b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80068b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068bc:	d003      	beq.n	80068c6 <__swsetup_r+0x9a>
 80068be:	4621      	mov	r1, r4
 80068c0:	4630      	mov	r0, r6
 80068c2:	f001 f87d 	bl	80079c0 <__smakebuf_r>
 80068c6:	89a0      	ldrh	r0, [r4, #12]
 80068c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80068cc:	f010 0301 	ands.w	r3, r0, #1
 80068d0:	d00a      	beq.n	80068e8 <__swsetup_r+0xbc>
 80068d2:	2300      	movs	r3, #0
 80068d4:	60a3      	str	r3, [r4, #8]
 80068d6:	6963      	ldr	r3, [r4, #20]
 80068d8:	425b      	negs	r3, r3
 80068da:	61a3      	str	r3, [r4, #24]
 80068dc:	6923      	ldr	r3, [r4, #16]
 80068de:	b943      	cbnz	r3, 80068f2 <__swsetup_r+0xc6>
 80068e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80068e4:	d1ba      	bne.n	800685c <__swsetup_r+0x30>
 80068e6:	bd70      	pop	{r4, r5, r6, pc}
 80068e8:	0781      	lsls	r1, r0, #30
 80068ea:	bf58      	it	pl
 80068ec:	6963      	ldrpl	r3, [r4, #20]
 80068ee:	60a3      	str	r3, [r4, #8]
 80068f0:	e7f4      	b.n	80068dc <__swsetup_r+0xb0>
 80068f2:	2000      	movs	r0, #0
 80068f4:	e7f7      	b.n	80068e6 <__swsetup_r+0xba>
 80068f6:	bf00      	nop
 80068f8:	20000194 	.word	0x20000194
 80068fc:	0800992c 	.word	0x0800992c
 8006900:	0800994c 	.word	0x0800994c
 8006904:	0800990c 	.word	0x0800990c

08006908 <quorem>:
 8006908:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690c:	6903      	ldr	r3, [r0, #16]
 800690e:	690c      	ldr	r4, [r1, #16]
 8006910:	42a3      	cmp	r3, r4
 8006912:	4607      	mov	r7, r0
 8006914:	f2c0 8081 	blt.w	8006a1a <quorem+0x112>
 8006918:	3c01      	subs	r4, #1
 800691a:	f101 0814 	add.w	r8, r1, #20
 800691e:	f100 0514 	add.w	r5, r0, #20
 8006922:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006926:	9301      	str	r3, [sp, #4]
 8006928:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800692c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006930:	3301      	adds	r3, #1
 8006932:	429a      	cmp	r2, r3
 8006934:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006938:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800693c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006940:	d331      	bcc.n	80069a6 <quorem+0x9e>
 8006942:	f04f 0e00 	mov.w	lr, #0
 8006946:	4640      	mov	r0, r8
 8006948:	46ac      	mov	ip, r5
 800694a:	46f2      	mov	sl, lr
 800694c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006950:	b293      	uxth	r3, r2
 8006952:	fb06 e303 	mla	r3, r6, r3, lr
 8006956:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800695a:	b29b      	uxth	r3, r3
 800695c:	ebaa 0303 	sub.w	r3, sl, r3
 8006960:	0c12      	lsrs	r2, r2, #16
 8006962:	f8dc a000 	ldr.w	sl, [ip]
 8006966:	fb06 e202 	mla	r2, r6, r2, lr
 800696a:	fa13 f38a 	uxtah	r3, r3, sl
 800696e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006972:	fa1f fa82 	uxth.w	sl, r2
 8006976:	f8dc 2000 	ldr.w	r2, [ip]
 800697a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800697e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006982:	b29b      	uxth	r3, r3
 8006984:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006988:	4581      	cmp	r9, r0
 800698a:	f84c 3b04 	str.w	r3, [ip], #4
 800698e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006992:	d2db      	bcs.n	800694c <quorem+0x44>
 8006994:	f855 300b 	ldr.w	r3, [r5, fp]
 8006998:	b92b      	cbnz	r3, 80069a6 <quorem+0x9e>
 800699a:	9b01      	ldr	r3, [sp, #4]
 800699c:	3b04      	subs	r3, #4
 800699e:	429d      	cmp	r5, r3
 80069a0:	461a      	mov	r2, r3
 80069a2:	d32e      	bcc.n	8006a02 <quorem+0xfa>
 80069a4:	613c      	str	r4, [r7, #16]
 80069a6:	4638      	mov	r0, r7
 80069a8:	f001 fad0 	bl	8007f4c <__mcmp>
 80069ac:	2800      	cmp	r0, #0
 80069ae:	db24      	blt.n	80069fa <quorem+0xf2>
 80069b0:	3601      	adds	r6, #1
 80069b2:	4628      	mov	r0, r5
 80069b4:	f04f 0c00 	mov.w	ip, #0
 80069b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80069bc:	f8d0 e000 	ldr.w	lr, [r0]
 80069c0:	b293      	uxth	r3, r2
 80069c2:	ebac 0303 	sub.w	r3, ip, r3
 80069c6:	0c12      	lsrs	r2, r2, #16
 80069c8:	fa13 f38e 	uxtah	r3, r3, lr
 80069cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80069d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069da:	45c1      	cmp	r9, r8
 80069dc:	f840 3b04 	str.w	r3, [r0], #4
 80069e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80069e4:	d2e8      	bcs.n	80069b8 <quorem+0xb0>
 80069e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069ee:	b922      	cbnz	r2, 80069fa <quorem+0xf2>
 80069f0:	3b04      	subs	r3, #4
 80069f2:	429d      	cmp	r5, r3
 80069f4:	461a      	mov	r2, r3
 80069f6:	d30a      	bcc.n	8006a0e <quorem+0x106>
 80069f8:	613c      	str	r4, [r7, #16]
 80069fa:	4630      	mov	r0, r6
 80069fc:	b003      	add	sp, #12
 80069fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a02:	6812      	ldr	r2, [r2, #0]
 8006a04:	3b04      	subs	r3, #4
 8006a06:	2a00      	cmp	r2, #0
 8006a08:	d1cc      	bne.n	80069a4 <quorem+0x9c>
 8006a0a:	3c01      	subs	r4, #1
 8006a0c:	e7c7      	b.n	800699e <quorem+0x96>
 8006a0e:	6812      	ldr	r2, [r2, #0]
 8006a10:	3b04      	subs	r3, #4
 8006a12:	2a00      	cmp	r2, #0
 8006a14:	d1f0      	bne.n	80069f8 <quorem+0xf0>
 8006a16:	3c01      	subs	r4, #1
 8006a18:	e7eb      	b.n	80069f2 <quorem+0xea>
 8006a1a:	2000      	movs	r0, #0
 8006a1c:	e7ee      	b.n	80069fc <quorem+0xf4>
	...

08006a20 <_dtoa_r>:
 8006a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a24:	ed2d 8b02 	vpush	{d8}
 8006a28:	ec57 6b10 	vmov	r6, r7, d0
 8006a2c:	b095      	sub	sp, #84	; 0x54
 8006a2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006a30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006a34:	9105      	str	r1, [sp, #20]
 8006a36:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006a3a:	4604      	mov	r4, r0
 8006a3c:	9209      	str	r2, [sp, #36]	; 0x24
 8006a3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a40:	b975      	cbnz	r5, 8006a60 <_dtoa_r+0x40>
 8006a42:	2010      	movs	r0, #16
 8006a44:	f000 fffc 	bl	8007a40 <malloc>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	6260      	str	r0, [r4, #36]	; 0x24
 8006a4c:	b920      	cbnz	r0, 8006a58 <_dtoa_r+0x38>
 8006a4e:	4bb2      	ldr	r3, [pc, #712]	; (8006d18 <_dtoa_r+0x2f8>)
 8006a50:	21ea      	movs	r1, #234	; 0xea
 8006a52:	48b2      	ldr	r0, [pc, #712]	; (8006d1c <_dtoa_r+0x2fc>)
 8006a54:	f001 ff50 	bl	80088f8 <__assert_func>
 8006a58:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006a5c:	6005      	str	r5, [r0, #0]
 8006a5e:	60c5      	str	r5, [r0, #12]
 8006a60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a62:	6819      	ldr	r1, [r3, #0]
 8006a64:	b151      	cbz	r1, 8006a7c <_dtoa_r+0x5c>
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	604a      	str	r2, [r1, #4]
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	4093      	lsls	r3, r2
 8006a6e:	608b      	str	r3, [r1, #8]
 8006a70:	4620      	mov	r0, r4
 8006a72:	f001 f82d 	bl	8007ad0 <_Bfree>
 8006a76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a78:	2200      	movs	r2, #0
 8006a7a:	601a      	str	r2, [r3, #0]
 8006a7c:	1e3b      	subs	r3, r7, #0
 8006a7e:	bfb9      	ittee	lt
 8006a80:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006a84:	9303      	strlt	r3, [sp, #12]
 8006a86:	2300      	movge	r3, #0
 8006a88:	f8c8 3000 	strge.w	r3, [r8]
 8006a8c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006a90:	4ba3      	ldr	r3, [pc, #652]	; (8006d20 <_dtoa_r+0x300>)
 8006a92:	bfbc      	itt	lt
 8006a94:	2201      	movlt	r2, #1
 8006a96:	f8c8 2000 	strlt.w	r2, [r8]
 8006a9a:	ea33 0309 	bics.w	r3, r3, r9
 8006a9e:	d11b      	bne.n	8006ad8 <_dtoa_r+0xb8>
 8006aa0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006aa2:	f242 730f 	movw	r3, #9999	; 0x270f
 8006aa6:	6013      	str	r3, [r2, #0]
 8006aa8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006aac:	4333      	orrs	r3, r6
 8006aae:	f000 857a 	beq.w	80075a6 <_dtoa_r+0xb86>
 8006ab2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ab4:	b963      	cbnz	r3, 8006ad0 <_dtoa_r+0xb0>
 8006ab6:	4b9b      	ldr	r3, [pc, #620]	; (8006d24 <_dtoa_r+0x304>)
 8006ab8:	e024      	b.n	8006b04 <_dtoa_r+0xe4>
 8006aba:	4b9b      	ldr	r3, [pc, #620]	; (8006d28 <_dtoa_r+0x308>)
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	3308      	adds	r3, #8
 8006ac0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006ac2:	6013      	str	r3, [r2, #0]
 8006ac4:	9800      	ldr	r0, [sp, #0]
 8006ac6:	b015      	add	sp, #84	; 0x54
 8006ac8:	ecbd 8b02 	vpop	{d8}
 8006acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ad0:	4b94      	ldr	r3, [pc, #592]	; (8006d24 <_dtoa_r+0x304>)
 8006ad2:	9300      	str	r3, [sp, #0]
 8006ad4:	3303      	adds	r3, #3
 8006ad6:	e7f3      	b.n	8006ac0 <_dtoa_r+0xa0>
 8006ad8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006adc:	2200      	movs	r2, #0
 8006ade:	ec51 0b17 	vmov	r0, r1, d7
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006ae8:	f7f9 ffee 	bl	8000ac8 <__aeabi_dcmpeq>
 8006aec:	4680      	mov	r8, r0
 8006aee:	b158      	cbz	r0, 8006b08 <_dtoa_r+0xe8>
 8006af0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006af2:	2301      	movs	r3, #1
 8006af4:	6013      	str	r3, [r2, #0]
 8006af6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	f000 8551 	beq.w	80075a0 <_dtoa_r+0xb80>
 8006afe:	488b      	ldr	r0, [pc, #556]	; (8006d2c <_dtoa_r+0x30c>)
 8006b00:	6018      	str	r0, [r3, #0]
 8006b02:	1e43      	subs	r3, r0, #1
 8006b04:	9300      	str	r3, [sp, #0]
 8006b06:	e7dd      	b.n	8006ac4 <_dtoa_r+0xa4>
 8006b08:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006b0c:	aa12      	add	r2, sp, #72	; 0x48
 8006b0e:	a913      	add	r1, sp, #76	; 0x4c
 8006b10:	4620      	mov	r0, r4
 8006b12:	f001 fabf 	bl	8008094 <__d2b>
 8006b16:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006b1a:	4683      	mov	fp, r0
 8006b1c:	2d00      	cmp	r5, #0
 8006b1e:	d07c      	beq.n	8006c1a <_dtoa_r+0x1fa>
 8006b20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b22:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006b26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b2a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006b2e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006b32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006b36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006b3a:	4b7d      	ldr	r3, [pc, #500]	; (8006d30 <_dtoa_r+0x310>)
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	4630      	mov	r0, r6
 8006b40:	4639      	mov	r1, r7
 8006b42:	f7f9 fba1 	bl	8000288 <__aeabi_dsub>
 8006b46:	a36e      	add	r3, pc, #440	; (adr r3, 8006d00 <_dtoa_r+0x2e0>)
 8006b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b4c:	f7f9 fd54 	bl	80005f8 <__aeabi_dmul>
 8006b50:	a36d      	add	r3, pc, #436	; (adr r3, 8006d08 <_dtoa_r+0x2e8>)
 8006b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b56:	f7f9 fb99 	bl	800028c <__adddf3>
 8006b5a:	4606      	mov	r6, r0
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	460f      	mov	r7, r1
 8006b60:	f7f9 fce0 	bl	8000524 <__aeabi_i2d>
 8006b64:	a36a      	add	r3, pc, #424	; (adr r3, 8006d10 <_dtoa_r+0x2f0>)
 8006b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6a:	f7f9 fd45 	bl	80005f8 <__aeabi_dmul>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	460b      	mov	r3, r1
 8006b72:	4630      	mov	r0, r6
 8006b74:	4639      	mov	r1, r7
 8006b76:	f7f9 fb89 	bl	800028c <__adddf3>
 8006b7a:	4606      	mov	r6, r0
 8006b7c:	460f      	mov	r7, r1
 8006b7e:	f7f9 ffeb 	bl	8000b58 <__aeabi_d2iz>
 8006b82:	2200      	movs	r2, #0
 8006b84:	4682      	mov	sl, r0
 8006b86:	2300      	movs	r3, #0
 8006b88:	4630      	mov	r0, r6
 8006b8a:	4639      	mov	r1, r7
 8006b8c:	f7f9 ffa6 	bl	8000adc <__aeabi_dcmplt>
 8006b90:	b148      	cbz	r0, 8006ba6 <_dtoa_r+0x186>
 8006b92:	4650      	mov	r0, sl
 8006b94:	f7f9 fcc6 	bl	8000524 <__aeabi_i2d>
 8006b98:	4632      	mov	r2, r6
 8006b9a:	463b      	mov	r3, r7
 8006b9c:	f7f9 ff94 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ba0:	b908      	cbnz	r0, 8006ba6 <_dtoa_r+0x186>
 8006ba2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ba6:	f1ba 0f16 	cmp.w	sl, #22
 8006baa:	d854      	bhi.n	8006c56 <_dtoa_r+0x236>
 8006bac:	4b61      	ldr	r3, [pc, #388]	; (8006d34 <_dtoa_r+0x314>)
 8006bae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006bba:	f7f9 ff8f 	bl	8000adc <__aeabi_dcmplt>
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	d04b      	beq.n	8006c5a <_dtoa_r+0x23a>
 8006bc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	930e      	str	r3, [sp, #56]	; 0x38
 8006bca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bcc:	1b5d      	subs	r5, r3, r5
 8006bce:	1e6b      	subs	r3, r5, #1
 8006bd0:	9304      	str	r3, [sp, #16]
 8006bd2:	bf43      	ittte	mi
 8006bd4:	2300      	movmi	r3, #0
 8006bd6:	f1c5 0801 	rsbmi	r8, r5, #1
 8006bda:	9304      	strmi	r3, [sp, #16]
 8006bdc:	f04f 0800 	movpl.w	r8, #0
 8006be0:	f1ba 0f00 	cmp.w	sl, #0
 8006be4:	db3b      	blt.n	8006c5e <_dtoa_r+0x23e>
 8006be6:	9b04      	ldr	r3, [sp, #16]
 8006be8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006bec:	4453      	add	r3, sl
 8006bee:	9304      	str	r3, [sp, #16]
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	9306      	str	r3, [sp, #24]
 8006bf4:	9b05      	ldr	r3, [sp, #20]
 8006bf6:	2b09      	cmp	r3, #9
 8006bf8:	d869      	bhi.n	8006cce <_dtoa_r+0x2ae>
 8006bfa:	2b05      	cmp	r3, #5
 8006bfc:	bfc4      	itt	gt
 8006bfe:	3b04      	subgt	r3, #4
 8006c00:	9305      	strgt	r3, [sp, #20]
 8006c02:	9b05      	ldr	r3, [sp, #20]
 8006c04:	f1a3 0302 	sub.w	r3, r3, #2
 8006c08:	bfcc      	ite	gt
 8006c0a:	2500      	movgt	r5, #0
 8006c0c:	2501      	movle	r5, #1
 8006c0e:	2b03      	cmp	r3, #3
 8006c10:	d869      	bhi.n	8006ce6 <_dtoa_r+0x2c6>
 8006c12:	e8df f003 	tbb	[pc, r3]
 8006c16:	4e2c      	.short	0x4e2c
 8006c18:	5a4c      	.short	0x5a4c
 8006c1a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006c1e:	441d      	add	r5, r3
 8006c20:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006c24:	2b20      	cmp	r3, #32
 8006c26:	bfc1      	itttt	gt
 8006c28:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006c2c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006c30:	fa09 f303 	lslgt.w	r3, r9, r3
 8006c34:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006c38:	bfda      	itte	le
 8006c3a:	f1c3 0320 	rsble	r3, r3, #32
 8006c3e:	fa06 f003 	lslle.w	r0, r6, r3
 8006c42:	4318      	orrgt	r0, r3
 8006c44:	f7f9 fc5e 	bl	8000504 <__aeabi_ui2d>
 8006c48:	2301      	movs	r3, #1
 8006c4a:	4606      	mov	r6, r0
 8006c4c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006c50:	3d01      	subs	r5, #1
 8006c52:	9310      	str	r3, [sp, #64]	; 0x40
 8006c54:	e771      	b.n	8006b3a <_dtoa_r+0x11a>
 8006c56:	2301      	movs	r3, #1
 8006c58:	e7b6      	b.n	8006bc8 <_dtoa_r+0x1a8>
 8006c5a:	900e      	str	r0, [sp, #56]	; 0x38
 8006c5c:	e7b5      	b.n	8006bca <_dtoa_r+0x1aa>
 8006c5e:	f1ca 0300 	rsb	r3, sl, #0
 8006c62:	9306      	str	r3, [sp, #24]
 8006c64:	2300      	movs	r3, #0
 8006c66:	eba8 080a 	sub.w	r8, r8, sl
 8006c6a:	930d      	str	r3, [sp, #52]	; 0x34
 8006c6c:	e7c2      	b.n	8006bf4 <_dtoa_r+0x1d4>
 8006c6e:	2300      	movs	r3, #0
 8006c70:	9308      	str	r3, [sp, #32]
 8006c72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	dc39      	bgt.n	8006cec <_dtoa_r+0x2cc>
 8006c78:	f04f 0901 	mov.w	r9, #1
 8006c7c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006c80:	464b      	mov	r3, r9
 8006c82:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006c86:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006c88:	2200      	movs	r2, #0
 8006c8a:	6042      	str	r2, [r0, #4]
 8006c8c:	2204      	movs	r2, #4
 8006c8e:	f102 0614 	add.w	r6, r2, #20
 8006c92:	429e      	cmp	r6, r3
 8006c94:	6841      	ldr	r1, [r0, #4]
 8006c96:	d92f      	bls.n	8006cf8 <_dtoa_r+0x2d8>
 8006c98:	4620      	mov	r0, r4
 8006c9a:	f000 fed9 	bl	8007a50 <_Balloc>
 8006c9e:	9000      	str	r0, [sp, #0]
 8006ca0:	2800      	cmp	r0, #0
 8006ca2:	d14b      	bne.n	8006d3c <_dtoa_r+0x31c>
 8006ca4:	4b24      	ldr	r3, [pc, #144]	; (8006d38 <_dtoa_r+0x318>)
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006cac:	e6d1      	b.n	8006a52 <_dtoa_r+0x32>
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e7de      	b.n	8006c70 <_dtoa_r+0x250>
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	9308      	str	r3, [sp, #32]
 8006cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cb8:	eb0a 0903 	add.w	r9, sl, r3
 8006cbc:	f109 0301 	add.w	r3, r9, #1
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	9301      	str	r3, [sp, #4]
 8006cc4:	bfb8      	it	lt
 8006cc6:	2301      	movlt	r3, #1
 8006cc8:	e7dd      	b.n	8006c86 <_dtoa_r+0x266>
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e7f2      	b.n	8006cb4 <_dtoa_r+0x294>
 8006cce:	2501      	movs	r5, #1
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	9305      	str	r3, [sp, #20]
 8006cd4:	9508      	str	r5, [sp, #32]
 8006cd6:	f04f 39ff 	mov.w	r9, #4294967295
 8006cda:	2200      	movs	r2, #0
 8006cdc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ce0:	2312      	movs	r3, #18
 8006ce2:	9209      	str	r2, [sp, #36]	; 0x24
 8006ce4:	e7cf      	b.n	8006c86 <_dtoa_r+0x266>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	9308      	str	r3, [sp, #32]
 8006cea:	e7f4      	b.n	8006cd6 <_dtoa_r+0x2b6>
 8006cec:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006cf0:	f8cd 9004 	str.w	r9, [sp, #4]
 8006cf4:	464b      	mov	r3, r9
 8006cf6:	e7c6      	b.n	8006c86 <_dtoa_r+0x266>
 8006cf8:	3101      	adds	r1, #1
 8006cfa:	6041      	str	r1, [r0, #4]
 8006cfc:	0052      	lsls	r2, r2, #1
 8006cfe:	e7c6      	b.n	8006c8e <_dtoa_r+0x26e>
 8006d00:	636f4361 	.word	0x636f4361
 8006d04:	3fd287a7 	.word	0x3fd287a7
 8006d08:	8b60c8b3 	.word	0x8b60c8b3
 8006d0c:	3fc68a28 	.word	0x3fc68a28
 8006d10:	509f79fb 	.word	0x509f79fb
 8006d14:	3fd34413 	.word	0x3fd34413
 8006d18:	08009885 	.word	0x08009885
 8006d1c:	0800989c 	.word	0x0800989c
 8006d20:	7ff00000 	.word	0x7ff00000
 8006d24:	08009881 	.word	0x08009881
 8006d28:	08009878 	.word	0x08009878
 8006d2c:	08009855 	.word	0x08009855
 8006d30:	3ff80000 	.word	0x3ff80000
 8006d34:	080099f8 	.word	0x080099f8
 8006d38:	080098fb 	.word	0x080098fb
 8006d3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d3e:	9a00      	ldr	r2, [sp, #0]
 8006d40:	601a      	str	r2, [r3, #0]
 8006d42:	9b01      	ldr	r3, [sp, #4]
 8006d44:	2b0e      	cmp	r3, #14
 8006d46:	f200 80ad 	bhi.w	8006ea4 <_dtoa_r+0x484>
 8006d4a:	2d00      	cmp	r5, #0
 8006d4c:	f000 80aa 	beq.w	8006ea4 <_dtoa_r+0x484>
 8006d50:	f1ba 0f00 	cmp.w	sl, #0
 8006d54:	dd36      	ble.n	8006dc4 <_dtoa_r+0x3a4>
 8006d56:	4ac3      	ldr	r2, [pc, #780]	; (8007064 <_dtoa_r+0x644>)
 8006d58:	f00a 030f 	and.w	r3, sl, #15
 8006d5c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006d60:	ed93 7b00 	vldr	d7, [r3]
 8006d64:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006d68:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006d6c:	eeb0 8a47 	vmov.f32	s16, s14
 8006d70:	eef0 8a67 	vmov.f32	s17, s15
 8006d74:	d016      	beq.n	8006da4 <_dtoa_r+0x384>
 8006d76:	4bbc      	ldr	r3, [pc, #752]	; (8007068 <_dtoa_r+0x648>)
 8006d78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006d7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d80:	f7f9 fd64 	bl	800084c <__aeabi_ddiv>
 8006d84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d88:	f007 070f 	and.w	r7, r7, #15
 8006d8c:	2503      	movs	r5, #3
 8006d8e:	4eb6      	ldr	r6, [pc, #728]	; (8007068 <_dtoa_r+0x648>)
 8006d90:	b957      	cbnz	r7, 8006da8 <_dtoa_r+0x388>
 8006d92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d96:	ec53 2b18 	vmov	r2, r3, d8
 8006d9a:	f7f9 fd57 	bl	800084c <__aeabi_ddiv>
 8006d9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006da2:	e029      	b.n	8006df8 <_dtoa_r+0x3d8>
 8006da4:	2502      	movs	r5, #2
 8006da6:	e7f2      	b.n	8006d8e <_dtoa_r+0x36e>
 8006da8:	07f9      	lsls	r1, r7, #31
 8006daa:	d508      	bpl.n	8006dbe <_dtoa_r+0x39e>
 8006dac:	ec51 0b18 	vmov	r0, r1, d8
 8006db0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006db4:	f7f9 fc20 	bl	80005f8 <__aeabi_dmul>
 8006db8:	ec41 0b18 	vmov	d8, r0, r1
 8006dbc:	3501      	adds	r5, #1
 8006dbe:	107f      	asrs	r7, r7, #1
 8006dc0:	3608      	adds	r6, #8
 8006dc2:	e7e5      	b.n	8006d90 <_dtoa_r+0x370>
 8006dc4:	f000 80a6 	beq.w	8006f14 <_dtoa_r+0x4f4>
 8006dc8:	f1ca 0600 	rsb	r6, sl, #0
 8006dcc:	4ba5      	ldr	r3, [pc, #660]	; (8007064 <_dtoa_r+0x644>)
 8006dce:	4fa6      	ldr	r7, [pc, #664]	; (8007068 <_dtoa_r+0x648>)
 8006dd0:	f006 020f 	and.w	r2, r6, #15
 8006dd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ddc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006de0:	f7f9 fc0a 	bl	80005f8 <__aeabi_dmul>
 8006de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006de8:	1136      	asrs	r6, r6, #4
 8006dea:	2300      	movs	r3, #0
 8006dec:	2502      	movs	r5, #2
 8006dee:	2e00      	cmp	r6, #0
 8006df0:	f040 8085 	bne.w	8006efe <_dtoa_r+0x4de>
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1d2      	bne.n	8006d9e <_dtoa_r+0x37e>
 8006df8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	f000 808c 	beq.w	8006f18 <_dtoa_r+0x4f8>
 8006e00:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006e04:	4b99      	ldr	r3, [pc, #612]	; (800706c <_dtoa_r+0x64c>)
 8006e06:	2200      	movs	r2, #0
 8006e08:	4630      	mov	r0, r6
 8006e0a:	4639      	mov	r1, r7
 8006e0c:	f7f9 fe66 	bl	8000adc <__aeabi_dcmplt>
 8006e10:	2800      	cmp	r0, #0
 8006e12:	f000 8081 	beq.w	8006f18 <_dtoa_r+0x4f8>
 8006e16:	9b01      	ldr	r3, [sp, #4]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d07d      	beq.n	8006f18 <_dtoa_r+0x4f8>
 8006e1c:	f1b9 0f00 	cmp.w	r9, #0
 8006e20:	dd3c      	ble.n	8006e9c <_dtoa_r+0x47c>
 8006e22:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006e26:	9307      	str	r3, [sp, #28]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	4b91      	ldr	r3, [pc, #580]	; (8007070 <_dtoa_r+0x650>)
 8006e2c:	4630      	mov	r0, r6
 8006e2e:	4639      	mov	r1, r7
 8006e30:	f7f9 fbe2 	bl	80005f8 <__aeabi_dmul>
 8006e34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e38:	3501      	adds	r5, #1
 8006e3a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006e3e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006e42:	4628      	mov	r0, r5
 8006e44:	f7f9 fb6e 	bl	8000524 <__aeabi_i2d>
 8006e48:	4632      	mov	r2, r6
 8006e4a:	463b      	mov	r3, r7
 8006e4c:	f7f9 fbd4 	bl	80005f8 <__aeabi_dmul>
 8006e50:	4b88      	ldr	r3, [pc, #544]	; (8007074 <_dtoa_r+0x654>)
 8006e52:	2200      	movs	r2, #0
 8006e54:	f7f9 fa1a 	bl	800028c <__adddf3>
 8006e58:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006e5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e60:	9303      	str	r3, [sp, #12]
 8006e62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d15c      	bne.n	8006f22 <_dtoa_r+0x502>
 8006e68:	4b83      	ldr	r3, [pc, #524]	; (8007078 <_dtoa_r+0x658>)
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	4630      	mov	r0, r6
 8006e6e:	4639      	mov	r1, r7
 8006e70:	f7f9 fa0a 	bl	8000288 <__aeabi_dsub>
 8006e74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e78:	4606      	mov	r6, r0
 8006e7a:	460f      	mov	r7, r1
 8006e7c:	f7f9 fe4c 	bl	8000b18 <__aeabi_dcmpgt>
 8006e80:	2800      	cmp	r0, #0
 8006e82:	f040 8296 	bne.w	80073b2 <_dtoa_r+0x992>
 8006e86:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006e8a:	4630      	mov	r0, r6
 8006e8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006e90:	4639      	mov	r1, r7
 8006e92:	f7f9 fe23 	bl	8000adc <__aeabi_dcmplt>
 8006e96:	2800      	cmp	r0, #0
 8006e98:	f040 8288 	bne.w	80073ac <_dtoa_r+0x98c>
 8006e9c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006ea0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ea4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f2c0 8158 	blt.w	800715c <_dtoa_r+0x73c>
 8006eac:	f1ba 0f0e 	cmp.w	sl, #14
 8006eb0:	f300 8154 	bgt.w	800715c <_dtoa_r+0x73c>
 8006eb4:	4b6b      	ldr	r3, [pc, #428]	; (8007064 <_dtoa_r+0x644>)
 8006eb6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006eba:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ebe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f280 80e3 	bge.w	800708c <_dtoa_r+0x66c>
 8006ec6:	9b01      	ldr	r3, [sp, #4]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f300 80df 	bgt.w	800708c <_dtoa_r+0x66c>
 8006ece:	f040 826d 	bne.w	80073ac <_dtoa_r+0x98c>
 8006ed2:	4b69      	ldr	r3, [pc, #420]	; (8007078 <_dtoa_r+0x658>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	4640      	mov	r0, r8
 8006ed8:	4649      	mov	r1, r9
 8006eda:	f7f9 fb8d 	bl	80005f8 <__aeabi_dmul>
 8006ede:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ee2:	f7f9 fe0f 	bl	8000b04 <__aeabi_dcmpge>
 8006ee6:	9e01      	ldr	r6, [sp, #4]
 8006ee8:	4637      	mov	r7, r6
 8006eea:	2800      	cmp	r0, #0
 8006eec:	f040 8243 	bne.w	8007376 <_dtoa_r+0x956>
 8006ef0:	9d00      	ldr	r5, [sp, #0]
 8006ef2:	2331      	movs	r3, #49	; 0x31
 8006ef4:	f805 3b01 	strb.w	r3, [r5], #1
 8006ef8:	f10a 0a01 	add.w	sl, sl, #1
 8006efc:	e23f      	b.n	800737e <_dtoa_r+0x95e>
 8006efe:	07f2      	lsls	r2, r6, #31
 8006f00:	d505      	bpl.n	8006f0e <_dtoa_r+0x4ee>
 8006f02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f06:	f7f9 fb77 	bl	80005f8 <__aeabi_dmul>
 8006f0a:	3501      	adds	r5, #1
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	1076      	asrs	r6, r6, #1
 8006f10:	3708      	adds	r7, #8
 8006f12:	e76c      	b.n	8006dee <_dtoa_r+0x3ce>
 8006f14:	2502      	movs	r5, #2
 8006f16:	e76f      	b.n	8006df8 <_dtoa_r+0x3d8>
 8006f18:	9b01      	ldr	r3, [sp, #4]
 8006f1a:	f8cd a01c 	str.w	sl, [sp, #28]
 8006f1e:	930c      	str	r3, [sp, #48]	; 0x30
 8006f20:	e78d      	b.n	8006e3e <_dtoa_r+0x41e>
 8006f22:	9900      	ldr	r1, [sp, #0]
 8006f24:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006f26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f28:	4b4e      	ldr	r3, [pc, #312]	; (8007064 <_dtoa_r+0x644>)
 8006f2a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f2e:	4401      	add	r1, r0
 8006f30:	9102      	str	r1, [sp, #8]
 8006f32:	9908      	ldr	r1, [sp, #32]
 8006f34:	eeb0 8a47 	vmov.f32	s16, s14
 8006f38:	eef0 8a67 	vmov.f32	s17, s15
 8006f3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f44:	2900      	cmp	r1, #0
 8006f46:	d045      	beq.n	8006fd4 <_dtoa_r+0x5b4>
 8006f48:	494c      	ldr	r1, [pc, #304]	; (800707c <_dtoa_r+0x65c>)
 8006f4a:	2000      	movs	r0, #0
 8006f4c:	f7f9 fc7e 	bl	800084c <__aeabi_ddiv>
 8006f50:	ec53 2b18 	vmov	r2, r3, d8
 8006f54:	f7f9 f998 	bl	8000288 <__aeabi_dsub>
 8006f58:	9d00      	ldr	r5, [sp, #0]
 8006f5a:	ec41 0b18 	vmov	d8, r0, r1
 8006f5e:	4639      	mov	r1, r7
 8006f60:	4630      	mov	r0, r6
 8006f62:	f7f9 fdf9 	bl	8000b58 <__aeabi_d2iz>
 8006f66:	900c      	str	r0, [sp, #48]	; 0x30
 8006f68:	f7f9 fadc 	bl	8000524 <__aeabi_i2d>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	4630      	mov	r0, r6
 8006f72:	4639      	mov	r1, r7
 8006f74:	f7f9 f988 	bl	8000288 <__aeabi_dsub>
 8006f78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f7a:	3330      	adds	r3, #48	; 0x30
 8006f7c:	f805 3b01 	strb.w	r3, [r5], #1
 8006f80:	ec53 2b18 	vmov	r2, r3, d8
 8006f84:	4606      	mov	r6, r0
 8006f86:	460f      	mov	r7, r1
 8006f88:	f7f9 fda8 	bl	8000adc <__aeabi_dcmplt>
 8006f8c:	2800      	cmp	r0, #0
 8006f8e:	d165      	bne.n	800705c <_dtoa_r+0x63c>
 8006f90:	4632      	mov	r2, r6
 8006f92:	463b      	mov	r3, r7
 8006f94:	4935      	ldr	r1, [pc, #212]	; (800706c <_dtoa_r+0x64c>)
 8006f96:	2000      	movs	r0, #0
 8006f98:	f7f9 f976 	bl	8000288 <__aeabi_dsub>
 8006f9c:	ec53 2b18 	vmov	r2, r3, d8
 8006fa0:	f7f9 fd9c 	bl	8000adc <__aeabi_dcmplt>
 8006fa4:	2800      	cmp	r0, #0
 8006fa6:	f040 80b9 	bne.w	800711c <_dtoa_r+0x6fc>
 8006faa:	9b02      	ldr	r3, [sp, #8]
 8006fac:	429d      	cmp	r5, r3
 8006fae:	f43f af75 	beq.w	8006e9c <_dtoa_r+0x47c>
 8006fb2:	4b2f      	ldr	r3, [pc, #188]	; (8007070 <_dtoa_r+0x650>)
 8006fb4:	ec51 0b18 	vmov	r0, r1, d8
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f7f9 fb1d 	bl	80005f8 <__aeabi_dmul>
 8006fbe:	4b2c      	ldr	r3, [pc, #176]	; (8007070 <_dtoa_r+0x650>)
 8006fc0:	ec41 0b18 	vmov	d8, r0, r1
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	4630      	mov	r0, r6
 8006fc8:	4639      	mov	r1, r7
 8006fca:	f7f9 fb15 	bl	80005f8 <__aeabi_dmul>
 8006fce:	4606      	mov	r6, r0
 8006fd0:	460f      	mov	r7, r1
 8006fd2:	e7c4      	b.n	8006f5e <_dtoa_r+0x53e>
 8006fd4:	ec51 0b17 	vmov	r0, r1, d7
 8006fd8:	f7f9 fb0e 	bl	80005f8 <__aeabi_dmul>
 8006fdc:	9b02      	ldr	r3, [sp, #8]
 8006fde:	9d00      	ldr	r5, [sp, #0]
 8006fe0:	930c      	str	r3, [sp, #48]	; 0x30
 8006fe2:	ec41 0b18 	vmov	d8, r0, r1
 8006fe6:	4639      	mov	r1, r7
 8006fe8:	4630      	mov	r0, r6
 8006fea:	f7f9 fdb5 	bl	8000b58 <__aeabi_d2iz>
 8006fee:	9011      	str	r0, [sp, #68]	; 0x44
 8006ff0:	f7f9 fa98 	bl	8000524 <__aeabi_i2d>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	460b      	mov	r3, r1
 8006ff8:	4630      	mov	r0, r6
 8006ffa:	4639      	mov	r1, r7
 8006ffc:	f7f9 f944 	bl	8000288 <__aeabi_dsub>
 8007000:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007002:	3330      	adds	r3, #48	; 0x30
 8007004:	f805 3b01 	strb.w	r3, [r5], #1
 8007008:	9b02      	ldr	r3, [sp, #8]
 800700a:	429d      	cmp	r5, r3
 800700c:	4606      	mov	r6, r0
 800700e:	460f      	mov	r7, r1
 8007010:	f04f 0200 	mov.w	r2, #0
 8007014:	d134      	bne.n	8007080 <_dtoa_r+0x660>
 8007016:	4b19      	ldr	r3, [pc, #100]	; (800707c <_dtoa_r+0x65c>)
 8007018:	ec51 0b18 	vmov	r0, r1, d8
 800701c:	f7f9 f936 	bl	800028c <__adddf3>
 8007020:	4602      	mov	r2, r0
 8007022:	460b      	mov	r3, r1
 8007024:	4630      	mov	r0, r6
 8007026:	4639      	mov	r1, r7
 8007028:	f7f9 fd76 	bl	8000b18 <__aeabi_dcmpgt>
 800702c:	2800      	cmp	r0, #0
 800702e:	d175      	bne.n	800711c <_dtoa_r+0x6fc>
 8007030:	ec53 2b18 	vmov	r2, r3, d8
 8007034:	4911      	ldr	r1, [pc, #68]	; (800707c <_dtoa_r+0x65c>)
 8007036:	2000      	movs	r0, #0
 8007038:	f7f9 f926 	bl	8000288 <__aeabi_dsub>
 800703c:	4602      	mov	r2, r0
 800703e:	460b      	mov	r3, r1
 8007040:	4630      	mov	r0, r6
 8007042:	4639      	mov	r1, r7
 8007044:	f7f9 fd4a 	bl	8000adc <__aeabi_dcmplt>
 8007048:	2800      	cmp	r0, #0
 800704a:	f43f af27 	beq.w	8006e9c <_dtoa_r+0x47c>
 800704e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007050:	1e6b      	subs	r3, r5, #1
 8007052:	930c      	str	r3, [sp, #48]	; 0x30
 8007054:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007058:	2b30      	cmp	r3, #48	; 0x30
 800705a:	d0f8      	beq.n	800704e <_dtoa_r+0x62e>
 800705c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007060:	e04a      	b.n	80070f8 <_dtoa_r+0x6d8>
 8007062:	bf00      	nop
 8007064:	080099f8 	.word	0x080099f8
 8007068:	080099d0 	.word	0x080099d0
 800706c:	3ff00000 	.word	0x3ff00000
 8007070:	40240000 	.word	0x40240000
 8007074:	401c0000 	.word	0x401c0000
 8007078:	40140000 	.word	0x40140000
 800707c:	3fe00000 	.word	0x3fe00000
 8007080:	4baf      	ldr	r3, [pc, #700]	; (8007340 <_dtoa_r+0x920>)
 8007082:	f7f9 fab9 	bl	80005f8 <__aeabi_dmul>
 8007086:	4606      	mov	r6, r0
 8007088:	460f      	mov	r7, r1
 800708a:	e7ac      	b.n	8006fe6 <_dtoa_r+0x5c6>
 800708c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007090:	9d00      	ldr	r5, [sp, #0]
 8007092:	4642      	mov	r2, r8
 8007094:	464b      	mov	r3, r9
 8007096:	4630      	mov	r0, r6
 8007098:	4639      	mov	r1, r7
 800709a:	f7f9 fbd7 	bl	800084c <__aeabi_ddiv>
 800709e:	f7f9 fd5b 	bl	8000b58 <__aeabi_d2iz>
 80070a2:	9002      	str	r0, [sp, #8]
 80070a4:	f7f9 fa3e 	bl	8000524 <__aeabi_i2d>
 80070a8:	4642      	mov	r2, r8
 80070aa:	464b      	mov	r3, r9
 80070ac:	f7f9 faa4 	bl	80005f8 <__aeabi_dmul>
 80070b0:	4602      	mov	r2, r0
 80070b2:	460b      	mov	r3, r1
 80070b4:	4630      	mov	r0, r6
 80070b6:	4639      	mov	r1, r7
 80070b8:	f7f9 f8e6 	bl	8000288 <__aeabi_dsub>
 80070bc:	9e02      	ldr	r6, [sp, #8]
 80070be:	9f01      	ldr	r7, [sp, #4]
 80070c0:	3630      	adds	r6, #48	; 0x30
 80070c2:	f805 6b01 	strb.w	r6, [r5], #1
 80070c6:	9e00      	ldr	r6, [sp, #0]
 80070c8:	1bae      	subs	r6, r5, r6
 80070ca:	42b7      	cmp	r7, r6
 80070cc:	4602      	mov	r2, r0
 80070ce:	460b      	mov	r3, r1
 80070d0:	d137      	bne.n	8007142 <_dtoa_r+0x722>
 80070d2:	f7f9 f8db 	bl	800028c <__adddf3>
 80070d6:	4642      	mov	r2, r8
 80070d8:	464b      	mov	r3, r9
 80070da:	4606      	mov	r6, r0
 80070dc:	460f      	mov	r7, r1
 80070de:	f7f9 fd1b 	bl	8000b18 <__aeabi_dcmpgt>
 80070e2:	b9c8      	cbnz	r0, 8007118 <_dtoa_r+0x6f8>
 80070e4:	4642      	mov	r2, r8
 80070e6:	464b      	mov	r3, r9
 80070e8:	4630      	mov	r0, r6
 80070ea:	4639      	mov	r1, r7
 80070ec:	f7f9 fcec 	bl	8000ac8 <__aeabi_dcmpeq>
 80070f0:	b110      	cbz	r0, 80070f8 <_dtoa_r+0x6d8>
 80070f2:	9b02      	ldr	r3, [sp, #8]
 80070f4:	07d9      	lsls	r1, r3, #31
 80070f6:	d40f      	bmi.n	8007118 <_dtoa_r+0x6f8>
 80070f8:	4620      	mov	r0, r4
 80070fa:	4659      	mov	r1, fp
 80070fc:	f000 fce8 	bl	8007ad0 <_Bfree>
 8007100:	2300      	movs	r3, #0
 8007102:	702b      	strb	r3, [r5, #0]
 8007104:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007106:	f10a 0001 	add.w	r0, sl, #1
 800710a:	6018      	str	r0, [r3, #0]
 800710c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800710e:	2b00      	cmp	r3, #0
 8007110:	f43f acd8 	beq.w	8006ac4 <_dtoa_r+0xa4>
 8007114:	601d      	str	r5, [r3, #0]
 8007116:	e4d5      	b.n	8006ac4 <_dtoa_r+0xa4>
 8007118:	f8cd a01c 	str.w	sl, [sp, #28]
 800711c:	462b      	mov	r3, r5
 800711e:	461d      	mov	r5, r3
 8007120:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007124:	2a39      	cmp	r2, #57	; 0x39
 8007126:	d108      	bne.n	800713a <_dtoa_r+0x71a>
 8007128:	9a00      	ldr	r2, [sp, #0]
 800712a:	429a      	cmp	r2, r3
 800712c:	d1f7      	bne.n	800711e <_dtoa_r+0x6fe>
 800712e:	9a07      	ldr	r2, [sp, #28]
 8007130:	9900      	ldr	r1, [sp, #0]
 8007132:	3201      	adds	r2, #1
 8007134:	9207      	str	r2, [sp, #28]
 8007136:	2230      	movs	r2, #48	; 0x30
 8007138:	700a      	strb	r2, [r1, #0]
 800713a:	781a      	ldrb	r2, [r3, #0]
 800713c:	3201      	adds	r2, #1
 800713e:	701a      	strb	r2, [r3, #0]
 8007140:	e78c      	b.n	800705c <_dtoa_r+0x63c>
 8007142:	4b7f      	ldr	r3, [pc, #508]	; (8007340 <_dtoa_r+0x920>)
 8007144:	2200      	movs	r2, #0
 8007146:	f7f9 fa57 	bl	80005f8 <__aeabi_dmul>
 800714a:	2200      	movs	r2, #0
 800714c:	2300      	movs	r3, #0
 800714e:	4606      	mov	r6, r0
 8007150:	460f      	mov	r7, r1
 8007152:	f7f9 fcb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007156:	2800      	cmp	r0, #0
 8007158:	d09b      	beq.n	8007092 <_dtoa_r+0x672>
 800715a:	e7cd      	b.n	80070f8 <_dtoa_r+0x6d8>
 800715c:	9a08      	ldr	r2, [sp, #32]
 800715e:	2a00      	cmp	r2, #0
 8007160:	f000 80c4 	beq.w	80072ec <_dtoa_r+0x8cc>
 8007164:	9a05      	ldr	r2, [sp, #20]
 8007166:	2a01      	cmp	r2, #1
 8007168:	f300 80a8 	bgt.w	80072bc <_dtoa_r+0x89c>
 800716c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800716e:	2a00      	cmp	r2, #0
 8007170:	f000 80a0 	beq.w	80072b4 <_dtoa_r+0x894>
 8007174:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007178:	9e06      	ldr	r6, [sp, #24]
 800717a:	4645      	mov	r5, r8
 800717c:	9a04      	ldr	r2, [sp, #16]
 800717e:	2101      	movs	r1, #1
 8007180:	441a      	add	r2, r3
 8007182:	4620      	mov	r0, r4
 8007184:	4498      	add	r8, r3
 8007186:	9204      	str	r2, [sp, #16]
 8007188:	f000 fd5e 	bl	8007c48 <__i2b>
 800718c:	4607      	mov	r7, r0
 800718e:	2d00      	cmp	r5, #0
 8007190:	dd0b      	ble.n	80071aa <_dtoa_r+0x78a>
 8007192:	9b04      	ldr	r3, [sp, #16]
 8007194:	2b00      	cmp	r3, #0
 8007196:	dd08      	ble.n	80071aa <_dtoa_r+0x78a>
 8007198:	42ab      	cmp	r3, r5
 800719a:	9a04      	ldr	r2, [sp, #16]
 800719c:	bfa8      	it	ge
 800719e:	462b      	movge	r3, r5
 80071a0:	eba8 0803 	sub.w	r8, r8, r3
 80071a4:	1aed      	subs	r5, r5, r3
 80071a6:	1ad3      	subs	r3, r2, r3
 80071a8:	9304      	str	r3, [sp, #16]
 80071aa:	9b06      	ldr	r3, [sp, #24]
 80071ac:	b1fb      	cbz	r3, 80071ee <_dtoa_r+0x7ce>
 80071ae:	9b08      	ldr	r3, [sp, #32]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f000 809f 	beq.w	80072f4 <_dtoa_r+0x8d4>
 80071b6:	2e00      	cmp	r6, #0
 80071b8:	dd11      	ble.n	80071de <_dtoa_r+0x7be>
 80071ba:	4639      	mov	r1, r7
 80071bc:	4632      	mov	r2, r6
 80071be:	4620      	mov	r0, r4
 80071c0:	f000 fdfe 	bl	8007dc0 <__pow5mult>
 80071c4:	465a      	mov	r2, fp
 80071c6:	4601      	mov	r1, r0
 80071c8:	4607      	mov	r7, r0
 80071ca:	4620      	mov	r0, r4
 80071cc:	f000 fd52 	bl	8007c74 <__multiply>
 80071d0:	4659      	mov	r1, fp
 80071d2:	9007      	str	r0, [sp, #28]
 80071d4:	4620      	mov	r0, r4
 80071d6:	f000 fc7b 	bl	8007ad0 <_Bfree>
 80071da:	9b07      	ldr	r3, [sp, #28]
 80071dc:	469b      	mov	fp, r3
 80071de:	9b06      	ldr	r3, [sp, #24]
 80071e0:	1b9a      	subs	r2, r3, r6
 80071e2:	d004      	beq.n	80071ee <_dtoa_r+0x7ce>
 80071e4:	4659      	mov	r1, fp
 80071e6:	4620      	mov	r0, r4
 80071e8:	f000 fdea 	bl	8007dc0 <__pow5mult>
 80071ec:	4683      	mov	fp, r0
 80071ee:	2101      	movs	r1, #1
 80071f0:	4620      	mov	r0, r4
 80071f2:	f000 fd29 	bl	8007c48 <__i2b>
 80071f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	4606      	mov	r6, r0
 80071fc:	dd7c      	ble.n	80072f8 <_dtoa_r+0x8d8>
 80071fe:	461a      	mov	r2, r3
 8007200:	4601      	mov	r1, r0
 8007202:	4620      	mov	r0, r4
 8007204:	f000 fddc 	bl	8007dc0 <__pow5mult>
 8007208:	9b05      	ldr	r3, [sp, #20]
 800720a:	2b01      	cmp	r3, #1
 800720c:	4606      	mov	r6, r0
 800720e:	dd76      	ble.n	80072fe <_dtoa_r+0x8de>
 8007210:	2300      	movs	r3, #0
 8007212:	9306      	str	r3, [sp, #24]
 8007214:	6933      	ldr	r3, [r6, #16]
 8007216:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800721a:	6918      	ldr	r0, [r3, #16]
 800721c:	f000 fcc4 	bl	8007ba8 <__hi0bits>
 8007220:	f1c0 0020 	rsb	r0, r0, #32
 8007224:	9b04      	ldr	r3, [sp, #16]
 8007226:	4418      	add	r0, r3
 8007228:	f010 001f 	ands.w	r0, r0, #31
 800722c:	f000 8086 	beq.w	800733c <_dtoa_r+0x91c>
 8007230:	f1c0 0320 	rsb	r3, r0, #32
 8007234:	2b04      	cmp	r3, #4
 8007236:	dd7f      	ble.n	8007338 <_dtoa_r+0x918>
 8007238:	f1c0 001c 	rsb	r0, r0, #28
 800723c:	9b04      	ldr	r3, [sp, #16]
 800723e:	4403      	add	r3, r0
 8007240:	4480      	add	r8, r0
 8007242:	4405      	add	r5, r0
 8007244:	9304      	str	r3, [sp, #16]
 8007246:	f1b8 0f00 	cmp.w	r8, #0
 800724a:	dd05      	ble.n	8007258 <_dtoa_r+0x838>
 800724c:	4659      	mov	r1, fp
 800724e:	4642      	mov	r2, r8
 8007250:	4620      	mov	r0, r4
 8007252:	f000 fe0f 	bl	8007e74 <__lshift>
 8007256:	4683      	mov	fp, r0
 8007258:	9b04      	ldr	r3, [sp, #16]
 800725a:	2b00      	cmp	r3, #0
 800725c:	dd05      	ble.n	800726a <_dtoa_r+0x84a>
 800725e:	4631      	mov	r1, r6
 8007260:	461a      	mov	r2, r3
 8007262:	4620      	mov	r0, r4
 8007264:	f000 fe06 	bl	8007e74 <__lshift>
 8007268:	4606      	mov	r6, r0
 800726a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800726c:	2b00      	cmp	r3, #0
 800726e:	d069      	beq.n	8007344 <_dtoa_r+0x924>
 8007270:	4631      	mov	r1, r6
 8007272:	4658      	mov	r0, fp
 8007274:	f000 fe6a 	bl	8007f4c <__mcmp>
 8007278:	2800      	cmp	r0, #0
 800727a:	da63      	bge.n	8007344 <_dtoa_r+0x924>
 800727c:	2300      	movs	r3, #0
 800727e:	4659      	mov	r1, fp
 8007280:	220a      	movs	r2, #10
 8007282:	4620      	mov	r0, r4
 8007284:	f000 fc46 	bl	8007b14 <__multadd>
 8007288:	9b08      	ldr	r3, [sp, #32]
 800728a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800728e:	4683      	mov	fp, r0
 8007290:	2b00      	cmp	r3, #0
 8007292:	f000 818f 	beq.w	80075b4 <_dtoa_r+0xb94>
 8007296:	4639      	mov	r1, r7
 8007298:	2300      	movs	r3, #0
 800729a:	220a      	movs	r2, #10
 800729c:	4620      	mov	r0, r4
 800729e:	f000 fc39 	bl	8007b14 <__multadd>
 80072a2:	f1b9 0f00 	cmp.w	r9, #0
 80072a6:	4607      	mov	r7, r0
 80072a8:	f300 808e 	bgt.w	80073c8 <_dtoa_r+0x9a8>
 80072ac:	9b05      	ldr	r3, [sp, #20]
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	dc50      	bgt.n	8007354 <_dtoa_r+0x934>
 80072b2:	e089      	b.n	80073c8 <_dtoa_r+0x9a8>
 80072b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80072b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80072ba:	e75d      	b.n	8007178 <_dtoa_r+0x758>
 80072bc:	9b01      	ldr	r3, [sp, #4]
 80072be:	1e5e      	subs	r6, r3, #1
 80072c0:	9b06      	ldr	r3, [sp, #24]
 80072c2:	42b3      	cmp	r3, r6
 80072c4:	bfbf      	itttt	lt
 80072c6:	9b06      	ldrlt	r3, [sp, #24]
 80072c8:	9606      	strlt	r6, [sp, #24]
 80072ca:	1af2      	sublt	r2, r6, r3
 80072cc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80072ce:	bfb6      	itet	lt
 80072d0:	189b      	addlt	r3, r3, r2
 80072d2:	1b9e      	subge	r6, r3, r6
 80072d4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80072d6:	9b01      	ldr	r3, [sp, #4]
 80072d8:	bfb8      	it	lt
 80072da:	2600      	movlt	r6, #0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	bfb5      	itete	lt
 80072e0:	eba8 0503 	sublt.w	r5, r8, r3
 80072e4:	9b01      	ldrge	r3, [sp, #4]
 80072e6:	2300      	movlt	r3, #0
 80072e8:	4645      	movge	r5, r8
 80072ea:	e747      	b.n	800717c <_dtoa_r+0x75c>
 80072ec:	9e06      	ldr	r6, [sp, #24]
 80072ee:	9f08      	ldr	r7, [sp, #32]
 80072f0:	4645      	mov	r5, r8
 80072f2:	e74c      	b.n	800718e <_dtoa_r+0x76e>
 80072f4:	9a06      	ldr	r2, [sp, #24]
 80072f6:	e775      	b.n	80071e4 <_dtoa_r+0x7c4>
 80072f8:	9b05      	ldr	r3, [sp, #20]
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	dc18      	bgt.n	8007330 <_dtoa_r+0x910>
 80072fe:	9b02      	ldr	r3, [sp, #8]
 8007300:	b9b3      	cbnz	r3, 8007330 <_dtoa_r+0x910>
 8007302:	9b03      	ldr	r3, [sp, #12]
 8007304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007308:	b9a3      	cbnz	r3, 8007334 <_dtoa_r+0x914>
 800730a:	9b03      	ldr	r3, [sp, #12]
 800730c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007310:	0d1b      	lsrs	r3, r3, #20
 8007312:	051b      	lsls	r3, r3, #20
 8007314:	b12b      	cbz	r3, 8007322 <_dtoa_r+0x902>
 8007316:	9b04      	ldr	r3, [sp, #16]
 8007318:	3301      	adds	r3, #1
 800731a:	9304      	str	r3, [sp, #16]
 800731c:	f108 0801 	add.w	r8, r8, #1
 8007320:	2301      	movs	r3, #1
 8007322:	9306      	str	r3, [sp, #24]
 8007324:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007326:	2b00      	cmp	r3, #0
 8007328:	f47f af74 	bne.w	8007214 <_dtoa_r+0x7f4>
 800732c:	2001      	movs	r0, #1
 800732e:	e779      	b.n	8007224 <_dtoa_r+0x804>
 8007330:	2300      	movs	r3, #0
 8007332:	e7f6      	b.n	8007322 <_dtoa_r+0x902>
 8007334:	9b02      	ldr	r3, [sp, #8]
 8007336:	e7f4      	b.n	8007322 <_dtoa_r+0x902>
 8007338:	d085      	beq.n	8007246 <_dtoa_r+0x826>
 800733a:	4618      	mov	r0, r3
 800733c:	301c      	adds	r0, #28
 800733e:	e77d      	b.n	800723c <_dtoa_r+0x81c>
 8007340:	40240000 	.word	0x40240000
 8007344:	9b01      	ldr	r3, [sp, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	dc38      	bgt.n	80073bc <_dtoa_r+0x99c>
 800734a:	9b05      	ldr	r3, [sp, #20]
 800734c:	2b02      	cmp	r3, #2
 800734e:	dd35      	ble.n	80073bc <_dtoa_r+0x99c>
 8007350:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007354:	f1b9 0f00 	cmp.w	r9, #0
 8007358:	d10d      	bne.n	8007376 <_dtoa_r+0x956>
 800735a:	4631      	mov	r1, r6
 800735c:	464b      	mov	r3, r9
 800735e:	2205      	movs	r2, #5
 8007360:	4620      	mov	r0, r4
 8007362:	f000 fbd7 	bl	8007b14 <__multadd>
 8007366:	4601      	mov	r1, r0
 8007368:	4606      	mov	r6, r0
 800736a:	4658      	mov	r0, fp
 800736c:	f000 fdee 	bl	8007f4c <__mcmp>
 8007370:	2800      	cmp	r0, #0
 8007372:	f73f adbd 	bgt.w	8006ef0 <_dtoa_r+0x4d0>
 8007376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007378:	9d00      	ldr	r5, [sp, #0]
 800737a:	ea6f 0a03 	mvn.w	sl, r3
 800737e:	f04f 0800 	mov.w	r8, #0
 8007382:	4631      	mov	r1, r6
 8007384:	4620      	mov	r0, r4
 8007386:	f000 fba3 	bl	8007ad0 <_Bfree>
 800738a:	2f00      	cmp	r7, #0
 800738c:	f43f aeb4 	beq.w	80070f8 <_dtoa_r+0x6d8>
 8007390:	f1b8 0f00 	cmp.w	r8, #0
 8007394:	d005      	beq.n	80073a2 <_dtoa_r+0x982>
 8007396:	45b8      	cmp	r8, r7
 8007398:	d003      	beq.n	80073a2 <_dtoa_r+0x982>
 800739a:	4641      	mov	r1, r8
 800739c:	4620      	mov	r0, r4
 800739e:	f000 fb97 	bl	8007ad0 <_Bfree>
 80073a2:	4639      	mov	r1, r7
 80073a4:	4620      	mov	r0, r4
 80073a6:	f000 fb93 	bl	8007ad0 <_Bfree>
 80073aa:	e6a5      	b.n	80070f8 <_dtoa_r+0x6d8>
 80073ac:	2600      	movs	r6, #0
 80073ae:	4637      	mov	r7, r6
 80073b0:	e7e1      	b.n	8007376 <_dtoa_r+0x956>
 80073b2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80073b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80073b8:	4637      	mov	r7, r6
 80073ba:	e599      	b.n	8006ef0 <_dtoa_r+0x4d0>
 80073bc:	9b08      	ldr	r3, [sp, #32]
 80073be:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	f000 80fd 	beq.w	80075c2 <_dtoa_r+0xba2>
 80073c8:	2d00      	cmp	r5, #0
 80073ca:	dd05      	ble.n	80073d8 <_dtoa_r+0x9b8>
 80073cc:	4639      	mov	r1, r7
 80073ce:	462a      	mov	r2, r5
 80073d0:	4620      	mov	r0, r4
 80073d2:	f000 fd4f 	bl	8007e74 <__lshift>
 80073d6:	4607      	mov	r7, r0
 80073d8:	9b06      	ldr	r3, [sp, #24]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d05c      	beq.n	8007498 <_dtoa_r+0xa78>
 80073de:	6879      	ldr	r1, [r7, #4]
 80073e0:	4620      	mov	r0, r4
 80073e2:	f000 fb35 	bl	8007a50 <_Balloc>
 80073e6:	4605      	mov	r5, r0
 80073e8:	b928      	cbnz	r0, 80073f6 <_dtoa_r+0x9d6>
 80073ea:	4b80      	ldr	r3, [pc, #512]	; (80075ec <_dtoa_r+0xbcc>)
 80073ec:	4602      	mov	r2, r0
 80073ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 80073f2:	f7ff bb2e 	b.w	8006a52 <_dtoa_r+0x32>
 80073f6:	693a      	ldr	r2, [r7, #16]
 80073f8:	3202      	adds	r2, #2
 80073fa:	0092      	lsls	r2, r2, #2
 80073fc:	f107 010c 	add.w	r1, r7, #12
 8007400:	300c      	adds	r0, #12
 8007402:	f7fe fc7f 	bl	8005d04 <memcpy>
 8007406:	2201      	movs	r2, #1
 8007408:	4629      	mov	r1, r5
 800740a:	4620      	mov	r0, r4
 800740c:	f000 fd32 	bl	8007e74 <__lshift>
 8007410:	9b00      	ldr	r3, [sp, #0]
 8007412:	3301      	adds	r3, #1
 8007414:	9301      	str	r3, [sp, #4]
 8007416:	9b00      	ldr	r3, [sp, #0]
 8007418:	444b      	add	r3, r9
 800741a:	9307      	str	r3, [sp, #28]
 800741c:	9b02      	ldr	r3, [sp, #8]
 800741e:	f003 0301 	and.w	r3, r3, #1
 8007422:	46b8      	mov	r8, r7
 8007424:	9306      	str	r3, [sp, #24]
 8007426:	4607      	mov	r7, r0
 8007428:	9b01      	ldr	r3, [sp, #4]
 800742a:	4631      	mov	r1, r6
 800742c:	3b01      	subs	r3, #1
 800742e:	4658      	mov	r0, fp
 8007430:	9302      	str	r3, [sp, #8]
 8007432:	f7ff fa69 	bl	8006908 <quorem>
 8007436:	4603      	mov	r3, r0
 8007438:	3330      	adds	r3, #48	; 0x30
 800743a:	9004      	str	r0, [sp, #16]
 800743c:	4641      	mov	r1, r8
 800743e:	4658      	mov	r0, fp
 8007440:	9308      	str	r3, [sp, #32]
 8007442:	f000 fd83 	bl	8007f4c <__mcmp>
 8007446:	463a      	mov	r2, r7
 8007448:	4681      	mov	r9, r0
 800744a:	4631      	mov	r1, r6
 800744c:	4620      	mov	r0, r4
 800744e:	f000 fd99 	bl	8007f84 <__mdiff>
 8007452:	68c2      	ldr	r2, [r0, #12]
 8007454:	9b08      	ldr	r3, [sp, #32]
 8007456:	4605      	mov	r5, r0
 8007458:	bb02      	cbnz	r2, 800749c <_dtoa_r+0xa7c>
 800745a:	4601      	mov	r1, r0
 800745c:	4658      	mov	r0, fp
 800745e:	f000 fd75 	bl	8007f4c <__mcmp>
 8007462:	9b08      	ldr	r3, [sp, #32]
 8007464:	4602      	mov	r2, r0
 8007466:	4629      	mov	r1, r5
 8007468:	4620      	mov	r0, r4
 800746a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800746e:	f000 fb2f 	bl	8007ad0 <_Bfree>
 8007472:	9b05      	ldr	r3, [sp, #20]
 8007474:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007476:	9d01      	ldr	r5, [sp, #4]
 8007478:	ea43 0102 	orr.w	r1, r3, r2
 800747c:	9b06      	ldr	r3, [sp, #24]
 800747e:	430b      	orrs	r3, r1
 8007480:	9b08      	ldr	r3, [sp, #32]
 8007482:	d10d      	bne.n	80074a0 <_dtoa_r+0xa80>
 8007484:	2b39      	cmp	r3, #57	; 0x39
 8007486:	d029      	beq.n	80074dc <_dtoa_r+0xabc>
 8007488:	f1b9 0f00 	cmp.w	r9, #0
 800748c:	dd01      	ble.n	8007492 <_dtoa_r+0xa72>
 800748e:	9b04      	ldr	r3, [sp, #16]
 8007490:	3331      	adds	r3, #49	; 0x31
 8007492:	9a02      	ldr	r2, [sp, #8]
 8007494:	7013      	strb	r3, [r2, #0]
 8007496:	e774      	b.n	8007382 <_dtoa_r+0x962>
 8007498:	4638      	mov	r0, r7
 800749a:	e7b9      	b.n	8007410 <_dtoa_r+0x9f0>
 800749c:	2201      	movs	r2, #1
 800749e:	e7e2      	b.n	8007466 <_dtoa_r+0xa46>
 80074a0:	f1b9 0f00 	cmp.w	r9, #0
 80074a4:	db06      	blt.n	80074b4 <_dtoa_r+0xa94>
 80074a6:	9905      	ldr	r1, [sp, #20]
 80074a8:	ea41 0909 	orr.w	r9, r1, r9
 80074ac:	9906      	ldr	r1, [sp, #24]
 80074ae:	ea59 0101 	orrs.w	r1, r9, r1
 80074b2:	d120      	bne.n	80074f6 <_dtoa_r+0xad6>
 80074b4:	2a00      	cmp	r2, #0
 80074b6:	ddec      	ble.n	8007492 <_dtoa_r+0xa72>
 80074b8:	4659      	mov	r1, fp
 80074ba:	2201      	movs	r2, #1
 80074bc:	4620      	mov	r0, r4
 80074be:	9301      	str	r3, [sp, #4]
 80074c0:	f000 fcd8 	bl	8007e74 <__lshift>
 80074c4:	4631      	mov	r1, r6
 80074c6:	4683      	mov	fp, r0
 80074c8:	f000 fd40 	bl	8007f4c <__mcmp>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	9b01      	ldr	r3, [sp, #4]
 80074d0:	dc02      	bgt.n	80074d8 <_dtoa_r+0xab8>
 80074d2:	d1de      	bne.n	8007492 <_dtoa_r+0xa72>
 80074d4:	07da      	lsls	r2, r3, #31
 80074d6:	d5dc      	bpl.n	8007492 <_dtoa_r+0xa72>
 80074d8:	2b39      	cmp	r3, #57	; 0x39
 80074da:	d1d8      	bne.n	800748e <_dtoa_r+0xa6e>
 80074dc:	9a02      	ldr	r2, [sp, #8]
 80074de:	2339      	movs	r3, #57	; 0x39
 80074e0:	7013      	strb	r3, [r2, #0]
 80074e2:	462b      	mov	r3, r5
 80074e4:	461d      	mov	r5, r3
 80074e6:	3b01      	subs	r3, #1
 80074e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80074ec:	2a39      	cmp	r2, #57	; 0x39
 80074ee:	d050      	beq.n	8007592 <_dtoa_r+0xb72>
 80074f0:	3201      	adds	r2, #1
 80074f2:	701a      	strb	r2, [r3, #0]
 80074f4:	e745      	b.n	8007382 <_dtoa_r+0x962>
 80074f6:	2a00      	cmp	r2, #0
 80074f8:	dd03      	ble.n	8007502 <_dtoa_r+0xae2>
 80074fa:	2b39      	cmp	r3, #57	; 0x39
 80074fc:	d0ee      	beq.n	80074dc <_dtoa_r+0xabc>
 80074fe:	3301      	adds	r3, #1
 8007500:	e7c7      	b.n	8007492 <_dtoa_r+0xa72>
 8007502:	9a01      	ldr	r2, [sp, #4]
 8007504:	9907      	ldr	r1, [sp, #28]
 8007506:	f802 3c01 	strb.w	r3, [r2, #-1]
 800750a:	428a      	cmp	r2, r1
 800750c:	d02a      	beq.n	8007564 <_dtoa_r+0xb44>
 800750e:	4659      	mov	r1, fp
 8007510:	2300      	movs	r3, #0
 8007512:	220a      	movs	r2, #10
 8007514:	4620      	mov	r0, r4
 8007516:	f000 fafd 	bl	8007b14 <__multadd>
 800751a:	45b8      	cmp	r8, r7
 800751c:	4683      	mov	fp, r0
 800751e:	f04f 0300 	mov.w	r3, #0
 8007522:	f04f 020a 	mov.w	r2, #10
 8007526:	4641      	mov	r1, r8
 8007528:	4620      	mov	r0, r4
 800752a:	d107      	bne.n	800753c <_dtoa_r+0xb1c>
 800752c:	f000 faf2 	bl	8007b14 <__multadd>
 8007530:	4680      	mov	r8, r0
 8007532:	4607      	mov	r7, r0
 8007534:	9b01      	ldr	r3, [sp, #4]
 8007536:	3301      	adds	r3, #1
 8007538:	9301      	str	r3, [sp, #4]
 800753a:	e775      	b.n	8007428 <_dtoa_r+0xa08>
 800753c:	f000 faea 	bl	8007b14 <__multadd>
 8007540:	4639      	mov	r1, r7
 8007542:	4680      	mov	r8, r0
 8007544:	2300      	movs	r3, #0
 8007546:	220a      	movs	r2, #10
 8007548:	4620      	mov	r0, r4
 800754a:	f000 fae3 	bl	8007b14 <__multadd>
 800754e:	4607      	mov	r7, r0
 8007550:	e7f0      	b.n	8007534 <_dtoa_r+0xb14>
 8007552:	f1b9 0f00 	cmp.w	r9, #0
 8007556:	9a00      	ldr	r2, [sp, #0]
 8007558:	bfcc      	ite	gt
 800755a:	464d      	movgt	r5, r9
 800755c:	2501      	movle	r5, #1
 800755e:	4415      	add	r5, r2
 8007560:	f04f 0800 	mov.w	r8, #0
 8007564:	4659      	mov	r1, fp
 8007566:	2201      	movs	r2, #1
 8007568:	4620      	mov	r0, r4
 800756a:	9301      	str	r3, [sp, #4]
 800756c:	f000 fc82 	bl	8007e74 <__lshift>
 8007570:	4631      	mov	r1, r6
 8007572:	4683      	mov	fp, r0
 8007574:	f000 fcea 	bl	8007f4c <__mcmp>
 8007578:	2800      	cmp	r0, #0
 800757a:	dcb2      	bgt.n	80074e2 <_dtoa_r+0xac2>
 800757c:	d102      	bne.n	8007584 <_dtoa_r+0xb64>
 800757e:	9b01      	ldr	r3, [sp, #4]
 8007580:	07db      	lsls	r3, r3, #31
 8007582:	d4ae      	bmi.n	80074e2 <_dtoa_r+0xac2>
 8007584:	462b      	mov	r3, r5
 8007586:	461d      	mov	r5, r3
 8007588:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800758c:	2a30      	cmp	r2, #48	; 0x30
 800758e:	d0fa      	beq.n	8007586 <_dtoa_r+0xb66>
 8007590:	e6f7      	b.n	8007382 <_dtoa_r+0x962>
 8007592:	9a00      	ldr	r2, [sp, #0]
 8007594:	429a      	cmp	r2, r3
 8007596:	d1a5      	bne.n	80074e4 <_dtoa_r+0xac4>
 8007598:	f10a 0a01 	add.w	sl, sl, #1
 800759c:	2331      	movs	r3, #49	; 0x31
 800759e:	e779      	b.n	8007494 <_dtoa_r+0xa74>
 80075a0:	4b13      	ldr	r3, [pc, #76]	; (80075f0 <_dtoa_r+0xbd0>)
 80075a2:	f7ff baaf 	b.w	8006b04 <_dtoa_r+0xe4>
 80075a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	f47f aa86 	bne.w	8006aba <_dtoa_r+0x9a>
 80075ae:	4b11      	ldr	r3, [pc, #68]	; (80075f4 <_dtoa_r+0xbd4>)
 80075b0:	f7ff baa8 	b.w	8006b04 <_dtoa_r+0xe4>
 80075b4:	f1b9 0f00 	cmp.w	r9, #0
 80075b8:	dc03      	bgt.n	80075c2 <_dtoa_r+0xba2>
 80075ba:	9b05      	ldr	r3, [sp, #20]
 80075bc:	2b02      	cmp	r3, #2
 80075be:	f73f aec9 	bgt.w	8007354 <_dtoa_r+0x934>
 80075c2:	9d00      	ldr	r5, [sp, #0]
 80075c4:	4631      	mov	r1, r6
 80075c6:	4658      	mov	r0, fp
 80075c8:	f7ff f99e 	bl	8006908 <quorem>
 80075cc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80075d0:	f805 3b01 	strb.w	r3, [r5], #1
 80075d4:	9a00      	ldr	r2, [sp, #0]
 80075d6:	1aaa      	subs	r2, r5, r2
 80075d8:	4591      	cmp	r9, r2
 80075da:	ddba      	ble.n	8007552 <_dtoa_r+0xb32>
 80075dc:	4659      	mov	r1, fp
 80075de:	2300      	movs	r3, #0
 80075e0:	220a      	movs	r2, #10
 80075e2:	4620      	mov	r0, r4
 80075e4:	f000 fa96 	bl	8007b14 <__multadd>
 80075e8:	4683      	mov	fp, r0
 80075ea:	e7eb      	b.n	80075c4 <_dtoa_r+0xba4>
 80075ec:	080098fb 	.word	0x080098fb
 80075f0:	08009854 	.word	0x08009854
 80075f4:	08009878 	.word	0x08009878

080075f8 <__sflush_r>:
 80075f8:	898a      	ldrh	r2, [r1, #12]
 80075fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075fe:	4605      	mov	r5, r0
 8007600:	0710      	lsls	r0, r2, #28
 8007602:	460c      	mov	r4, r1
 8007604:	d458      	bmi.n	80076b8 <__sflush_r+0xc0>
 8007606:	684b      	ldr	r3, [r1, #4]
 8007608:	2b00      	cmp	r3, #0
 800760a:	dc05      	bgt.n	8007618 <__sflush_r+0x20>
 800760c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800760e:	2b00      	cmp	r3, #0
 8007610:	dc02      	bgt.n	8007618 <__sflush_r+0x20>
 8007612:	2000      	movs	r0, #0
 8007614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007618:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800761a:	2e00      	cmp	r6, #0
 800761c:	d0f9      	beq.n	8007612 <__sflush_r+0x1a>
 800761e:	2300      	movs	r3, #0
 8007620:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007624:	682f      	ldr	r7, [r5, #0]
 8007626:	602b      	str	r3, [r5, #0]
 8007628:	d032      	beq.n	8007690 <__sflush_r+0x98>
 800762a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800762c:	89a3      	ldrh	r3, [r4, #12]
 800762e:	075a      	lsls	r2, r3, #29
 8007630:	d505      	bpl.n	800763e <__sflush_r+0x46>
 8007632:	6863      	ldr	r3, [r4, #4]
 8007634:	1ac0      	subs	r0, r0, r3
 8007636:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007638:	b10b      	cbz	r3, 800763e <__sflush_r+0x46>
 800763a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800763c:	1ac0      	subs	r0, r0, r3
 800763e:	2300      	movs	r3, #0
 8007640:	4602      	mov	r2, r0
 8007642:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007644:	6a21      	ldr	r1, [r4, #32]
 8007646:	4628      	mov	r0, r5
 8007648:	47b0      	blx	r6
 800764a:	1c43      	adds	r3, r0, #1
 800764c:	89a3      	ldrh	r3, [r4, #12]
 800764e:	d106      	bne.n	800765e <__sflush_r+0x66>
 8007650:	6829      	ldr	r1, [r5, #0]
 8007652:	291d      	cmp	r1, #29
 8007654:	d82c      	bhi.n	80076b0 <__sflush_r+0xb8>
 8007656:	4a2a      	ldr	r2, [pc, #168]	; (8007700 <__sflush_r+0x108>)
 8007658:	40ca      	lsrs	r2, r1
 800765a:	07d6      	lsls	r6, r2, #31
 800765c:	d528      	bpl.n	80076b0 <__sflush_r+0xb8>
 800765e:	2200      	movs	r2, #0
 8007660:	6062      	str	r2, [r4, #4]
 8007662:	04d9      	lsls	r1, r3, #19
 8007664:	6922      	ldr	r2, [r4, #16]
 8007666:	6022      	str	r2, [r4, #0]
 8007668:	d504      	bpl.n	8007674 <__sflush_r+0x7c>
 800766a:	1c42      	adds	r2, r0, #1
 800766c:	d101      	bne.n	8007672 <__sflush_r+0x7a>
 800766e:	682b      	ldr	r3, [r5, #0]
 8007670:	b903      	cbnz	r3, 8007674 <__sflush_r+0x7c>
 8007672:	6560      	str	r0, [r4, #84]	; 0x54
 8007674:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007676:	602f      	str	r7, [r5, #0]
 8007678:	2900      	cmp	r1, #0
 800767a:	d0ca      	beq.n	8007612 <__sflush_r+0x1a>
 800767c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007680:	4299      	cmp	r1, r3
 8007682:	d002      	beq.n	800768a <__sflush_r+0x92>
 8007684:	4628      	mov	r0, r5
 8007686:	f000 fd71 	bl	800816c <_free_r>
 800768a:	2000      	movs	r0, #0
 800768c:	6360      	str	r0, [r4, #52]	; 0x34
 800768e:	e7c1      	b.n	8007614 <__sflush_r+0x1c>
 8007690:	6a21      	ldr	r1, [r4, #32]
 8007692:	2301      	movs	r3, #1
 8007694:	4628      	mov	r0, r5
 8007696:	47b0      	blx	r6
 8007698:	1c41      	adds	r1, r0, #1
 800769a:	d1c7      	bne.n	800762c <__sflush_r+0x34>
 800769c:	682b      	ldr	r3, [r5, #0]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d0c4      	beq.n	800762c <__sflush_r+0x34>
 80076a2:	2b1d      	cmp	r3, #29
 80076a4:	d001      	beq.n	80076aa <__sflush_r+0xb2>
 80076a6:	2b16      	cmp	r3, #22
 80076a8:	d101      	bne.n	80076ae <__sflush_r+0xb6>
 80076aa:	602f      	str	r7, [r5, #0]
 80076ac:	e7b1      	b.n	8007612 <__sflush_r+0x1a>
 80076ae:	89a3      	ldrh	r3, [r4, #12]
 80076b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076b4:	81a3      	strh	r3, [r4, #12]
 80076b6:	e7ad      	b.n	8007614 <__sflush_r+0x1c>
 80076b8:	690f      	ldr	r7, [r1, #16]
 80076ba:	2f00      	cmp	r7, #0
 80076bc:	d0a9      	beq.n	8007612 <__sflush_r+0x1a>
 80076be:	0793      	lsls	r3, r2, #30
 80076c0:	680e      	ldr	r6, [r1, #0]
 80076c2:	bf08      	it	eq
 80076c4:	694b      	ldreq	r3, [r1, #20]
 80076c6:	600f      	str	r7, [r1, #0]
 80076c8:	bf18      	it	ne
 80076ca:	2300      	movne	r3, #0
 80076cc:	eba6 0807 	sub.w	r8, r6, r7
 80076d0:	608b      	str	r3, [r1, #8]
 80076d2:	f1b8 0f00 	cmp.w	r8, #0
 80076d6:	dd9c      	ble.n	8007612 <__sflush_r+0x1a>
 80076d8:	6a21      	ldr	r1, [r4, #32]
 80076da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80076dc:	4643      	mov	r3, r8
 80076de:	463a      	mov	r2, r7
 80076e0:	4628      	mov	r0, r5
 80076e2:	47b0      	blx	r6
 80076e4:	2800      	cmp	r0, #0
 80076e6:	dc06      	bgt.n	80076f6 <__sflush_r+0xfe>
 80076e8:	89a3      	ldrh	r3, [r4, #12]
 80076ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076ee:	81a3      	strh	r3, [r4, #12]
 80076f0:	f04f 30ff 	mov.w	r0, #4294967295
 80076f4:	e78e      	b.n	8007614 <__sflush_r+0x1c>
 80076f6:	4407      	add	r7, r0
 80076f8:	eba8 0800 	sub.w	r8, r8, r0
 80076fc:	e7e9      	b.n	80076d2 <__sflush_r+0xda>
 80076fe:	bf00      	nop
 8007700:	20400001 	.word	0x20400001

08007704 <_fflush_r>:
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	690b      	ldr	r3, [r1, #16]
 8007708:	4605      	mov	r5, r0
 800770a:	460c      	mov	r4, r1
 800770c:	b913      	cbnz	r3, 8007714 <_fflush_r+0x10>
 800770e:	2500      	movs	r5, #0
 8007710:	4628      	mov	r0, r5
 8007712:	bd38      	pop	{r3, r4, r5, pc}
 8007714:	b118      	cbz	r0, 800771e <_fflush_r+0x1a>
 8007716:	6983      	ldr	r3, [r0, #24]
 8007718:	b90b      	cbnz	r3, 800771e <_fflush_r+0x1a>
 800771a:	f000 f887 	bl	800782c <__sinit>
 800771e:	4b14      	ldr	r3, [pc, #80]	; (8007770 <_fflush_r+0x6c>)
 8007720:	429c      	cmp	r4, r3
 8007722:	d11b      	bne.n	800775c <_fflush_r+0x58>
 8007724:	686c      	ldr	r4, [r5, #4]
 8007726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d0ef      	beq.n	800770e <_fflush_r+0xa>
 800772e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007730:	07d0      	lsls	r0, r2, #31
 8007732:	d404      	bmi.n	800773e <_fflush_r+0x3a>
 8007734:	0599      	lsls	r1, r3, #22
 8007736:	d402      	bmi.n	800773e <_fflush_r+0x3a>
 8007738:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800773a:	f000 f91a 	bl	8007972 <__retarget_lock_acquire_recursive>
 800773e:	4628      	mov	r0, r5
 8007740:	4621      	mov	r1, r4
 8007742:	f7ff ff59 	bl	80075f8 <__sflush_r>
 8007746:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007748:	07da      	lsls	r2, r3, #31
 800774a:	4605      	mov	r5, r0
 800774c:	d4e0      	bmi.n	8007710 <_fflush_r+0xc>
 800774e:	89a3      	ldrh	r3, [r4, #12]
 8007750:	059b      	lsls	r3, r3, #22
 8007752:	d4dd      	bmi.n	8007710 <_fflush_r+0xc>
 8007754:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007756:	f000 f90d 	bl	8007974 <__retarget_lock_release_recursive>
 800775a:	e7d9      	b.n	8007710 <_fflush_r+0xc>
 800775c:	4b05      	ldr	r3, [pc, #20]	; (8007774 <_fflush_r+0x70>)
 800775e:	429c      	cmp	r4, r3
 8007760:	d101      	bne.n	8007766 <_fflush_r+0x62>
 8007762:	68ac      	ldr	r4, [r5, #8]
 8007764:	e7df      	b.n	8007726 <_fflush_r+0x22>
 8007766:	4b04      	ldr	r3, [pc, #16]	; (8007778 <_fflush_r+0x74>)
 8007768:	429c      	cmp	r4, r3
 800776a:	bf08      	it	eq
 800776c:	68ec      	ldreq	r4, [r5, #12]
 800776e:	e7da      	b.n	8007726 <_fflush_r+0x22>
 8007770:	0800992c 	.word	0x0800992c
 8007774:	0800994c 	.word	0x0800994c
 8007778:	0800990c 	.word	0x0800990c

0800777c <std>:
 800777c:	2300      	movs	r3, #0
 800777e:	b510      	push	{r4, lr}
 8007780:	4604      	mov	r4, r0
 8007782:	e9c0 3300 	strd	r3, r3, [r0]
 8007786:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800778a:	6083      	str	r3, [r0, #8]
 800778c:	8181      	strh	r1, [r0, #12]
 800778e:	6643      	str	r3, [r0, #100]	; 0x64
 8007790:	81c2      	strh	r2, [r0, #14]
 8007792:	6183      	str	r3, [r0, #24]
 8007794:	4619      	mov	r1, r3
 8007796:	2208      	movs	r2, #8
 8007798:	305c      	adds	r0, #92	; 0x5c
 800779a:	f7fe fac1 	bl	8005d20 <memset>
 800779e:	4b05      	ldr	r3, [pc, #20]	; (80077b4 <std+0x38>)
 80077a0:	6263      	str	r3, [r4, #36]	; 0x24
 80077a2:	4b05      	ldr	r3, [pc, #20]	; (80077b8 <std+0x3c>)
 80077a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80077a6:	4b05      	ldr	r3, [pc, #20]	; (80077bc <std+0x40>)
 80077a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80077aa:	4b05      	ldr	r3, [pc, #20]	; (80077c0 <std+0x44>)
 80077ac:	6224      	str	r4, [r4, #32]
 80077ae:	6323      	str	r3, [r4, #48]	; 0x30
 80077b0:	bd10      	pop	{r4, pc}
 80077b2:	bf00      	nop
 80077b4:	0800884d 	.word	0x0800884d
 80077b8:	0800886f 	.word	0x0800886f
 80077bc:	080088a7 	.word	0x080088a7
 80077c0:	080088cb 	.word	0x080088cb

080077c4 <_cleanup_r>:
 80077c4:	4901      	ldr	r1, [pc, #4]	; (80077cc <_cleanup_r+0x8>)
 80077c6:	f000 b8af 	b.w	8007928 <_fwalk_reent>
 80077ca:	bf00      	nop
 80077cc:	08007705 	.word	0x08007705

080077d0 <__sfmoreglue>:
 80077d0:	b570      	push	{r4, r5, r6, lr}
 80077d2:	1e4a      	subs	r2, r1, #1
 80077d4:	2568      	movs	r5, #104	; 0x68
 80077d6:	4355      	muls	r5, r2
 80077d8:	460e      	mov	r6, r1
 80077da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80077de:	f000 fd15 	bl	800820c <_malloc_r>
 80077e2:	4604      	mov	r4, r0
 80077e4:	b140      	cbz	r0, 80077f8 <__sfmoreglue+0x28>
 80077e6:	2100      	movs	r1, #0
 80077e8:	e9c0 1600 	strd	r1, r6, [r0]
 80077ec:	300c      	adds	r0, #12
 80077ee:	60a0      	str	r0, [r4, #8]
 80077f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80077f4:	f7fe fa94 	bl	8005d20 <memset>
 80077f8:	4620      	mov	r0, r4
 80077fa:	bd70      	pop	{r4, r5, r6, pc}

080077fc <__sfp_lock_acquire>:
 80077fc:	4801      	ldr	r0, [pc, #4]	; (8007804 <__sfp_lock_acquire+0x8>)
 80077fe:	f000 b8b8 	b.w	8007972 <__retarget_lock_acquire_recursive>
 8007802:	bf00      	nop
 8007804:	20000788 	.word	0x20000788

08007808 <__sfp_lock_release>:
 8007808:	4801      	ldr	r0, [pc, #4]	; (8007810 <__sfp_lock_release+0x8>)
 800780a:	f000 b8b3 	b.w	8007974 <__retarget_lock_release_recursive>
 800780e:	bf00      	nop
 8007810:	20000788 	.word	0x20000788

08007814 <__sinit_lock_acquire>:
 8007814:	4801      	ldr	r0, [pc, #4]	; (800781c <__sinit_lock_acquire+0x8>)
 8007816:	f000 b8ac 	b.w	8007972 <__retarget_lock_acquire_recursive>
 800781a:	bf00      	nop
 800781c:	20000783 	.word	0x20000783

08007820 <__sinit_lock_release>:
 8007820:	4801      	ldr	r0, [pc, #4]	; (8007828 <__sinit_lock_release+0x8>)
 8007822:	f000 b8a7 	b.w	8007974 <__retarget_lock_release_recursive>
 8007826:	bf00      	nop
 8007828:	20000783 	.word	0x20000783

0800782c <__sinit>:
 800782c:	b510      	push	{r4, lr}
 800782e:	4604      	mov	r4, r0
 8007830:	f7ff fff0 	bl	8007814 <__sinit_lock_acquire>
 8007834:	69a3      	ldr	r3, [r4, #24]
 8007836:	b11b      	cbz	r3, 8007840 <__sinit+0x14>
 8007838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800783c:	f7ff bff0 	b.w	8007820 <__sinit_lock_release>
 8007840:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007844:	6523      	str	r3, [r4, #80]	; 0x50
 8007846:	4b13      	ldr	r3, [pc, #76]	; (8007894 <__sinit+0x68>)
 8007848:	4a13      	ldr	r2, [pc, #76]	; (8007898 <__sinit+0x6c>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	62a2      	str	r2, [r4, #40]	; 0x28
 800784e:	42a3      	cmp	r3, r4
 8007850:	bf04      	itt	eq
 8007852:	2301      	moveq	r3, #1
 8007854:	61a3      	streq	r3, [r4, #24]
 8007856:	4620      	mov	r0, r4
 8007858:	f000 f820 	bl	800789c <__sfp>
 800785c:	6060      	str	r0, [r4, #4]
 800785e:	4620      	mov	r0, r4
 8007860:	f000 f81c 	bl	800789c <__sfp>
 8007864:	60a0      	str	r0, [r4, #8]
 8007866:	4620      	mov	r0, r4
 8007868:	f000 f818 	bl	800789c <__sfp>
 800786c:	2200      	movs	r2, #0
 800786e:	60e0      	str	r0, [r4, #12]
 8007870:	2104      	movs	r1, #4
 8007872:	6860      	ldr	r0, [r4, #4]
 8007874:	f7ff ff82 	bl	800777c <std>
 8007878:	68a0      	ldr	r0, [r4, #8]
 800787a:	2201      	movs	r2, #1
 800787c:	2109      	movs	r1, #9
 800787e:	f7ff ff7d 	bl	800777c <std>
 8007882:	68e0      	ldr	r0, [r4, #12]
 8007884:	2202      	movs	r2, #2
 8007886:	2112      	movs	r1, #18
 8007888:	f7ff ff78 	bl	800777c <std>
 800788c:	2301      	movs	r3, #1
 800788e:	61a3      	str	r3, [r4, #24]
 8007890:	e7d2      	b.n	8007838 <__sinit+0xc>
 8007892:	bf00      	nop
 8007894:	08009840 	.word	0x08009840
 8007898:	080077c5 	.word	0x080077c5

0800789c <__sfp>:
 800789c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800789e:	4607      	mov	r7, r0
 80078a0:	f7ff ffac 	bl	80077fc <__sfp_lock_acquire>
 80078a4:	4b1e      	ldr	r3, [pc, #120]	; (8007920 <__sfp+0x84>)
 80078a6:	681e      	ldr	r6, [r3, #0]
 80078a8:	69b3      	ldr	r3, [r6, #24]
 80078aa:	b913      	cbnz	r3, 80078b2 <__sfp+0x16>
 80078ac:	4630      	mov	r0, r6
 80078ae:	f7ff ffbd 	bl	800782c <__sinit>
 80078b2:	3648      	adds	r6, #72	; 0x48
 80078b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80078b8:	3b01      	subs	r3, #1
 80078ba:	d503      	bpl.n	80078c4 <__sfp+0x28>
 80078bc:	6833      	ldr	r3, [r6, #0]
 80078be:	b30b      	cbz	r3, 8007904 <__sfp+0x68>
 80078c0:	6836      	ldr	r6, [r6, #0]
 80078c2:	e7f7      	b.n	80078b4 <__sfp+0x18>
 80078c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80078c8:	b9d5      	cbnz	r5, 8007900 <__sfp+0x64>
 80078ca:	4b16      	ldr	r3, [pc, #88]	; (8007924 <__sfp+0x88>)
 80078cc:	60e3      	str	r3, [r4, #12]
 80078ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80078d2:	6665      	str	r5, [r4, #100]	; 0x64
 80078d4:	f000 f84c 	bl	8007970 <__retarget_lock_init_recursive>
 80078d8:	f7ff ff96 	bl	8007808 <__sfp_lock_release>
 80078dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80078e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80078e4:	6025      	str	r5, [r4, #0]
 80078e6:	61a5      	str	r5, [r4, #24]
 80078e8:	2208      	movs	r2, #8
 80078ea:	4629      	mov	r1, r5
 80078ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80078f0:	f7fe fa16 	bl	8005d20 <memset>
 80078f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80078f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80078fc:	4620      	mov	r0, r4
 80078fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007900:	3468      	adds	r4, #104	; 0x68
 8007902:	e7d9      	b.n	80078b8 <__sfp+0x1c>
 8007904:	2104      	movs	r1, #4
 8007906:	4638      	mov	r0, r7
 8007908:	f7ff ff62 	bl	80077d0 <__sfmoreglue>
 800790c:	4604      	mov	r4, r0
 800790e:	6030      	str	r0, [r6, #0]
 8007910:	2800      	cmp	r0, #0
 8007912:	d1d5      	bne.n	80078c0 <__sfp+0x24>
 8007914:	f7ff ff78 	bl	8007808 <__sfp_lock_release>
 8007918:	230c      	movs	r3, #12
 800791a:	603b      	str	r3, [r7, #0]
 800791c:	e7ee      	b.n	80078fc <__sfp+0x60>
 800791e:	bf00      	nop
 8007920:	08009840 	.word	0x08009840
 8007924:	ffff0001 	.word	0xffff0001

08007928 <_fwalk_reent>:
 8007928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800792c:	4606      	mov	r6, r0
 800792e:	4688      	mov	r8, r1
 8007930:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007934:	2700      	movs	r7, #0
 8007936:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800793a:	f1b9 0901 	subs.w	r9, r9, #1
 800793e:	d505      	bpl.n	800794c <_fwalk_reent+0x24>
 8007940:	6824      	ldr	r4, [r4, #0]
 8007942:	2c00      	cmp	r4, #0
 8007944:	d1f7      	bne.n	8007936 <_fwalk_reent+0xe>
 8007946:	4638      	mov	r0, r7
 8007948:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800794c:	89ab      	ldrh	r3, [r5, #12]
 800794e:	2b01      	cmp	r3, #1
 8007950:	d907      	bls.n	8007962 <_fwalk_reent+0x3a>
 8007952:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007956:	3301      	adds	r3, #1
 8007958:	d003      	beq.n	8007962 <_fwalk_reent+0x3a>
 800795a:	4629      	mov	r1, r5
 800795c:	4630      	mov	r0, r6
 800795e:	47c0      	blx	r8
 8007960:	4307      	orrs	r7, r0
 8007962:	3568      	adds	r5, #104	; 0x68
 8007964:	e7e9      	b.n	800793a <_fwalk_reent+0x12>
	...

08007968 <_localeconv_r>:
 8007968:	4800      	ldr	r0, [pc, #0]	; (800796c <_localeconv_r+0x4>)
 800796a:	4770      	bx	lr
 800796c:	200002e8 	.word	0x200002e8

08007970 <__retarget_lock_init_recursive>:
 8007970:	4770      	bx	lr

08007972 <__retarget_lock_acquire_recursive>:
 8007972:	4770      	bx	lr

08007974 <__retarget_lock_release_recursive>:
 8007974:	4770      	bx	lr

08007976 <__swhatbuf_r>:
 8007976:	b570      	push	{r4, r5, r6, lr}
 8007978:	460e      	mov	r6, r1
 800797a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800797e:	2900      	cmp	r1, #0
 8007980:	b096      	sub	sp, #88	; 0x58
 8007982:	4614      	mov	r4, r2
 8007984:	461d      	mov	r5, r3
 8007986:	da07      	bge.n	8007998 <__swhatbuf_r+0x22>
 8007988:	2300      	movs	r3, #0
 800798a:	602b      	str	r3, [r5, #0]
 800798c:	89b3      	ldrh	r3, [r6, #12]
 800798e:	061a      	lsls	r2, r3, #24
 8007990:	d410      	bmi.n	80079b4 <__swhatbuf_r+0x3e>
 8007992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007996:	e00e      	b.n	80079b6 <__swhatbuf_r+0x40>
 8007998:	466a      	mov	r2, sp
 800799a:	f000 ffed 	bl	8008978 <_fstat_r>
 800799e:	2800      	cmp	r0, #0
 80079a0:	dbf2      	blt.n	8007988 <__swhatbuf_r+0x12>
 80079a2:	9a01      	ldr	r2, [sp, #4]
 80079a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80079a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80079ac:	425a      	negs	r2, r3
 80079ae:	415a      	adcs	r2, r3
 80079b0:	602a      	str	r2, [r5, #0]
 80079b2:	e7ee      	b.n	8007992 <__swhatbuf_r+0x1c>
 80079b4:	2340      	movs	r3, #64	; 0x40
 80079b6:	2000      	movs	r0, #0
 80079b8:	6023      	str	r3, [r4, #0]
 80079ba:	b016      	add	sp, #88	; 0x58
 80079bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080079c0 <__smakebuf_r>:
 80079c0:	898b      	ldrh	r3, [r1, #12]
 80079c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079c4:	079d      	lsls	r5, r3, #30
 80079c6:	4606      	mov	r6, r0
 80079c8:	460c      	mov	r4, r1
 80079ca:	d507      	bpl.n	80079dc <__smakebuf_r+0x1c>
 80079cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079d0:	6023      	str	r3, [r4, #0]
 80079d2:	6123      	str	r3, [r4, #16]
 80079d4:	2301      	movs	r3, #1
 80079d6:	6163      	str	r3, [r4, #20]
 80079d8:	b002      	add	sp, #8
 80079da:	bd70      	pop	{r4, r5, r6, pc}
 80079dc:	ab01      	add	r3, sp, #4
 80079de:	466a      	mov	r2, sp
 80079e0:	f7ff ffc9 	bl	8007976 <__swhatbuf_r>
 80079e4:	9900      	ldr	r1, [sp, #0]
 80079e6:	4605      	mov	r5, r0
 80079e8:	4630      	mov	r0, r6
 80079ea:	f000 fc0f 	bl	800820c <_malloc_r>
 80079ee:	b948      	cbnz	r0, 8007a04 <__smakebuf_r+0x44>
 80079f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079f4:	059a      	lsls	r2, r3, #22
 80079f6:	d4ef      	bmi.n	80079d8 <__smakebuf_r+0x18>
 80079f8:	f023 0303 	bic.w	r3, r3, #3
 80079fc:	f043 0302 	orr.w	r3, r3, #2
 8007a00:	81a3      	strh	r3, [r4, #12]
 8007a02:	e7e3      	b.n	80079cc <__smakebuf_r+0xc>
 8007a04:	4b0d      	ldr	r3, [pc, #52]	; (8007a3c <__smakebuf_r+0x7c>)
 8007a06:	62b3      	str	r3, [r6, #40]	; 0x28
 8007a08:	89a3      	ldrh	r3, [r4, #12]
 8007a0a:	6020      	str	r0, [r4, #0]
 8007a0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a10:	81a3      	strh	r3, [r4, #12]
 8007a12:	9b00      	ldr	r3, [sp, #0]
 8007a14:	6163      	str	r3, [r4, #20]
 8007a16:	9b01      	ldr	r3, [sp, #4]
 8007a18:	6120      	str	r0, [r4, #16]
 8007a1a:	b15b      	cbz	r3, 8007a34 <__smakebuf_r+0x74>
 8007a1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a20:	4630      	mov	r0, r6
 8007a22:	f000 ffbb 	bl	800899c <_isatty_r>
 8007a26:	b128      	cbz	r0, 8007a34 <__smakebuf_r+0x74>
 8007a28:	89a3      	ldrh	r3, [r4, #12]
 8007a2a:	f023 0303 	bic.w	r3, r3, #3
 8007a2e:	f043 0301 	orr.w	r3, r3, #1
 8007a32:	81a3      	strh	r3, [r4, #12]
 8007a34:	89a0      	ldrh	r0, [r4, #12]
 8007a36:	4305      	orrs	r5, r0
 8007a38:	81a5      	strh	r5, [r4, #12]
 8007a3a:	e7cd      	b.n	80079d8 <__smakebuf_r+0x18>
 8007a3c:	080077c5 	.word	0x080077c5

08007a40 <malloc>:
 8007a40:	4b02      	ldr	r3, [pc, #8]	; (8007a4c <malloc+0xc>)
 8007a42:	4601      	mov	r1, r0
 8007a44:	6818      	ldr	r0, [r3, #0]
 8007a46:	f000 bbe1 	b.w	800820c <_malloc_r>
 8007a4a:	bf00      	nop
 8007a4c:	20000194 	.word	0x20000194

08007a50 <_Balloc>:
 8007a50:	b570      	push	{r4, r5, r6, lr}
 8007a52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a54:	4604      	mov	r4, r0
 8007a56:	460d      	mov	r5, r1
 8007a58:	b976      	cbnz	r6, 8007a78 <_Balloc+0x28>
 8007a5a:	2010      	movs	r0, #16
 8007a5c:	f7ff fff0 	bl	8007a40 <malloc>
 8007a60:	4602      	mov	r2, r0
 8007a62:	6260      	str	r0, [r4, #36]	; 0x24
 8007a64:	b920      	cbnz	r0, 8007a70 <_Balloc+0x20>
 8007a66:	4b18      	ldr	r3, [pc, #96]	; (8007ac8 <_Balloc+0x78>)
 8007a68:	4818      	ldr	r0, [pc, #96]	; (8007acc <_Balloc+0x7c>)
 8007a6a:	2166      	movs	r1, #102	; 0x66
 8007a6c:	f000 ff44 	bl	80088f8 <__assert_func>
 8007a70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a74:	6006      	str	r6, [r0, #0]
 8007a76:	60c6      	str	r6, [r0, #12]
 8007a78:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007a7a:	68f3      	ldr	r3, [r6, #12]
 8007a7c:	b183      	cbz	r3, 8007aa0 <_Balloc+0x50>
 8007a7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a86:	b9b8      	cbnz	r0, 8007ab8 <_Balloc+0x68>
 8007a88:	2101      	movs	r1, #1
 8007a8a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a8e:	1d72      	adds	r2, r6, #5
 8007a90:	0092      	lsls	r2, r2, #2
 8007a92:	4620      	mov	r0, r4
 8007a94:	f000 fb5a 	bl	800814c <_calloc_r>
 8007a98:	b160      	cbz	r0, 8007ab4 <_Balloc+0x64>
 8007a9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a9e:	e00e      	b.n	8007abe <_Balloc+0x6e>
 8007aa0:	2221      	movs	r2, #33	; 0x21
 8007aa2:	2104      	movs	r1, #4
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	f000 fb51 	bl	800814c <_calloc_r>
 8007aaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aac:	60f0      	str	r0, [r6, #12]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d1e4      	bne.n	8007a7e <_Balloc+0x2e>
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	bd70      	pop	{r4, r5, r6, pc}
 8007ab8:	6802      	ldr	r2, [r0, #0]
 8007aba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007abe:	2300      	movs	r3, #0
 8007ac0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ac4:	e7f7      	b.n	8007ab6 <_Balloc+0x66>
 8007ac6:	bf00      	nop
 8007ac8:	08009885 	.word	0x08009885
 8007acc:	0800996c 	.word	0x0800996c

08007ad0 <_Bfree>:
 8007ad0:	b570      	push	{r4, r5, r6, lr}
 8007ad2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ad4:	4605      	mov	r5, r0
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	b976      	cbnz	r6, 8007af8 <_Bfree+0x28>
 8007ada:	2010      	movs	r0, #16
 8007adc:	f7ff ffb0 	bl	8007a40 <malloc>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	6268      	str	r0, [r5, #36]	; 0x24
 8007ae4:	b920      	cbnz	r0, 8007af0 <_Bfree+0x20>
 8007ae6:	4b09      	ldr	r3, [pc, #36]	; (8007b0c <_Bfree+0x3c>)
 8007ae8:	4809      	ldr	r0, [pc, #36]	; (8007b10 <_Bfree+0x40>)
 8007aea:	218a      	movs	r1, #138	; 0x8a
 8007aec:	f000 ff04 	bl	80088f8 <__assert_func>
 8007af0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007af4:	6006      	str	r6, [r0, #0]
 8007af6:	60c6      	str	r6, [r0, #12]
 8007af8:	b13c      	cbz	r4, 8007b0a <_Bfree+0x3a>
 8007afa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007afc:	6862      	ldr	r2, [r4, #4]
 8007afe:	68db      	ldr	r3, [r3, #12]
 8007b00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b04:	6021      	str	r1, [r4, #0]
 8007b06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b0a:	bd70      	pop	{r4, r5, r6, pc}
 8007b0c:	08009885 	.word	0x08009885
 8007b10:	0800996c 	.word	0x0800996c

08007b14 <__multadd>:
 8007b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b18:	690e      	ldr	r6, [r1, #16]
 8007b1a:	4607      	mov	r7, r0
 8007b1c:	4698      	mov	r8, r3
 8007b1e:	460c      	mov	r4, r1
 8007b20:	f101 0014 	add.w	r0, r1, #20
 8007b24:	2300      	movs	r3, #0
 8007b26:	6805      	ldr	r5, [r0, #0]
 8007b28:	b2a9      	uxth	r1, r5
 8007b2a:	fb02 8101 	mla	r1, r2, r1, r8
 8007b2e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007b32:	0c2d      	lsrs	r5, r5, #16
 8007b34:	fb02 c505 	mla	r5, r2, r5, ip
 8007b38:	b289      	uxth	r1, r1
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007b40:	429e      	cmp	r6, r3
 8007b42:	f840 1b04 	str.w	r1, [r0], #4
 8007b46:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007b4a:	dcec      	bgt.n	8007b26 <__multadd+0x12>
 8007b4c:	f1b8 0f00 	cmp.w	r8, #0
 8007b50:	d022      	beq.n	8007b98 <__multadd+0x84>
 8007b52:	68a3      	ldr	r3, [r4, #8]
 8007b54:	42b3      	cmp	r3, r6
 8007b56:	dc19      	bgt.n	8007b8c <__multadd+0x78>
 8007b58:	6861      	ldr	r1, [r4, #4]
 8007b5a:	4638      	mov	r0, r7
 8007b5c:	3101      	adds	r1, #1
 8007b5e:	f7ff ff77 	bl	8007a50 <_Balloc>
 8007b62:	4605      	mov	r5, r0
 8007b64:	b928      	cbnz	r0, 8007b72 <__multadd+0x5e>
 8007b66:	4602      	mov	r2, r0
 8007b68:	4b0d      	ldr	r3, [pc, #52]	; (8007ba0 <__multadd+0x8c>)
 8007b6a:	480e      	ldr	r0, [pc, #56]	; (8007ba4 <__multadd+0x90>)
 8007b6c:	21b5      	movs	r1, #181	; 0xb5
 8007b6e:	f000 fec3 	bl	80088f8 <__assert_func>
 8007b72:	6922      	ldr	r2, [r4, #16]
 8007b74:	3202      	adds	r2, #2
 8007b76:	f104 010c 	add.w	r1, r4, #12
 8007b7a:	0092      	lsls	r2, r2, #2
 8007b7c:	300c      	adds	r0, #12
 8007b7e:	f7fe f8c1 	bl	8005d04 <memcpy>
 8007b82:	4621      	mov	r1, r4
 8007b84:	4638      	mov	r0, r7
 8007b86:	f7ff ffa3 	bl	8007ad0 <_Bfree>
 8007b8a:	462c      	mov	r4, r5
 8007b8c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007b90:	3601      	adds	r6, #1
 8007b92:	f8c3 8014 	str.w	r8, [r3, #20]
 8007b96:	6126      	str	r6, [r4, #16]
 8007b98:	4620      	mov	r0, r4
 8007b9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b9e:	bf00      	nop
 8007ba0:	080098fb 	.word	0x080098fb
 8007ba4:	0800996c 	.word	0x0800996c

08007ba8 <__hi0bits>:
 8007ba8:	0c03      	lsrs	r3, r0, #16
 8007baa:	041b      	lsls	r3, r3, #16
 8007bac:	b9d3      	cbnz	r3, 8007be4 <__hi0bits+0x3c>
 8007bae:	0400      	lsls	r0, r0, #16
 8007bb0:	2310      	movs	r3, #16
 8007bb2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007bb6:	bf04      	itt	eq
 8007bb8:	0200      	lsleq	r0, r0, #8
 8007bba:	3308      	addeq	r3, #8
 8007bbc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007bc0:	bf04      	itt	eq
 8007bc2:	0100      	lsleq	r0, r0, #4
 8007bc4:	3304      	addeq	r3, #4
 8007bc6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007bca:	bf04      	itt	eq
 8007bcc:	0080      	lsleq	r0, r0, #2
 8007bce:	3302      	addeq	r3, #2
 8007bd0:	2800      	cmp	r0, #0
 8007bd2:	db05      	blt.n	8007be0 <__hi0bits+0x38>
 8007bd4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007bd8:	f103 0301 	add.w	r3, r3, #1
 8007bdc:	bf08      	it	eq
 8007bde:	2320      	moveq	r3, #32
 8007be0:	4618      	mov	r0, r3
 8007be2:	4770      	bx	lr
 8007be4:	2300      	movs	r3, #0
 8007be6:	e7e4      	b.n	8007bb2 <__hi0bits+0xa>

08007be8 <__lo0bits>:
 8007be8:	6803      	ldr	r3, [r0, #0]
 8007bea:	f013 0207 	ands.w	r2, r3, #7
 8007bee:	4601      	mov	r1, r0
 8007bf0:	d00b      	beq.n	8007c0a <__lo0bits+0x22>
 8007bf2:	07da      	lsls	r2, r3, #31
 8007bf4:	d424      	bmi.n	8007c40 <__lo0bits+0x58>
 8007bf6:	0798      	lsls	r0, r3, #30
 8007bf8:	bf49      	itett	mi
 8007bfa:	085b      	lsrmi	r3, r3, #1
 8007bfc:	089b      	lsrpl	r3, r3, #2
 8007bfe:	2001      	movmi	r0, #1
 8007c00:	600b      	strmi	r3, [r1, #0]
 8007c02:	bf5c      	itt	pl
 8007c04:	600b      	strpl	r3, [r1, #0]
 8007c06:	2002      	movpl	r0, #2
 8007c08:	4770      	bx	lr
 8007c0a:	b298      	uxth	r0, r3
 8007c0c:	b9b0      	cbnz	r0, 8007c3c <__lo0bits+0x54>
 8007c0e:	0c1b      	lsrs	r3, r3, #16
 8007c10:	2010      	movs	r0, #16
 8007c12:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007c16:	bf04      	itt	eq
 8007c18:	0a1b      	lsreq	r3, r3, #8
 8007c1a:	3008      	addeq	r0, #8
 8007c1c:	071a      	lsls	r2, r3, #28
 8007c1e:	bf04      	itt	eq
 8007c20:	091b      	lsreq	r3, r3, #4
 8007c22:	3004      	addeq	r0, #4
 8007c24:	079a      	lsls	r2, r3, #30
 8007c26:	bf04      	itt	eq
 8007c28:	089b      	lsreq	r3, r3, #2
 8007c2a:	3002      	addeq	r0, #2
 8007c2c:	07da      	lsls	r2, r3, #31
 8007c2e:	d403      	bmi.n	8007c38 <__lo0bits+0x50>
 8007c30:	085b      	lsrs	r3, r3, #1
 8007c32:	f100 0001 	add.w	r0, r0, #1
 8007c36:	d005      	beq.n	8007c44 <__lo0bits+0x5c>
 8007c38:	600b      	str	r3, [r1, #0]
 8007c3a:	4770      	bx	lr
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	e7e8      	b.n	8007c12 <__lo0bits+0x2a>
 8007c40:	2000      	movs	r0, #0
 8007c42:	4770      	bx	lr
 8007c44:	2020      	movs	r0, #32
 8007c46:	4770      	bx	lr

08007c48 <__i2b>:
 8007c48:	b510      	push	{r4, lr}
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	2101      	movs	r1, #1
 8007c4e:	f7ff feff 	bl	8007a50 <_Balloc>
 8007c52:	4602      	mov	r2, r0
 8007c54:	b928      	cbnz	r0, 8007c62 <__i2b+0x1a>
 8007c56:	4b05      	ldr	r3, [pc, #20]	; (8007c6c <__i2b+0x24>)
 8007c58:	4805      	ldr	r0, [pc, #20]	; (8007c70 <__i2b+0x28>)
 8007c5a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007c5e:	f000 fe4b 	bl	80088f8 <__assert_func>
 8007c62:	2301      	movs	r3, #1
 8007c64:	6144      	str	r4, [r0, #20]
 8007c66:	6103      	str	r3, [r0, #16]
 8007c68:	bd10      	pop	{r4, pc}
 8007c6a:	bf00      	nop
 8007c6c:	080098fb 	.word	0x080098fb
 8007c70:	0800996c 	.word	0x0800996c

08007c74 <__multiply>:
 8007c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c78:	4614      	mov	r4, r2
 8007c7a:	690a      	ldr	r2, [r1, #16]
 8007c7c:	6923      	ldr	r3, [r4, #16]
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	bfb8      	it	lt
 8007c82:	460b      	movlt	r3, r1
 8007c84:	460d      	mov	r5, r1
 8007c86:	bfbc      	itt	lt
 8007c88:	4625      	movlt	r5, r4
 8007c8a:	461c      	movlt	r4, r3
 8007c8c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007c90:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007c94:	68ab      	ldr	r3, [r5, #8]
 8007c96:	6869      	ldr	r1, [r5, #4]
 8007c98:	eb0a 0709 	add.w	r7, sl, r9
 8007c9c:	42bb      	cmp	r3, r7
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	bfb8      	it	lt
 8007ca2:	3101      	addlt	r1, #1
 8007ca4:	f7ff fed4 	bl	8007a50 <_Balloc>
 8007ca8:	b930      	cbnz	r0, 8007cb8 <__multiply+0x44>
 8007caa:	4602      	mov	r2, r0
 8007cac:	4b42      	ldr	r3, [pc, #264]	; (8007db8 <__multiply+0x144>)
 8007cae:	4843      	ldr	r0, [pc, #268]	; (8007dbc <__multiply+0x148>)
 8007cb0:	f240 115d 	movw	r1, #349	; 0x15d
 8007cb4:	f000 fe20 	bl	80088f8 <__assert_func>
 8007cb8:	f100 0614 	add.w	r6, r0, #20
 8007cbc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007cc0:	4633      	mov	r3, r6
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	4543      	cmp	r3, r8
 8007cc6:	d31e      	bcc.n	8007d06 <__multiply+0x92>
 8007cc8:	f105 0c14 	add.w	ip, r5, #20
 8007ccc:	f104 0314 	add.w	r3, r4, #20
 8007cd0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007cd4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007cd8:	9202      	str	r2, [sp, #8]
 8007cda:	ebac 0205 	sub.w	r2, ip, r5
 8007cde:	3a15      	subs	r2, #21
 8007ce0:	f022 0203 	bic.w	r2, r2, #3
 8007ce4:	3204      	adds	r2, #4
 8007ce6:	f105 0115 	add.w	r1, r5, #21
 8007cea:	458c      	cmp	ip, r1
 8007cec:	bf38      	it	cc
 8007cee:	2204      	movcc	r2, #4
 8007cf0:	9201      	str	r2, [sp, #4]
 8007cf2:	9a02      	ldr	r2, [sp, #8]
 8007cf4:	9303      	str	r3, [sp, #12]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d808      	bhi.n	8007d0c <__multiply+0x98>
 8007cfa:	2f00      	cmp	r7, #0
 8007cfc:	dc55      	bgt.n	8007daa <__multiply+0x136>
 8007cfe:	6107      	str	r7, [r0, #16]
 8007d00:	b005      	add	sp, #20
 8007d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d06:	f843 2b04 	str.w	r2, [r3], #4
 8007d0a:	e7db      	b.n	8007cc4 <__multiply+0x50>
 8007d0c:	f8b3 a000 	ldrh.w	sl, [r3]
 8007d10:	f1ba 0f00 	cmp.w	sl, #0
 8007d14:	d020      	beq.n	8007d58 <__multiply+0xe4>
 8007d16:	f105 0e14 	add.w	lr, r5, #20
 8007d1a:	46b1      	mov	r9, r6
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007d22:	f8d9 b000 	ldr.w	fp, [r9]
 8007d26:	b2a1      	uxth	r1, r4
 8007d28:	fa1f fb8b 	uxth.w	fp, fp
 8007d2c:	fb0a b101 	mla	r1, sl, r1, fp
 8007d30:	4411      	add	r1, r2
 8007d32:	f8d9 2000 	ldr.w	r2, [r9]
 8007d36:	0c24      	lsrs	r4, r4, #16
 8007d38:	0c12      	lsrs	r2, r2, #16
 8007d3a:	fb0a 2404 	mla	r4, sl, r4, r2
 8007d3e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007d42:	b289      	uxth	r1, r1
 8007d44:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007d48:	45f4      	cmp	ip, lr
 8007d4a:	f849 1b04 	str.w	r1, [r9], #4
 8007d4e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007d52:	d8e4      	bhi.n	8007d1e <__multiply+0xaa>
 8007d54:	9901      	ldr	r1, [sp, #4]
 8007d56:	5072      	str	r2, [r6, r1]
 8007d58:	9a03      	ldr	r2, [sp, #12]
 8007d5a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007d5e:	3304      	adds	r3, #4
 8007d60:	f1b9 0f00 	cmp.w	r9, #0
 8007d64:	d01f      	beq.n	8007da6 <__multiply+0x132>
 8007d66:	6834      	ldr	r4, [r6, #0]
 8007d68:	f105 0114 	add.w	r1, r5, #20
 8007d6c:	46b6      	mov	lr, r6
 8007d6e:	f04f 0a00 	mov.w	sl, #0
 8007d72:	880a      	ldrh	r2, [r1, #0]
 8007d74:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007d78:	fb09 b202 	mla	r2, r9, r2, fp
 8007d7c:	4492      	add	sl, r2
 8007d7e:	b2a4      	uxth	r4, r4
 8007d80:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007d84:	f84e 4b04 	str.w	r4, [lr], #4
 8007d88:	f851 4b04 	ldr.w	r4, [r1], #4
 8007d8c:	f8be 2000 	ldrh.w	r2, [lr]
 8007d90:	0c24      	lsrs	r4, r4, #16
 8007d92:	fb09 2404 	mla	r4, r9, r4, r2
 8007d96:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007d9a:	458c      	cmp	ip, r1
 8007d9c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007da0:	d8e7      	bhi.n	8007d72 <__multiply+0xfe>
 8007da2:	9a01      	ldr	r2, [sp, #4]
 8007da4:	50b4      	str	r4, [r6, r2]
 8007da6:	3604      	adds	r6, #4
 8007da8:	e7a3      	b.n	8007cf2 <__multiply+0x7e>
 8007daa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1a5      	bne.n	8007cfe <__multiply+0x8a>
 8007db2:	3f01      	subs	r7, #1
 8007db4:	e7a1      	b.n	8007cfa <__multiply+0x86>
 8007db6:	bf00      	nop
 8007db8:	080098fb 	.word	0x080098fb
 8007dbc:	0800996c 	.word	0x0800996c

08007dc0 <__pow5mult>:
 8007dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dc4:	4615      	mov	r5, r2
 8007dc6:	f012 0203 	ands.w	r2, r2, #3
 8007dca:	4606      	mov	r6, r0
 8007dcc:	460f      	mov	r7, r1
 8007dce:	d007      	beq.n	8007de0 <__pow5mult+0x20>
 8007dd0:	4c25      	ldr	r4, [pc, #148]	; (8007e68 <__pow5mult+0xa8>)
 8007dd2:	3a01      	subs	r2, #1
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007dda:	f7ff fe9b 	bl	8007b14 <__multadd>
 8007dde:	4607      	mov	r7, r0
 8007de0:	10ad      	asrs	r5, r5, #2
 8007de2:	d03d      	beq.n	8007e60 <__pow5mult+0xa0>
 8007de4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007de6:	b97c      	cbnz	r4, 8007e08 <__pow5mult+0x48>
 8007de8:	2010      	movs	r0, #16
 8007dea:	f7ff fe29 	bl	8007a40 <malloc>
 8007dee:	4602      	mov	r2, r0
 8007df0:	6270      	str	r0, [r6, #36]	; 0x24
 8007df2:	b928      	cbnz	r0, 8007e00 <__pow5mult+0x40>
 8007df4:	4b1d      	ldr	r3, [pc, #116]	; (8007e6c <__pow5mult+0xac>)
 8007df6:	481e      	ldr	r0, [pc, #120]	; (8007e70 <__pow5mult+0xb0>)
 8007df8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007dfc:	f000 fd7c 	bl	80088f8 <__assert_func>
 8007e00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e04:	6004      	str	r4, [r0, #0]
 8007e06:	60c4      	str	r4, [r0, #12]
 8007e08:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007e0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e10:	b94c      	cbnz	r4, 8007e26 <__pow5mult+0x66>
 8007e12:	f240 2171 	movw	r1, #625	; 0x271
 8007e16:	4630      	mov	r0, r6
 8007e18:	f7ff ff16 	bl	8007c48 <__i2b>
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e22:	4604      	mov	r4, r0
 8007e24:	6003      	str	r3, [r0, #0]
 8007e26:	f04f 0900 	mov.w	r9, #0
 8007e2a:	07eb      	lsls	r3, r5, #31
 8007e2c:	d50a      	bpl.n	8007e44 <__pow5mult+0x84>
 8007e2e:	4639      	mov	r1, r7
 8007e30:	4622      	mov	r2, r4
 8007e32:	4630      	mov	r0, r6
 8007e34:	f7ff ff1e 	bl	8007c74 <__multiply>
 8007e38:	4639      	mov	r1, r7
 8007e3a:	4680      	mov	r8, r0
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	f7ff fe47 	bl	8007ad0 <_Bfree>
 8007e42:	4647      	mov	r7, r8
 8007e44:	106d      	asrs	r5, r5, #1
 8007e46:	d00b      	beq.n	8007e60 <__pow5mult+0xa0>
 8007e48:	6820      	ldr	r0, [r4, #0]
 8007e4a:	b938      	cbnz	r0, 8007e5c <__pow5mult+0x9c>
 8007e4c:	4622      	mov	r2, r4
 8007e4e:	4621      	mov	r1, r4
 8007e50:	4630      	mov	r0, r6
 8007e52:	f7ff ff0f 	bl	8007c74 <__multiply>
 8007e56:	6020      	str	r0, [r4, #0]
 8007e58:	f8c0 9000 	str.w	r9, [r0]
 8007e5c:	4604      	mov	r4, r0
 8007e5e:	e7e4      	b.n	8007e2a <__pow5mult+0x6a>
 8007e60:	4638      	mov	r0, r7
 8007e62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e66:	bf00      	nop
 8007e68:	08009ac0 	.word	0x08009ac0
 8007e6c:	08009885 	.word	0x08009885
 8007e70:	0800996c 	.word	0x0800996c

08007e74 <__lshift>:
 8007e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e78:	460c      	mov	r4, r1
 8007e7a:	6849      	ldr	r1, [r1, #4]
 8007e7c:	6923      	ldr	r3, [r4, #16]
 8007e7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e82:	68a3      	ldr	r3, [r4, #8]
 8007e84:	4607      	mov	r7, r0
 8007e86:	4691      	mov	r9, r2
 8007e88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e8c:	f108 0601 	add.w	r6, r8, #1
 8007e90:	42b3      	cmp	r3, r6
 8007e92:	db0b      	blt.n	8007eac <__lshift+0x38>
 8007e94:	4638      	mov	r0, r7
 8007e96:	f7ff fddb 	bl	8007a50 <_Balloc>
 8007e9a:	4605      	mov	r5, r0
 8007e9c:	b948      	cbnz	r0, 8007eb2 <__lshift+0x3e>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	4b28      	ldr	r3, [pc, #160]	; (8007f44 <__lshift+0xd0>)
 8007ea2:	4829      	ldr	r0, [pc, #164]	; (8007f48 <__lshift+0xd4>)
 8007ea4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007ea8:	f000 fd26 	bl	80088f8 <__assert_func>
 8007eac:	3101      	adds	r1, #1
 8007eae:	005b      	lsls	r3, r3, #1
 8007eb0:	e7ee      	b.n	8007e90 <__lshift+0x1c>
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	f100 0114 	add.w	r1, r0, #20
 8007eb8:	f100 0210 	add.w	r2, r0, #16
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	4553      	cmp	r3, sl
 8007ec0:	db33      	blt.n	8007f2a <__lshift+0xb6>
 8007ec2:	6920      	ldr	r0, [r4, #16]
 8007ec4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ec8:	f104 0314 	add.w	r3, r4, #20
 8007ecc:	f019 091f 	ands.w	r9, r9, #31
 8007ed0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ed4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ed8:	d02b      	beq.n	8007f32 <__lshift+0xbe>
 8007eda:	f1c9 0e20 	rsb	lr, r9, #32
 8007ede:	468a      	mov	sl, r1
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	6818      	ldr	r0, [r3, #0]
 8007ee4:	fa00 f009 	lsl.w	r0, r0, r9
 8007ee8:	4302      	orrs	r2, r0
 8007eea:	f84a 2b04 	str.w	r2, [sl], #4
 8007eee:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ef2:	459c      	cmp	ip, r3
 8007ef4:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ef8:	d8f3      	bhi.n	8007ee2 <__lshift+0x6e>
 8007efa:	ebac 0304 	sub.w	r3, ip, r4
 8007efe:	3b15      	subs	r3, #21
 8007f00:	f023 0303 	bic.w	r3, r3, #3
 8007f04:	3304      	adds	r3, #4
 8007f06:	f104 0015 	add.w	r0, r4, #21
 8007f0a:	4584      	cmp	ip, r0
 8007f0c:	bf38      	it	cc
 8007f0e:	2304      	movcc	r3, #4
 8007f10:	50ca      	str	r2, [r1, r3]
 8007f12:	b10a      	cbz	r2, 8007f18 <__lshift+0xa4>
 8007f14:	f108 0602 	add.w	r6, r8, #2
 8007f18:	3e01      	subs	r6, #1
 8007f1a:	4638      	mov	r0, r7
 8007f1c:	612e      	str	r6, [r5, #16]
 8007f1e:	4621      	mov	r1, r4
 8007f20:	f7ff fdd6 	bl	8007ad0 <_Bfree>
 8007f24:	4628      	mov	r0, r5
 8007f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f2e:	3301      	adds	r3, #1
 8007f30:	e7c5      	b.n	8007ebe <__lshift+0x4a>
 8007f32:	3904      	subs	r1, #4
 8007f34:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f38:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f3c:	459c      	cmp	ip, r3
 8007f3e:	d8f9      	bhi.n	8007f34 <__lshift+0xc0>
 8007f40:	e7ea      	b.n	8007f18 <__lshift+0xa4>
 8007f42:	bf00      	nop
 8007f44:	080098fb 	.word	0x080098fb
 8007f48:	0800996c 	.word	0x0800996c

08007f4c <__mcmp>:
 8007f4c:	b530      	push	{r4, r5, lr}
 8007f4e:	6902      	ldr	r2, [r0, #16]
 8007f50:	690c      	ldr	r4, [r1, #16]
 8007f52:	1b12      	subs	r2, r2, r4
 8007f54:	d10e      	bne.n	8007f74 <__mcmp+0x28>
 8007f56:	f100 0314 	add.w	r3, r0, #20
 8007f5a:	3114      	adds	r1, #20
 8007f5c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007f60:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007f64:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007f68:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007f6c:	42a5      	cmp	r5, r4
 8007f6e:	d003      	beq.n	8007f78 <__mcmp+0x2c>
 8007f70:	d305      	bcc.n	8007f7e <__mcmp+0x32>
 8007f72:	2201      	movs	r2, #1
 8007f74:	4610      	mov	r0, r2
 8007f76:	bd30      	pop	{r4, r5, pc}
 8007f78:	4283      	cmp	r3, r0
 8007f7a:	d3f3      	bcc.n	8007f64 <__mcmp+0x18>
 8007f7c:	e7fa      	b.n	8007f74 <__mcmp+0x28>
 8007f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f82:	e7f7      	b.n	8007f74 <__mcmp+0x28>

08007f84 <__mdiff>:
 8007f84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f88:	460c      	mov	r4, r1
 8007f8a:	4606      	mov	r6, r0
 8007f8c:	4611      	mov	r1, r2
 8007f8e:	4620      	mov	r0, r4
 8007f90:	4617      	mov	r7, r2
 8007f92:	f7ff ffdb 	bl	8007f4c <__mcmp>
 8007f96:	1e05      	subs	r5, r0, #0
 8007f98:	d110      	bne.n	8007fbc <__mdiff+0x38>
 8007f9a:	4629      	mov	r1, r5
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	f7ff fd57 	bl	8007a50 <_Balloc>
 8007fa2:	b930      	cbnz	r0, 8007fb2 <__mdiff+0x2e>
 8007fa4:	4b39      	ldr	r3, [pc, #228]	; (800808c <__mdiff+0x108>)
 8007fa6:	4602      	mov	r2, r0
 8007fa8:	f240 2132 	movw	r1, #562	; 0x232
 8007fac:	4838      	ldr	r0, [pc, #224]	; (8008090 <__mdiff+0x10c>)
 8007fae:	f000 fca3 	bl	80088f8 <__assert_func>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fbc:	bfa4      	itt	ge
 8007fbe:	463b      	movge	r3, r7
 8007fc0:	4627      	movge	r7, r4
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	6879      	ldr	r1, [r7, #4]
 8007fc6:	bfa6      	itte	ge
 8007fc8:	461c      	movge	r4, r3
 8007fca:	2500      	movge	r5, #0
 8007fcc:	2501      	movlt	r5, #1
 8007fce:	f7ff fd3f 	bl	8007a50 <_Balloc>
 8007fd2:	b920      	cbnz	r0, 8007fde <__mdiff+0x5a>
 8007fd4:	4b2d      	ldr	r3, [pc, #180]	; (800808c <__mdiff+0x108>)
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007fdc:	e7e6      	b.n	8007fac <__mdiff+0x28>
 8007fde:	693e      	ldr	r6, [r7, #16]
 8007fe0:	60c5      	str	r5, [r0, #12]
 8007fe2:	6925      	ldr	r5, [r4, #16]
 8007fe4:	f107 0114 	add.w	r1, r7, #20
 8007fe8:	f104 0914 	add.w	r9, r4, #20
 8007fec:	f100 0e14 	add.w	lr, r0, #20
 8007ff0:	f107 0210 	add.w	r2, r7, #16
 8007ff4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007ff8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007ffc:	46f2      	mov	sl, lr
 8007ffe:	2700      	movs	r7, #0
 8008000:	f859 3b04 	ldr.w	r3, [r9], #4
 8008004:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008008:	fa1f f883 	uxth.w	r8, r3
 800800c:	fa17 f78b 	uxtah	r7, r7, fp
 8008010:	0c1b      	lsrs	r3, r3, #16
 8008012:	eba7 0808 	sub.w	r8, r7, r8
 8008016:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800801a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800801e:	fa1f f888 	uxth.w	r8, r8
 8008022:	141f      	asrs	r7, r3, #16
 8008024:	454d      	cmp	r5, r9
 8008026:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800802a:	f84a 3b04 	str.w	r3, [sl], #4
 800802e:	d8e7      	bhi.n	8008000 <__mdiff+0x7c>
 8008030:	1b2b      	subs	r3, r5, r4
 8008032:	3b15      	subs	r3, #21
 8008034:	f023 0303 	bic.w	r3, r3, #3
 8008038:	3304      	adds	r3, #4
 800803a:	3415      	adds	r4, #21
 800803c:	42a5      	cmp	r5, r4
 800803e:	bf38      	it	cc
 8008040:	2304      	movcc	r3, #4
 8008042:	4419      	add	r1, r3
 8008044:	4473      	add	r3, lr
 8008046:	469e      	mov	lr, r3
 8008048:	460d      	mov	r5, r1
 800804a:	4565      	cmp	r5, ip
 800804c:	d30e      	bcc.n	800806c <__mdiff+0xe8>
 800804e:	f10c 0203 	add.w	r2, ip, #3
 8008052:	1a52      	subs	r2, r2, r1
 8008054:	f022 0203 	bic.w	r2, r2, #3
 8008058:	3903      	subs	r1, #3
 800805a:	458c      	cmp	ip, r1
 800805c:	bf38      	it	cc
 800805e:	2200      	movcc	r2, #0
 8008060:	441a      	add	r2, r3
 8008062:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008066:	b17b      	cbz	r3, 8008088 <__mdiff+0x104>
 8008068:	6106      	str	r6, [r0, #16]
 800806a:	e7a5      	b.n	8007fb8 <__mdiff+0x34>
 800806c:	f855 8b04 	ldr.w	r8, [r5], #4
 8008070:	fa17 f488 	uxtah	r4, r7, r8
 8008074:	1422      	asrs	r2, r4, #16
 8008076:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800807a:	b2a4      	uxth	r4, r4
 800807c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008080:	f84e 4b04 	str.w	r4, [lr], #4
 8008084:	1417      	asrs	r7, r2, #16
 8008086:	e7e0      	b.n	800804a <__mdiff+0xc6>
 8008088:	3e01      	subs	r6, #1
 800808a:	e7ea      	b.n	8008062 <__mdiff+0xde>
 800808c:	080098fb 	.word	0x080098fb
 8008090:	0800996c 	.word	0x0800996c

08008094 <__d2b>:
 8008094:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008098:	4689      	mov	r9, r1
 800809a:	2101      	movs	r1, #1
 800809c:	ec57 6b10 	vmov	r6, r7, d0
 80080a0:	4690      	mov	r8, r2
 80080a2:	f7ff fcd5 	bl	8007a50 <_Balloc>
 80080a6:	4604      	mov	r4, r0
 80080a8:	b930      	cbnz	r0, 80080b8 <__d2b+0x24>
 80080aa:	4602      	mov	r2, r0
 80080ac:	4b25      	ldr	r3, [pc, #148]	; (8008144 <__d2b+0xb0>)
 80080ae:	4826      	ldr	r0, [pc, #152]	; (8008148 <__d2b+0xb4>)
 80080b0:	f240 310a 	movw	r1, #778	; 0x30a
 80080b4:	f000 fc20 	bl	80088f8 <__assert_func>
 80080b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80080bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80080c0:	bb35      	cbnz	r5, 8008110 <__d2b+0x7c>
 80080c2:	2e00      	cmp	r6, #0
 80080c4:	9301      	str	r3, [sp, #4]
 80080c6:	d028      	beq.n	800811a <__d2b+0x86>
 80080c8:	4668      	mov	r0, sp
 80080ca:	9600      	str	r6, [sp, #0]
 80080cc:	f7ff fd8c 	bl	8007be8 <__lo0bits>
 80080d0:	9900      	ldr	r1, [sp, #0]
 80080d2:	b300      	cbz	r0, 8008116 <__d2b+0x82>
 80080d4:	9a01      	ldr	r2, [sp, #4]
 80080d6:	f1c0 0320 	rsb	r3, r0, #32
 80080da:	fa02 f303 	lsl.w	r3, r2, r3
 80080de:	430b      	orrs	r3, r1
 80080e0:	40c2      	lsrs	r2, r0
 80080e2:	6163      	str	r3, [r4, #20]
 80080e4:	9201      	str	r2, [sp, #4]
 80080e6:	9b01      	ldr	r3, [sp, #4]
 80080e8:	61a3      	str	r3, [r4, #24]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	bf14      	ite	ne
 80080ee:	2202      	movne	r2, #2
 80080f0:	2201      	moveq	r2, #1
 80080f2:	6122      	str	r2, [r4, #16]
 80080f4:	b1d5      	cbz	r5, 800812c <__d2b+0x98>
 80080f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80080fa:	4405      	add	r5, r0
 80080fc:	f8c9 5000 	str.w	r5, [r9]
 8008100:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008104:	f8c8 0000 	str.w	r0, [r8]
 8008108:	4620      	mov	r0, r4
 800810a:	b003      	add	sp, #12
 800810c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008110:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008114:	e7d5      	b.n	80080c2 <__d2b+0x2e>
 8008116:	6161      	str	r1, [r4, #20]
 8008118:	e7e5      	b.n	80080e6 <__d2b+0x52>
 800811a:	a801      	add	r0, sp, #4
 800811c:	f7ff fd64 	bl	8007be8 <__lo0bits>
 8008120:	9b01      	ldr	r3, [sp, #4]
 8008122:	6163      	str	r3, [r4, #20]
 8008124:	2201      	movs	r2, #1
 8008126:	6122      	str	r2, [r4, #16]
 8008128:	3020      	adds	r0, #32
 800812a:	e7e3      	b.n	80080f4 <__d2b+0x60>
 800812c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008130:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008134:	f8c9 0000 	str.w	r0, [r9]
 8008138:	6918      	ldr	r0, [r3, #16]
 800813a:	f7ff fd35 	bl	8007ba8 <__hi0bits>
 800813e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008142:	e7df      	b.n	8008104 <__d2b+0x70>
 8008144:	080098fb 	.word	0x080098fb
 8008148:	0800996c 	.word	0x0800996c

0800814c <_calloc_r>:
 800814c:	b513      	push	{r0, r1, r4, lr}
 800814e:	434a      	muls	r2, r1
 8008150:	4611      	mov	r1, r2
 8008152:	9201      	str	r2, [sp, #4]
 8008154:	f000 f85a 	bl	800820c <_malloc_r>
 8008158:	4604      	mov	r4, r0
 800815a:	b118      	cbz	r0, 8008164 <_calloc_r+0x18>
 800815c:	9a01      	ldr	r2, [sp, #4]
 800815e:	2100      	movs	r1, #0
 8008160:	f7fd fdde 	bl	8005d20 <memset>
 8008164:	4620      	mov	r0, r4
 8008166:	b002      	add	sp, #8
 8008168:	bd10      	pop	{r4, pc}
	...

0800816c <_free_r>:
 800816c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800816e:	2900      	cmp	r1, #0
 8008170:	d048      	beq.n	8008204 <_free_r+0x98>
 8008172:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008176:	9001      	str	r0, [sp, #4]
 8008178:	2b00      	cmp	r3, #0
 800817a:	f1a1 0404 	sub.w	r4, r1, #4
 800817e:	bfb8      	it	lt
 8008180:	18e4      	addlt	r4, r4, r3
 8008182:	f000 fc59 	bl	8008a38 <__malloc_lock>
 8008186:	4a20      	ldr	r2, [pc, #128]	; (8008208 <_free_r+0x9c>)
 8008188:	9801      	ldr	r0, [sp, #4]
 800818a:	6813      	ldr	r3, [r2, #0]
 800818c:	4615      	mov	r5, r2
 800818e:	b933      	cbnz	r3, 800819e <_free_r+0x32>
 8008190:	6063      	str	r3, [r4, #4]
 8008192:	6014      	str	r4, [r2, #0]
 8008194:	b003      	add	sp, #12
 8008196:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800819a:	f000 bc53 	b.w	8008a44 <__malloc_unlock>
 800819e:	42a3      	cmp	r3, r4
 80081a0:	d90b      	bls.n	80081ba <_free_r+0x4e>
 80081a2:	6821      	ldr	r1, [r4, #0]
 80081a4:	1862      	adds	r2, r4, r1
 80081a6:	4293      	cmp	r3, r2
 80081a8:	bf04      	itt	eq
 80081aa:	681a      	ldreq	r2, [r3, #0]
 80081ac:	685b      	ldreq	r3, [r3, #4]
 80081ae:	6063      	str	r3, [r4, #4]
 80081b0:	bf04      	itt	eq
 80081b2:	1852      	addeq	r2, r2, r1
 80081b4:	6022      	streq	r2, [r4, #0]
 80081b6:	602c      	str	r4, [r5, #0]
 80081b8:	e7ec      	b.n	8008194 <_free_r+0x28>
 80081ba:	461a      	mov	r2, r3
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	b10b      	cbz	r3, 80081c4 <_free_r+0x58>
 80081c0:	42a3      	cmp	r3, r4
 80081c2:	d9fa      	bls.n	80081ba <_free_r+0x4e>
 80081c4:	6811      	ldr	r1, [r2, #0]
 80081c6:	1855      	adds	r5, r2, r1
 80081c8:	42a5      	cmp	r5, r4
 80081ca:	d10b      	bne.n	80081e4 <_free_r+0x78>
 80081cc:	6824      	ldr	r4, [r4, #0]
 80081ce:	4421      	add	r1, r4
 80081d0:	1854      	adds	r4, r2, r1
 80081d2:	42a3      	cmp	r3, r4
 80081d4:	6011      	str	r1, [r2, #0]
 80081d6:	d1dd      	bne.n	8008194 <_free_r+0x28>
 80081d8:	681c      	ldr	r4, [r3, #0]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	6053      	str	r3, [r2, #4]
 80081de:	4421      	add	r1, r4
 80081e0:	6011      	str	r1, [r2, #0]
 80081e2:	e7d7      	b.n	8008194 <_free_r+0x28>
 80081e4:	d902      	bls.n	80081ec <_free_r+0x80>
 80081e6:	230c      	movs	r3, #12
 80081e8:	6003      	str	r3, [r0, #0]
 80081ea:	e7d3      	b.n	8008194 <_free_r+0x28>
 80081ec:	6825      	ldr	r5, [r4, #0]
 80081ee:	1961      	adds	r1, r4, r5
 80081f0:	428b      	cmp	r3, r1
 80081f2:	bf04      	itt	eq
 80081f4:	6819      	ldreq	r1, [r3, #0]
 80081f6:	685b      	ldreq	r3, [r3, #4]
 80081f8:	6063      	str	r3, [r4, #4]
 80081fa:	bf04      	itt	eq
 80081fc:	1949      	addeq	r1, r1, r5
 80081fe:	6021      	streq	r1, [r4, #0]
 8008200:	6054      	str	r4, [r2, #4]
 8008202:	e7c7      	b.n	8008194 <_free_r+0x28>
 8008204:	b003      	add	sp, #12
 8008206:	bd30      	pop	{r4, r5, pc}
 8008208:	20000594 	.word	0x20000594

0800820c <_malloc_r>:
 800820c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800820e:	1ccd      	adds	r5, r1, #3
 8008210:	f025 0503 	bic.w	r5, r5, #3
 8008214:	3508      	adds	r5, #8
 8008216:	2d0c      	cmp	r5, #12
 8008218:	bf38      	it	cc
 800821a:	250c      	movcc	r5, #12
 800821c:	2d00      	cmp	r5, #0
 800821e:	4606      	mov	r6, r0
 8008220:	db01      	blt.n	8008226 <_malloc_r+0x1a>
 8008222:	42a9      	cmp	r1, r5
 8008224:	d903      	bls.n	800822e <_malloc_r+0x22>
 8008226:	230c      	movs	r3, #12
 8008228:	6033      	str	r3, [r6, #0]
 800822a:	2000      	movs	r0, #0
 800822c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800822e:	f000 fc03 	bl	8008a38 <__malloc_lock>
 8008232:	4921      	ldr	r1, [pc, #132]	; (80082b8 <_malloc_r+0xac>)
 8008234:	680a      	ldr	r2, [r1, #0]
 8008236:	4614      	mov	r4, r2
 8008238:	b99c      	cbnz	r4, 8008262 <_malloc_r+0x56>
 800823a:	4f20      	ldr	r7, [pc, #128]	; (80082bc <_malloc_r+0xb0>)
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	b923      	cbnz	r3, 800824a <_malloc_r+0x3e>
 8008240:	4621      	mov	r1, r4
 8008242:	4630      	mov	r0, r6
 8008244:	f000 faf2 	bl	800882c <_sbrk_r>
 8008248:	6038      	str	r0, [r7, #0]
 800824a:	4629      	mov	r1, r5
 800824c:	4630      	mov	r0, r6
 800824e:	f000 faed 	bl	800882c <_sbrk_r>
 8008252:	1c43      	adds	r3, r0, #1
 8008254:	d123      	bne.n	800829e <_malloc_r+0x92>
 8008256:	230c      	movs	r3, #12
 8008258:	6033      	str	r3, [r6, #0]
 800825a:	4630      	mov	r0, r6
 800825c:	f000 fbf2 	bl	8008a44 <__malloc_unlock>
 8008260:	e7e3      	b.n	800822a <_malloc_r+0x1e>
 8008262:	6823      	ldr	r3, [r4, #0]
 8008264:	1b5b      	subs	r3, r3, r5
 8008266:	d417      	bmi.n	8008298 <_malloc_r+0x8c>
 8008268:	2b0b      	cmp	r3, #11
 800826a:	d903      	bls.n	8008274 <_malloc_r+0x68>
 800826c:	6023      	str	r3, [r4, #0]
 800826e:	441c      	add	r4, r3
 8008270:	6025      	str	r5, [r4, #0]
 8008272:	e004      	b.n	800827e <_malloc_r+0x72>
 8008274:	6863      	ldr	r3, [r4, #4]
 8008276:	42a2      	cmp	r2, r4
 8008278:	bf0c      	ite	eq
 800827a:	600b      	streq	r3, [r1, #0]
 800827c:	6053      	strne	r3, [r2, #4]
 800827e:	4630      	mov	r0, r6
 8008280:	f000 fbe0 	bl	8008a44 <__malloc_unlock>
 8008284:	f104 000b 	add.w	r0, r4, #11
 8008288:	1d23      	adds	r3, r4, #4
 800828a:	f020 0007 	bic.w	r0, r0, #7
 800828e:	1ac2      	subs	r2, r0, r3
 8008290:	d0cc      	beq.n	800822c <_malloc_r+0x20>
 8008292:	1a1b      	subs	r3, r3, r0
 8008294:	50a3      	str	r3, [r4, r2]
 8008296:	e7c9      	b.n	800822c <_malloc_r+0x20>
 8008298:	4622      	mov	r2, r4
 800829a:	6864      	ldr	r4, [r4, #4]
 800829c:	e7cc      	b.n	8008238 <_malloc_r+0x2c>
 800829e:	1cc4      	adds	r4, r0, #3
 80082a0:	f024 0403 	bic.w	r4, r4, #3
 80082a4:	42a0      	cmp	r0, r4
 80082a6:	d0e3      	beq.n	8008270 <_malloc_r+0x64>
 80082a8:	1a21      	subs	r1, r4, r0
 80082aa:	4630      	mov	r0, r6
 80082ac:	f000 fabe 	bl	800882c <_sbrk_r>
 80082b0:	3001      	adds	r0, #1
 80082b2:	d1dd      	bne.n	8008270 <_malloc_r+0x64>
 80082b4:	e7cf      	b.n	8008256 <_malloc_r+0x4a>
 80082b6:	bf00      	nop
 80082b8:	20000594 	.word	0x20000594
 80082bc:	20000598 	.word	0x20000598

080082c0 <__ssputs_r>:
 80082c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082c4:	688e      	ldr	r6, [r1, #8]
 80082c6:	429e      	cmp	r6, r3
 80082c8:	4682      	mov	sl, r0
 80082ca:	460c      	mov	r4, r1
 80082cc:	4690      	mov	r8, r2
 80082ce:	461f      	mov	r7, r3
 80082d0:	d838      	bhi.n	8008344 <__ssputs_r+0x84>
 80082d2:	898a      	ldrh	r2, [r1, #12]
 80082d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80082d8:	d032      	beq.n	8008340 <__ssputs_r+0x80>
 80082da:	6825      	ldr	r5, [r4, #0]
 80082dc:	6909      	ldr	r1, [r1, #16]
 80082de:	eba5 0901 	sub.w	r9, r5, r1
 80082e2:	6965      	ldr	r5, [r4, #20]
 80082e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082ec:	3301      	adds	r3, #1
 80082ee:	444b      	add	r3, r9
 80082f0:	106d      	asrs	r5, r5, #1
 80082f2:	429d      	cmp	r5, r3
 80082f4:	bf38      	it	cc
 80082f6:	461d      	movcc	r5, r3
 80082f8:	0553      	lsls	r3, r2, #21
 80082fa:	d531      	bpl.n	8008360 <__ssputs_r+0xa0>
 80082fc:	4629      	mov	r1, r5
 80082fe:	f7ff ff85 	bl	800820c <_malloc_r>
 8008302:	4606      	mov	r6, r0
 8008304:	b950      	cbnz	r0, 800831c <__ssputs_r+0x5c>
 8008306:	230c      	movs	r3, #12
 8008308:	f8ca 3000 	str.w	r3, [sl]
 800830c:	89a3      	ldrh	r3, [r4, #12]
 800830e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008312:	81a3      	strh	r3, [r4, #12]
 8008314:	f04f 30ff 	mov.w	r0, #4294967295
 8008318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800831c:	6921      	ldr	r1, [r4, #16]
 800831e:	464a      	mov	r2, r9
 8008320:	f7fd fcf0 	bl	8005d04 <memcpy>
 8008324:	89a3      	ldrh	r3, [r4, #12]
 8008326:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800832a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800832e:	81a3      	strh	r3, [r4, #12]
 8008330:	6126      	str	r6, [r4, #16]
 8008332:	6165      	str	r5, [r4, #20]
 8008334:	444e      	add	r6, r9
 8008336:	eba5 0509 	sub.w	r5, r5, r9
 800833a:	6026      	str	r6, [r4, #0]
 800833c:	60a5      	str	r5, [r4, #8]
 800833e:	463e      	mov	r6, r7
 8008340:	42be      	cmp	r6, r7
 8008342:	d900      	bls.n	8008346 <__ssputs_r+0x86>
 8008344:	463e      	mov	r6, r7
 8008346:	4632      	mov	r2, r6
 8008348:	6820      	ldr	r0, [r4, #0]
 800834a:	4641      	mov	r1, r8
 800834c:	f000 fb5a 	bl	8008a04 <memmove>
 8008350:	68a3      	ldr	r3, [r4, #8]
 8008352:	6822      	ldr	r2, [r4, #0]
 8008354:	1b9b      	subs	r3, r3, r6
 8008356:	4432      	add	r2, r6
 8008358:	60a3      	str	r3, [r4, #8]
 800835a:	6022      	str	r2, [r4, #0]
 800835c:	2000      	movs	r0, #0
 800835e:	e7db      	b.n	8008318 <__ssputs_r+0x58>
 8008360:	462a      	mov	r2, r5
 8008362:	f000 fb75 	bl	8008a50 <_realloc_r>
 8008366:	4606      	mov	r6, r0
 8008368:	2800      	cmp	r0, #0
 800836a:	d1e1      	bne.n	8008330 <__ssputs_r+0x70>
 800836c:	6921      	ldr	r1, [r4, #16]
 800836e:	4650      	mov	r0, sl
 8008370:	f7ff fefc 	bl	800816c <_free_r>
 8008374:	e7c7      	b.n	8008306 <__ssputs_r+0x46>
	...

08008378 <_svfiprintf_r>:
 8008378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800837c:	4698      	mov	r8, r3
 800837e:	898b      	ldrh	r3, [r1, #12]
 8008380:	061b      	lsls	r3, r3, #24
 8008382:	b09d      	sub	sp, #116	; 0x74
 8008384:	4607      	mov	r7, r0
 8008386:	460d      	mov	r5, r1
 8008388:	4614      	mov	r4, r2
 800838a:	d50e      	bpl.n	80083aa <_svfiprintf_r+0x32>
 800838c:	690b      	ldr	r3, [r1, #16]
 800838e:	b963      	cbnz	r3, 80083aa <_svfiprintf_r+0x32>
 8008390:	2140      	movs	r1, #64	; 0x40
 8008392:	f7ff ff3b 	bl	800820c <_malloc_r>
 8008396:	6028      	str	r0, [r5, #0]
 8008398:	6128      	str	r0, [r5, #16]
 800839a:	b920      	cbnz	r0, 80083a6 <_svfiprintf_r+0x2e>
 800839c:	230c      	movs	r3, #12
 800839e:	603b      	str	r3, [r7, #0]
 80083a0:	f04f 30ff 	mov.w	r0, #4294967295
 80083a4:	e0d1      	b.n	800854a <_svfiprintf_r+0x1d2>
 80083a6:	2340      	movs	r3, #64	; 0x40
 80083a8:	616b      	str	r3, [r5, #20]
 80083aa:	2300      	movs	r3, #0
 80083ac:	9309      	str	r3, [sp, #36]	; 0x24
 80083ae:	2320      	movs	r3, #32
 80083b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80083b8:	2330      	movs	r3, #48	; 0x30
 80083ba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008564 <_svfiprintf_r+0x1ec>
 80083be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083c2:	f04f 0901 	mov.w	r9, #1
 80083c6:	4623      	mov	r3, r4
 80083c8:	469a      	mov	sl, r3
 80083ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083ce:	b10a      	cbz	r2, 80083d4 <_svfiprintf_r+0x5c>
 80083d0:	2a25      	cmp	r2, #37	; 0x25
 80083d2:	d1f9      	bne.n	80083c8 <_svfiprintf_r+0x50>
 80083d4:	ebba 0b04 	subs.w	fp, sl, r4
 80083d8:	d00b      	beq.n	80083f2 <_svfiprintf_r+0x7a>
 80083da:	465b      	mov	r3, fp
 80083dc:	4622      	mov	r2, r4
 80083de:	4629      	mov	r1, r5
 80083e0:	4638      	mov	r0, r7
 80083e2:	f7ff ff6d 	bl	80082c0 <__ssputs_r>
 80083e6:	3001      	adds	r0, #1
 80083e8:	f000 80aa 	beq.w	8008540 <_svfiprintf_r+0x1c8>
 80083ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083ee:	445a      	add	r2, fp
 80083f0:	9209      	str	r2, [sp, #36]	; 0x24
 80083f2:	f89a 3000 	ldrb.w	r3, [sl]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	f000 80a2 	beq.w	8008540 <_svfiprintf_r+0x1c8>
 80083fc:	2300      	movs	r3, #0
 80083fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008402:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008406:	f10a 0a01 	add.w	sl, sl, #1
 800840a:	9304      	str	r3, [sp, #16]
 800840c:	9307      	str	r3, [sp, #28]
 800840e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008412:	931a      	str	r3, [sp, #104]	; 0x68
 8008414:	4654      	mov	r4, sl
 8008416:	2205      	movs	r2, #5
 8008418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800841c:	4851      	ldr	r0, [pc, #324]	; (8008564 <_svfiprintf_r+0x1ec>)
 800841e:	f7f7 fedf 	bl	80001e0 <memchr>
 8008422:	9a04      	ldr	r2, [sp, #16]
 8008424:	b9d8      	cbnz	r0, 800845e <_svfiprintf_r+0xe6>
 8008426:	06d0      	lsls	r0, r2, #27
 8008428:	bf44      	itt	mi
 800842a:	2320      	movmi	r3, #32
 800842c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008430:	0711      	lsls	r1, r2, #28
 8008432:	bf44      	itt	mi
 8008434:	232b      	movmi	r3, #43	; 0x2b
 8008436:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800843a:	f89a 3000 	ldrb.w	r3, [sl]
 800843e:	2b2a      	cmp	r3, #42	; 0x2a
 8008440:	d015      	beq.n	800846e <_svfiprintf_r+0xf6>
 8008442:	9a07      	ldr	r2, [sp, #28]
 8008444:	4654      	mov	r4, sl
 8008446:	2000      	movs	r0, #0
 8008448:	f04f 0c0a 	mov.w	ip, #10
 800844c:	4621      	mov	r1, r4
 800844e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008452:	3b30      	subs	r3, #48	; 0x30
 8008454:	2b09      	cmp	r3, #9
 8008456:	d94e      	bls.n	80084f6 <_svfiprintf_r+0x17e>
 8008458:	b1b0      	cbz	r0, 8008488 <_svfiprintf_r+0x110>
 800845a:	9207      	str	r2, [sp, #28]
 800845c:	e014      	b.n	8008488 <_svfiprintf_r+0x110>
 800845e:	eba0 0308 	sub.w	r3, r0, r8
 8008462:	fa09 f303 	lsl.w	r3, r9, r3
 8008466:	4313      	orrs	r3, r2
 8008468:	9304      	str	r3, [sp, #16]
 800846a:	46a2      	mov	sl, r4
 800846c:	e7d2      	b.n	8008414 <_svfiprintf_r+0x9c>
 800846e:	9b03      	ldr	r3, [sp, #12]
 8008470:	1d19      	adds	r1, r3, #4
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	9103      	str	r1, [sp, #12]
 8008476:	2b00      	cmp	r3, #0
 8008478:	bfbb      	ittet	lt
 800847a:	425b      	neglt	r3, r3
 800847c:	f042 0202 	orrlt.w	r2, r2, #2
 8008480:	9307      	strge	r3, [sp, #28]
 8008482:	9307      	strlt	r3, [sp, #28]
 8008484:	bfb8      	it	lt
 8008486:	9204      	strlt	r2, [sp, #16]
 8008488:	7823      	ldrb	r3, [r4, #0]
 800848a:	2b2e      	cmp	r3, #46	; 0x2e
 800848c:	d10c      	bne.n	80084a8 <_svfiprintf_r+0x130>
 800848e:	7863      	ldrb	r3, [r4, #1]
 8008490:	2b2a      	cmp	r3, #42	; 0x2a
 8008492:	d135      	bne.n	8008500 <_svfiprintf_r+0x188>
 8008494:	9b03      	ldr	r3, [sp, #12]
 8008496:	1d1a      	adds	r2, r3, #4
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	9203      	str	r2, [sp, #12]
 800849c:	2b00      	cmp	r3, #0
 800849e:	bfb8      	it	lt
 80084a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80084a4:	3402      	adds	r4, #2
 80084a6:	9305      	str	r3, [sp, #20]
 80084a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008574 <_svfiprintf_r+0x1fc>
 80084ac:	7821      	ldrb	r1, [r4, #0]
 80084ae:	2203      	movs	r2, #3
 80084b0:	4650      	mov	r0, sl
 80084b2:	f7f7 fe95 	bl	80001e0 <memchr>
 80084b6:	b140      	cbz	r0, 80084ca <_svfiprintf_r+0x152>
 80084b8:	2340      	movs	r3, #64	; 0x40
 80084ba:	eba0 000a 	sub.w	r0, r0, sl
 80084be:	fa03 f000 	lsl.w	r0, r3, r0
 80084c2:	9b04      	ldr	r3, [sp, #16]
 80084c4:	4303      	orrs	r3, r0
 80084c6:	3401      	adds	r4, #1
 80084c8:	9304      	str	r3, [sp, #16]
 80084ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ce:	4826      	ldr	r0, [pc, #152]	; (8008568 <_svfiprintf_r+0x1f0>)
 80084d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084d4:	2206      	movs	r2, #6
 80084d6:	f7f7 fe83 	bl	80001e0 <memchr>
 80084da:	2800      	cmp	r0, #0
 80084dc:	d038      	beq.n	8008550 <_svfiprintf_r+0x1d8>
 80084de:	4b23      	ldr	r3, [pc, #140]	; (800856c <_svfiprintf_r+0x1f4>)
 80084e0:	bb1b      	cbnz	r3, 800852a <_svfiprintf_r+0x1b2>
 80084e2:	9b03      	ldr	r3, [sp, #12]
 80084e4:	3307      	adds	r3, #7
 80084e6:	f023 0307 	bic.w	r3, r3, #7
 80084ea:	3308      	adds	r3, #8
 80084ec:	9303      	str	r3, [sp, #12]
 80084ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084f0:	4433      	add	r3, r6
 80084f2:	9309      	str	r3, [sp, #36]	; 0x24
 80084f4:	e767      	b.n	80083c6 <_svfiprintf_r+0x4e>
 80084f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80084fa:	460c      	mov	r4, r1
 80084fc:	2001      	movs	r0, #1
 80084fe:	e7a5      	b.n	800844c <_svfiprintf_r+0xd4>
 8008500:	2300      	movs	r3, #0
 8008502:	3401      	adds	r4, #1
 8008504:	9305      	str	r3, [sp, #20]
 8008506:	4619      	mov	r1, r3
 8008508:	f04f 0c0a 	mov.w	ip, #10
 800850c:	4620      	mov	r0, r4
 800850e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008512:	3a30      	subs	r2, #48	; 0x30
 8008514:	2a09      	cmp	r2, #9
 8008516:	d903      	bls.n	8008520 <_svfiprintf_r+0x1a8>
 8008518:	2b00      	cmp	r3, #0
 800851a:	d0c5      	beq.n	80084a8 <_svfiprintf_r+0x130>
 800851c:	9105      	str	r1, [sp, #20]
 800851e:	e7c3      	b.n	80084a8 <_svfiprintf_r+0x130>
 8008520:	fb0c 2101 	mla	r1, ip, r1, r2
 8008524:	4604      	mov	r4, r0
 8008526:	2301      	movs	r3, #1
 8008528:	e7f0      	b.n	800850c <_svfiprintf_r+0x194>
 800852a:	ab03      	add	r3, sp, #12
 800852c:	9300      	str	r3, [sp, #0]
 800852e:	462a      	mov	r2, r5
 8008530:	4b0f      	ldr	r3, [pc, #60]	; (8008570 <_svfiprintf_r+0x1f8>)
 8008532:	a904      	add	r1, sp, #16
 8008534:	4638      	mov	r0, r7
 8008536:	f7fd fc9b 	bl	8005e70 <_printf_float>
 800853a:	1c42      	adds	r2, r0, #1
 800853c:	4606      	mov	r6, r0
 800853e:	d1d6      	bne.n	80084ee <_svfiprintf_r+0x176>
 8008540:	89ab      	ldrh	r3, [r5, #12]
 8008542:	065b      	lsls	r3, r3, #25
 8008544:	f53f af2c 	bmi.w	80083a0 <_svfiprintf_r+0x28>
 8008548:	9809      	ldr	r0, [sp, #36]	; 0x24
 800854a:	b01d      	add	sp, #116	; 0x74
 800854c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008550:	ab03      	add	r3, sp, #12
 8008552:	9300      	str	r3, [sp, #0]
 8008554:	462a      	mov	r2, r5
 8008556:	4b06      	ldr	r3, [pc, #24]	; (8008570 <_svfiprintf_r+0x1f8>)
 8008558:	a904      	add	r1, sp, #16
 800855a:	4638      	mov	r0, r7
 800855c:	f7fd ff2c 	bl	80063b8 <_printf_i>
 8008560:	e7eb      	b.n	800853a <_svfiprintf_r+0x1c2>
 8008562:	bf00      	nop
 8008564:	08009acc 	.word	0x08009acc
 8008568:	08009ad6 	.word	0x08009ad6
 800856c:	08005e71 	.word	0x08005e71
 8008570:	080082c1 	.word	0x080082c1
 8008574:	08009ad2 	.word	0x08009ad2

08008578 <__sfputc_r>:
 8008578:	6893      	ldr	r3, [r2, #8]
 800857a:	3b01      	subs	r3, #1
 800857c:	2b00      	cmp	r3, #0
 800857e:	b410      	push	{r4}
 8008580:	6093      	str	r3, [r2, #8]
 8008582:	da08      	bge.n	8008596 <__sfputc_r+0x1e>
 8008584:	6994      	ldr	r4, [r2, #24]
 8008586:	42a3      	cmp	r3, r4
 8008588:	db01      	blt.n	800858e <__sfputc_r+0x16>
 800858a:	290a      	cmp	r1, #10
 800858c:	d103      	bne.n	8008596 <__sfputc_r+0x1e>
 800858e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008592:	f7fe b8f9 	b.w	8006788 <__swbuf_r>
 8008596:	6813      	ldr	r3, [r2, #0]
 8008598:	1c58      	adds	r0, r3, #1
 800859a:	6010      	str	r0, [r2, #0]
 800859c:	7019      	strb	r1, [r3, #0]
 800859e:	4608      	mov	r0, r1
 80085a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085a4:	4770      	bx	lr

080085a6 <__sfputs_r>:
 80085a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085a8:	4606      	mov	r6, r0
 80085aa:	460f      	mov	r7, r1
 80085ac:	4614      	mov	r4, r2
 80085ae:	18d5      	adds	r5, r2, r3
 80085b0:	42ac      	cmp	r4, r5
 80085b2:	d101      	bne.n	80085b8 <__sfputs_r+0x12>
 80085b4:	2000      	movs	r0, #0
 80085b6:	e007      	b.n	80085c8 <__sfputs_r+0x22>
 80085b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085bc:	463a      	mov	r2, r7
 80085be:	4630      	mov	r0, r6
 80085c0:	f7ff ffda 	bl	8008578 <__sfputc_r>
 80085c4:	1c43      	adds	r3, r0, #1
 80085c6:	d1f3      	bne.n	80085b0 <__sfputs_r+0xa>
 80085c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080085cc <_vfiprintf_r>:
 80085cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d0:	460d      	mov	r5, r1
 80085d2:	b09d      	sub	sp, #116	; 0x74
 80085d4:	4614      	mov	r4, r2
 80085d6:	4698      	mov	r8, r3
 80085d8:	4606      	mov	r6, r0
 80085da:	b118      	cbz	r0, 80085e4 <_vfiprintf_r+0x18>
 80085dc:	6983      	ldr	r3, [r0, #24]
 80085de:	b90b      	cbnz	r3, 80085e4 <_vfiprintf_r+0x18>
 80085e0:	f7ff f924 	bl	800782c <__sinit>
 80085e4:	4b89      	ldr	r3, [pc, #548]	; (800880c <_vfiprintf_r+0x240>)
 80085e6:	429d      	cmp	r5, r3
 80085e8:	d11b      	bne.n	8008622 <_vfiprintf_r+0x56>
 80085ea:	6875      	ldr	r5, [r6, #4]
 80085ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085ee:	07d9      	lsls	r1, r3, #31
 80085f0:	d405      	bmi.n	80085fe <_vfiprintf_r+0x32>
 80085f2:	89ab      	ldrh	r3, [r5, #12]
 80085f4:	059a      	lsls	r2, r3, #22
 80085f6:	d402      	bmi.n	80085fe <_vfiprintf_r+0x32>
 80085f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085fa:	f7ff f9ba 	bl	8007972 <__retarget_lock_acquire_recursive>
 80085fe:	89ab      	ldrh	r3, [r5, #12]
 8008600:	071b      	lsls	r3, r3, #28
 8008602:	d501      	bpl.n	8008608 <_vfiprintf_r+0x3c>
 8008604:	692b      	ldr	r3, [r5, #16]
 8008606:	b9eb      	cbnz	r3, 8008644 <_vfiprintf_r+0x78>
 8008608:	4629      	mov	r1, r5
 800860a:	4630      	mov	r0, r6
 800860c:	f7fe f90e 	bl	800682c <__swsetup_r>
 8008610:	b1c0      	cbz	r0, 8008644 <_vfiprintf_r+0x78>
 8008612:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008614:	07dc      	lsls	r4, r3, #31
 8008616:	d50e      	bpl.n	8008636 <_vfiprintf_r+0x6a>
 8008618:	f04f 30ff 	mov.w	r0, #4294967295
 800861c:	b01d      	add	sp, #116	; 0x74
 800861e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008622:	4b7b      	ldr	r3, [pc, #492]	; (8008810 <_vfiprintf_r+0x244>)
 8008624:	429d      	cmp	r5, r3
 8008626:	d101      	bne.n	800862c <_vfiprintf_r+0x60>
 8008628:	68b5      	ldr	r5, [r6, #8]
 800862a:	e7df      	b.n	80085ec <_vfiprintf_r+0x20>
 800862c:	4b79      	ldr	r3, [pc, #484]	; (8008814 <_vfiprintf_r+0x248>)
 800862e:	429d      	cmp	r5, r3
 8008630:	bf08      	it	eq
 8008632:	68f5      	ldreq	r5, [r6, #12]
 8008634:	e7da      	b.n	80085ec <_vfiprintf_r+0x20>
 8008636:	89ab      	ldrh	r3, [r5, #12]
 8008638:	0598      	lsls	r0, r3, #22
 800863a:	d4ed      	bmi.n	8008618 <_vfiprintf_r+0x4c>
 800863c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800863e:	f7ff f999 	bl	8007974 <__retarget_lock_release_recursive>
 8008642:	e7e9      	b.n	8008618 <_vfiprintf_r+0x4c>
 8008644:	2300      	movs	r3, #0
 8008646:	9309      	str	r3, [sp, #36]	; 0x24
 8008648:	2320      	movs	r3, #32
 800864a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800864e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008652:	2330      	movs	r3, #48	; 0x30
 8008654:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008818 <_vfiprintf_r+0x24c>
 8008658:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800865c:	f04f 0901 	mov.w	r9, #1
 8008660:	4623      	mov	r3, r4
 8008662:	469a      	mov	sl, r3
 8008664:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008668:	b10a      	cbz	r2, 800866e <_vfiprintf_r+0xa2>
 800866a:	2a25      	cmp	r2, #37	; 0x25
 800866c:	d1f9      	bne.n	8008662 <_vfiprintf_r+0x96>
 800866e:	ebba 0b04 	subs.w	fp, sl, r4
 8008672:	d00b      	beq.n	800868c <_vfiprintf_r+0xc0>
 8008674:	465b      	mov	r3, fp
 8008676:	4622      	mov	r2, r4
 8008678:	4629      	mov	r1, r5
 800867a:	4630      	mov	r0, r6
 800867c:	f7ff ff93 	bl	80085a6 <__sfputs_r>
 8008680:	3001      	adds	r0, #1
 8008682:	f000 80aa 	beq.w	80087da <_vfiprintf_r+0x20e>
 8008686:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008688:	445a      	add	r2, fp
 800868a:	9209      	str	r2, [sp, #36]	; 0x24
 800868c:	f89a 3000 	ldrb.w	r3, [sl]
 8008690:	2b00      	cmp	r3, #0
 8008692:	f000 80a2 	beq.w	80087da <_vfiprintf_r+0x20e>
 8008696:	2300      	movs	r3, #0
 8008698:	f04f 32ff 	mov.w	r2, #4294967295
 800869c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086a0:	f10a 0a01 	add.w	sl, sl, #1
 80086a4:	9304      	str	r3, [sp, #16]
 80086a6:	9307      	str	r3, [sp, #28]
 80086a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80086ac:	931a      	str	r3, [sp, #104]	; 0x68
 80086ae:	4654      	mov	r4, sl
 80086b0:	2205      	movs	r2, #5
 80086b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086b6:	4858      	ldr	r0, [pc, #352]	; (8008818 <_vfiprintf_r+0x24c>)
 80086b8:	f7f7 fd92 	bl	80001e0 <memchr>
 80086bc:	9a04      	ldr	r2, [sp, #16]
 80086be:	b9d8      	cbnz	r0, 80086f8 <_vfiprintf_r+0x12c>
 80086c0:	06d1      	lsls	r1, r2, #27
 80086c2:	bf44      	itt	mi
 80086c4:	2320      	movmi	r3, #32
 80086c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086ca:	0713      	lsls	r3, r2, #28
 80086cc:	bf44      	itt	mi
 80086ce:	232b      	movmi	r3, #43	; 0x2b
 80086d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086d4:	f89a 3000 	ldrb.w	r3, [sl]
 80086d8:	2b2a      	cmp	r3, #42	; 0x2a
 80086da:	d015      	beq.n	8008708 <_vfiprintf_r+0x13c>
 80086dc:	9a07      	ldr	r2, [sp, #28]
 80086de:	4654      	mov	r4, sl
 80086e0:	2000      	movs	r0, #0
 80086e2:	f04f 0c0a 	mov.w	ip, #10
 80086e6:	4621      	mov	r1, r4
 80086e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086ec:	3b30      	subs	r3, #48	; 0x30
 80086ee:	2b09      	cmp	r3, #9
 80086f0:	d94e      	bls.n	8008790 <_vfiprintf_r+0x1c4>
 80086f2:	b1b0      	cbz	r0, 8008722 <_vfiprintf_r+0x156>
 80086f4:	9207      	str	r2, [sp, #28]
 80086f6:	e014      	b.n	8008722 <_vfiprintf_r+0x156>
 80086f8:	eba0 0308 	sub.w	r3, r0, r8
 80086fc:	fa09 f303 	lsl.w	r3, r9, r3
 8008700:	4313      	orrs	r3, r2
 8008702:	9304      	str	r3, [sp, #16]
 8008704:	46a2      	mov	sl, r4
 8008706:	e7d2      	b.n	80086ae <_vfiprintf_r+0xe2>
 8008708:	9b03      	ldr	r3, [sp, #12]
 800870a:	1d19      	adds	r1, r3, #4
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	9103      	str	r1, [sp, #12]
 8008710:	2b00      	cmp	r3, #0
 8008712:	bfbb      	ittet	lt
 8008714:	425b      	neglt	r3, r3
 8008716:	f042 0202 	orrlt.w	r2, r2, #2
 800871a:	9307      	strge	r3, [sp, #28]
 800871c:	9307      	strlt	r3, [sp, #28]
 800871e:	bfb8      	it	lt
 8008720:	9204      	strlt	r2, [sp, #16]
 8008722:	7823      	ldrb	r3, [r4, #0]
 8008724:	2b2e      	cmp	r3, #46	; 0x2e
 8008726:	d10c      	bne.n	8008742 <_vfiprintf_r+0x176>
 8008728:	7863      	ldrb	r3, [r4, #1]
 800872a:	2b2a      	cmp	r3, #42	; 0x2a
 800872c:	d135      	bne.n	800879a <_vfiprintf_r+0x1ce>
 800872e:	9b03      	ldr	r3, [sp, #12]
 8008730:	1d1a      	adds	r2, r3, #4
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	9203      	str	r2, [sp, #12]
 8008736:	2b00      	cmp	r3, #0
 8008738:	bfb8      	it	lt
 800873a:	f04f 33ff 	movlt.w	r3, #4294967295
 800873e:	3402      	adds	r4, #2
 8008740:	9305      	str	r3, [sp, #20]
 8008742:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008828 <_vfiprintf_r+0x25c>
 8008746:	7821      	ldrb	r1, [r4, #0]
 8008748:	2203      	movs	r2, #3
 800874a:	4650      	mov	r0, sl
 800874c:	f7f7 fd48 	bl	80001e0 <memchr>
 8008750:	b140      	cbz	r0, 8008764 <_vfiprintf_r+0x198>
 8008752:	2340      	movs	r3, #64	; 0x40
 8008754:	eba0 000a 	sub.w	r0, r0, sl
 8008758:	fa03 f000 	lsl.w	r0, r3, r0
 800875c:	9b04      	ldr	r3, [sp, #16]
 800875e:	4303      	orrs	r3, r0
 8008760:	3401      	adds	r4, #1
 8008762:	9304      	str	r3, [sp, #16]
 8008764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008768:	482c      	ldr	r0, [pc, #176]	; (800881c <_vfiprintf_r+0x250>)
 800876a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800876e:	2206      	movs	r2, #6
 8008770:	f7f7 fd36 	bl	80001e0 <memchr>
 8008774:	2800      	cmp	r0, #0
 8008776:	d03f      	beq.n	80087f8 <_vfiprintf_r+0x22c>
 8008778:	4b29      	ldr	r3, [pc, #164]	; (8008820 <_vfiprintf_r+0x254>)
 800877a:	bb1b      	cbnz	r3, 80087c4 <_vfiprintf_r+0x1f8>
 800877c:	9b03      	ldr	r3, [sp, #12]
 800877e:	3307      	adds	r3, #7
 8008780:	f023 0307 	bic.w	r3, r3, #7
 8008784:	3308      	adds	r3, #8
 8008786:	9303      	str	r3, [sp, #12]
 8008788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800878a:	443b      	add	r3, r7
 800878c:	9309      	str	r3, [sp, #36]	; 0x24
 800878e:	e767      	b.n	8008660 <_vfiprintf_r+0x94>
 8008790:	fb0c 3202 	mla	r2, ip, r2, r3
 8008794:	460c      	mov	r4, r1
 8008796:	2001      	movs	r0, #1
 8008798:	e7a5      	b.n	80086e6 <_vfiprintf_r+0x11a>
 800879a:	2300      	movs	r3, #0
 800879c:	3401      	adds	r4, #1
 800879e:	9305      	str	r3, [sp, #20]
 80087a0:	4619      	mov	r1, r3
 80087a2:	f04f 0c0a 	mov.w	ip, #10
 80087a6:	4620      	mov	r0, r4
 80087a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087ac:	3a30      	subs	r2, #48	; 0x30
 80087ae:	2a09      	cmp	r2, #9
 80087b0:	d903      	bls.n	80087ba <_vfiprintf_r+0x1ee>
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d0c5      	beq.n	8008742 <_vfiprintf_r+0x176>
 80087b6:	9105      	str	r1, [sp, #20]
 80087b8:	e7c3      	b.n	8008742 <_vfiprintf_r+0x176>
 80087ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80087be:	4604      	mov	r4, r0
 80087c0:	2301      	movs	r3, #1
 80087c2:	e7f0      	b.n	80087a6 <_vfiprintf_r+0x1da>
 80087c4:	ab03      	add	r3, sp, #12
 80087c6:	9300      	str	r3, [sp, #0]
 80087c8:	462a      	mov	r2, r5
 80087ca:	4b16      	ldr	r3, [pc, #88]	; (8008824 <_vfiprintf_r+0x258>)
 80087cc:	a904      	add	r1, sp, #16
 80087ce:	4630      	mov	r0, r6
 80087d0:	f7fd fb4e 	bl	8005e70 <_printf_float>
 80087d4:	4607      	mov	r7, r0
 80087d6:	1c78      	adds	r0, r7, #1
 80087d8:	d1d6      	bne.n	8008788 <_vfiprintf_r+0x1bc>
 80087da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087dc:	07d9      	lsls	r1, r3, #31
 80087de:	d405      	bmi.n	80087ec <_vfiprintf_r+0x220>
 80087e0:	89ab      	ldrh	r3, [r5, #12]
 80087e2:	059a      	lsls	r2, r3, #22
 80087e4:	d402      	bmi.n	80087ec <_vfiprintf_r+0x220>
 80087e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087e8:	f7ff f8c4 	bl	8007974 <__retarget_lock_release_recursive>
 80087ec:	89ab      	ldrh	r3, [r5, #12]
 80087ee:	065b      	lsls	r3, r3, #25
 80087f0:	f53f af12 	bmi.w	8008618 <_vfiprintf_r+0x4c>
 80087f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087f6:	e711      	b.n	800861c <_vfiprintf_r+0x50>
 80087f8:	ab03      	add	r3, sp, #12
 80087fa:	9300      	str	r3, [sp, #0]
 80087fc:	462a      	mov	r2, r5
 80087fe:	4b09      	ldr	r3, [pc, #36]	; (8008824 <_vfiprintf_r+0x258>)
 8008800:	a904      	add	r1, sp, #16
 8008802:	4630      	mov	r0, r6
 8008804:	f7fd fdd8 	bl	80063b8 <_printf_i>
 8008808:	e7e4      	b.n	80087d4 <_vfiprintf_r+0x208>
 800880a:	bf00      	nop
 800880c:	0800992c 	.word	0x0800992c
 8008810:	0800994c 	.word	0x0800994c
 8008814:	0800990c 	.word	0x0800990c
 8008818:	08009acc 	.word	0x08009acc
 800881c:	08009ad6 	.word	0x08009ad6
 8008820:	08005e71 	.word	0x08005e71
 8008824:	080085a7 	.word	0x080085a7
 8008828:	08009ad2 	.word	0x08009ad2

0800882c <_sbrk_r>:
 800882c:	b538      	push	{r3, r4, r5, lr}
 800882e:	4d06      	ldr	r5, [pc, #24]	; (8008848 <_sbrk_r+0x1c>)
 8008830:	2300      	movs	r3, #0
 8008832:	4604      	mov	r4, r0
 8008834:	4608      	mov	r0, r1
 8008836:	602b      	str	r3, [r5, #0]
 8008838:	f7f9 f8ca 	bl	80019d0 <_sbrk>
 800883c:	1c43      	adds	r3, r0, #1
 800883e:	d102      	bne.n	8008846 <_sbrk_r+0x1a>
 8008840:	682b      	ldr	r3, [r5, #0]
 8008842:	b103      	cbz	r3, 8008846 <_sbrk_r+0x1a>
 8008844:	6023      	str	r3, [r4, #0]
 8008846:	bd38      	pop	{r3, r4, r5, pc}
 8008848:	2000078c 	.word	0x2000078c

0800884c <__sread>:
 800884c:	b510      	push	{r4, lr}
 800884e:	460c      	mov	r4, r1
 8008850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008854:	f000 f922 	bl	8008a9c <_read_r>
 8008858:	2800      	cmp	r0, #0
 800885a:	bfab      	itete	ge
 800885c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800885e:	89a3      	ldrhlt	r3, [r4, #12]
 8008860:	181b      	addge	r3, r3, r0
 8008862:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008866:	bfac      	ite	ge
 8008868:	6563      	strge	r3, [r4, #84]	; 0x54
 800886a:	81a3      	strhlt	r3, [r4, #12]
 800886c:	bd10      	pop	{r4, pc}

0800886e <__swrite>:
 800886e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008872:	461f      	mov	r7, r3
 8008874:	898b      	ldrh	r3, [r1, #12]
 8008876:	05db      	lsls	r3, r3, #23
 8008878:	4605      	mov	r5, r0
 800887a:	460c      	mov	r4, r1
 800887c:	4616      	mov	r6, r2
 800887e:	d505      	bpl.n	800888c <__swrite+0x1e>
 8008880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008884:	2302      	movs	r3, #2
 8008886:	2200      	movs	r2, #0
 8008888:	f000 f898 	bl	80089bc <_lseek_r>
 800888c:	89a3      	ldrh	r3, [r4, #12]
 800888e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008892:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008896:	81a3      	strh	r3, [r4, #12]
 8008898:	4632      	mov	r2, r6
 800889a:	463b      	mov	r3, r7
 800889c:	4628      	mov	r0, r5
 800889e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088a2:	f000 b817 	b.w	80088d4 <_write_r>

080088a6 <__sseek>:
 80088a6:	b510      	push	{r4, lr}
 80088a8:	460c      	mov	r4, r1
 80088aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088ae:	f000 f885 	bl	80089bc <_lseek_r>
 80088b2:	1c43      	adds	r3, r0, #1
 80088b4:	89a3      	ldrh	r3, [r4, #12]
 80088b6:	bf15      	itete	ne
 80088b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80088ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80088be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80088c2:	81a3      	strheq	r3, [r4, #12]
 80088c4:	bf18      	it	ne
 80088c6:	81a3      	strhne	r3, [r4, #12]
 80088c8:	bd10      	pop	{r4, pc}

080088ca <__sclose>:
 80088ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088ce:	f000 b831 	b.w	8008934 <_close_r>
	...

080088d4 <_write_r>:
 80088d4:	b538      	push	{r3, r4, r5, lr}
 80088d6:	4d07      	ldr	r5, [pc, #28]	; (80088f4 <_write_r+0x20>)
 80088d8:	4604      	mov	r4, r0
 80088da:	4608      	mov	r0, r1
 80088dc:	4611      	mov	r1, r2
 80088de:	2200      	movs	r2, #0
 80088e0:	602a      	str	r2, [r5, #0]
 80088e2:	461a      	mov	r2, r3
 80088e4:	f7f9 f823 	bl	800192e <_write>
 80088e8:	1c43      	adds	r3, r0, #1
 80088ea:	d102      	bne.n	80088f2 <_write_r+0x1e>
 80088ec:	682b      	ldr	r3, [r5, #0]
 80088ee:	b103      	cbz	r3, 80088f2 <_write_r+0x1e>
 80088f0:	6023      	str	r3, [r4, #0]
 80088f2:	bd38      	pop	{r3, r4, r5, pc}
 80088f4:	2000078c 	.word	0x2000078c

080088f8 <__assert_func>:
 80088f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088fa:	4614      	mov	r4, r2
 80088fc:	461a      	mov	r2, r3
 80088fe:	4b09      	ldr	r3, [pc, #36]	; (8008924 <__assert_func+0x2c>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4605      	mov	r5, r0
 8008904:	68d8      	ldr	r0, [r3, #12]
 8008906:	b14c      	cbz	r4, 800891c <__assert_func+0x24>
 8008908:	4b07      	ldr	r3, [pc, #28]	; (8008928 <__assert_func+0x30>)
 800890a:	9100      	str	r1, [sp, #0]
 800890c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008910:	4906      	ldr	r1, [pc, #24]	; (800892c <__assert_func+0x34>)
 8008912:	462b      	mov	r3, r5
 8008914:	f000 f81e 	bl	8008954 <fiprintf>
 8008918:	f000 f8df 	bl	8008ada <abort>
 800891c:	4b04      	ldr	r3, [pc, #16]	; (8008930 <__assert_func+0x38>)
 800891e:	461c      	mov	r4, r3
 8008920:	e7f3      	b.n	800890a <__assert_func+0x12>
 8008922:	bf00      	nop
 8008924:	20000194 	.word	0x20000194
 8008928:	08009add 	.word	0x08009add
 800892c:	08009aea 	.word	0x08009aea
 8008930:	08009b18 	.word	0x08009b18

08008934 <_close_r>:
 8008934:	b538      	push	{r3, r4, r5, lr}
 8008936:	4d06      	ldr	r5, [pc, #24]	; (8008950 <_close_r+0x1c>)
 8008938:	2300      	movs	r3, #0
 800893a:	4604      	mov	r4, r0
 800893c:	4608      	mov	r0, r1
 800893e:	602b      	str	r3, [r5, #0]
 8008940:	f7f9 f811 	bl	8001966 <_close>
 8008944:	1c43      	adds	r3, r0, #1
 8008946:	d102      	bne.n	800894e <_close_r+0x1a>
 8008948:	682b      	ldr	r3, [r5, #0]
 800894a:	b103      	cbz	r3, 800894e <_close_r+0x1a>
 800894c:	6023      	str	r3, [r4, #0]
 800894e:	bd38      	pop	{r3, r4, r5, pc}
 8008950:	2000078c 	.word	0x2000078c

08008954 <fiprintf>:
 8008954:	b40e      	push	{r1, r2, r3}
 8008956:	b503      	push	{r0, r1, lr}
 8008958:	4601      	mov	r1, r0
 800895a:	ab03      	add	r3, sp, #12
 800895c:	4805      	ldr	r0, [pc, #20]	; (8008974 <fiprintf+0x20>)
 800895e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008962:	6800      	ldr	r0, [r0, #0]
 8008964:	9301      	str	r3, [sp, #4]
 8008966:	f7ff fe31 	bl	80085cc <_vfiprintf_r>
 800896a:	b002      	add	sp, #8
 800896c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008970:	b003      	add	sp, #12
 8008972:	4770      	bx	lr
 8008974:	20000194 	.word	0x20000194

08008978 <_fstat_r>:
 8008978:	b538      	push	{r3, r4, r5, lr}
 800897a:	4d07      	ldr	r5, [pc, #28]	; (8008998 <_fstat_r+0x20>)
 800897c:	2300      	movs	r3, #0
 800897e:	4604      	mov	r4, r0
 8008980:	4608      	mov	r0, r1
 8008982:	4611      	mov	r1, r2
 8008984:	602b      	str	r3, [r5, #0]
 8008986:	f7f8 fffa 	bl	800197e <_fstat>
 800898a:	1c43      	adds	r3, r0, #1
 800898c:	d102      	bne.n	8008994 <_fstat_r+0x1c>
 800898e:	682b      	ldr	r3, [r5, #0]
 8008990:	b103      	cbz	r3, 8008994 <_fstat_r+0x1c>
 8008992:	6023      	str	r3, [r4, #0]
 8008994:	bd38      	pop	{r3, r4, r5, pc}
 8008996:	bf00      	nop
 8008998:	2000078c 	.word	0x2000078c

0800899c <_isatty_r>:
 800899c:	b538      	push	{r3, r4, r5, lr}
 800899e:	4d06      	ldr	r5, [pc, #24]	; (80089b8 <_isatty_r+0x1c>)
 80089a0:	2300      	movs	r3, #0
 80089a2:	4604      	mov	r4, r0
 80089a4:	4608      	mov	r0, r1
 80089a6:	602b      	str	r3, [r5, #0]
 80089a8:	f7f8 fff9 	bl	800199e <_isatty>
 80089ac:	1c43      	adds	r3, r0, #1
 80089ae:	d102      	bne.n	80089b6 <_isatty_r+0x1a>
 80089b0:	682b      	ldr	r3, [r5, #0]
 80089b2:	b103      	cbz	r3, 80089b6 <_isatty_r+0x1a>
 80089b4:	6023      	str	r3, [r4, #0]
 80089b6:	bd38      	pop	{r3, r4, r5, pc}
 80089b8:	2000078c 	.word	0x2000078c

080089bc <_lseek_r>:
 80089bc:	b538      	push	{r3, r4, r5, lr}
 80089be:	4d07      	ldr	r5, [pc, #28]	; (80089dc <_lseek_r+0x20>)
 80089c0:	4604      	mov	r4, r0
 80089c2:	4608      	mov	r0, r1
 80089c4:	4611      	mov	r1, r2
 80089c6:	2200      	movs	r2, #0
 80089c8:	602a      	str	r2, [r5, #0]
 80089ca:	461a      	mov	r2, r3
 80089cc:	f7f8 fff2 	bl	80019b4 <_lseek>
 80089d0:	1c43      	adds	r3, r0, #1
 80089d2:	d102      	bne.n	80089da <_lseek_r+0x1e>
 80089d4:	682b      	ldr	r3, [r5, #0]
 80089d6:	b103      	cbz	r3, 80089da <_lseek_r+0x1e>
 80089d8:	6023      	str	r3, [r4, #0]
 80089da:	bd38      	pop	{r3, r4, r5, pc}
 80089dc:	2000078c 	.word	0x2000078c

080089e0 <__ascii_mbtowc>:
 80089e0:	b082      	sub	sp, #8
 80089e2:	b901      	cbnz	r1, 80089e6 <__ascii_mbtowc+0x6>
 80089e4:	a901      	add	r1, sp, #4
 80089e6:	b142      	cbz	r2, 80089fa <__ascii_mbtowc+0x1a>
 80089e8:	b14b      	cbz	r3, 80089fe <__ascii_mbtowc+0x1e>
 80089ea:	7813      	ldrb	r3, [r2, #0]
 80089ec:	600b      	str	r3, [r1, #0]
 80089ee:	7812      	ldrb	r2, [r2, #0]
 80089f0:	1e10      	subs	r0, r2, #0
 80089f2:	bf18      	it	ne
 80089f4:	2001      	movne	r0, #1
 80089f6:	b002      	add	sp, #8
 80089f8:	4770      	bx	lr
 80089fa:	4610      	mov	r0, r2
 80089fc:	e7fb      	b.n	80089f6 <__ascii_mbtowc+0x16>
 80089fe:	f06f 0001 	mvn.w	r0, #1
 8008a02:	e7f8      	b.n	80089f6 <__ascii_mbtowc+0x16>

08008a04 <memmove>:
 8008a04:	4288      	cmp	r0, r1
 8008a06:	b510      	push	{r4, lr}
 8008a08:	eb01 0402 	add.w	r4, r1, r2
 8008a0c:	d902      	bls.n	8008a14 <memmove+0x10>
 8008a0e:	4284      	cmp	r4, r0
 8008a10:	4623      	mov	r3, r4
 8008a12:	d807      	bhi.n	8008a24 <memmove+0x20>
 8008a14:	1e43      	subs	r3, r0, #1
 8008a16:	42a1      	cmp	r1, r4
 8008a18:	d008      	beq.n	8008a2c <memmove+0x28>
 8008a1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a22:	e7f8      	b.n	8008a16 <memmove+0x12>
 8008a24:	4402      	add	r2, r0
 8008a26:	4601      	mov	r1, r0
 8008a28:	428a      	cmp	r2, r1
 8008a2a:	d100      	bne.n	8008a2e <memmove+0x2a>
 8008a2c:	bd10      	pop	{r4, pc}
 8008a2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a36:	e7f7      	b.n	8008a28 <memmove+0x24>

08008a38 <__malloc_lock>:
 8008a38:	4801      	ldr	r0, [pc, #4]	; (8008a40 <__malloc_lock+0x8>)
 8008a3a:	f7fe bf9a 	b.w	8007972 <__retarget_lock_acquire_recursive>
 8008a3e:	bf00      	nop
 8008a40:	20000784 	.word	0x20000784

08008a44 <__malloc_unlock>:
 8008a44:	4801      	ldr	r0, [pc, #4]	; (8008a4c <__malloc_unlock+0x8>)
 8008a46:	f7fe bf95 	b.w	8007974 <__retarget_lock_release_recursive>
 8008a4a:	bf00      	nop
 8008a4c:	20000784 	.word	0x20000784

08008a50 <_realloc_r>:
 8008a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a52:	4607      	mov	r7, r0
 8008a54:	4614      	mov	r4, r2
 8008a56:	460e      	mov	r6, r1
 8008a58:	b921      	cbnz	r1, 8008a64 <_realloc_r+0x14>
 8008a5a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008a5e:	4611      	mov	r1, r2
 8008a60:	f7ff bbd4 	b.w	800820c <_malloc_r>
 8008a64:	b922      	cbnz	r2, 8008a70 <_realloc_r+0x20>
 8008a66:	f7ff fb81 	bl	800816c <_free_r>
 8008a6a:	4625      	mov	r5, r4
 8008a6c:	4628      	mov	r0, r5
 8008a6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a70:	f000 f83a 	bl	8008ae8 <_malloc_usable_size_r>
 8008a74:	42a0      	cmp	r0, r4
 8008a76:	d20f      	bcs.n	8008a98 <_realloc_r+0x48>
 8008a78:	4621      	mov	r1, r4
 8008a7a:	4638      	mov	r0, r7
 8008a7c:	f7ff fbc6 	bl	800820c <_malloc_r>
 8008a80:	4605      	mov	r5, r0
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d0f2      	beq.n	8008a6c <_realloc_r+0x1c>
 8008a86:	4631      	mov	r1, r6
 8008a88:	4622      	mov	r2, r4
 8008a8a:	f7fd f93b 	bl	8005d04 <memcpy>
 8008a8e:	4631      	mov	r1, r6
 8008a90:	4638      	mov	r0, r7
 8008a92:	f7ff fb6b 	bl	800816c <_free_r>
 8008a96:	e7e9      	b.n	8008a6c <_realloc_r+0x1c>
 8008a98:	4635      	mov	r5, r6
 8008a9a:	e7e7      	b.n	8008a6c <_realloc_r+0x1c>

08008a9c <_read_r>:
 8008a9c:	b538      	push	{r3, r4, r5, lr}
 8008a9e:	4d07      	ldr	r5, [pc, #28]	; (8008abc <_read_r+0x20>)
 8008aa0:	4604      	mov	r4, r0
 8008aa2:	4608      	mov	r0, r1
 8008aa4:	4611      	mov	r1, r2
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	602a      	str	r2, [r5, #0]
 8008aaa:	461a      	mov	r2, r3
 8008aac:	f7f8 ff22 	bl	80018f4 <_read>
 8008ab0:	1c43      	adds	r3, r0, #1
 8008ab2:	d102      	bne.n	8008aba <_read_r+0x1e>
 8008ab4:	682b      	ldr	r3, [r5, #0]
 8008ab6:	b103      	cbz	r3, 8008aba <_read_r+0x1e>
 8008ab8:	6023      	str	r3, [r4, #0]
 8008aba:	bd38      	pop	{r3, r4, r5, pc}
 8008abc:	2000078c 	.word	0x2000078c

08008ac0 <__ascii_wctomb>:
 8008ac0:	b149      	cbz	r1, 8008ad6 <__ascii_wctomb+0x16>
 8008ac2:	2aff      	cmp	r2, #255	; 0xff
 8008ac4:	bf85      	ittet	hi
 8008ac6:	238a      	movhi	r3, #138	; 0x8a
 8008ac8:	6003      	strhi	r3, [r0, #0]
 8008aca:	700a      	strbls	r2, [r1, #0]
 8008acc:	f04f 30ff 	movhi.w	r0, #4294967295
 8008ad0:	bf98      	it	ls
 8008ad2:	2001      	movls	r0, #1
 8008ad4:	4770      	bx	lr
 8008ad6:	4608      	mov	r0, r1
 8008ad8:	4770      	bx	lr

08008ada <abort>:
 8008ada:	b508      	push	{r3, lr}
 8008adc:	2006      	movs	r0, #6
 8008ade:	f000 f833 	bl	8008b48 <raise>
 8008ae2:	2001      	movs	r0, #1
 8008ae4:	f7f8 fefc 	bl	80018e0 <_exit>

08008ae8 <_malloc_usable_size_r>:
 8008ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aec:	1f18      	subs	r0, r3, #4
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	bfbc      	itt	lt
 8008af2:	580b      	ldrlt	r3, [r1, r0]
 8008af4:	18c0      	addlt	r0, r0, r3
 8008af6:	4770      	bx	lr

08008af8 <_raise_r>:
 8008af8:	291f      	cmp	r1, #31
 8008afa:	b538      	push	{r3, r4, r5, lr}
 8008afc:	4604      	mov	r4, r0
 8008afe:	460d      	mov	r5, r1
 8008b00:	d904      	bls.n	8008b0c <_raise_r+0x14>
 8008b02:	2316      	movs	r3, #22
 8008b04:	6003      	str	r3, [r0, #0]
 8008b06:	f04f 30ff 	mov.w	r0, #4294967295
 8008b0a:	bd38      	pop	{r3, r4, r5, pc}
 8008b0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008b0e:	b112      	cbz	r2, 8008b16 <_raise_r+0x1e>
 8008b10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b14:	b94b      	cbnz	r3, 8008b2a <_raise_r+0x32>
 8008b16:	4620      	mov	r0, r4
 8008b18:	f000 f830 	bl	8008b7c <_getpid_r>
 8008b1c:	462a      	mov	r2, r5
 8008b1e:	4601      	mov	r1, r0
 8008b20:	4620      	mov	r0, r4
 8008b22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b26:	f000 b817 	b.w	8008b58 <_kill_r>
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d00a      	beq.n	8008b44 <_raise_r+0x4c>
 8008b2e:	1c59      	adds	r1, r3, #1
 8008b30:	d103      	bne.n	8008b3a <_raise_r+0x42>
 8008b32:	2316      	movs	r3, #22
 8008b34:	6003      	str	r3, [r0, #0]
 8008b36:	2001      	movs	r0, #1
 8008b38:	e7e7      	b.n	8008b0a <_raise_r+0x12>
 8008b3a:	2400      	movs	r4, #0
 8008b3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b40:	4628      	mov	r0, r5
 8008b42:	4798      	blx	r3
 8008b44:	2000      	movs	r0, #0
 8008b46:	e7e0      	b.n	8008b0a <_raise_r+0x12>

08008b48 <raise>:
 8008b48:	4b02      	ldr	r3, [pc, #8]	; (8008b54 <raise+0xc>)
 8008b4a:	4601      	mov	r1, r0
 8008b4c:	6818      	ldr	r0, [r3, #0]
 8008b4e:	f7ff bfd3 	b.w	8008af8 <_raise_r>
 8008b52:	bf00      	nop
 8008b54:	20000194 	.word	0x20000194

08008b58 <_kill_r>:
 8008b58:	b538      	push	{r3, r4, r5, lr}
 8008b5a:	4d07      	ldr	r5, [pc, #28]	; (8008b78 <_kill_r+0x20>)
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	4604      	mov	r4, r0
 8008b60:	4608      	mov	r0, r1
 8008b62:	4611      	mov	r1, r2
 8008b64:	602b      	str	r3, [r5, #0]
 8008b66:	f7f8 feab 	bl	80018c0 <_kill>
 8008b6a:	1c43      	adds	r3, r0, #1
 8008b6c:	d102      	bne.n	8008b74 <_kill_r+0x1c>
 8008b6e:	682b      	ldr	r3, [r5, #0]
 8008b70:	b103      	cbz	r3, 8008b74 <_kill_r+0x1c>
 8008b72:	6023      	str	r3, [r4, #0]
 8008b74:	bd38      	pop	{r3, r4, r5, pc}
 8008b76:	bf00      	nop
 8008b78:	2000078c 	.word	0x2000078c

08008b7c <_getpid_r>:
 8008b7c:	f7f8 be98 	b.w	80018b0 <_getpid>

08008b80 <_init>:
 8008b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b82:	bf00      	nop
 8008b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b86:	bc08      	pop	{r3}
 8008b88:	469e      	mov	lr, r3
 8008b8a:	4770      	bx	lr

08008b8c <_fini>:
 8008b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b8e:	bf00      	nop
 8008b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b92:	bc08      	pop	{r3}
 8008b94:	469e      	mov	lr, r3
 8008b96:	4770      	bx	lr
