$comment
	File created using the following command:
		vcd file lab1part2.msim.vcd -direction
$end
$date
	Sun Aug 07 22:40:30 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab1part2_vlg_vec_tst $end
$var reg 1 ! s $end
$var reg 4 " x [3:0] $end
$var reg 4 # y [3:0] $end
$var wire 1 $ leds $end
$var wire 1 % m [3] $end
$var wire 1 & m [2] $end
$var wire 1 ' m [1] $end
$var wire 1 ( m [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 s~input_o $end
$var wire 1 2 x[0]~input_o $end
$var wire 1 3 y[0]~input_o $end
$var wire 1 4 m~0_combout $end
$var wire 1 5 y[1]~input_o $end
$var wire 1 6 x[1]~input_o $end
$var wire 1 7 m~1_combout $end
$var wire 1 8 y[2]~input_o $end
$var wire 1 9 x[2]~input_o $end
$var wire 1 : m~2_combout $end
$var wire 1 ; x[3]~input_o $end
$var wire 1 < y[3]~input_o $end
$var wire 1 = m~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b1001 "
b110 #
1$
0(
1'
1&
0%
x)
0*
1+
x,
1-
1.
1/
00
11
12
03
04
15
06
17
18
09
1:
1;
0<
0=
$end
#80000
0!
0)
01
0$
14
07
0:
1=
1(
0'
0&
1%
#150000
1!
1)
11
1$
04
17
1:
0=
0(
1'
1&
0%
#230000
0!
0)
01
0$
14
07
0:
1=
1(
0'
0&
1%
#290000
1!
1)
11
1$
04
17
1:
0=
0(
1'
1&
0%
#380000
0!
0)
01
0$
14
07
0:
1=
1(
0'
0&
1%
#500000
1!
1)
11
1$
04
17
1:
0=
0(
1'
1&
0%
#600000
0!
0)
01
0$
14
07
0:
1=
1(
0'
0&
1%
#670000
1!
1)
11
1$
04
17
1:
0=
0(
1'
1&
0%
#740000
0!
0)
01
0$
14
07
0:
1=
1(
0'
0&
1%
#1000000
