rd_("AmR component of this signatureAmS component of this signatureAjContains the success valueAgErrors from #VC handlerkGet APIC IDnID of the task0AlTask memory management stateDdPointer the struct <code>[TaskMM]</code> which contains the mapping.1CaCheck if the page table entry is NX (no-execute).AoVirtual address of the mapping.AoObtain bit for a given positionBfErrors during ELF parsing and loading.AhContains the error valueBkGeneric errors related to memory managementAaObj related errorClAn object represents the type of resource like file, VM, \xe2\x80\xa60B`Errors related to TDX operationsCjA single mapping of virtual memory in a virtual memory \xe2\x80\xa60AeVirtual Memory Region0AfAdds a CPU to the set.0BjGet a flags value with all known bits set.0000000000000000B`Raw binary content of ACPI tableBeThe end address of the memory region.CeEOI Method - defaults to writing to APIC.EOI registerAdSends an EOI messageCfThe top-level index this PageTablePart is populated atAcLength of the tableCiReturns how many bytes the wire ABI representation takes.CkThe length of the memory region in bytes, originally set inDfCreates a new <code>RawReadLockGuard</code> for a component of the \xe2\x80\xa6DgCreates a new <code>RawWriteLockGuard</code> for a component of the \xe2\x80\xa6CbRequest physical address to map for a given offset00DdMessage that carries an encrypted <code>SNP_GUEST_REQUEST</code> \xe2\x80\xa6fSafetyEeCreate a new <code>ACPITableHeader</code> from a raw <code>RawACPITableHeader</code>.CiCreate a new <code>ACPITable</code> from raw binary data.CaCreate a new <code>ACPITableMeta</code> instance.33BnCreates a new instance of <code>X86Apic</code>BkCreates a new default initialized bitfield.BnCreate a new instance of <code>IrqState</code>CaCreates a new default <code>PerCpu</code> struct.CbCreate a new <code>DirectoryEntry</code> instance.BbCreate a new file handle instance.CdUsed to get new instance of <code>RawRamFile</code>.CcUsed to get a new instance of <code>RamFile</code>.CgUsed to get a new instance of <code>RamDirectory</code>0BnConstructor. Properly sets reserved bits to 0.BoCreate a new <code>SnpGuestRequestDriver</code>DcAllocate a new <code>SnpGuestRequestMsgHdr</code> and initialize it::?DjCreates a new <code>HypercallPagesGuard</code> structure to describe a \xe2\x80\xa6;;DeCreates a new <code>OpCodeBytes</code> instance with the provided \xe2\x80\xa6DfConstructs a new <code>DecodedInsnCtx</code> by decoding the given \xe2\x80\xa6DhCreates a new <code>RWLock</code> instance with the provided initial \xe2\x80\xa6CnCreates a new SpinLock instance with the specified initial \xe2\x80\xa6DhCreates a new <code>PageStorageType</code> with the specified page type.DgCreates a new <code>FileInfo</code> with the specified reference count.D`Creates a new <code>HeapMemoryRegion</code> with default values.BgAllocate a reference-counted file page.DaCreates a new <code>SlabPage</code> instance with default values.DoCreates a new <code>SlabPageSlab</code> with a default <code>SlabCommon</code>.DiCreates a new instance of <code>SvsmAllocator</code> with initialized \xe2\x80\xa6CkCreate a new PageTablePart and allocate a root page for \xe2\x80\xa6DeCreates a new <code>PTWalkAttr</code> instance with the specified \xe2\x80\xa6BaCreate new instance of VMReservedCiCreate a new VMM instance with at a given address and \xe2\x80\xa6CkCreate a new [\xe2\x80\x98VMFileMapping\xe2\x80\x99] for a file. The file \xe2\x80\xa6DgCreate a new <code>VMKernelStack</code> with the default size. This \xe2\x80\xa6CaInitialize new instance of <code>VMPhysMem</code>BiCreates a new instance of RawAllocMappingCaCreate a new instance and allocate backing memoryBgCreates a new [<code>struct VMR</code>]DaCreate a <code>GlobalRangeGuard</code> with the given parameters.fSafetyBhAllocates a new VMSA for the given VPML.BkCreates a new default initialized bitfield.0CmCreate a new runqueue for an id. The id would normally be \xe2\x80\xa6DiInsert a given <code>[Mapping]</code> into the kernel address part of \xe2\x80\xa622DfCreate a new memory region starting at address <code>start</code>, \xe2\x80\xa6CfGenerates a new <code>ScopedRef</code> from a pointer.CfGenerates a new <code>ScopedMut</code> from a pointer.DgThe bitwise negation (<code>!</code>) of the bits in a flags value, \xe2\x80\xa60000000000000000AmThe offset within the symbol.CkVersion of the Microcode, SNP firmware, PSP and boot loaderClGet the raw bits (<code>u64</code>) of the page table entry.BcThe root of the page-table sub-treeAdRevision of the ACPIAjRevision (signature field)GkCall <code>insert</code> when <code>value</code> is <code>true</code> or <code>remove</code> when <code>value</code> is \xe2\x80\xa60000000000CmSet the page table entry with the specified address, with \xe2\x80\xa6111111BdSignature must contain \xe2\x80\x9cRSD PTR\xe2\x80\x9dBlSignature specificies the type of ACPI tableBb4-character signature of the tableCeThe intersection of a source flags value with the \xe2\x80\xa60000000000000000jXSave area0AoErrors related to ACPI parsing.BiGeneric errors related to APIC emulation.AjRepresents file operations0AfErrors related to GHCBBiErrors related to IGVM parameter parsing.BgThe initial shadow stack used by a CPU.BaInstruction decode related errorsAlRead-only access to the fileCkGeneric Read trait to be implemented over any transport \xe2\x80\xa6CcRepresents a slab allocator for fixed-size objects.AgTask management errors,BjReturns the virtual address of the memory.ChRequest the virtual start address of the global mapping.CfAPI for authentication encryption with associated dataBeThe AEAD used to encrypt this messageAbAPIC access objectAlPhysical base address to map0CkTransform the address into its inner representation for \xe2\x80\xa6AnGet the underlying bits value.0000000000000000CkClears RFLAGS.AC to enable SMAP. This is currently only \xe2\x80\xa6A`The opcode valueCjPointer to the protected data. This relaxes the borrow \xe2\x80\xa600000BeAn UnsafeCell for interior mutability000110DjThis <code>UnsafeCell</code> is used to provide interior mutability of \xe2\x80\xa60000CmThis struct should never be dropped. Add a debug check in \xe2\x80\xa6AeRelease the read lockCiAutomatically releases the lock when the guard is droppedDkDrops the <code>PageRef</code> instance, decreasing the reference count \xe2\x80\xa6AgFrees a pagetable page.CiFrees the resources associated with this page table part.AoReturns the argument unchanged.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AgGHCB page for this CPU.Dd<code>SNP_GUEST_REQUEST</code> mechanism to communicate with the PSPCiHalts the system required by the platform.  Interrupt \xe2\x80\xa6ChHash the negotiation parameters from the attestation \xe2\x80\xa6BfCheck if the page table entry is huge.CnReturns true if the allocation was made from the huge (2M) \xe2\x80\xa6CjPrepare the TPM to be used for the first time. At this \xe2\x80\xa6BeInitialize the <code>SlabPage</code>.CjInitialize the <code>SlabCommon</code> with default valuesDhInitializes the <code>SlabPageSlab</code>, allocating the first slab \xe2\x80\xa6BiInitialize the <code>Slab</code> instanceDhInitialize an uninitialized <code>ImmutAfterInitCell</code> instance \xe2\x80\xa6C`Retrieves the decoded instruction, if available.BaCalls <code>U::from(self)</code>.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BfYield a set of contained flags values.00BmProduces an iterator to iterate over the set.CgProduces an iterator to iterate over the set.  This \xe2\x80\xa622222222222222A`Leak the memory.DdConsumes and leaks the <code>PageBox</code>, returning a mutable \xe2\x80\xa6CnLeaks the allocation for this VMSA, ensuring it never gets \xe2\x80\xa6BkLink for storing this instance in an RBTree0CaUsed to get the list of entries in the directory.0AnMakes this GDT the active GDT.lLoad an IDT.CbLoad the current page table into the CR3 register.CjAcquires the lock, providing access to the protected data.AgThe name of the symbol.AiUser-visible name of task0CdObjects shared among threads within the same process0CgOpen a file to get the file handle for further file \xe2\x80\xa60ClReturns a reference to a page at a given index. The page \xe2\x80\xa6C`Retrieves a single unprocessed instruction byte.BkRead attestation data from the serial port.B`Used to read from a file handle.AoUsed to read contents of a file01BkUsed to read contents from the file handle.BbTrue when file is open for readingBoUsed to read the file from a particular offset.fSafetyAnReturns the ApicAccess object.AfReserved, must be zeroBmCall the GHCB layer to send the encrypted \xe2\x80\xa6BaUsed to get the size of the file.CaTotal number of bytes represented by this buffer.011BjUsed to get the size of the file in bytes.AhCurrent size of the fileCiRetrieves the length of the decoded instruction in bytes.B`The size of the mapping in bytesAfNumber of bytes to mapCfSize in bytes to reserve. Must be aligned to PAGE_SIZE021CbRequest the length in bytes of the global mapping.CjSets RFLAGS.AC to disable SMAP. This is currently only \xe2\x80\xa6DhRBTree containing all [<code>struct VMM</code>] instances with valid \xe2\x80\xa60CaCheck if the page table entry is user-accessible.BiThe VMPL to put in the attestation reportBkThe request VMPL for the attestation reportCkThis crate defines the Virtual TPM interfaces and shows \xe2\x80\xa6CdvTPM protocol implementation (SVSM spec, chapter 8).BfErrors related to the memory allocatorB`Errors related to block devices.CdLength in byte which represents maximum 8 bytes(u64)A`A fault occurredCaErrors related to firmware configuration contentsClGeneric Write trait to be implemented over any transport \xe2\x80\xa6DjCreates a new default <code>PerCpu</code> struct, allocates it via the \xe2\x80\xa6BoAllocates memory based on the specified layout.CkAllocates a zeroed pagetable page and returns a mutable \xe2\x80\xa6AjAllocation for stack pagesCg<code>RawAllocMapping</code> used for memory allocation10D`The bitwise or (<code>|</code>) of the bits in two flags values.0000000000000000AeRaw instruction bytesAfThe type of the opcodeAkClear the page table entry.DjClones the <code>PageRef</code> instance, obtaining a new reference to \xe2\x80\xa6BaReturns the current nesting countlBits: 32..44BnNumber of pages required in <code>pages</code>0BlObtain CPUID using platform-specific tables.BnAllow reading the protected data through derefBoProvides read-only access to the protected dataCnDereference the wrapped value.  Will panic if called on an \xe2\x80\xa6BfGet a flags value with all bits unset.0000000000000000CaHigh level error typing for the public SVSM APIs.Ck31:2 - Reserved 1:0 - KEY_SEL. Selects which key to use \xe2\x80\xa6eFlagsBlThe flags for fully decoding the instructionBfGet the flags of the page table entry.BiThe flags to apply to the virtual mappingAmPage-table flags to map pagesC`The flags to use to map the virtual memory page.21kBits: 0..12BjInput buffer that contains the TPM commandCmComputes the index within a page table at the given level \xe2\x80\xa6CdRequest PageTable index to populate this instance toChMerge two regions. It does not check whether the two \xe2\x80\xa6CjCreate a directory with the given path relative to the \xe2\x80\xa60AgOrder of the free page.CmThe physical address of a page that must be mapped to the \xe2\x80\xa6BkReturns the physical address for this VMSA.BfVector of pages allocated for the fileCkA vec containing references to mapped pages within the fileCcA vec containing references to PageFile allocations10CjThe virtual memory range covered by this mapping It is \xe2\x80\xa6AhRequest the mapped range1DgPerform an MSR read via a GHCB call an return a <code>u64</code> value.CaRemoves a directory relative to file-system root.0AfReserve. Must be zero.AgReserved. Must be zero.0CnShares the given memory range with the device, and returns \xe2\x80\xa6ClThe base address of the memory region, originally set in \xe2\x80\xa6BgIRQ state when count was <code>0</code>AiCurrent state of the taskD`The bitwise or (<code>|</code>) of the bits in two flags values.0000000000000000CkInform the virtual memory mapping about an offset being \xe2\x80\xa60CjUnmap call-back - currently nothing to do in this functionBlGets the virtual address of the shared page.BoReturns the virtual address of this allocation.BjReturns the virtual address fro this VMSA.BlWrite attestation data over the serial port.AoUsed to write into file handle.B`Used to write contents to a file01BiUsed to write contents to the file handleBbTrue when file is open for writingCaUsed to write to the file at a particular offset.fSafetyClRepresents a set of CPUs, based on CPU index.  A maximum \xe2\x80\xa6BfUnable to generate secure channel key.CnGeneric error for all read and write operations on a block \xe2\x80\xa6AmGuest has failed attestation.AjErrors related to Hyper-V.BhError while handling input IO operation.CjA shadow stack to be used during normal execution of a \xe2\x80\xa6BgA pagetable page with multiple entries.oCPU-local data.BgAn error related to attestation report.AiSerial port-based consoleCkErrors related to SEV-SNP operations, like PVALIDATE or \xe2\x80\xa6kSha512 typeAjRepresents SVSM filesystemBaErrors related to Virtio drivers.BgGlobal console used for printing outputDi<code>zerocopy</code> needs to expose the type of the last field when \xe2\x80\xa6ClIrqGuard to keep track of IRQ state. IrqGuard implements \xe2\x80\xa6ClTprGuard to keep track of IRQ state. TprGuard implements \xe2\x80\xa6BkReturns a pointer into the underlying data.lBits: 14..15CjAttest SVSM\xe2\x80\x99s launch state by communicating with the \xe2\x80\xa6AnAttest protocol implementationDeThe bitwise and (<code>&amp;</code>) of the bits in two flags values.0000000000000000DfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa60000000000000000BmReturns the stack bounds of this kernel stackBbChecksum to add to all other bytesAkChecksum for data integrityCiDepth of IRQ-disabled nesting.  Index 0 specifies the \xe2\x80\xa6CjCreate a file with the given path from the file-system \xe2\x80\xa60DgCreates a new <code>PerCPUPageMappingGuard</code> for the specified \xe2\x80\xa6DjCreates a new mapping of type <code>T</code> to the specified physical \xe2\x80\xa6ClCreates and initializes a new <code>TaskMM</code> structure.AfSVSM kernel crypto APICeDecode the instruction with the given InsnMachineCtx.CjDecodes an opcode from the given <code>OpCodeBytes</code>.DdDecodes a <code>FreeInfo</code> into a <code>PageStorageType</code>.DjDecodes a <code>PageStorageType</code> into an <code>AllocatedInfo</code>.DhDecodes a <code>PageStorageType</code> into a <code>SlabPageInfo</code>.DhDecodes a <code>PageStorageType</code> into a <code>CompoundInfo</code>.DhDecodes a <code>PageStorageType</code> into a <code>ReservedInfo</code>.DdDecodes a <code>PageStorageType</code> into a <code>FileInfo</code>.AhAPI for message digests.EaDigests <code>input</code> into an output vector of size <code>OUTPUT_LEN</code>.DiDriver to send <code>SNP_GUEST_REQUEST</code> commands to the PSP. It \xe2\x80\xa6AoEnables to APIC in X2APIC mode.ClDecrease IRQ-disable nesting level by 1. The method will \xe2\x80\xa6DfEncodes the <code>FreeInfo</code> into a <code>PageStorageType</code>.DkEncodes the <code>AllocatedInfo</code> into a <code>PageStorageType</code>.DjEncodes the <code>SlabPageInfo</code> into a <code>PageStorageType</code>.DjEncodes the <code>CompoundInfo</code> into a <code>PageStorageType</code>.DjEncodes the <code>ReservedInfo</code> into a <code>PageStorageType</code>.DfEncodes the <code>FileInfo</code> into a <code>PageStorageType</code>.ChReturns a new memory region with the specified added \xe2\x80\xa6D`The bitwise or (<code>|</code>) of the bits in each flags value.0000000000000000BhCheck if the page table entry is global.BgThe size of the message header in bytesCkThis counter represents the thread that currently holds \xe2\x80\xa60000D`The bitwise or (<code>|</code>) of the bits in two flags values.000000000000DhInserts <code>VMM</code> into the virtual memory region. It searches \xe2\x80\xa61111BhInvokes the IPI handler for the message.CcWhether all known bits in this flags value are set.0000000000000000DaUsed to check if a <code>DirEntry</code> variable is a directory.A`Maps a 2MB page.0BjMap a 2MiB page in the page table sub-treeA`Maps a 4KB page.0BjMap a 4KiB page in the page table sub-treeB`The size of the payload in bytesBhClear the first <code>n</code> elements.ChReturns a virtual memory region in the 2M virtual range.ChReturns a virtual memory region in the 4K virtual range.AcOEM-supplied stringBcOEM-supplied string to identify OEMBoThe offset of the table within the table bufferCaOutput buffer that will hold the command responseA`The guest policyCjReturns the virtual memory region that this allocation \xe2\x80\xa6CiRequest the mapped region as a <code>MemoryRegion</code>.CeThe intersection of a source flags value with the \xe2\x80\xa600AkRemoves a CPU from the set.01111111111CjRemoves the mapping from a given base address from the \xe2\x80\xa62222BlThe attestation report generated by firmwareDmReference to the associated <code>AtomicU64</code> in the <code>RWLock</code>00000CaAn atomic 64-bit integer used for synchronization000110Bc<code>True</code> for shadow stacks0DkReference to the <code>PerCpuShared</code> that is valid in the global, \xe2\x80\xa6CnRequest whether the mapping is shared or private. Defaults \xe2\x80\xa60CcThe status of the key derivation operation, see \xe2\x80\xa6kBits: 0..16CeCollection of metadata for ACPI tables, including \xe2\x80\xa6CnTPM 2.0 Reference Implementation This crate implements the \xe2\x80\xa6DcConverts <code>PageInfo</code> into a <code>PageStorageType</code>.DfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa60000000000000000DgCreate an unitialized <code>ImmutAfterInitCell</code> instance. The \xe2\x80\xa6BhUnlink a file from its parent directory.BkUsed to remove an entry from the directory.01jBits: 0..8BiA CAA with all of its fields set to zero.BcErrors related to console operationAoA console device to output dataCjRepresents the type of error occurred while doing SVSM \xe2\x80\xa60AnErrors related to MSR protocolBdInitialization vector size (96 bits)BiError while handling output IO operation.BeMapping levels of page table entries.CeRepresents info about allocated and free pages in \xe2\x80\xa6B`Error while reading from memory.AjSpecial marker for no-pageCnAn operand in an instruction, which might be a register or \xe2\x80\xa60AnRepresents a page table entry.DiAn abstraction, similar to a <code>Box</code>, for types that need to \xe2\x80\xa60CiRepresents a reference to a memory page, holding both \xe2\x80\xa6BoRepresents a SVSM file with synchronized accesslSize helpersAkThe SVSM Calling Area (CAA)CmRegister bitmap to indicate which registers are passed to \xe2\x80\xa6CjVirtual mapping backed by allocated pages. This can be \xe2\x80\xa60BcAdds an object to the current task.ClGet the address from the page table entry, excluding the \xe2\x80\xa6CfGet the address from the page frame, excluding the \xe2\x80\xa6CeReturns the physical address of this page table part.CmRequest physical base address of the page-table sub-tree. \xe2\x80\xa6ChIncreases the count by one after a peeked byte being \xe2\x80\xa6AgThe APIC ID for the CPUAjMessage authentication tagDhIf <code>MaskChipId</code> is set to 0, Identifier unique to the chip asAiMSSIM platform command IDBbGet the content of the ACPI table.CjCopy a secrets page\xe2\x80\x99s content to memory pointed by a \xe2\x80\xa6C`current file offset for the read/write operationCiThis atomic counter is incremented each time a thread \xe2\x80\xa60000CiDeallocates memory based on the specified pointer and \xe2\x80\xa6CmDecrypt a secret from the attestation server with the TEE \xe2\x80\xa6BmDecrypt the provided buffer using AES-256 GCMCndefault() method implementation. We can\xe2\x80\x99t derive Default \xe2\x80\xa6CcFree the memory (destroy) the <code>SlabPage</code>ClIncrease IRQ-disable nesting level by 1. The method will \xe2\x80\xa6CgEmulates the decoded instruction using the provided \xe2\x80\xa6BdIndicates whether the CPU is enabledBmEncrypt the provided buffer using AES-256 GCMCoEnd address of this range as virtual PFN (VirtAddr &gt;&gt; \xe2\x80\xa60BjRetrieves an object from the current task.CkGets the page frame number for a given virtual address. \xe2\x80\xa6AkHandle an I/O in operation.0lBits: 16..17ClUsed to check if a <code>DirEntry</code> variable is a file.CkMake the IDT read-only. This is supposed to be used for \xe2\x80\xa6B`Makes a memory region read-only.DjMap a <code>VMM</code> into the <code>PageTablePart</code>s of this regionBjGet reference to backing pages of the file0CnPointer to the actual mapping It is protected by an RWLock \xe2\x80\xa60CjAdd an object to the current process and assigns it an \xe2\x80\xa6BeRetrieves an object by its ObjHandle.AkOEM-supplied version numberCkOpen a file to get the file handle for reading and writing.0B`Used to open a directory object.0DfChecks whether two regions overlap. This does <em>not</em> include \xe2\x80\xa6DfIndicates that this [<code>struct VMR</code>] is visible only on a \xe2\x80\xa60AkMake the type !Send + !Sync0BbMake type explicitly !Send + !Sync0AkSilence unused type warning0000CiUse generic type I in the struct without consuming space.0000BiCheck if the page table entry is present.BbCheck if a page has been allocatedBeRead one byte from a virtual address.CoShared page used for the <code>SNP_GUEST_REQUEST</code> requestAlRoot directory for this task0lBits: 13..14BhSets the dr7 register to the given valuefSafetyCaEncrypted page where we perform crypto operationsCaAttempts to allocate a new shared hypercall page.DkAllocates enough pages to hold a <code>T</code>, initializing them with \xe2\x80\xa6CkUnshares the given memory range from the device and (if \xe2\x80\xa6BiVersion number of this attestation reportCeFunctions required to build the TPM 2.0 Reference \xe2\x80\xa6BgObtain bit mask for the given positionsCmRepresents a directory entry which could either be a file \xe2\x80\xa60CdAn error arising because APIC emulation is disabled.CiStruct representing information about a file memory page.BbErrors related to firmware parsingCiStruct representing information about a free memory page.BhError while peeking an instruction byte.CgAnd IRQ guard which saves the current IRQ state and \xe2\x80\xa6CnThis structure keeps track of PerCpu IRQ states. It tracks \xe2\x80\xa6hKey sizeBiAn error related to attestation manifest.AnError while writing to memory.CfEnum representing different types of page information.BlEnum representing the type of a memory page.DgStatic spinlock-protected instance of <code>HeapMemoryRegion</code> \xe2\x80\xa6ClACPI Root System Description Pointer (RSDP) used by ACPI \xe2\x80\xa6AlA register in an instruction0CdA RunQueue implementation that uses an RBTree to \xe2\x80\xa60CeRepresents a slab memory page, used for efficient \xe2\x80\xa6CkGlobal task list This contains every task regardless of \xe2\x80\xa6BdVirtualization exception informationCiA TPR guard which raises TPR upon creation.  When the \xe2\x80\xa6BbUnable to allocate memory for Vec.BnAn allocated page containing a VMSA structure.EhAllocates a slot in the slab for a <code>SlabPage</code> of chunk size <code>S</code>\xe2\x80\xa6AcSend an EOI messageBoBuild the initialization vector for AES-256 GCMCeMaximum size of the file without allocating new pagesCmWhether all set bits in a source flags value are also set \xe2\x80\xa60000000000000000BoCheck whether an address is within this region.BlCopies <code>src</code> to <code>dst</code>.CcHash negotiation parameters and fetch TEE evidence.CeExtended data buffer that will be provided to the \xe2\x80\xa6CnIf an IPI message has any atomic members, then they may be \xe2\x80\xa6CbLooks for a directory entry using a relative path.0fSafetyDcConverts a <code>PageStorageType</code> into <code>PageInfo</code>.DhCreate a <code>PageBox</code> from a previous allocation of the same \xe2\x80\xa6D`Get a reference to the <code>X86Apic</code> object for this cpu.A`Returns the guidCfIndicates whether the mapping has any associated data.0CkChecks whether the task has a user-mode <code>[VMR]</code>.AoThe image ID provided at launchAlHandle an I/O out operation.0BnCheck if the page table entry is clear (null).BoWhether all bits in this flags value are unset.0000000000000000CcReturns whether the region spans any actual memory.BiUsed to list the contents of a directory.0CkLocality usage for the vTPM is not defined yet (must be \xe2\x80\xa6CbRead data from the memory at the specified offset.0>AgThe type of the payloadDcCreate a new <code>VMKernelStack</code> with a given size. This \xe2\x80\xa6CgRetrieves and removes the first available MMIO slot \xe2\x80\xa6DnPopulate <code>PageTablePart</code>s of the <code>VMR</code> into a page-tableBkReturn position of file read/write pointer.0CiRequest the PTEntryFlags used for this virtual memory \xe2\x80\xa6Di<code>PTEntryFlags</code> global to all mappings in this region. This \xe2\x80\xa610CkTrusted API to write a value at the pointer. Do not use \xe2\x80\xa6B`Read the current privilege level0AaRead CR0 register0AaRead CR4 register0CkRead a page table entry from the specified virtual address.oRead a register0AlRead a code segment register0BeRead one word from a virtual address.BfRead one dword from a virtual address.BfRead one qword from a virtual address.BmCheck whether FileHandle is open for reading.hReservedD`Shared page used for the <code>SNP_GUEST_REQUEST</code> responseCaUsed to get the root directory of the filesystem.jBits: 2..7AnLinked list with runable tasks0CkTask list that has been assigned for scheduling on this CPUCkPerform a task switch and hand the CPU over to the next \xe2\x80\xa60CeRound-Robin scheduler implementation for COCONUT-SVSMBlSet the file offset to an absolute position.0CgChange the current file offset to an absolute position.BkSet the file offset relative to end-of-file0ChSet the current file offset relative to the end of file.CbSet the file offset relative to the current offset0CjChange the current file offset relative to the current \xe2\x80\xa6BeSends an IPI using the specified ICR.DkReturns a copy of the this CAA with the <code>call_pending</code> field \xe2\x80\xa6CnAPI to send <code>SNP_GUEST_REQUEST</code> commands to the PSPfSafetyCjSplits a page into 4KB pages if it is part of a larger \xe2\x80\xa6CmConverts the <code>VirtAddr</code> to a slice of a given typeB`Truncate file at a given offset.C`Used to truncate the file to the specified size.010BjUsed to truncate the file to a given size.CnThis method tries to acquire the lock without blocking. If \xe2\x80\xa6DjAttempts to read the <code>T</code> behind the pointer, verifying that \xe2\x80\xa6DhAttempts to read the <code>T</code> behind the pointer, verifying it \xe2\x80\xa6AbUnmaps a 2MB page.0BoUnmaps a 2MiB page from the page table sub-treeAbUnmaps a 4KB page.0BoUnmaps a 4KiB page from the page table sub-treeBeValidate the SnpReportResponse fieldsCfValidate the <code>SnpGuestRequestMsgHdr</code> fieldsAkPerCpu Virtual Memory RangeBmCheck whether FileHandle is open for writing.BjCheck if the page table entry is writable.AkWhether mapping is writable0BeWrites one byte at a virtual address.BdACPI table, both header and contentsnAes256Gcm typeCgIndicates that all addresses must be flushed on all \xe2\x80\xa6CnErrors related to APIC handling.  These may originate from \xe2\x80\xa6BiError while decoding the immediate bytes.BbError while decoding the SIB byte.AoRepresents directory operations0BaInterrupt flag in RFLAGS registerBcAn error related to APIC emulation.ClA shadow stack to be used for exception handling (either \xe2\x80\xa6BdAn immediate value in an instruction0CmRepresents the raw bytes of an instruction and tracks the \xe2\x80\xa6CdAn error that can occur during instruction decoding.CmThis module implements inter-processor interrupt support, \xe2\x80\xa6BoMaximum order of page allocations (up to 128kb)CiObjHandle is a unique identifier for an object in the \xe2\x80\xa60AdPagesize definitionsBfA physical address within a page frameCmPage table structure containing a root page with multiple \xe2\x80\xa6CkError reading from the attestation proxy transport channel.CjA simple Read-Write Lock (RWLock) that allows multiple \xe2\x80\xa6Eg<code>ScopedRef</code> and <code>ScopedMut</code> are designed to solve the problem \xe2\x80\xa6CjSharedBox is a safe wrapper around memory pages shared \xe2\x80\xa6CiFormat for an ECDSA P-384 with SHA-384 signature (AMD \xe2\x80\xa6BfA generic error during SVSM operation.B`Map physically contiguous memory0hReservedFe<code>NonNull</code> is covariant over <code>T</code>, so add a <code>PhantomData</code> field to \xe2\x80\xa6000DhAllocates a zeroed pagetable page and returns a <code>PageBox</code> \xe2\x80\xa6AkRead value from APIC offsetkBits: 0..16CdChecks whether an IRQ vector is currently in serviceBgChecks if a page frame number is valid.D`Copy secrets page\xe2\x80\x99s content pointed by a <code>VirtAddr</code>BfCPU this task is currently assigned toCfGet the CR3 register value for the current page table.DkCreates a new <code>PerCPUPageMappingGuard</code> for a 4KB page at the \xe2\x80\xa6DhUses <code>vtpm</code> to create an a primary key on the endorsement \xe2\x80\xa6BmProvides mutable access to the protected dataCgAllocates and zeroes the given number of contiguous \xe2\x80\xa6CfPerforms basic early initialization of the runtime \xe2\x80\xa6BnLoads and executes an ELF binary in user-mode.0B`The family ID provided at launchBaPerforms a system-wide TLB flush.AkFrees a level 1 page table.ClFrees a level 2 page table, including all level 1 tables \xe2\x80\xa6BkFree the page at the given virtual address.CnFrees a page based on its virtual address, determining the \xe2\x80\xa6AjConvert from a bits value.AbConvert from bits.111111000011111110011100D`The bitwise or (<code>|</code>) of the bits in each flags value.0000000000000000ClGet a flags value with the bits of a flag with the given \xe2\x80\xa60000000000000000fSafetyClReturns the cached EK public key if it exists, otherwise \xe2\x80\xa6AaReturns the nonce0CiCalculates the order of a given size for page allocation.DjGets the page order required for an allocation to hold a <code>T</code>\xe2\x80\xa6lBits: 63..64BmGrows the slab by allocating a new slab page.mThe guest SVNCfUsed to check if an entry is present in the directory.BiData provided by the hypervisor at launchAdPerform a hypercall.:::CkICR access method - defaults to writing to the APIC.ICR \xe2\x80\xa6AlWrites the APIC ICR registerCkHalts the system with interrupts enabled as required by \xe2\x80\xa6CeIdle task - runs when there is no other runnable task0AlWhether this is an idle taskDfInserts <code>VMM</code> at a specified virtual base address. This \xe2\x80\xa6AbConvert into bits.00000000AkCheck IO permission bitmap.0fSafetyAiPerCpu IRQ state trackinglBits: 31..32AmLaunches guest boot firmware.AhLink to global task list0ClThis function allows multiple readers to access the data \xe2\x80\xa6BjExecute function F while holding the lock.oDecrements TPR.CfLowers TPR from the current level to the new level \xe2\x80\xa60DjSplits a <code>RawReadLockGuard</code> for different components of the \xe2\x80\xa6DkSplits a <code>RawWriteLockGuard</code> for different components of the \xe2\x80\xa6CaWrite data to the memory at the specified offset.0;BkPerfrom a read from a memory-mapped IO areaBkPerform a read from a memory-mapped IO area11EcPerforms memory mapped read from location of <code>src</code>. <code>src</code> \xe2\x80\xa6BdThe sequence number for this messageC`The ID of the VMPCK used to protect this messageAlIndex of the next free page.BmCloses an object identified by its ObjHandle.BoOpen a file to get the file handle for reading.0CgOpen a file to get the file handle for further file \xe2\x80\xa60BgRequest the page size used for mappings0CnRetrieves the page type from the <code>PageStorageType</code>.C`Returns the physical address of the memory page.BlRetrieves the physical address of a mapping.CdRetrieves the number of processed instruction bytes.CkTrusted API to write a value at the pointer. Do not use \xe2\x80\xa6fSafetyoIncrements TPR.CnRaises TPR on the current CPU.  Keeps track of the nesting \xe2\x80\xa60BnRequest the mapped range as page frame numbersBcPerform an MSR read via a GHCB callAbRead EFER register0CfRead the currently stored value into <code>out</code>.BaReference count of the file page.AgReport ID of this guestAfReserved, must be zerohReservedAlReserved and some more flagsAlPhysical address of the RSDTlBits: 32..44kBits: 0..12BdGet the signature of the ACPI table.CfSignature of bytes 0h to 29Fh inclusive of this reportCiSplits a 64-bit value into two parts: readers (low 32 \xe2\x80\xa6AnStart an additional processor.DaStart address of this range as virtual PFN (VirtAddr &gt;&gt; \xe2\x80\xa60BdEnable the APIC-Software-Enable bit.CjReturns the name of the binary file without preceeding \xe2\x80\xa6CgTerminates the guest with a platform-specific mechanismAeTerminates the guest.fSafetyDlUnmap a <code>VMM</code> from the <code>PageTablePart</code>s of this regionCiGuest-provided data to be included in the attestation \xe2\x80\xa6DjAllocate a Vec of a certain size. Alternative to the <code>vec!</code> \xe2\x80\xa6lBits: 31..32BoReturns the virtual address of the memory page.CfReturns the virtual address associated with the guard.CfGet the virtual address the guarded mapping starts at.CcAddress allocator for per-cpu 2m temporary mappingsCcAddress allocator for per-cpu 4k temporary mappingsCnInitialize the TPM by calling the init() implementation of \xe2\x80\xa6CiWalk the virtual address and return the corresponding \xe2\x80\xa6CmWalks the page table at level 3 to find the mapping for a \xe2\x80\xa6CiUsed to perform a walk over the items in a path while \xe2\x80\xa6=====A`Write a register0CkRepresents possible errors that can occur during memory \xe2\x80\xa6BlError while decoding the displacement bytes.CeRepresents a handle used for file operations in a \xe2\x80\xa60AkErrors from the filesystem.ClVMPL level the guest OS will be executed at. Keep VMPL 1 \xe2\x80\xa6BgThe page frame number (PFN) is invalid.fSafetyCnAbstracts TPR and interrupt state handling when taking and \xe2\x80\xa6CdGlobal memory map containing various memory regions.CnError reported when there is no CAA (Calling Area Address) \xe2\x80\xa6CdDescriptor for an opcode, which contains the raw \xe2\x80\xa6CbAttributes to determin Whether a memory access \xe2\x80\xa6AgRepresents paging mode.CkError writing over the attestation proxy transport channel.AjRepresents an SVSM RamfileClRepresents common information shared among multiple slab \xe2\x80\xa6DiThe <code>TCB_VERSION</code> contains the security version numbers of \xe2\x80\xa6CnReserve a region of address space so that no other mapping \xe2\x80\xa60BkIRQ state before and after critical section0000000jBits: 0..4CmAdds an object to the current task and maps it to a given \xe2\x80\xa6CkAllocates a single backing page of type PageFile if the \xe2\x80\xa6AoWrite a value to an APIC offsetDgThe bitwise negation (<code>!</code>) of the bits in a flags value, \xe2\x80\xa60000000000000000CmChecks whether two regions are contiguous or overlapping. \xe2\x80\xa6FdCopies <code>size</code> number of bytes from <code>src</code> to <code>dst</code>, catching any \xe2\x80\xa6DeCopy an entry <code>entry</code> from another <code>PageTable</code>.CkUsed to create a file and the missing subdirectories in \xe2\x80\xa60fSafetyCgDeallocates a slab page, freeing the associated memory.BaFree an allocation from this SlabAoDeallocates memory from a Slab.CeThe intersection of a source flags value with the \xe2\x80\xa60000000000000000kBits: 0..32DjMakes a new <code>RawReadLockGuard</code> for an optional component of \xe2\x80\xa6DkMakes a new <code>RawWriteLockGuard</code> for an optional component of \xe2\x80\xa6CjConverts a pagetable entry to a mutable reference to a \xe2\x80\xa6BeCreate an RSPDesc instance from FwCfgDfCreate a new <code>ACPITableBuffer</code> instance from a firmware \xe2\x80\xa6:DiReturns a shared reference to the local APIC, or <code>None</code> if \xe2\x80\xa6BnLocal APIC state for APIC emulation if enabledAhSize of the input bufferCfUsed to set the root directory of the SVSM filesystem.EhInitialize this <code>VMR</code> by calling <code>VMR::initialize_common</code> with \xe2\x80\xa6CmWhether any set bits in a source flags value are also set \xe2\x80\xa60000000000000000BlYield a set of contained named flags values.0000000000000000ClIterate over the addresses covering the memory region in \xe2\x80\xa6CnThis function ensures exclusive access for a single writer \xe2\x80\xa6CjMaps a memory region to physical memory with specified \xe2\x80\xa6jBits: 1..2kBits: 9..10CnCreate a directory with the given path relative to a given \xe2\x80\xa60BjPerfrom a write to a memory-mapped IO areaBjPerform a write to a memory-mapped IO area11DiPerforms memory mapped write of <code>value</code> to the location of \xe2\x80\xa6DiCreate a new <code>VMKernelStack</code> with one page in size for use \xe2\x80\xa6fSafetyBoOpen a file to get the file handle for writing.0ClGet the address from the page table entry, including the \xe2\x80\xa6CmGet the address from the page frame, including the shared \xe2\x80\xa6CdPage table that is loaded when the task is scheduled0Dh<code>SNP_GUEST_REQUEST</code> command to request an attestation report.CkPerforms the necessary preparations for launching guest \xe2\x80\xa6AdRead rflags register0BhRemoves an object from the current task.AcRemoves a directory09lBits: 11..14lBits: 15..27lBits: 28..31lBits: 20..32AiRustCrypto implementationlBits: 14..15B`Write the response to the outbufkBits: 0..16jBits: 0..8B`Sets up the CPU-local GHCB page.BfSet Spurious-Interrupt-Vector RegisterCeSplits a page into two pages of the next lower order.CkUsed to get an iterator over all the directory and file \xe2\x80\xa6CeThe intersection of a source flags value with the \xe2\x80\xa60000000000000000jBits: 0..4CjAllocate a generic Vec of a certain size and copy data \xe2\x80\xa6DjReturn an otional reference to the <code>[VMR]</code> for the per-task \xe2\x80\xa6CkReturns the virtual start and end addresses for this regionlBits: 32..44kBits: 0..12fSafetyBgShare <code>value</code> with the host.AmInformation about an ACPI CPUAiError generating AES key.CeErrors related to Attestation handling. These may \xe2\x80\xa6BoGeneric errors related to attestation handling.BmAn error related to attestation certificates.BeError while decoding the ModR/M byte.BkNumber of entries in a page table (4KB/8B).BgError due to alignment check exception.BjError due to general protection exception.BbError due to page fault exception.BeError due to stack segment exception.CeGlobal <code>SNP_GUEST_REQUEST</code> driver instanceAmVersion of the message headerAmA view of an x86 instruction.0BgError reported when converting to UTF-8AnVersion of the message payloadBlError reported when there is no VMSA set up.CfThe instruction bytes specifically for OpCode decodingCjRepresents the classification of opcodes into distinct \xe2\x80\xa6CmDefines a set of flags for opcode attributes. These flags \xe2\x80\xa6AdOut of memory error.CbThe desired state of the page passed to PVALIDATE.CjA simple ticket-spinlock implementation for protecting \xe2\x80\xa6ChA resolved symbol name and offset for any given address.AaMore size helpersBaA Segment register in instruction0CcAn address to symbol resolver, using ELF symbol \xe2\x80\xa6DiGranularity of ranges mapped by [<code>struct VMR</code>]. The mapped \xe2\x80\xa60DhConverts the <code>VirtAddr</code> to a reference to the given type, \xe2\x80\xa60CfAllocates a full set of backing pages of type PageFileCkEnables the X86 local APIC in X2APIC mode by writing to \xe2\x80\xa6FcTransforms a <code>PageBox&lt;MaybeUninit&lt;T&gt;&gt;</code> into a <code>PageBox&lt;T&gt;</code>.CjSend an attestation request to the proxy. Proxy should \xe2\x80\xa6C`Create a new memory region with overflow checks.oID for compilerCnComposes a 64-bit value by combining the number of readers \xe2\x80\xa6CgGet a pointer to the content of the ACPI table at a \xe2\x80\xa6BkUsed to create a new file in the directory.0CgCreate a file with the given path from a given root \xe2\x80\xa60BcDecodes the index of the next page.A`Decodes the slabDdDecrypt the <code>SNP_GUEST_REQUEST</code> command stored in the \xe2\x80\xa6lBits: 32..64CkDeallocates the given contiguous physical DMA memory pages.BaSplits a 2MB page into 4KB pages.DfDump all <code>VMM</code> mappings in the RBTree. This function is \xe2\x80\xa6BcEncodes the index of the next page.BgEncodes the virtual address of the slabDiEncrypt the provided <code>SNP_GUEST_REQUEST</code> command and store \xe2\x80\xa6CjThe address of the function that\xe2\x80\x99s executed when the \xe2\x80\xa6CdObtains a reference to an I/O port implemetation \xe2\x80\xa6CbNumber of guard pages to reserve address space for0CiUpdate state before a task is scheduled out. Non-idle \xe2\x80\xa6BaThe version of the message headerBl<code>#HV</code> doorbell page for this CPU.BoUsed to define methods of <code>FsError</code>.CkInitializes memory by marking certain pages as reserved \xe2\x80\xa6BoUsed to check if the filesystem is initialized.DhInserts <code>VMM</code> into the virtual memory region. This method \xe2\x80\xa6ClReduces IRQ-disable nesting level on the current CPU and \xe2\x80\xa60CjLoad ACPI tables and their metadata from the ACPI Root \xe2\x80\xa6BdThe measurement calculated at launchBjRetrieve information about the root memoryCkRetrieves information about memory, including total and \xe2\x80\xa6CjMerges two pages of the same order into a new compound \xe2\x80\xa6AjThe version of the payloadCiSend a negotiation request to the proxy. Proxy should \xe2\x80\xa6CeCreate a new virtual memory mapping in the PerCpu VMRCjCreate new <code>Mapping</code> of <code>VMReserved</code>DiCreate a new <code>VMKernelStack</code> with the default size, packed \xe2\x80\xa6CoInitialize new <code>Mapping</code> with <code>VMPhysMem</code>EeCreate a new <code>Mapping</code> of <code>VMalloc</code> and allocate backing memoryjBits: 0..1jBits: 8..9AiSize of the output bufferAlInitializes paging settings.Df[<code>struct PageTableParts</code>] needed to map this VMR into a \xe2\x80\xa60ClDecrease IRQ-disable nesting level by 1. The method will \xe2\x80\xa6AnQuery IRQ state on current CPUAhUnconditionally set TPR.CjVMGEXIT operations generally need to be performed with \xe2\x80\xa6BaExecutes the vmmcall instruction.BfCopy data from the buffer into a sliceCbRead contents of a file into a <code>Buffer</code>10CeRead contents from the file to a <code>Buffer</code>.AcGuest-provided dataAkSize in bytes of the reportAlState relevant for scheduler0AiSet the authenticated taglBits: 16..17DeMarks a [<code>struct VMR</code>] as being associated with only a \xe2\x80\xa6lBits: 13..14CnGet a reference to the shadow stack page. This is required \xe2\x80\xa6BnShrinks the slab by freeing unused slab pages.CjIn a system where the NV memory used by the TPM is not \xe2\x80\xa6lBits: 48..60BhUnlink a file from its parent directory.0fSafetylBits: 14..15kBits: 0..16jBits: 0..8DdSet <code>size</code> bytes at <code>dst</code> to <code>val</code>.BaAuthenticated tag size (128 bits)CgIndicates that all addresses must be flushed on all \xe2\x80\xa6CgRepresents a set of CPUs, based on CPU index, which \xe2\x80\xa6Ee<code>IgvmBox</code> is a <code>Box</code>-type object that tracks the allocation \xe2\x80\xa6CkStruct representing information about a compound memory \xe2\x80\xa6BfError while decoding the OpCode bytes.BfError while decoding the prefix bytes.BhFeature mask for page table entry flags.BlError reported when convert a usize to BytesAcMessage header sizeCnAn abstraction over a memory region, expressed in terms of \xe2\x80\xa6BgNo OpCodeDesc generated while decoding.AoThe operation is not supported.BjErrors related to platform initialization.CdRepresents a SVSM directory with synchronized accessDgA lock guard obtained from a <code>SpinLock</code>. This lock guard \xe2\x80\xa6BfAn error related to APIC registration.CkStruct representing information about a reserved memory \xe2\x80\xa6CiStruct representing information about a slab memory page.DcRepresents a slab page for the <code>SlabPageSlab</code> allocator.BkUnable to fetch SEV-SNP attestation report.CmThis defines a platform abstraction to permit the SVSM to \xe2\x80\xa6CaThe firmware provided too many files to the guestB`End of user memory address rangeClAssociated helper function to modify TPR/interrupt state \xe2\x80\xa6ChAllocates a 2MB page table entry for a given virtual \xe2\x80\xa60ChAllocates a 4KB page table entry for a given virtual \xe2\x80\xa60AoAllocate a new page table root.DfAllocates a specific page frame number (<code>pfn</code>) within a \xe2\x80\xa6D`The bitwise or (<code>|</code>) of the bits in two flags values.0000000000000000ClIndicates whether the <code>call_pending</code> flag is set.CfGet the features and the capabilities of the platform.EeSends <code>cmd</code> to <code>vtpm</code> and returns the interpretation of its \xe2\x80\xa6CjClone the shared part of the page table; excluding the \xe2\x80\xa6BmRevision of compiler used to create the tableAkGets the GHCB for this CPU.BaPointer to currently running taskBbGets a pointer to the current task1AnDecodes the order of the page.CiEmulates IOIO instructions using the provided machine \xe2\x80\xa6AnEncodes the order of the page.CnThe address of the first instruction that will be executed \xe2\x80\xa6BmGet the capacity of the <code>SlabPage</code>CaGets the name for the given symbol as a C string.CgInitializes symbol data so that it can be used when \xe2\x80\xa6DeThe bitwise and (<code>&amp;</code>) of the bits in two flags values.0000000000000000ChDisables IRQs on the current CPU. Keeps track of the \xe2\x80\xa60AnQuery IRQ state on current CPUDhReturn a reference to the <code>[VMR]</code> for the per-task kernel \xe2\x80\xa6BmUsed to lookup for an entry in the directory.0BnRequest the size of the virtual memory mapping0BdRequest size of the mapping in byteskBits: 8..11BkNumber of instruction bytes being processedBfOEM-supplied string to identify tablesCnConverts a physical address within this memory region to a \xe2\x80\xa6ClIncrease IRQ-disable nesting level by 1. The method will \xe2\x80\xa6BoTry reading an instance of T from the iterator.CmAttempts to acquire the lock for reading in a single try, \xe2\x80\xa6BkReport ID of this guest\xe2\x80\x99s migration agentCjReport TCB version used to derive the VCEK that signed \xe2\x80\xa6AkLink to scheduler run queue0DiSend the provided VMPL0 <code>SNP_GUEST_REQUEST</code> command to the \xe2\x80\xa6CgInitialize the ApicAccessor - Must be called before \xe2\x80\xa6CnPointer to a task that is requesting an affinity change to \xe2\x80\xa60BeUsed to set the capacity of the file.jBits: 2..7fSafetyCgCompletes initialization of a per-CPU object during \xe2\x80\xa6ChReturns the index into page-table pages of given levels.CjReturns the virtual address for the top of this kernel \xe2\x80\xa6lBits: 15..16CfUnmaps the virtual memory region <code>vregion</code>.lBits: 17..26CkConverts a virtual address to a physical address within \xe2\x80\xa6DjEach <code>SNP_GUEST_REQUEST</code> message contains a sequence number \xe2\x80\xa6lBits: 16..17lBits: 13..14BhWrite to file from a <code>Buffer</code>BfCopy data from a slice into the Buffer01CaWrite data to the file via a <code>Buffer</code>.CiACPI Table Metadata Metadata associated with an ACPI, \xe2\x80\xa6CmStruct representing information about an allocated memory \xe2\x80\xa6CbA shadow stack to be used during context switches.BjError while decoding the Mem-Offset bytes.CjR12 bitfield for <code>TDVMCALL_REPORT_FATAL_ERROR</code>.ChAn raw, owned page in shared memory used for Hyper-V \xe2\x80\xa6BdThe ending address of the ISA range.BhThe instruction decoding is not invalid.ClNo valid VirtIO device found the specified address. This \xe2\x80\xa6AcInvalid Data formatChThe specified size causes an error when creating the \xe2\x80\xa6fSafetyCaMaximum physical address supported by the system.mAPIC Base MSRBeError while mapping linear addresses.CnFlags to represent how memory is accessed, e.g. write data \xe2\x80\xa6CiSub-tree of a page table that can be populated at the \xe2\x80\xa6DjDescribes a per-CPU mapping of type <code>T</code>.  This object has a \xe2\x80\xa6AmRepresents a raw file handle.CeAttestation successful, but unable to decrypt secret.BlAttestation successful, but no secret found.CgA scratch buffer to prepare a formatted string when \xe2\x80\xa6CmRepresents a simple virtual-to-physical memory allocator (\xe2\x80\xa6BaDefines the scope of a TLB flush.BlMap view of a ramfs file into virtual memory0CkMapping to be used as a kernel stack. This maps a stack \xe2\x80\xa60AiBasic TPM driver servicesAiTask kernel stack mapping0CkVirtual address region that has been allocated for this \xe2\x80\xa6AiTask shadow stack mapping0B`Add other <code>SlabPage</code>.CkAllocates a single memory page from the root memory region.AhAllocates a single page.CkAllocate other slot, caller must make sure there\xe2\x80\x99s at \xe2\x80\xa6BlSends an IPI specified by the X86 ICR value.DeThe bitwise and (<code>&amp;</code>) of the bits in two flags values.0000000000000000DfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa60000000000000000EhGets the physical address for a mapped <code>vaddr</code> or <code>None</code> if no \xe2\x80\xa6fSafetyBnWrites all bytes from the slice to the consoleDcFill up the <code>outbuf</code> slice provided with bytes from dataBiCreate a new thread for an existing task.BoStack boundaries of the currently running task.lBits: 32..44CgFinds an unused slab page and removes it from the slab.CmFrees a raw page by updating the free list and marking it \xe2\x80\xa6CgGet a slice of the header fields used as additional \xe2\x80\xa6CdGets a file page and increments its reference count.CiGets the next available page frame number for a given \xe2\x80\xa6CiGet the virtual address of the next <code>SlabPage</code>CnFind the next task to run, which is either the task at the \xe2\x80\xa6CjSHA-384 digest of the ID public key that signed the ID \xe2\x80\xa6DhInitialize an uninitialized <code>ImmutAfterInitCell</code> instance \xe2\x80\xa6ChUsed to initialize the filesystem with an empty root \xe2\x80\xa60CeIndicates whether use of IPIs is currently available.lBits: 27..28CjCount the startup of another AP for IPI blocking purposes.AnQuery IRQ state on current CPUAoCheck if the TPM is powered on.BhMaps a region of memory using 2MB pages.BhMaps a region of memory using 4KB pages.ChReturns the exclusive end of the physical address space.fSafetyChGets the next free page frame number from the free list.CkGets a pointer to the page information for a given page \xe2\x80\xa6AnInformation about the platformCmPrint a human-readable summary of the ACPI table header\xe2\x80\x99\xe2\x80\xa6ChReleases a file page and decrements its reference count.CiReads a null-terminated C string from the user space. \xe2\x80\xa6ClReads an APIC register, returning its value, or an error \xe2\x80\xa6CcRegisters an already set up GHCB page for this CPU.CiInitializes the root memory region with the specified \xe2\x80\xa6ChInitializes the RunQueue on the current CPU. It will \xe2\x80\xa60CjInitialized the scheduler for this (RunQueue)RunQueue. \xe2\x80\xa6CkIncrease the VMPCK0 sequence number by two. In order to \xe2\x80\xa6kBits: 0..16lBits: 63..64CnSets the idle task for this RunQueue. This function sets a \xe2\x80\xa6lBits: 31..32fSafetyBeSets the shared state for a 4KB page.2DhObtains the inner value of the cell, returning <code>Ok(T)</code> if \xe2\x80\xa6CnAttempts to acquire the lock for reading without blocking. \xe2\x80\xa6EgAllocates a dynamically-sized slice of <code>len</code> items of type <code>T</code>\xe2\x80\xa6CgPerform a virtual to physical translation using the \xe2\x80\xa6CiTask virtual memory range for use at CPL 3 - None for \xe2\x80\xa6jBits: 2..7CmAttempts to acquire the lock for writing in a single try, \xe2\x80\xa68BaLocal APIC ID register MSR offsetkAES-256 GCMCmRepresents the context of a decoded instruction, which is \xe2\x80\xa60BhDirectory entries including their names.0BiError while handling MMIO read operation.CnA wrapper type to reinterpret an input hypercall page as a \xe2\x80\xa6BdErrors related to ImmutAfterInitCellCdThis trait provides the necessary context for an \xe2\x80\xa60CgTrait representing a machine memory for instruction \xe2\x80\xa60BnInvalid address, usually provided by the guestBdEnd-of-Interrupt register MSR offsetBnInterrupt-Control-Register register MSR offsetBjInterrupt-Service-Register base MSR offsetCdError reported when there is no secrets page set up.CfMaximum physical address bits supported by the system.AlPage fault error code flags.DcStatic spinlock-protected instance of <code>SlabPageSlab</code> \xe2\x80\xa6EiStruct to add a <code>Buffer</code> interface to a non-mutable <code>&amp;[u8]</code> \xe2\x80\xa60CkThis defines a platform abstraction to permit stage2 to \xe2\x80\xa6CeErrors related to attesting SVSM\xe2\x80\x99s launch evidence.CcSize of the <code>SnpReportRequest.user_data</code>BbStart of user memory address rangeAmUnsupported TEE architecture.CjAllocates multiple memory pages with a specified order \xe2\x80\xa6BfAllocates pages with a specific order.CnEnables software IRQs in the X86 local APIC by setting the \xe2\x80\xa6BlRead from page to <code>Buffer</code> objectClAll IPI messages must be copied into a shared IPI buffer \xe2\x80\xa60CfRetrieves the demangled name for this symbol. This \xe2\x80\xa6fSafety0CcPerforms initialization of the platform runtime \xe2\x80\xa6ClPerforms initialiation of the environment specfic to the \xe2\x80\xa6lBits: 32..63BnCreate a memory region from two raw addresses.CfObtains the virtual address of the CPUID page, if any.DjReturns a mutable reference to the local APIC, or <code>None</code> if \xe2\x80\xa6DfInserts <code>VMM</code> with the specified alignment. This method \xe2\x80\xa6BiLoads all selectors from the current GDT.ChMap the specified virtual memory region at the given \xe2\x80\xa6jBits: 0..8BbPrepare the directory for removal.0CeReads page information for a given page frame number.CiAttempts to locate the symbol that corresponds to the \xe2\x80\xa6CfEnters an idle state if there is no task that can run.0jBits: 0..4kBits: 0..32jBits: 1..2kBits: 9..10lBits: 11..14lBits: 15..27lBits: 28..31lBits: 20..327BmPower-on the TPM, which also triggers a resetC`The signature algorithm used to sign this reportfSafetyCnAttempts to acquire the lock for writing without blocking. \xe2\x80\xa6DaAllocates enough pages to hold a <code>T</code>, but does not \xe2\x80\xa6C`Allocate some memory and share it with the host.DeAllocates enough pages to hold a <code>T</code>, and zeroes them out.CnDetermines whether the platform supports interrupts to the \xe2\x80\xa6jBits: 4..5CnPointer to a task that should be woken when returning from \xe2\x80\xa6BcWakes a task from idle if required.1C`Walks a page table at level 0 to find a mapping.C`Walks a page table at level 1 to find a mapping.C`Walks a page table at level 2 to find a mapping.CnWalks the page table to find a mapping for a given virtual \xe2\x80\xa6kBits: 0..16lBits: 63..64lBits: 31..320AgWrite a host-owned MSR.CmWrites a value to the specified APIC register. Returns an \xe2\x80\xa6CjWrites a value to a physical address region outside of \xe2\x80\xa6CfACPI Table Buffer A buffer containing ACPI tables. \xe2\x80\xa6ChHigher level representation of the raw ACPI table headerBdEnd-of-Interrupt register MSR offsetBnInterrupt-Control-Register register MSR offsetBjInterrupt-Service-Register base MSR offsetClError reported when size of the certificates exceeds the \xe2\x80\xa6BjError while handling MMIO write operation.CmA wrapper type to reinterpret an output hypercall page as \xe2\x80\xa6BfThe starting address of the ISA range.BmThe file page has an invalid virtual address.BbThe provided page type is invalid.BfInvalid RegCode for decoding Register.ChImplements the state handling methods for locks that \xe2\x80\xa6oX2APIC Base MSRBfSpurious-Interrupt-Register MSR offsetCiStorage type of a memory page, including encoding and \xe2\x80\xa6DiContains base functionality for all <code>VirtualMapping</code> types \xe2\x80\xa60BaMask for shared page table entry.BdEnd Address of per-cpu memory regionCnImplements the state handling methods for locks that raise \xe2\x80\xa6BiThe decoded instruction is not supported.CnAllocates and initializes a new VMSA for this CPU. Returns \xe2\x80\xa6CgCheck whether a given IRQ vector is currently being \xe2\x80\xa6ClInitialize the APIC  by setting an accessor object. This \xe2\x80\xa6ChCheck whether this region fully contains a different \xe2\x80\xa6CiReads a slice of bytes from a physical address region \xe2\x80\xa6ChCreates a virtual contigous mapping for the given 4k \xe2\x80\xa6BkDeallocate a slot given its virtual addressAlDecodes the reference count.lBits: 12..13lBits: 16..32AlEncodes the reference count.CcFrees a page of a specific order. If merging is \xe2\x80\xa6CkCalculate the virtual address of a PTE in the self-map, \xe2\x80\xa6CkGets the virtual offset of a virtual address within the \xe2\x80\xa6DiCasts a hypercall input page into a header of type <code>H</code> and \xe2\x80\xa6CnHypercall input/output pages for this CPU if running under \xe2\x80\xa6CkInitializes the global memory map based on the provided \xe2\x80\xa6EhInitialize this <code>VMR</code> by calling <code>VMR::initialize_common</code> with \xe2\x80\xa6CeCheck to see if the task scheduled on the current \xe2\x80\xa60lBits: 10..11CkMap the given linear address region to a machine memory \xe2\x80\xa60CjUsed to create a SVSM RAM filesystem from a filesystem \xe2\x80\xa60fSafetyAkUnconditionally enable IRQsCiReads an instance of T from a physical address region \xe2\x80\xa62CmGenerate a key used to establish a secure channel between \xe2\x80\xa6BmGet the last VMPCK0 sequence number accountedlBits: 32..64jBits: 0..1jBits: 8..9lBits: 48..60CgRuns the first time a new task is scheduled, in the \xe2\x80\xa6BfReturns the shared encrypt mask value.DhRelease all resources in the <code>PerCpu</code> instance associated \xe2\x80\xa6CiReturns the supported flags considering the feature mask.CeTemporary storage for tasks which are about to be \xe2\x80\xa60BlConverts an interrupt vector to a TPR value.BlTake a slice and return a reference for Self00DiUnmaps a region <code>vregion</code> of 2MB pages. The region must be \xe2\x80\xa6BjUnmaps a region of memory using 4KB pages.BjTask virtual memory range for use at CPL 0jBits: 0..4kBits: 0..32jBits: 1..2kBits: 9..10lBits: 11..14lBits: 15..27lBits: 28..31lBits: 20..327CfWrites page information for a given page frame number.fSafetyBfSpurious-Interrupt-Register MSR offsetBlPossible errors when attesting TEE evidence.CkMemory region with its physical/virtual addresses, page \xe2\x80\xa6BdThe specified page order is invalid.CnImplements the IRQ state handling methods as no-ops. Locks \xe2\x80\xa6CiPhysical address for the Launch VMSA (Virtual Machine \xe2\x80\xa6AdMessage payload sizeBbMask for private page table entry.C`Attestation successful, but no public key found.CmRepresents a sub-tree of a page-table which can be mapped \xe2\x80\xa6CnA guard that provides read access to the data protected by \xe2\x80\xa6BdBase Address of shared memory region0BaEnd address of task memory regionCjMSG_REPORT_REQ payload format (AMD SEV-SNP spec. table 20)BhRetrieve an ACPI table by its signature.BmWrite to page from <code>Buffer</code> objectCfCopies the result of the unicast IPI back into the \xe2\x80\xa6Bgper-cpu request mapping area size (1GB)BoUsed to create a subdirectory in the directory.0CjCreates and initializes the kernel state of a new user \xe2\x80\xa60lBits: 11..12ClFinished user-space task creation by putting the task on \xe2\x80\xa60BbConvert from a bits value exactly.0000000000000000CbCallers are expected to specify a valid CPU index.ChObtains the virtual address of the secrets page, if any.BjHandle a memory-mapped I/O read operation.0CmGets a pointer to the location of the HV doorbell pointer \xe2\x80\xa6CjCasts a hypercall output page into a slice of repeated \xe2\x80\xa6fSafetyChInitializes the global block device subsystem with a \xe2\x80\xa6ChReduces IRQ-disable nesting level on the current CPU \xe2\x80\xa6CiLoads ACPI CPU information by parsing the ACPI tables \xe2\x80\xa6CkMakes a virtual page shared by revoking its validation, \xe2\x80\xa6CiMap physical addresses into the global shared address \xe2\x80\xa6lBits: 14..15jCurrentTcbBgReturns the private encrypt mask value.CnProbes and enumerates all virtio-MMIO devices available in \xe2\x80\xa6AlUnconditionally disable IRQsBmRefills the free page list for a given order.CiPrepares a task switch. The function checks if a task \xe2\x80\xa6CiSends an IPI using the APIC logical destination mode. \xe2\x80\xa6CeSend a command for the TPM to run in a given localityCiSends an IPI message to a single CPU.  Because only a \xe2\x80\xa6BiSets the encryption state for a 4KB page.kBits: 8..11lBits: 15..16CkSet the page table entry with the specified address and \xe2\x80\xa6lBits: 17..26fSafetyDhInitialize an uninitialized <code>ImmutAfterInitCell</code> instance \xe2\x80\xa6CkUpdates the APIC_BASE MSR by reading the current value, \xe2\x80\xa6ChThis function is used to wait until all readers have \xe2\x80\xa6ChThis function is used to wait until all writers have \xe2\x80\xa6CiUsed to perform a walk over the items in a path while \xe2\x80\xa6lBits: 32..64jBits: 0..1jBits: 8..9lBits: 48..60CkThe attestation driver that communicates with the proxy \xe2\x80\xa6CfATTESTATION_REPORT format (AMD SEV-SNP spec. table 21)ClThe supplied VirtIO device is not of the extpected type. \xe2\x80\xa6ClA guard that provides exclusive write access to the data \xe2\x80\xa6BbBase address of task memory regionEgStruct to add a <code>Buffer</code> interface to a mutable <code>&amp;[u8]</code> slice0CjMSG_REPORT_RSP payload format (AMD SEV-SNP spec. table 23)CkGuard a per-task kernel mapping and unmap it when going \xe2\x80\xa6DcAllocated all <code>PageTablePart</code>s needed to map this regionClGet the MSR offset relative to a bitmap base MSR and the \xe2\x80\xa6DmTransforms a [<code>PageBox&lt;[MaybeUninit&lt;T&gt;]&gt;</code>] into a [\xe2\x80\xa6CnSHA-384 digest of the Author public key that certified the \xe2\x80\xa6CjFinds the neighboring page frame number for a compound \xe2\x80\xa6fSafety0CkReturns the report buffer gpa and size Checks if gpa is \xe2\x80\xa60BkHandle a memory-mapped I/O write operation.0CiHandle a page fault that occurred on a virtual memory \xe2\x80\xa60CiNotify the range that a page fault has occurred. This \xe2\x80\xa6CdCheck if the page table entry has reserved bits set.CmUsed to increase the capacity of the file by allocating a \xe2\x80\xa6AmInitializes the encrypt mask.FcInitialize this <code>VMR</code> by checking the <code>start</code> and <code>end</code> values \xe2\x80\xa6C`Get IRQ-disable nesting count on the current CPU0CkIncrements IRQ-disable nesting level on the current CPU \xe2\x80\xa6CdReturns whether shadow stacks are currently enabled.BdCheck if the reserved field is clearBmChecks if reserved fields are all set to zero0CmMakes a virtual page private by updating the page tables, \xe2\x80\xa6CkMakes the memory region pages read-only. This method is \xe2\x80\xa6CjConverts a physical address used for MMIO to a virtual \xe2\x80\xa6jBits: 7..8lBits: 12..64CnGets a mutable pointer to the page information for a given \xe2\x80\xa6CkPerforms a page state change between private and shared \xe2\x80\xa6DhPrints memory information based on the provided <code>MemInfo</code> \xe2\x80\xa6fSafetyCiSend an IPI using the APIC physical destination mode. \xe2\x80\xa6lBits: 32..44lBits: 27..28CgChanges whether interrupts will be enabled when the \xe2\x80\xa6CkCreates, initializes and starts a new kernel task. Note \xe2\x80\xa60CmAttempts to merge a given page with its neighboring page. \xe2\x80\xa6DgCopy <code>size</code> bytes from <code>src</code> to <code>dst</code>.DhExtended data size (<code>certs</code> size) provided by the user in \xe2\x80\xa6EdReturns <code>true</code> if the provided physical region <code>region</code> is \xe2\x80\xa69CmGet the TPM manifest i.e the EK public key by calling the \xe2\x80\xa6kBits: 8..11lBits: 15..16lBits: 17..26CjA memory location which is effectively immutable after \xe2\x80\xa6AlThe heap address is invalid.CfRaw header of an ACPI table. It corresponds to the \xe2\x80\xa6AnHeader of an entry within MADTBm<code>SNP_GUEST_REQUEST</code> message formatCdvTPM platform commands (SVSM spec, section 8.1 - \xe2\x80\xa6AeAllocate a file page.CcAllocates a file page with initial reference count.CkAllocates and initializes a slot for a slab page of the \xe2\x80\xa6AfAllocates a slab page.ClCheck whether an address is within this region, treating \xe2\x80\xa6CfConvert from a bits value, unsetting any unknown bits.0000000000000000CfRequest a regular VMPL0 attestation report to the PSP.CmInitializes a compound page with given page frame numbers \xe2\x80\xa6CeInitialize global allocatable virtual address ranges.ClReturns true if an extended report is requested Extended \xe2\x80\xa6DbSee <code>AttestServicesOp::is_extended_report</code> for details.CmLoads ACPI CPU information by parsing the ACPI tables. It \xe2\x80\xa6ClMakes the .ro_after_init section read-only (cf. svsm.lds \xe2\x80\xa6CjMarks a compound page and updates page information for \xe2\x80\xa6fSafety0lBits: 16..181BfSends an IPI message to multiple CPUs.lBits: 32..63jBits: 0..8jBits: 4..5EdReturns <code>true</code> if the provided physical address <code>paddr</code> is \xe2\x80\xa6CnRequest IPI blocking on the current CPU and wait until all \xe2\x80\xa6lBits: 32..44lBits: 27..283CiA guard that holds an exclusive borrow of the Hyper-V \xe2\x80\xa6AlSELF-IPI register MSR offsetCeAEAD Algorithm Encodings (AMD SEV-SNP spec. table 99)DiThe <code>TransitionPageTable</code> structure represents a temporary \xe2\x80\xa6BgError while translating linear address.9CkAllocates pages with a specific order and page information.C`Checks the access rights for a page table entry.CkCopy a CPUID page\xe2\x80\x99s content to memory pointed to by a \xe2\x80\xa6ChWrites a slice of bytes to a physical address region \xe2\x80\xa6CbGets the HV doorbell page configured for this CPU.CaFree multiple pages at the given virtual address.ChRequest an extended VMPL0 attestation report to the PSP.CcFill in the initial context structure for the SVSM.fSafetyCmReturns the manifest buffer gpa and size Checks if gpa is \xe2\x80\xa60B`Handles a runtime #VC exception.DkDivides a hypercall input page into a header of type <code>H</code> and \xe2\x80\xa63CnReturns whether shadow stacks are supported by the CPU and \xe2\x80\xa6AoSet address as shared via mask.ChAdd the PerCpu virtual range into the provided pagetableCmPopulates this paghe table with the contents of the given \xe2\x80\xa6CgThis function must always be called with interrupts \xe2\x80\xa6lBits: 12..13lBits: 16..32lBits: 10..11;CnCreates, initializes and starts a new kernel thread of the \xe2\x80\xa60<CnValidates low memory below the specified physical address, \xe2\x80\xa6=ClCheck that we support the hypervisor\xe2\x80\x99s advertised GHCB \xe2\x80\xa6CiUsed to perform a walk over the items in a path while \xe2\x80\xa6lBits: 32..63jBits: 0..8jBits: 4..5BjSELF-IPI register MSR offset (x2APIC only)CjDead code is allowed because the hypercall input logic \xe2\x80\xa6ChError serializing the negotiation request to JSON bytes.AcPerCPU CAA mappingsAgIST Stacks base addressBfPerCPU XSave Context area base addressDhClass of the <code>SNP_GUEST_REQUEST</code> command: Regular or ExtendedAgAllocate a zeroed page.AhAllocates a zeroed page.CnDeallocates a slot for a slab page of the given chunk size \xe2\x80\xa6AeEnable shadow stacks.B`Set address as private via mask.fSafety0lBits: 11..12lBits: 14..15CnCompletes initialization of a per-CPU object on the target \xe2\x80\xa6DfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa6000000000000000044DiAllocates a dynamically-sized slice of <code>len</code> uninitialized \xe2\x80\xa6lBits: 12..13lBits: 16..32lBits: 10..11CjWrite data from <code>Buffer</code> object to a file page.BbEntry for a local APIC within MADTClBase Address for temporary mappings - used by page-table \xe2\x80\xa6AdPerCPU VMSA mappingsBe<code>SNP_GUEST_REQUEST</code> driverDk<code>SNP_GUEST_REQUEST</code> message header format (AMD SEV-SNP spec. \xe2\x80\xa6ChTPM_SEND_COMMAND request structure (SVSM spec, table 16)CiInformation required to resolve a page fault within a \xe2\x80\xa6CdBasic services required to perform the VTPM ProtocolCiReads a slice of bytes from a physical address region \xe2\x80\xa6lBits: 18..20BnDetermine whether shadow stacks are supported.ClHandles a read from the SVSM-specific MSR defined the in \xe2\x80\xa6CnDetermines whether a given interrupt vector was invoked as \xe2\x80\xa6CkRead data from a file page and store it in a Buffer object.CjReads a vector of bytes from a physical address region \xe2\x80\xa6fSafetyjBits: 7..8lBits: 12..64EhSet the user_extdata_size to <code>n</code> and clear the first <code>n</code> bytes \xe2\x80\xa6ChEstablishes state required for guest/host communication.CiTranslate the given linear address to a physical address.0lBits: 11..12lBits: 14..15CjError deserializing the attestation response from JSON \xe2\x80\xa6CjError deserializing the negotiation response from JSON \xe2\x80\xa6CgGuard for a per-CPU page mapping to ensure adequate \xe2\x80\xa6AjHypervisor busy, try againBbDoubleFault IST stack base addressCmData page(s) the hypervisor will use to store certificate \xe2\x80\xa6CdMessage Type Encodings (AMD SEV-SNP spec. table 100)CiTPM_SEND_COMMAND response structure (SVSM spec, table 17)CmRetrieve an ACPI table from a specified offset within the \xe2\x80\xa6fSafety0CcReturns an optional MemoryRegion describing the \xe2\x80\xa6DfSee <code>AttestServicesOp::get_certificate_region</code> for details.CjGet the list of Platform Commands supported by the TPM \xe2\x80\xa63lBits: 16..18CkUsed to get an iterator over all the directory and file \xe2\x80\xa6DhReturns a copy of the this CAA with the <code>no_eoi_required</code> \xe2\x80\xa666CjValidate the specified memory region which has already \xe2\x80\xa6jBits: 7..8lBits: 12..64CmThe count of CPUs that have not yet requested blocking of \xe2\x80\xa6AmPerCPU mappings level 3 indexBoLevel3 page-table index shared between all CPUsBdEntry for a local X2APIC within MADTAjShared mappings region endAhRegion for PerCPU StacksBmSupported values for SnpReportResponse.statusCiCheck the size requrements for a type to be allocated \xe2\x80\xa6fSafetyAlTerminates the current task.01ChInserts the private address mask if the page is present.jBits: 4..5CfEnable platform-specific Hyper-V hypercall operations.CjIndicates whether this platform should invoke the SVSM \xe2\x80\xa6lBits: 16..18AkTask mappings level 3 indexAlShared mappings region startBkMapping address for Hyper-V hypercall page.C`Start and End for PAGE_SIZEed temporary mappings0DhThis implements one handler for each <code>TpmPlatformCommand</code> \xe2\x80\xa6CdAllocates hypercall input/output pages for this CPU.BeInitializes a platform-specific page.==BhSend a TpmSendCommandRequest to the vTPM;AlBuffer provided is too smallBlStack address to use during context switchesClAllocates a new HV doorbell page and registers it on the \xe2\x80\xa6ClFrees a platforms-specific page if it is not used by the \xe2\x80\xa6fSafetyCjDetermines the paging encryption masks for the current \xe2\x80\xa6ChInitialize the global <code>SnpGuestRequestDriver</code>DhReturns <code>true</code> if the specified APIC ID matches the given \xe2\x80\xa6lBits: 18..2044CmThis trait is used to describe a type that can be used as \xe2\x80\xa6ClCreate a shared mapping using of physical addresses into \xe2\x80\xa60DkSend the provided regular <code>SNP_GUEST_REQUEST</code> command to the \xe2\x80\xa60CkHandles a #VC exception in stage 2 using GHCB features, \xe2\x80\xa64CnMaximum buffer size that the hypervisor takes to store the \xe2\x80\xa6CmCreate a private mapping using of physical addresses into \xe2\x80\xa60DhSend the provided extended <code>SNP_GUEST_REQUEST</code> command to \xe2\x80\xa60CnMarks a virtual range of pages as valid or invalid for use \xe2\x80\xa6<<<CnThe location of a cpu-local shadow stack restore token that\xe2\x80\xa6BaPage table self-map level 3 indexBmShadow stack address of the per-cpu init taskCkMarks a physical range of pages as valid or invalid for \xe2\x80\xa6CgConfigures the use of alternate injection as requested.ClAttempts to deliver the specified IRQ into the specified \xe2\x80\xa6CfQueries the state of APIC registration on this system.BjDoubleFault ISST shadow stack base addressCjChanges the state of APIC registration on this system, \xe2\x80\xa6fSafetyCcShadow stack address to use during context switchesCmHandles a #VC exception in stage 2 before the GHCB is set \xe2\x80\xa6")