# Specify Global Variables
clockPeriod: &CLK_PERIOD "2.0ns"
clockPeriodby5: &CLK_PERIOD_BY_5 "0.4" # used for pin delays, update accordingly
verilogSrc: ["src-asic-lab/ALUdec.v",
  "src-asic-lab/ALU.v",
#  "src-asic-lab/no_cache_mem.v",
  "src-asic-lab/Memory151.v",
  "src-asic-lab/Riscv151.v",
  "src-asic-lab/riscv_arbiter.v",
  "src-asic-lab/riscv_top.v",
 # Add more source files here if you need
  "src-asic-lab/BranchComp.v",
  "src-asic-lab/BranchControl.v",
  "src-asic-lab/Cache.v",
  "src-asic-lab/CSR.v",
  "src-asic-lab/ImmDec.v",
  "src-asic-lab/ImmGen.v",
  "src-asic-lab/mux_21.v",
  "src-asic-lab/mux_41.v",
  "src-asic-lab/PCGen.v",
  "src-asic-lab/Regfile.v",
  "src-asic-lab/RiscvControl.v",
  "src-asic-lab/BranchControl.v",
  "src-asic-lab/HazardDetect.v",
  "src-asic-lab/RiscvDataFetch.v",
  "src-asic-lab/RiscvDataDX.v",
  "src-asic-lab/RiscvDataMW.v",

  "src-asic-lab/ALUop.vh",
  "src-asic-lab/ImmCode.vh",
  "src-asic-lab/const.vh",
  "src-asic-lab/LoadOp.vh",
  "src-asic-lab/Opcode.vh",
  "src-asic-lab/StoreOp.vh",
  "src-asic-lab/util.vh",

  ]

# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: *CLK_PERIOD, uncertainty: "0.1ns"}
]

# Input delays match INPUT_DELAY parameter in riscv_test_harness.v
vlsi.inputs.delays: [
  {name: "mem*", clock: "clk", direction: "input", delay: *CLK_PERIOD_BY_5}
]

synthesis.genus.def_file: "asic-lab.def"