$date
  Wed Jan 15 18:55:13 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module dmem_tb $end
$var reg 1 ! clk $end
$var reg 1 " memwrite $end
$var reg 32 # aluout[31:0] $end
$var reg 32 $ writedata[31:0] $end
$var reg 32 % readdata[31:0] $end
$scope module dmmem1 $end
$var reg 1 & clk $end
$var reg 1 ' memwrite $end
$var reg 32 ( aluout[31:0] $end
$var reg 32 ) writedata[31:0] $end
$var reg 32 * readdata[31:0] $end
$comment ram_m is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b00000000000000000000000000000010 #
b00000000000000000000000000000110 $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
0&
1'
b00000000000000000000000000000010 (
b00000000000000000000000000000110 )
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU *
#10000000
1!
1&
#20000000
0!
0"
b00000000000000000000000000000110 %
0&
0'
b00000000000000000000000000000110 *
#30000000
