(pcb "C:\Users\joaquin\repositories\music devices\prototype-zero\eagles\kicad test project\kicad test project.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.4-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 127555 -82654.5 174695 -126245)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Rect_L13_W4_P10
      (place C1 172720 -121920 front 180 (PN C))
    )
    (component Capacitors_ThroughHole:C_Radial_D5_L11_P2.5
      (place C2 148590 -96520 front 0 (PN CP1))
      (place C3 158750 -96520 front 0 (PN CP1))
      (place C5 170180 -96520 front 0 (PN CP1))
    )
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C4 151130 -111760 front 270 (PN C))
    )
    (component Pin_Headers:Pin_Header_Angled_1x02
      (place P1 138430 -102870 front 180 (PN CONN_01X02))
    )
    (component Resistors_ThroughHole:Resistor_Horizontal_RM15mm
      (place R1 166370 -87630 front 180 (PN R))
      (place SP1 166370 -91440 front 180 (PN SPEAKER))
    )
    (component Potentiometers:Potentiometer_WirePads_largePads
      (place RV1 138430 -107950 front 0 (PN POT))
    )
    (component "Housings_DIP:DIP-8_W7.62mm"
      (place U1 163830 -114300 front 90 (PN LM386))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Rect_L13_W4_P10
      (outline (path signal 50  -1750 2250  11750 2250))
      (outline (path signal 50  11750 2250  11750 -2250))
      (outline (path signal 50  11750 -2250  -1750 -2250))
      (outline (path signal 50  -1750 -2250  -1750 2250))
      (outline (path signal 150  -1500 2000  11500 2000))
      (outline (path signal 150  11500 2000  11500 -2000))
      (outline (path signal 150  11500 -2000  -1500 -2000))
      (outline (path signal 150  -1500 -2000  -1500 2000))
      (pin Rect[A]Pad_1400x1400_um 1 0 0)
      (pin Round[A]Pad_1400_um 2 10000 0)
    )
    (image Capacitors_ThroughHole:C_Radial_D5_L11_P2.5
      (outline (path signal 150  1325 2499  1325 -2499))
      (outline (path signal 150  1465 2491  1465 -2491))
      (outline (path signal 150  1605 2475  1605 95))
      (outline (path signal 150  1605 -95  1605 -2475))
      (outline (path signal 150  1745 2451  1745 490))
      (outline (path signal 150  1745 -490  1745 -2451))
      (outline (path signal 150  1885 2418  1885 657))
      (outline (path signal 150  1885 -657  1885 -2418))
      (outline (path signal 150  2025 2377  2025 764))
      (outline (path signal 150  2025 -764  2025 -2377))
      (outline (path signal 150  2165 2327  2165 835))
      (outline (path signal 150  2165 -835  2165 -2327))
      (outline (path signal 150  2305 2266  2305 879))
      (outline (path signal 150  2305 -879  2305 -2266))
      (outline (path signal 150  2445 2196  2445 898))
      (outline (path signal 150  2445 -898  2445 -2196))
      (outline (path signal 150  2585 2114  2585 896))
      (outline (path signal 150  2585 -896  2585 -2114))
      (outline (path signal 150  2725 2019  2725 871))
      (outline (path signal 150  2725 -871  2725 -2019))
      (outline (path signal 150  2865 1908  2865 823))
      (outline (path signal 150  2865 -823  2865 -1908))
      (outline (path signal 150  3005 1780  3005 745))
      (outline (path signal 150  3005 -745  3005 -1780))
      (outline (path signal 150  3145 1631  3145 628))
      (outline (path signal 150  3145 -628  3145 -1631))
      (outline (path signal 150  3285 1452  3285 440))
      (outline (path signal 150  3285 -440  3285 -1452))
      (outline (path signal 150  3425 1233  3425 -1233))
      (outline (path signal 150  3565 944  3565 -944))
      (outline (path signal 150  3705 472  3705 -472))
      (outline (path signal 150  3400 0  3355.95 -278.115  3228.11 -529.007  3029.01 -728.115
            2778.11 -855.951  2500 -900  2221.89 -855.951  1970.99 -728.115
            1771.88 -529.007  1644.05 -278.115  1600 0  1644.05 278.115
            1771.88 529.007  1970.99 728.115  2221.89 855.951  2500 900
            2778.11 855.951  3029.01 728.115  3228.11 529.007  3355.95 278.115))
      (outline (path signal 150  3787.5 0  3663.31 -784.131  3302.88 -1491.51  2741.51 -2052.88
            2034.13 -2413.31  1250 -2537.5  465.869 -2413.31  -241.505 -2052.88
            -802.881 -1491.51  -1163.31 -784.131  -1287.5 0  -1163.31 784.131
            -802.881 1491.51  -241.505 2052.88  465.869 2413.31  1250 2537.5
            2034.13 2413.31  2741.51 2052.88  3302.88 1491.51  3663.31 784.131))
      (outline (path signal 50  4050 0  3912.96 -865.248  3515.25 -1645.8  2895.8 -2265.25
            2115.25 -2662.96  1250 -2800  384.752 -2662.96  -395.799 -2265.25
            -1015.25 -1645.8  -1412.96 -865.248  -1550 0  -1412.96 865.248
            -1015.25 1645.8  -395.799 2265.25  384.752 2662.96  1250 2800
            2115.25 2662.96  2895.8 2265.25  3515.25 1645.8  3912.96 865.248))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Pin_Headers:Pin_Header_Angled_1x02
      (outline (path signal 50  -1500 1750  -1500 -4300))
      (outline (path signal 50  10650 1750  10650 -4300))
      (outline (path signal 50  -1500 1750  10650 1750))
      (outline (path signal 50  -1500 -4300  10650 -4300))
      (outline (path signal 150  -1300 1550  -1300 0))
      (outline (path signal 150  0 1550  -1300 1550))
      (outline (path signal 150  4191 127  10033 127))
      (outline (path signal 150  10033 127  10033 -127))
      (outline (path signal 150  10033 -127  4191 -127))
      (outline (path signal 150  4191 -127  4191 0))
      (outline (path signal 150  4191 0  10033 0))
      (outline (path signal 150  1524 254  1143 254))
      (outline (path signal 150  1524 -254  1143 -254))
      (outline (path signal 150  1524 -2286  1143 -2286))
      (outline (path signal 150  1524 -2794  1143 -2794))
      (outline (path signal 150  1524 1270  4064 1270))
      (outline (path signal 150  1524 -1270  4064 -1270))
      (outline (path signal 150  1524 -1270  1524 -3810))
      (outline (path signal 150  1524 -3810  4064 -3810))
      (outline (path signal 150  4064 -2286  10160 -2286))
      (outline (path signal 150  10160 -2286  10160 -2794))
      (outline (path signal 150  10160 -2794  4064 -2794))
      (outline (path signal 150  4064 -3810  4064 -1270))
      (outline (path signal 150  4064 -1270  4064 1270))
      (outline (path signal 150  10160 -254  4064 -254))
      (outline (path signal 150  10160 254  10160 -254))
      (outline (path signal 150  4064 254  10160 254))
      (outline (path signal 150  1524 -1270  4064 -1270))
      (outline (path signal 150  1524 1270  1524 -1270))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image Resistors_ThroughHole:Resistor_Horizontal_RM15mm
      (outline (path signal 50  -1250 -1500  -1250 1500))
      (outline (path signal 50  -1250 1500  16250 1500))
      (outline (path signal 50  16250 1500  16250 -1500))
      (outline (path signal 50  16250 -1500  -1250 -1500))
      (outline (path signal 150  2420 1270  2420 -1270))
      (outline (path signal 150  2420 -1270  12580 -1270))
      (outline (path signal 150  12580 -1270  12580 1270))
      (outline (path signal 150  12580 1270  2420 1270))
      (outline (path signal 150  13730 0  12580 0))
      (outline (path signal 150  1270 0  2420 0))
      (pin Round[A]Pad_1998.98_um 1 0 0)
      (pin Round[A]Pad_1998.98_um 2 15000 0)
    )
    (image Potentiometers:Potentiometer_WirePads_largePads
      (outline (path signal 150  5499.1 -10050.8  1950.72 -10050.8))
      (outline (path signal 150  5499.1 -8300.72  5499.1 -10050.8))
      (outline (path signal 150  5499.1 -1701.8  5499.1 48.26))
      (outline (path signal 150  5499.1 48.26  1899.92 48.26))
      (outline (path signal 150  4099.56 -5001.26  1849.12 -5052.06))
      (outline (path signal 150  4099.56 -5001.26  3098.8 -5951.22))
      (outline (path signal 150  4099.56 -5052.06  3149.6 -4051.3))
      (outline (path signal 150  4099.56 -1701.8  6799.58 -1701.8))
      (outline (path signal 150  6799.58 -1701.8  6799.58 -8300.72))
      (outline (path signal 150  6799.58 -8300.72  4099.56 -8300.72))
      (outline (path signal 150  4099.56 -8300.72  4099.56 -1701.8))
      (pin Round[A]Pad_2499.36_um 2 0 -5001.26)
      (pin Round[A]Pad_2499.36_um 3 0 -10002.5)
      (pin Round[A]Pad_2499.36_um 1 0 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -10100))
      (outline (path signal 50  8650 2450  8650 -10100))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -10100  8650 -10100))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -9915  7485 -8645))
      (outline (path signal 150  135 -9915  135 -8645))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -9915  7485 -9915))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Round[A]Pad_2499.36_um
      (shape (circle F.Cu 2499.36))
      (shape (circle B.Cu 2499.36))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2032_um
      (shape (path F.Cu 2032  0 0  0 0))
      (shape (path B.Cu 2032  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1400x1400_um
      (shape (rect F.Cu -700 -700 700 700))
      (shape (rect B.Cu -700 -700 700 700))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 U1-3)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 RV1-2)
    )
    (net VCC
      (pins C2-1 U1-6)
    )
    (net GNDREF
      (pins C2-2 C4-2 P1-1 RV1-3 SP1-2 U1-2 U1-4)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 U1-1)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 U1-8)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 R1-2)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 R1-1 U1-5)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 SP1-1)
    )
    (net "Net-(P1-Pad2)"
      (pins P1-2 RV1-1)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (class kicad_default "" GNDREF "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C3-Pad1)"
      "Net-(C3-Pad2)" "Net-(C4-Pad1)" "Net-(C5-Pad1)" "Net-(C5-Pad2)" "Net-(P1-Pad2)"
      "Net-(U1-Pad7)" VCC
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
