#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* UartDebug_RXInternalInterrupt */
#define UartDebug_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UartDebug_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UartDebug_RXInternalInterrupt__INTC_MASK 0x40000u
#define UartDebug_RXInternalInterrupt__INTC_NUMBER 18
#define UartDebug_RXInternalInterrupt__INTC_PRIOR_NUM 7
#define UartDebug_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define UartDebug_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UartDebug_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UartDebug_TXInternalInterrupt */
#define UartDebug_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UartDebug_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UartDebug_TXInternalInterrupt__INTC_MASK 0x80000u
#define UartDebug_TXInternalInterrupt__INTC_NUMBER 19
#define UartDebug_TXInternalInterrupt__INTC_PRIOR_NUM 7
#define UartDebug_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define UartDebug_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UartDebug_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UartXbee_RXInternalInterrupt */
#define UartXbee_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UartXbee_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UartXbee_RXInternalInterrupt__INTC_MASK 0x1000000u
#define UartXbee_RXInternalInterrupt__INTC_NUMBER 24
#define UartXbee_RXInternalInterrupt__INTC_PRIOR_NUM 7
#define UartXbee_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define UartXbee_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UartXbee_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UartXbee_TXInternalInterrupt */
#define UartXbee_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UartXbee_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UartXbee_TXInternalInterrupt__INTC_MASK 0x2000000u
#define UartXbee_TXInternalInterrupt__INTC_NUMBER 25
#define UartXbee_TXInternalInterrupt__INTC_PRIOR_NUM 7
#define UartXbee_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define UartXbee_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UartXbee_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TimerMainTick_TimerUDB */
#define TimerMainTick_TimerUDB_nrstSts_stsreg__0__MASK 0x01u
#define TimerMainTick_TimerUDB_nrstSts_stsreg__0__POS 0
#define TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define TimerMainTick_TimerUDB_nrstSts_stsreg__2__MASK 0x04u
#define TimerMainTick_TimerUDB_nrstSts_stsreg__2__POS 2
#define TimerMainTick_TimerUDB_nrstSts_stsreg__3__MASK 0x08u
#define TimerMainTick_TimerUDB_nrstSts_stsreg__3__POS 3
#define TimerMainTick_TimerUDB_nrstSts_stsreg__MASK 0x0Du
#define TimerMainTick_TimerUDB_nrstSts_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB08_A0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB08_A1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB08_D0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB08_D1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB08_F0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB08_F1

/* UartDebug_IntClock */
#define UartDebug_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UartDebug_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UartDebug_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UartDebug_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UartDebug_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UartDebug_IntClock__PM_ACT_MSK 0x02u
#define UartDebug_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UartDebug_IntClock__PM_STBY_MSK 0x02u

/* UartXbee_IntClock */
#define UartXbee_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UartXbee_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UartXbee_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UartXbee_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UartXbee_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UartXbee_IntClock__PM_ACT_MSK 0x04u
#define UartXbee_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UartXbee_IntClock__PM_STBY_MSK 0x04u

/* PinLightSkirting */
#define PinLightSkirting__0__MASK 0x40u
#define PinLightSkirting__0__PC CYREG_PRT0_PC6
#define PinLightSkirting__0__PORT 0
#define PinLightSkirting__0__SHIFT 6
#define PinLightSkirting__AG CYREG_PRT0_AG
#define PinLightSkirting__AMUX CYREG_PRT0_AMUX
#define PinLightSkirting__BIE CYREG_PRT0_BIE
#define PinLightSkirting__BIT_MASK CYREG_PRT0_BIT_MASK
#define PinLightSkirting__BYP CYREG_PRT0_BYP
#define PinLightSkirting__CTL CYREG_PRT0_CTL
#define PinLightSkirting__DM0 CYREG_PRT0_DM0
#define PinLightSkirting__DM1 CYREG_PRT0_DM1
#define PinLightSkirting__DM2 CYREG_PRT0_DM2
#define PinLightSkirting__DR CYREG_PRT0_DR
#define PinLightSkirting__INP_DIS CYREG_PRT0_INP_DIS
#define PinLightSkirting__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PinLightSkirting__LCD_EN CYREG_PRT0_LCD_EN
#define PinLightSkirting__MASK 0x40u
#define PinLightSkirting__PORT 0
#define PinLightSkirting__PRT CYREG_PRT0_PRT
#define PinLightSkirting__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PinLightSkirting__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PinLightSkirting__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PinLightSkirting__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PinLightSkirting__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PinLightSkirting__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PinLightSkirting__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PinLightSkirting__PS CYREG_PRT0_PS
#define PinLightSkirting__SHIFT 6
#define PinLightSkirting__SLW CYREG_PRT0_SLW

/* IsrMotionSensor */
#define IsrMotionSensor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IsrMotionSensor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IsrMotionSensor__INTC_MASK 0x400u
#define IsrMotionSensor__INTC_NUMBER 10
#define IsrMotionSensor__INTC_PRIOR_NUM 7
#define IsrMotionSensor__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define IsrMotionSensor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IsrMotionSensor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PinMotionSensor */
#define PinMotionSensor__0__MASK 0x02u
#define PinMotionSensor__0__PC CYREG_PRT6_PC1
#define PinMotionSensor__0__PORT 6
#define PinMotionSensor__0__SHIFT 1
#define PinMotionSensor__AG CYREG_PRT6_AG
#define PinMotionSensor__AMUX CYREG_PRT6_AMUX
#define PinMotionSensor__BIE CYREG_PRT6_BIE
#define PinMotionSensor__BIT_MASK CYREG_PRT6_BIT_MASK
#define PinMotionSensor__BYP CYREG_PRT6_BYP
#define PinMotionSensor__CTL CYREG_PRT6_CTL
#define PinMotionSensor__DM0 CYREG_PRT6_DM0
#define PinMotionSensor__DM1 CYREG_PRT6_DM1
#define PinMotionSensor__DM2 CYREG_PRT6_DM2
#define PinMotionSensor__DR CYREG_PRT6_DR
#define PinMotionSensor__INP_DIS CYREG_PRT6_INP_DIS
#define PinMotionSensor__INTSTAT CYREG_PICU6_INTSTAT
#define PinMotionSensor__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PinMotionSensor__LCD_EN CYREG_PRT6_LCD_EN
#define PinMotionSensor__MASK 0x02u
#define PinMotionSensor__PORT 6
#define PinMotionSensor__PRT CYREG_PRT6_PRT
#define PinMotionSensor__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PinMotionSensor__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PinMotionSensor__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PinMotionSensor__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PinMotionSensor__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PinMotionSensor__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PinMotionSensor__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PinMotionSensor__PS CYREG_PRT6_PS
#define PinMotionSensor__SHIFT 1
#define PinMotionSensor__SLW CYREG_PRT6_SLW
#define PinMotionSensor__SNAP CYREG_PICU6_SNAP

/* PwmMotor_PWMUDB */
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PwmMotor_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PwmMotor_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Du
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B1_UDB04_ST

/* PwmPiezo_PWMUDB */
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB13_A0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB13_A1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB13_D0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB13_D1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB13_F0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB13_F1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB14_A0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB14_A1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB14_D0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB14_D1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB14_F0
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB14_F1
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PwmPiezo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Du
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B0_UDB14_ST

/* UartDebug_BUART */
#define UartDebug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UartDebug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UartDebug_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define UartDebug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UartDebug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define UartDebug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UartDebug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UartDebug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UartDebug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UartDebug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UartDebug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define UartDebug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UartDebug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define UartDebug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UartDebug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UartDebug_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define UartDebug_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define UartDebug_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define UartDebug_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define UartDebug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UartDebug_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define UartDebug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UartDebug_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UartDebug_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UartDebug_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UartDebug_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UartDebug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UartDebug_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UartDebug_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UartDebug_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UartDebug_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define UartDebug_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define UartDebug_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UartDebug_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define UartDebug_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define UartDebug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UartDebug_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UartDebug_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define UartDebug_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define UartDebug_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UartDebug_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UartDebug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UartDebug_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UartDebug_BUART_sRX_RxSts__3__MASK 0x08u
#define UartDebug_BUART_sRX_RxSts__3__POS 3
#define UartDebug_BUART_sRX_RxSts__4__MASK 0x10u
#define UartDebug_BUART_sRX_RxSts__4__POS 4
#define UartDebug_BUART_sRX_RxSts__5__MASK 0x20u
#define UartDebug_BUART_sRX_RxSts__5__POS 5
#define UartDebug_BUART_sRX_RxSts__MASK 0x38u
#define UartDebug_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UartDebug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UartDebug_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UartDebug_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UartDebug_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define UartDebug_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define UartDebug_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UartDebug_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define UartDebug_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define UartDebug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UartDebug_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UartDebug_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define UartDebug_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define UartDebug_BUART_sTX_TxSts__0__MASK 0x01u
#define UartDebug_BUART_sTX_TxSts__0__POS 0
#define UartDebug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UartDebug_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UartDebug_BUART_sTX_TxSts__1__MASK 0x02u
#define UartDebug_BUART_sTX_TxSts__1__POS 1
#define UartDebug_BUART_sTX_TxSts__2__MASK 0x04u
#define UartDebug_BUART_sTX_TxSts__2__POS 2
#define UartDebug_BUART_sTX_TxSts__3__MASK 0x08u
#define UartDebug_BUART_sTX_TxSts__3__POS 3
#define UartDebug_BUART_sTX_TxSts__MASK 0x0Fu
#define UartDebug_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UartDebug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UartDebug_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB07_A0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB07_A1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB07_D0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB07_D1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB07_F0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB07_F1

/* AdcSar_ADC_SAR */
#define AdcSar_ADC_SAR__CLK CYREG_SAR0_CLK
#define AdcSar_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define AdcSar_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define AdcSar_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define AdcSar_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define AdcSar_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define AdcSar_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define AdcSar_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define AdcSar_ADC_SAR__CSR7 CYREG_SAR0_CSR7
#define AdcSar_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define AdcSar_ADC_SAR__PM_ACT_MSK 0x01u
#define AdcSar_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define AdcSar_ADC_SAR__PM_STBY_MSK 0x01u
#define AdcSar_ADC_SAR__SW0 CYREG_SAR0_SW0
#define AdcSar_ADC_SAR__SW2 CYREG_SAR0_SW2
#define AdcSar_ADC_SAR__SW3 CYREG_SAR0_SW3
#define AdcSar_ADC_SAR__SW4 CYREG_SAR0_SW4
#define AdcSar_ADC_SAR__SW6 CYREG_SAR0_SW6
#define AdcSar_ADC_SAR__TR0 CYREG_SAR0_TR0
#define AdcSar_ADC_SAR__TRIM__TR0 CYREG_FLSHID_MFG_CFG_SAR0_TR0
#define AdcSar_ADC_SAR__TRIM__TR1 CYREG_FLSHID_MFG_CFG_SAR0_TR1
#define AdcSar_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define AdcSar_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* AdcSar_theACLK */
#define AdcSar_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define AdcSar_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define AdcSar_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define AdcSar_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define AdcSar_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define AdcSar_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define AdcSar_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define AdcSar_theACLK__PM_ACT_MSK 0x01u
#define AdcSar_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define AdcSar_theACLK__PM_STBY_MSK 0x01u

/* PinUartDebugRx */
#define PinUartDebugRx__0__MASK 0x20u
#define PinUartDebugRx__0__PC CYREG_PRT6_PC5
#define PinUartDebugRx__0__PORT 6
#define PinUartDebugRx__0__SHIFT 5
#define PinUartDebugRx__AG CYREG_PRT6_AG
#define PinUartDebugRx__AMUX CYREG_PRT6_AMUX
#define PinUartDebugRx__BIE CYREG_PRT6_BIE
#define PinUartDebugRx__BIT_MASK CYREG_PRT6_BIT_MASK
#define PinUartDebugRx__BYP CYREG_PRT6_BYP
#define PinUartDebugRx__CTL CYREG_PRT6_CTL
#define PinUartDebugRx__DM0 CYREG_PRT6_DM0
#define PinUartDebugRx__DM1 CYREG_PRT6_DM1
#define PinUartDebugRx__DM2 CYREG_PRT6_DM2
#define PinUartDebugRx__DR CYREG_PRT6_DR
#define PinUartDebugRx__INP_DIS CYREG_PRT6_INP_DIS
#define PinUartDebugRx__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PinUartDebugRx__LCD_EN CYREG_PRT6_LCD_EN
#define PinUartDebugRx__MASK 0x20u
#define PinUartDebugRx__PORT 6
#define PinUartDebugRx__PRT CYREG_PRT6_PRT
#define PinUartDebugRx__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PinUartDebugRx__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PinUartDebugRx__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PinUartDebugRx__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PinUartDebugRx__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PinUartDebugRx__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PinUartDebugRx__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PinUartDebugRx__PS CYREG_PRT6_PS
#define PinUartDebugRx__SHIFT 5
#define PinUartDebugRx__SLW CYREG_PRT6_SLW

/* PinUartDebugTx */
#define PinUartDebugTx__0__MASK 0x10u
#define PinUartDebugTx__0__PC CYREG_PRT6_PC4
#define PinUartDebugTx__0__PORT 6
#define PinUartDebugTx__0__SHIFT 4
#define PinUartDebugTx__AG CYREG_PRT6_AG
#define PinUartDebugTx__AMUX CYREG_PRT6_AMUX
#define PinUartDebugTx__BIE CYREG_PRT6_BIE
#define PinUartDebugTx__BIT_MASK CYREG_PRT6_BIT_MASK
#define PinUartDebugTx__BYP CYREG_PRT6_BYP
#define PinUartDebugTx__CTL CYREG_PRT6_CTL
#define PinUartDebugTx__DM0 CYREG_PRT6_DM0
#define PinUartDebugTx__DM1 CYREG_PRT6_DM1
#define PinUartDebugTx__DM2 CYREG_PRT6_DM2
#define PinUartDebugTx__DR CYREG_PRT6_DR
#define PinUartDebugTx__INP_DIS CYREG_PRT6_INP_DIS
#define PinUartDebugTx__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PinUartDebugTx__LCD_EN CYREG_PRT6_LCD_EN
#define PinUartDebugTx__MASK 0x10u
#define PinUartDebugTx__PORT 6
#define PinUartDebugTx__PRT CYREG_PRT6_PRT
#define PinUartDebugTx__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PinUartDebugTx__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PinUartDebugTx__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PinUartDebugTx__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PinUartDebugTx__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PinUartDebugTx__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PinUartDebugTx__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PinUartDebugTx__PS CYREG_PRT6_PS
#define PinUartDebugTx__SHIFT 4
#define PinUartDebugTx__SLW CYREG_PRT6_SLW

/* UartXbee_BUART */
#define UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UartXbee_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UartXbee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UartXbee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UartXbee_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UartXbee_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UartXbee_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UartXbee_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UartXbee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UartXbee_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UartXbee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UartXbee_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UartXbee_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UartXbee_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UartXbee_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UartXbee_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UartXbee_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UartXbee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UartXbee_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UartXbee_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UartXbee_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UartXbee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UartXbee_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UartXbee_BUART_sRX_RxSts__3__MASK 0x08u
#define UartXbee_BUART_sRX_RxSts__3__POS 3
#define UartXbee_BUART_sRX_RxSts__4__MASK 0x10u
#define UartXbee_BUART_sRX_RxSts__4__POS 4
#define UartXbee_BUART_sRX_RxSts__5__MASK 0x20u
#define UartXbee_BUART_sRX_RxSts__5__POS 5
#define UartXbee_BUART_sRX_RxSts__MASK 0x38u
#define UartXbee_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UartXbee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UartXbee_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UartXbee_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UartXbee_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UartXbee_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UartXbee_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UartXbee_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UartXbee_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UartXbee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UartXbee_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UartXbee_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UartXbee_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UartXbee_BUART_sTX_TxSts__0__MASK 0x01u
#define UartXbee_BUART_sTX_TxSts__0__POS 0
#define UartXbee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UartXbee_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UartXbee_BUART_sTX_TxSts__1__MASK 0x02u
#define UartXbee_BUART_sTX_TxSts__1__POS 1
#define UartXbee_BUART_sTX_TxSts__2__MASK 0x04u
#define UartXbee_BUART_sTX_TxSts__2__POS 2
#define UartXbee_BUART_sTX_TxSts__3__MASK 0x08u
#define UartXbee_BUART_sTX_TxSts__3__POS 3
#define UartXbee_BUART_sTX_TxSts__MASK 0x0Fu
#define UartXbee_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UartXbee_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UartXbee_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UartXbee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UartXbee_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define UartXbee_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define UartXbee_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB06_A0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB06_A1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB06_D0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB06_D1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB06_F0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB06_F1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL

/* ClockPwmPiezo */
#define ClockPwmPiezo__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ClockPwmPiezo__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ClockPwmPiezo__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ClockPwmPiezo__CFG2_SRC_SEL_MASK 0x07u
#define ClockPwmPiezo__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ClockPwmPiezo__PM_ACT_MSK 0x01u
#define ClockPwmPiezo__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ClockPwmPiezo__PM_STBY_MSK 0x01u

/* PinLightFront */
#define PinLightFront__0__MASK 0x10u
#define PinLightFront__0__PC CYREG_PRT0_PC4
#define PinLightFront__0__PORT 0
#define PinLightFront__0__SHIFT 4
#define PinLightFront__AG CYREG_PRT0_AG
#define PinLightFront__AMUX CYREG_PRT0_AMUX
#define PinLightFront__BIE CYREG_PRT0_BIE
#define PinLightFront__BIT_MASK CYREG_PRT0_BIT_MASK
#define PinLightFront__BYP CYREG_PRT0_BYP
#define PinLightFront__CTL CYREG_PRT0_CTL
#define PinLightFront__DM0 CYREG_PRT0_DM0
#define PinLightFront__DM1 CYREG_PRT0_DM1
#define PinLightFront__DM2 CYREG_PRT0_DM2
#define PinLightFront__DR CYREG_PRT0_DR
#define PinLightFront__INP_DIS CYREG_PRT0_INP_DIS
#define PinLightFront__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PinLightFront__LCD_EN CYREG_PRT0_LCD_EN
#define PinLightFront__MASK 0x10u
#define PinLightFront__PORT 0
#define PinLightFront__PRT CYREG_PRT0_PRT
#define PinLightFront__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PinLightFront__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PinLightFront__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PinLightFront__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PinLightFront__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PinLightFront__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PinLightFront__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PinLightFront__PS CYREG_PRT0_PS
#define PinLightFront__SHIFT 4
#define PinLightFront__SLW CYREG_PRT0_SLW

/* PinUartXbeeRx */
#define PinUartXbeeRx__0__MASK 0x04u
#define PinUartXbeeRx__0__PC CYREG_PRT2_PC2
#define PinUartXbeeRx__0__PORT 2
#define PinUartXbeeRx__0__SHIFT 2
#define PinUartXbeeRx__AG CYREG_PRT2_AG
#define PinUartXbeeRx__AMUX CYREG_PRT2_AMUX
#define PinUartXbeeRx__BIE CYREG_PRT2_BIE
#define PinUartXbeeRx__BIT_MASK CYREG_PRT2_BIT_MASK
#define PinUartXbeeRx__BYP CYREG_PRT2_BYP
#define PinUartXbeeRx__CTL CYREG_PRT2_CTL
#define PinUartXbeeRx__DM0 CYREG_PRT2_DM0
#define PinUartXbeeRx__DM1 CYREG_PRT2_DM1
#define PinUartXbeeRx__DM2 CYREG_PRT2_DM2
#define PinUartXbeeRx__DR CYREG_PRT2_DR
#define PinUartXbeeRx__INP_DIS CYREG_PRT2_INP_DIS
#define PinUartXbeeRx__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PinUartXbeeRx__LCD_EN CYREG_PRT2_LCD_EN
#define PinUartXbeeRx__MASK 0x04u
#define PinUartXbeeRx__PORT 2
#define PinUartXbeeRx__PRT CYREG_PRT2_PRT
#define PinUartXbeeRx__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PinUartXbeeRx__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PinUartXbeeRx__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PinUartXbeeRx__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PinUartXbeeRx__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PinUartXbeeRx__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PinUartXbeeRx__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PinUartXbeeRx__PS CYREG_PRT2_PS
#define PinUartXbeeRx__SHIFT 2
#define PinUartXbeeRx__SLW CYREG_PRT2_SLW

/* PinUartXbeeTx */
#define PinUartXbeeTx__0__MASK 0x02u
#define PinUartXbeeTx__0__PC CYREG_PRT2_PC1
#define PinUartXbeeTx__0__PORT 2
#define PinUartXbeeTx__0__SHIFT 1
#define PinUartXbeeTx__AG CYREG_PRT2_AG
#define PinUartXbeeTx__AMUX CYREG_PRT2_AMUX
#define PinUartXbeeTx__BIE CYREG_PRT2_BIE
#define PinUartXbeeTx__BIT_MASK CYREG_PRT2_BIT_MASK
#define PinUartXbeeTx__BYP CYREG_PRT2_BYP
#define PinUartXbeeTx__CTL CYREG_PRT2_CTL
#define PinUartXbeeTx__DM0 CYREG_PRT2_DM0
#define PinUartXbeeTx__DM1 CYREG_PRT2_DM1
#define PinUartXbeeTx__DM2 CYREG_PRT2_DM2
#define PinUartXbeeTx__DR CYREG_PRT2_DR
#define PinUartXbeeTx__INP_DIS CYREG_PRT2_INP_DIS
#define PinUartXbeeTx__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PinUartXbeeTx__LCD_EN CYREG_PRT2_LCD_EN
#define PinUartXbeeTx__MASK 0x02u
#define PinUartXbeeTx__PORT 2
#define PinUartXbeeTx__PRT CYREG_PRT2_PRT
#define PinUartXbeeTx__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PinUartXbeeTx__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PinUartXbeeTx__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PinUartXbeeTx__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PinUartXbeeTx__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PinUartXbeeTx__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PinUartXbeeTx__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PinUartXbeeTx__PS CYREG_PRT2_PS
#define PinUartXbeeTx__SHIFT 1
#define PinUartXbeeTx__SLW CYREG_PRT2_SLW

/* PinLedOrange */
#define PinLedOrange__0__MASK 0x40u
#define PinLedOrange__0__PC CYREG_PRT2_PC6
#define PinLedOrange__0__PORT 2
#define PinLedOrange__0__SHIFT 6
#define PinLedOrange__AG CYREG_PRT2_AG
#define PinLedOrange__AMUX CYREG_PRT2_AMUX
#define PinLedOrange__BIE CYREG_PRT2_BIE
#define PinLedOrange__BIT_MASK CYREG_PRT2_BIT_MASK
#define PinLedOrange__BYP CYREG_PRT2_BYP
#define PinLedOrange__CTL CYREG_PRT2_CTL
#define PinLedOrange__DM0 CYREG_PRT2_DM0
#define PinLedOrange__DM1 CYREG_PRT2_DM1
#define PinLedOrange__DM2 CYREG_PRT2_DM2
#define PinLedOrange__DR CYREG_PRT2_DR
#define PinLedOrange__INP_DIS CYREG_PRT2_INP_DIS
#define PinLedOrange__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PinLedOrange__LCD_EN CYREG_PRT2_LCD_EN
#define PinLedOrange__MASK 0x40u
#define PinLedOrange__PORT 2
#define PinLedOrange__PRT CYREG_PRT2_PRT
#define PinLedOrange__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PinLedOrange__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PinLedOrange__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PinLedOrange__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PinLedOrange__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PinLedOrange__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PinLedOrange__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PinLedOrange__PS CYREG_PRT2_PS
#define PinLedOrange__SHIFT 6
#define PinLedOrange__SLW CYREG_PRT2_SLW

/* PinLightRear */
#define PinLightRear__0__MASK 0x20u
#define PinLightRear__0__PC CYREG_PRT0_PC5
#define PinLightRear__0__PORT 0
#define PinLightRear__0__SHIFT 5
#define PinLightRear__AG CYREG_PRT0_AG
#define PinLightRear__AMUX CYREG_PRT0_AMUX
#define PinLightRear__BIE CYREG_PRT0_BIE
#define PinLightRear__BIT_MASK CYREG_PRT0_BIT_MASK
#define PinLightRear__BYP CYREG_PRT0_BYP
#define PinLightRear__CTL CYREG_PRT0_CTL
#define PinLightRear__DM0 CYREG_PRT0_DM0
#define PinLightRear__DM1 CYREG_PRT0_DM1
#define PinLightRear__DM2 CYREG_PRT0_DM2
#define PinLightRear__DR CYREG_PRT0_DR
#define PinLightRear__INP_DIS CYREG_PRT0_INP_DIS
#define PinLightRear__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PinLightRear__LCD_EN CYREG_PRT0_LCD_EN
#define PinLightRear__MASK 0x20u
#define PinLightRear__PORT 0
#define PinLightRear__PRT CYREG_PRT0_PRT
#define PinLightRear__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PinLightRear__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PinLightRear__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PinLightRear__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PinLightRear__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PinLightRear__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PinLightRear__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PinLightRear__PS CYREG_PRT0_PS
#define PinLightRear__SHIFT 5
#define PinLightRear__SLW CYREG_PRT0_SLW

/* PinXbeeSleep */
#define PinXbeeSleep__0__MASK 0x01u
#define PinXbeeSleep__0__PC CYREG_PRT2_PC0
#define PinXbeeSleep__0__PORT 2
#define PinXbeeSleep__0__SHIFT 0
#define PinXbeeSleep__AG CYREG_PRT2_AG
#define PinXbeeSleep__AMUX CYREG_PRT2_AMUX
#define PinXbeeSleep__BIE CYREG_PRT2_BIE
#define PinXbeeSleep__BIT_MASK CYREG_PRT2_BIT_MASK
#define PinXbeeSleep__BYP CYREG_PRT2_BYP
#define PinXbeeSleep__CTL CYREG_PRT2_CTL
#define PinXbeeSleep__DM0 CYREG_PRT2_DM0
#define PinXbeeSleep__DM1 CYREG_PRT2_DM1
#define PinXbeeSleep__DM2 CYREG_PRT2_DM2
#define PinXbeeSleep__DR CYREG_PRT2_DR
#define PinXbeeSleep__INP_DIS CYREG_PRT2_INP_DIS
#define PinXbeeSleep__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PinXbeeSleep__LCD_EN CYREG_PRT2_LCD_EN
#define PinXbeeSleep__MASK 0x01u
#define PinXbeeSleep__PORT 2
#define PinXbeeSleep__PRT CYREG_PRT2_PRT
#define PinXbeeSleep__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PinXbeeSleep__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PinXbeeSleep__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PinXbeeSleep__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PinXbeeSleep__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PinXbeeSleep__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PinXbeeSleep__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PinXbeeSleep__PS CYREG_PRT2_PS
#define PinXbeeSleep__SHIFT 0
#define PinXbeeSleep__SLW CYREG_PRT2_SLW

/* IsrMainTick */
#define IsrMainTick__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IsrMainTick__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IsrMainTick__INTC_MASK 0x200000u
#define IsrMainTick__INTC_NUMBER 21
#define IsrMainTick__INTC_PRIOR_NUM 7
#define IsrMainTick__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define IsrMainTick__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IsrMainTick__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PinBattVolt */
#define PinBattVolt__0__MASK 0x04u
#define PinBattVolt__0__PC CYREG_PRT0_PC2
#define PinBattVolt__0__PORT 0
#define PinBattVolt__0__SHIFT 2
#define PinBattVolt__AG CYREG_PRT0_AG
#define PinBattVolt__AMUX CYREG_PRT0_AMUX
#define PinBattVolt__BIE CYREG_PRT0_BIE
#define PinBattVolt__BIT_MASK CYREG_PRT0_BIT_MASK
#define PinBattVolt__BYP CYREG_PRT0_BYP
#define PinBattVolt__CTL CYREG_PRT0_CTL
#define PinBattVolt__DM0 CYREG_PRT0_DM0
#define PinBattVolt__DM1 CYREG_PRT0_DM1
#define PinBattVolt__DM2 CYREG_PRT0_DM2
#define PinBattVolt__DR CYREG_PRT0_DR
#define PinBattVolt__INP_DIS CYREG_PRT0_INP_DIS
#define PinBattVolt__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PinBattVolt__LCD_EN CYREG_PRT0_LCD_EN
#define PinBattVolt__MASK 0x04u
#define PinBattVolt__PORT 0
#define PinBattVolt__PRT CYREG_PRT0_PRT
#define PinBattVolt__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PinBattVolt__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PinBattVolt__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PinBattVolt__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PinBattVolt__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PinBattVolt__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PinBattVolt__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PinBattVolt__PS CYREG_PRT0_PS
#define PinBattVolt__SHIFT 2
#define PinBattVolt__SLW CYREG_PRT0_SLW

/* PinLedGreen */
#define PinLedGreen__0__MASK 0x80u
#define PinLedGreen__0__PC CYREG_PRT2_PC7
#define PinLedGreen__0__PORT 2
#define PinLedGreen__0__SHIFT 7
#define PinLedGreen__AG CYREG_PRT2_AG
#define PinLedGreen__AMUX CYREG_PRT2_AMUX
#define PinLedGreen__BIE CYREG_PRT2_BIE
#define PinLedGreen__BIT_MASK CYREG_PRT2_BIT_MASK
#define PinLedGreen__BYP CYREG_PRT2_BYP
#define PinLedGreen__CTL CYREG_PRT2_CTL
#define PinLedGreen__DM0 CYREG_PRT2_DM0
#define PinLedGreen__DM1 CYREG_PRT2_DM1
#define PinLedGreen__DM2 CYREG_PRT2_DM2
#define PinLedGreen__DR CYREG_PRT2_DR
#define PinLedGreen__INP_DIS CYREG_PRT2_INP_DIS
#define PinLedGreen__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PinLedGreen__LCD_EN CYREG_PRT2_LCD_EN
#define PinLedGreen__MASK 0x80u
#define PinLedGreen__PORT 2
#define PinLedGreen__PRT CYREG_PRT2_PRT
#define PinLedGreen__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PinLedGreen__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PinLedGreen__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PinLedGreen__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PinLedGreen__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PinLedGreen__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PinLedGreen__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PinLedGreen__PS CYREG_PRT2_PS
#define PinLedGreen__SHIFT 7
#define PinLedGreen__SLW CYREG_PRT2_SLW

/* PinPwmMotor */
#define PinPwmMotor__0__MASK 0x40u
#define PinPwmMotor__0__PC CYREG_PRT12_PC6
#define PinPwmMotor__0__PORT 12
#define PinPwmMotor__0__SHIFT 6
#define PinPwmMotor__AG CYREG_PRT12_AG
#define PinPwmMotor__BIE CYREG_PRT12_BIE
#define PinPwmMotor__BIT_MASK CYREG_PRT12_BIT_MASK
#define PinPwmMotor__BYP CYREG_PRT12_BYP
#define PinPwmMotor__DM0 CYREG_PRT12_DM0
#define PinPwmMotor__DM1 CYREG_PRT12_DM1
#define PinPwmMotor__DM2 CYREG_PRT12_DM2
#define PinPwmMotor__DR CYREG_PRT12_DR
#define PinPwmMotor__INP_DIS CYREG_PRT12_INP_DIS
#define PinPwmMotor__MASK 0x40u
#define PinPwmMotor__PORT 12
#define PinPwmMotor__PRT CYREG_PRT12_PRT
#define PinPwmMotor__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PinPwmMotor__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PinPwmMotor__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PinPwmMotor__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PinPwmMotor__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PinPwmMotor__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PinPwmMotor__PS CYREG_PRT12_PS
#define PinPwmMotor__SHIFT 6
#define PinPwmMotor__SIO_CFG CYREG_PRT12_SIO_CFG
#define PinPwmMotor__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PinPwmMotor__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PinPwmMotor__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PinPwmMotor__SLW CYREG_PRT12_SLW

/* PinPwmPiezo */
#define PinPwmPiezo__0__MASK 0x10u
#define PinPwmPiezo__0__PC CYREG_PRT4_PC4
#define PinPwmPiezo__0__PORT 4
#define PinPwmPiezo__0__SHIFT 4
#define PinPwmPiezo__AG CYREG_PRT4_AG
#define PinPwmPiezo__AMUX CYREG_PRT4_AMUX
#define PinPwmPiezo__BIE CYREG_PRT4_BIE
#define PinPwmPiezo__BIT_MASK CYREG_PRT4_BIT_MASK
#define PinPwmPiezo__BYP CYREG_PRT4_BYP
#define PinPwmPiezo__CTL CYREG_PRT4_CTL
#define PinPwmPiezo__DM0 CYREG_PRT4_DM0
#define PinPwmPiezo__DM1 CYREG_PRT4_DM1
#define PinPwmPiezo__DM2 CYREG_PRT4_DM2
#define PinPwmPiezo__DR CYREG_PRT4_DR
#define PinPwmPiezo__INP_DIS CYREG_PRT4_INP_DIS
#define PinPwmPiezo__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PinPwmPiezo__LCD_EN CYREG_PRT4_LCD_EN
#define PinPwmPiezo__MASK 0x10u
#define PinPwmPiezo__PORT 4
#define PinPwmPiezo__PRT CYREG_PRT4_PRT
#define PinPwmPiezo__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PinPwmPiezo__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PinPwmPiezo__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PinPwmPiezo__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PinPwmPiezo__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PinPwmPiezo__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PinPwmPiezo__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PinPwmPiezo__PS CYREG_PRT4_PS
#define PinPwmPiezo__SHIFT 4
#define PinPwmPiezo__SLW CYREG_PRT4_SLW

/* AdcSar_IRQ */
#define AdcSar_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define AdcSar_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define AdcSar_IRQ__INTC_MASK 0x1000u
#define AdcSar_IRQ__INTC_NUMBER 12
#define AdcSar_IRQ__INTC_PRIOR_NUM 7
#define AdcSar_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define AdcSar_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define AdcSar_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PinLedRed */
#define PinLedRed__0__MASK 0x20u
#define PinLedRed__0__PC CYREG_PRT2_PC5
#define PinLedRed__0__PORT 2
#define PinLedRed__0__SHIFT 5
#define PinLedRed__AG CYREG_PRT2_AG
#define PinLedRed__AMUX CYREG_PRT2_AMUX
#define PinLedRed__BIE CYREG_PRT2_BIE
#define PinLedRed__BIT_MASK CYREG_PRT2_BIT_MASK
#define PinLedRed__BYP CYREG_PRT2_BYP
#define PinLedRed__CTL CYREG_PRT2_CTL
#define PinLedRed__DM0 CYREG_PRT2_DM0
#define PinLedRed__DM1 CYREG_PRT2_DM1
#define PinLedRed__DM2 CYREG_PRT2_DM2
#define PinLedRed__DR CYREG_PRT2_DR
#define PinLedRed__INP_DIS CYREG_PRT2_INP_DIS
#define PinLedRed__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PinLedRed__LCD_EN CYREG_PRT2_LCD_EN
#define PinLedRed__MASK 0x20u
#define PinLedRed__PORT 2
#define PinLedRed__PRT CYREG_PRT2_PRT
#define PinLedRed__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PinLedRed__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PinLedRed__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PinLedRed__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PinLedRed__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PinLedRed__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PinLedRed__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PinLedRed__PS CYREG_PRT2_PS
#define PinLedRed__SHIFT 5
#define PinLedRed__SLW CYREG_PRT2_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x0E136069
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DATA_CACHE_ENABLED 0
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_DBE
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x0400
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x1000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
