/*
 * ethernet.c
 *
 *  Created on: Jan 8, 2024
 *      Author: A.R.T.
 */
#include "ethernet.h"

void transmitir_spi(uint8_t *p, uint8_t len) { //Solo Transmite para modificar o acceder o escribir a cierto registro.
	HAL_StatusTypeDef res;
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); // pull the pin low
	res = HAL_SPI_Transmit(&hspi1, p, len, 1000);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET); // pull the pin high
	if (res != HAL_OK)
		Error_Handler();
	HAL_Delay(10);
}

/////////////////////////////////////////////////////////////////////////////////////////////////
void transmitir_recibir_spi(uint8_t *p_t, uint8_t len_t, uint8_t *p_r,
		uint16_t len_r) { //manda un comando (Transmite) para recibir data que envía el chip w5500
	HAL_StatusTypeDef res;
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); // pull the pin low
	res = HAL_SPI_Transmit(&hspi1, p_t, len_t, 1000);
	HAL_SPI_Receive(&hspi1, p_r, len_r, 1000);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET); // pull the pin high
	if (res != HAL_OK)
		Error_Handler();
	HAL_Delay(10);

}

/////////////////////////////////////////////////////////////////////////////////////////////////
void common_register_block(uint8_t *buff, uint16_t address, uint8_t *data,
		uint8_t len) { // Configuración de los registros comunes: encargados de la dirección IP y dirección MAC
	uint16_t os_address;
	uint8_t bsb;
	uint8_t rwb;
	uint8_t om;
	uint8_t c_phase;
	bsb = 0x00;
	rwb = 0x01 << 2; // write
	om = 00; // VDM
	c_phase = bsb | rwb | om;
	os_address = address;
	os_address = os_address << 8;
	p = buff;
	memcpy(p, &os_address, 2);
	p += 2;
	memcpy(p, &c_phase, 1);
	p += 1;
	for (int i = 0; i < len; i++) {
		memcpy(p, &data[i], 1);
		p += 1;
	}
	transmitir_spi(buff, (3 + len));
	//free(buff);
}
//////////////////////////////////////////////////////////////////////////////////////////////////
void eth_write_reg(uint8_t bsb, uint16_t address, uint8_t *data, uint16_t len) { // Los registros de socket brindan la comunicación del canal. Con BSB[4:0] se puede seleccionar el socket a utilizar

	uint8_t *buff;
	buff = malloc(sizeof(uint8_t) * len + 3);
	if (buff == NULL)
		Error_Handler();

	uint16_t os_address;
	uint8_t rwb;
	uint8_t om;
	uint8_t c_phase;
	uint8_t t = 3 + len;
	bsb = bsb << 3;
	rwb = 0x01 << 2; // write
	om = 00; // VDM
	c_phase = bsb | rwb | om;
	os_address = (address << 8) + ((address >> 8) & 0x00FF);
	p = buff;
	memcpy(p, &os_address, 2);
	p += 2;
	memcpy(p, &c_phase, 1);
	p += 1;
	for (int i = 0; i < len; i++) {
		memcpy(p, &data[i], 1);
		p += 1;
	}
	transmitir_spi(buff, t);
	free(buff);
}

void socket_write_register(uint8_t *buff, uint16_t address, uint8_t bsb,
		uint8_t *data, uint16_t len) { // Los registros de socket brindan la comunicación del canal. Con BSB[4:0] se puede seleccionar el socket a utilizar
	uint16_t os_address;
	uint8_t rwb;
	uint8_t om;
	uint8_t c_phase;
	uint8_t t = 3 + len;
	bsb = bsb << 3;
	rwb = 0x01 << 2; // write
	om = 00; // VDM
	c_phase = bsb | rwb | om;
	//os_address_1 = address << 8;
	os_address = (address << 8) + ((address >> 8) & 0x00FF);
	p = buff;
	memcpy(p, &os_address, 2);
	p += 2;
	memcpy(p, &c_phase, 1);
	p += 1;
	for (int i = 0; i < len; i++) {
		memcpy(p, &data[i], 1);
		p += 1;
	}
	transmitir_spi(buff, t);
}

void eth_read_reg(uint8_t BSB_SELECT, uint16_t offset, uint8_t *buffer_r,
		uint16_t buffer_r_len) {
	uint16_t offset_address = 0; /*revisar esta inicialización*/
	uint8_t buffer_t[3];
	offset_address = offset << 8;
	uint8_t BSB = BSB_SELECT << 3; // block select bit: 0x01 SOCKET REGISTER, 0x02 SOCKET TX BUFFER, 0x03 SOCKET RX BUFFER
	uint8_t RWB = 0x00 << 2; // read
	uint8_t OM = 00; // VDM
	uint8_t control_phase = BSB | RWB | OM;
	buffer_t[0] = (offset >> 8) & 0xFF;
	buffer_t[1] = (offset & 0xFF);
	buffer_t[2] = control_phase;
	transmitir_recibir_spi(buffer_t, 3, buffer_r, buffer_r_len);
}

void common_reg_config(uint8_t buffer[243], uint8_t mode, uint8_t gar[],
		uint8_t sub_r[], uint8_t shar[], uint8_t sipr[]) {

	//---------------------- configuracion common register
	common_register_block(buffer, 0x00, (uint8_t*) &mode, sizeof(mode));
	common_register_block(buffer, 0x01, gar, sizeof(gar));
	common_register_block(buffer, 0x05, sub_r, sizeof(sub_r));
	common_register_block(buffer, 0x09, shar, sizeof(shar));
	common_register_block(buffer, 0x0F, sipr, sizeof(sipr));
}

void socket_reg_config(uint8_t buffer[243], uint8_t S_MR, uint8_t S_PORT[2],
		uint8_t S_DHAR[6], uint8_t S_DPORT[2], uint8_t S_MMS[2], uint8_t S_TTL,
		uint8_t S_RXBUF_SIZE, uint8_t S_TXBUF_SIZE, uint8_t S_CR_open,
		uint8_t S_CR_listen) {
	//---------------------- configuracion socket register
	socket_write_register(buffer, 0x00, 0x01, (uint8_t*) &S_MR, sizeof(S_MR));
	socket_write_register(buffer, 0x04, 0x01, (uint8_t*) S_PORT,
			sizeof(S_PORT));
	socket_write_register(buffer, 0x06, 0x01, (uint8_t*) &S_DHAR,
			sizeof(S_DHAR));
	socket_write_register(buffer, 0x10, 0x01, (uint8_t*) S_DPORT,
			sizeof(S_DPORT));
	socket_write_register(buffer, 0x12, 0x01, (uint8_t*) &S_MMS, sizeof(S_MMS));
	socket_write_register(buffer, 0x16, 0x01, (uint8_t*) &S_TTL, sizeof(S_TTL));
	socket_write_register(buffer, 0x1E, 0x01, (uint8_t*) &S_RXBUF_SIZE,
			sizeof(S_RXBUF_SIZE));
	socket_write_register(buffer, 0x1F, 0x01, (uint8_t*) &S_TXBUF_SIZE,
			sizeof(S_TXBUF_SIZE));
	socket_write_register(buffer, 0x01, 0x01, (uint8_t*) &S_CR_open,
			sizeof(S_CR_open));
	socket_write_register(buffer, 0x01, 0x01, (uint8_t*) &S_CR_listen,
			sizeof(S_CR_listen));
}

void eth_transmit(uint8_t sn_reg, uint8_t *data, uint16_t data_len) {
	/*
	 * 1. Read the starting address for saving the transmitting data.
	 2. Save the transmitting data from the starting address of Socket n TX
	 buffer.
	 3. After saving the transmitting data, update Sn_TX_WR to the
	 increased value as many as transmitting data size. If the increment
	 value exceeds the maximum value 0xFFFF(greater than 0x10000 and the
	 carry bit occurs), then the carry bit is ignored and will automatically
	 update with the lower 16bits value.
	 4. Transmit the saved data in Socket n TX Buffer by using SEND/SEND
	 command
	 */
	uint8_t s_TX_RD[2];
	uint16_t ptr = 0;

	eth_read_reg(sn_reg, S_TX_RD_OFFSET, s_TX_RD, sizeof(s_TX_RD));

	ptr = (s_TX_RD[0] << 8) + s_TX_RD[1];
	eth_write_reg(sn_reg + S_N_TX_OFFSET, ptr, data, data_len);

	ptr = (ptr + data_len);
	s_TX_RD[0] = (ptr >> 8) & 0x00FF;
	s_TX_RD[1] = (ptr) & 0x00FF;
	eth_write_reg(sn_reg, S_TX_WR_OFFSET, s_TX_RD, sizeof(s_TX_RD));

	uint8_t cmd[1];
	cmd[0] = S_CR_SEND;
	eth_write_reg(sn_reg, S_CR_OFFSET, cmd, sizeof(cmd));

}

void socket_cmd_cfg(uint8_t sn_reg, uint8_t cmd) {
	// SOCK_ESTABLISHED
	eth_write_reg(sn_reg, S_CR_OFFSET, (uint8_t*) &cmd, sizeof(cmd));

}

uint16_t read_socket_n_rx_buffer_len(uint8_t sn_reg) {
	uint8_t s_RX_RS[2];
	eth_read_reg(sn_reg, S_RX_RS_OFFSET, s_RX_RS, sizeof(s_RX_RS));
	return ((s_RX_RS[1]) & 0xFFFF) | ((s_RX_RS[0] << 8) & 0xFFFF);
}

uint16_t read_socket_n_rx_buffer_read_addr(uint8_t sn_reg) {
	uint8_t s_RX_RD[2];
	eth_read_reg(sn_reg, S_RX_RD_OFFSET, s_RX_RD, sizeof(s_RX_RD));
	return ((s_RX_RD[1]) & 0xFFFF) | ((s_RX_RD[0] << 8) & 0xFFFF);
}

void update_socket_n_rx_buffer_addr(uint8_t sn_reg, uint16_t offset_address) {
	uint8_t s_RX_RD[2];
	s_RX_RD[0] = (offset_address >> 8) & 0x00FF;
	s_RX_RD[1] = (offset_address) & 0x00FF;
	eth_write_reg(sn_reg, S_RX_RD_OFFSET, &(s_RX_RD[0]), 1);
	eth_write_reg(sn_reg, S_RX_RD_OFFSET+1, &(s_RX_RD[1]), 1);
}

uint8_t read_socket_n_rx_buffer(uint8_t sn_reg, uint8_t *data_rcv) {
	uint16_t len_rx;
	uint16_t s_RX_RD_addr;
	uint16_t s_RX_RD_addr_updated;
	len_rx = read_socket_n_rx_buffer_len(sn_reg);

	if (len_rx <= 0)
		return (0);	s_RX_RD_addr = read_socket_n_rx_buffer_read_addr(sn_reg);
	eth_read_reg(sn_reg + S_N_RX_OFFSET, s_RX_RD_addr, data_rcv, len_rx);

	s_RX_RD_addr_updated = s_RX_RD_addr + len_rx;
	update_socket_n_rx_buffer_addr(sn_reg, s_RX_RD_addr_updated);

	return len_rx;
}
