<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='900' ll='907' type='void llvm::TargetInstrInfo::loadRegFromStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, unsigned int DestReg, int FrameIndex, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='897'>/// Load the specified register of the given register class from the specified
  /// stack frame index. The load instruction is to be added to the given
  /// machine basic block before the specified machine instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='919' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller12insertReloadEjN4llvm9SlotIndexENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='567' u='c' c='_ZL17insertCSRRestoresRN4llvm17MachineBasicBlockERSt6vectorINS_15CalleeSavedInfoESaIS3_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='348' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjt'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='524' u='c' c='_ZN4llvm12RegScavenger5spillEjRKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='609' u='c' c='_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEEiPNS_13LiveIntervalsEPNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameLowering.cpp' l='469' u='c' c='_ZNK4llvm18XCoreFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorI6751630'/>
