// Seed: 3506484243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input wand id_0
);
  assign id_2 = id_0;
  assign id_2 = 1;
  assign id_2 = 1;
  assign id_2 = 1'b0;
  wire id_3, id_4, id_5;
  assign id_4 = {id_3{id_3}};
  logic [7:0] id_6;
  assign id_4 = id_6[1'b0];
  module_0(
      id_3, id_5, id_3, id_4
  );
endmodule
