
*** Running vivado
    with args -log pynq_top_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pynq_top_1_0.tcl



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /scratch/safe/SDSoC/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/scratch/safe/SDSoC/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source pynq_top_1_0.tcl -notrace
Command: synth_design -top pynq_top_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 145770 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.711 ; gain = 0.000 ; free physical = 172742 ; free virtual = 187386
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pynq_top_1_0' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_top_1_0/synth/pynq_top_1_0.vhd:87]
INFO: [Synth 8-3491] module 'a0_top' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:12' bound to instance 'U0' of component 'a0_top' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_top_1_0/synth/pynq_top_1_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'a0_top' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:172]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:224]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:245]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:248]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:268]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:272]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:433]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_kh_mem_V' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_kh_mem_V.vhd:77' bound to instance 'kh_mem_V_U' of component 'a0_top_kh_mem_V' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:649]
INFO: [Synth 8-638] synthesizing module 'a0_top_kh_mem_V' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_kh_mem_V.vhd:92]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_kh_mem_V_ram' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_kh_mem_V.vhd:13' bound to instance 'a0_top_kh_mem_V_ram_U' of component 'a0_top_kh_mem_V_ram' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_kh_mem_V.vhd:106]
INFO: [Synth 8-638] synthesizing module 'a0_top_kh_mem_V_ram' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_kh_mem_V.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter awidth bound to: 6 - type: integer 
	Parameter mem_size bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_top_kh_mem_V_ram' (1#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_kh_mem_V.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'a0_top_kh_mem_V' (2#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_kh_mem_V.vhd:92]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 2341 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_wt_mem_V_0' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_wt_mem_V_0.vhd:77' bound to instance 'wt_mem_V_0_U' of component 'a0_top_wt_mem_V_0' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:663]
INFO: [Synth 8-638] synthesizing module 'a0_top_wt_mem_V_0' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_wt_mem_V_0.vhd:92]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 2341 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_wt_mem_V_0_ram' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_wt_mem_V_0.vhd:13' bound to instance 'a0_top_wt_mem_V_0_ram_U' of component 'a0_top_wt_mem_V_0_ram' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_wt_mem_V_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'a0_top_wt_mem_V_0_ram' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_wt_mem_V_0.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter awidth bound to: 12 - type: integer 
	Parameter mem_size bound to: 2341 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_top_wt_mem_V_0_ram' (3#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_wt_mem_V_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'a0_top_wt_mem_V_0' (4#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_wt_mem_V_0.vhd:92]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 2341 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_wt_mem_V_0' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_wt_mem_V_0.vhd:77' bound to instance 'wt_mem_V_1_U' of component 'a0_top_wt_mem_V_0' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:677]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_dmem_V_0_0' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_dmem_V_0_0.vhd:77' bound to instance 'dmem_V_0_0_U' of component 'a0_top_dmem_V_0_0' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:691]
INFO: [Synth 8-638] synthesizing module 'a0_top_dmem_V_0_0' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_dmem_V_0_0.vhd:92]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_dmem_V_0_0_ram' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_dmem_V_0_0.vhd:13' bound to instance 'a0_top_dmem_V_0_0_ram_U' of component 'a0_top_dmem_V_0_0_ram' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_dmem_V_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'a0_top_dmem_V_0_0_ram' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_dmem_V_0_0.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_top_dmem_V_0_0_ram' (5#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_dmem_V_0_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'a0_top_dmem_V_0_0' (6#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_dmem_V_0_0.vhd:92]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_dmem_V_0_0' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_dmem_V_0_0.vhd:77' bound to instance 'dmem_V_0_1_U' of component 'a0_top_dmem_V_0_0' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:705]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_dmem_V_0_0' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_dmem_V_0_0.vhd:77' bound to instance 'dmem_V_1_0_U' of component 'a0_top_dmem_V_0_0' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:719]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_dmem_V_0_0' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_dmem_V_0_0.vhd:77' bound to instance 'dmem_V_1_1_U' of component 'a0_top_dmem_V_0_0' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:733]
INFO: [Synth 8-3491] module 'a0_bin_conv' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:12' bound to instance 'grp_bin_conv_fu_599' of component 'a0_bin_conv' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:747]
INFO: [Synth 8-638] synthesizing module 'a0_bin_conv' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:210]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:364]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:578]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:2142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:2145]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:2253]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:2322]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:2572]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:4466]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:5289]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7033]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_0_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7542]
INFO: [Synth 8-638] synthesizing module 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:127]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud_ram' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:13' bound to instance 'a0_bin_conv_fixed_bucud_ram_U' of component 'a0_bin_conv_fixed_bucud_ram' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:146]
INFO: [Synth 8-638] synthesizing module 'a0_bin_conv_fixed_bucud_ram' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 12 - type: integer 
	Parameter awidth bound to: 5 - type: integer 
	Parameter mem_size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_bin_conv_fixed_bucud_ram' (7#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'a0_bin_conv_fixed_bucud' (8#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:127]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_1_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7561]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_2_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7580]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_3_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7599]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_4_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7618]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_5_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7637]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_6_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7656]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_7_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7675]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_8_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7694]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_9_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7713]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_10_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7732]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_11_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7751]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_12_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7770]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_13_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7789]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_14_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7808]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_15_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7827]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_16_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7846]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_17_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7865]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_18_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7884]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_19_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7903]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_20_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7922]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_21_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7941]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_22_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7960]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_23_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7979]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_24_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7998]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_25_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8017]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_26_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8036]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_27_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8055]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_28_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8074]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_29_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8093]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_30_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8112]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_31_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8131]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_32_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8150]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_33_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8169]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_34_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8188]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_35_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8207]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_36_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8226]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_37_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8245]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_38_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8264]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_39_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8283]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_40_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8302]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_41_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8321]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_42_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8340]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_43_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8359]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_44_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8378]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_45_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8397]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_46_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8416]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_47_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8435]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_48_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8454]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_49_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8473]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_50_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8492]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_51_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8511]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_52_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8530]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_53_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8549]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_54_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8568]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_55_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8587]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_56_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8606]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_57_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8625]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_58_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8644]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_59_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8663]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_60_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8682]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_61_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8701]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_62_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8720]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_bin_conv_fixed_bucud' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv_fixed_bucud.vhd:107' bound to instance 'fixed_buffer_63_V_U' of component 'a0_bin_conv_fixed_bucud' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8739]
INFO: [Synth 8-3491] module 'a0_conv_word' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_conv_word.vhd:12' bound to instance 'grp_conv_word_fu_18836' of component 'a0_conv_word' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:8758]
INFO: [Synth 8-638] synthesizing module 'a0_conv_word' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_conv_word.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'a0_conv_word' (9#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_conv_word.vhd:329]
INFO: [Synth 8-3491] module 'a0_conv_word' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_conv_word.vhd:12' bound to instance 'grp_conv_word_fu_19163' of component 'a0_conv_word' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9073]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U261' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9388]
INFO: [Synth 8-638] synthesizing module 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:40]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_top_mux_83_2_1' (10#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:40]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U262' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9414]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U263' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9440]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U264' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9466]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U265' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9492]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U266' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9518]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U267' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9544]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U268' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9570]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U269' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9596]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U270' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9622]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U271' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9648]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U272' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9674]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U273' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9700]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U274' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9726]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U275' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9752]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U276' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9778]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U277' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9804]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U278' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9830]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U279' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9856]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U280' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9882]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_top_mux_83_2_1' declared at '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_83_2_1.vhd:13' bound to instance 'top_mux_83_2_1_U281' of component 'a0_top_mux_83_2_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:9908]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mul_mul_10ns_bek' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_10ns_bek.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mul_mul_10ns_bek_DSP48_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_10ns_bek.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_10ns_bek.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_10ns_bek.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_10ns_bek.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'a0_top_mul_mul_10ns_bek_DSP48_1' (11#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_10ns_bek.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'a0_top_mul_mul_10ns_bek' (12#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_10ns_bek.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mul_mul_15ns_bfk' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_15ns_bfk.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mul_mul_15ns_bfk_DSP48_2' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_15ns_bfk.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_15ns_bfk.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_15ns_bfk.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_15ns_bfk.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'a0_top_mul_mul_15ns_bfk_DSP48_2' (13#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_15ns_bfk.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'a0_top_mul_mul_15ns_bfk' (14#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_15ns_bfk.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:23119]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:23120]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp2_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:23121]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34246]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34268]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34289]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34310]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34332]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34353]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34375]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34397]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34418]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34440]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34461]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34484]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34507]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34530]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34552]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:34573]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter3_t_V_2_reg_6188_reg' and it is trimmed from '8' to '7' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:20238]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter2_t_V_2_reg_6188_reg' and it is trimmed from '8' to '7' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:20136]
WARNING: [Synth 8-6014] Unused sequential element ap_condition_9218_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:18802]
WARNING: [Synth 8-6014] Unused sequential element ap_condition_9221_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:18800]
WARNING: [Synth 8-6014] Unused sequential element ap_condition_9224_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:18798]
WARNING: [Synth 8-6014] Unused sequential element ap_condition_9227_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:18796]
WARNING: [Synth 8-6014] Unused sequential element ap_condition_9230_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:18794]
WARNING: [Synth 8-6014] Unused sequential element ap_condition_9233_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:18792]
WARNING: [Synth 8-6014] Unused sequential element ap_condition_9236_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:18790]
WARNING: [Synth 8-6014] Unused sequential element ap_condition_9242_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:18788]
WARNING: [Synth 8-6014] Unused sequential element dmem_0_1_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:23794]
WARNING: [Synth 8-6014] Unused sequential element dmem_0_1_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:23806]
WARNING: [Synth 8-6014] Unused sequential element dmem_1_0_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:23827]
WARNING: [Synth 8-6014] Unused sequential element dmem_1_0_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:23839]
WARNING: [Synth 8-6014] Unused sequential element dmem_1_1_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:23860]
WARNING: [Synth 8-6014] Unused sequential element dmem_1_1_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:23872]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_10_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7740]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_10_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7741]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_10_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7746]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_10_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7742]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_10_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7747]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_11_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7759]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_11_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7760]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_11_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7765]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_11_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7761]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_11_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7766]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_12_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7778]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_12_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7779]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_12_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7784]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_12_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7780]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_12_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7785]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_13_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7797]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_13_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7798]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_13_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7803]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_13_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7799]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_13_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7804]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_14_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7816]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_14_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7817]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_14_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7822]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_14_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7818]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_14_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7823]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_15_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7835]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_15_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7836]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_15_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7841]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_15_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7837]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_15_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7842]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_16_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7854]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_16_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7855]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_16_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7860]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_16_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7856]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_16_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7861]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_17_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7873]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_17_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7874]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_17_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7879]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_17_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7875]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_17_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7880]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_18_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7892]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_18_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7893]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_18_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7898]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_18_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7894]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_18_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7899]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_19_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7911]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_19_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7912]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_19_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7917]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_19_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7913]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_19_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7918]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_1_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7569]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_1_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7570]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_1_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7575]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_1_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7571]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_1_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7576]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_20_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7930]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_20_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7931]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_20_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7936]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_20_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7932]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_20_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7937]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_21_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7949]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_21_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7950]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_21_V_ce1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7955]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_21_V_we0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7951]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_21_V_we1_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7956]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_22_V_address0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7968]
WARNING: [Synth 8-6014] Unused sequential element fixed_buffer_22_V_ce0_reg was removed.  [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:7969]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'a0_bin_conv' (15#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:57]
INFO: [Synth 8-638] synthesizing module 'a0_fp_conv' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:172]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:577]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:580]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:777]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:785]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:905]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:910]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:919]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mux_32_20_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_32_20_1.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_top_mux_32_20_1' (16#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_32_20_1.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mux_325_20_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_325_20_1.vhd:88]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_top_mux_325_20_1' (17#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_325_20_1.vhd:88]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mux_164_64_1' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_164_64_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_top_mux_164_64_1' (18#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mux_164_64_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_1_fu_40865_p3_reg' and it is trimmed from '64' to '60' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:6876]
INFO: [Synth 8-256] done synthesizing module 'a0_fp_conv' (19#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:57]
INFO: [Synth 8-638] synthesizing module 'a0_bin_dense' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:395]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:401]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:408]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mul_mul_20s_1bkb' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_20s_1bkb.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mul_mul_20s_1bkb_DSP48_0' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_20s_1bkb.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_20s_1bkb.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_20s_1bkb.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_20s_1bkb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'a0_top_mul_mul_20s_1bkb_DSP48_0' (20#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_20s_1bkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'a0_top_mul_mul_20s_1bkb' (21#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mul_mul_20s_1bkb.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'a0_bin_dense' (22#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:58]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mac_muladd_15bgk' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mac_muladd_15bgk.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_top_mac_muladd_15bgk_DSP48_3' [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mac_muladd_15bgk.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'a0_top_mac_muladd_15bgk_DSP48_3' (23#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mac_muladd_15bgk.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'a0_top_mac_muladd_15bgk' (24#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top_mac_muladd_15bgk.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'a0_top' (25#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pynq_top_1_0' (26#1) [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_top_1_0/synth/pynq_top_1_0.vhd:87]
WARNING: [Synth 8-3331] design a0_fp_conv has unconnected port o_index_V[15]
WARNING: [Synth 8-3331] design a0_fp_conv has unconnected port o_index_V[14]
WARNING: [Synth 8-3331] design a0_fp_conv has unconnected port o_index_V[13]
WARNING: [Synth 8-3331] design a0_fp_conv has unconnected port o_index_V[12]
WARNING: [Synth 8-3331] design a0_fp_conv has unconnected port o_index_V[11]
WARNING: [Synth 8-3331] design a0_fp_conv has unconnected port o_index_V[10]
WARNING: [Synth 8-3331] design a0_fp_conv has unconnected port o_index_V[9]
WARNING: [Synth 8-3331] design a0_conv_word has unconnected port ap_rst
WARNING: [Synth 8-3331] design a0_bin_conv_fixed_bucud has unconnected port reset
WARNING: [Synth 8-3331] design a0_bin_conv has unconnected port n_inputs[0]
WARNING: [Synth 8-3331] design a0_top_dmem_V_0_0 has unconnected port reset
WARNING: [Synth 8-3331] design a0_top_wt_mem_V_0 has unconnected port reset
WARNING: [Synth 8-3331] design a0_top_kh_mem_V has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2245.367 ; gain = 915.656 ; free physical = 170078 ; free virtual = 184711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2245.367 ; gain = 915.656 ; free physical = 170115 ; free virtual = 184742
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_top_1_0/constraints/a0_top_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_top_1_0/constraints/a0_top_ooc.xdc] for cell 'U0'
Parsing XDC File [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.runs/pynq_top_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.runs/pynq_top_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2261.516 ; gain = 0.000 ; free physical = 169440 ; free virtual = 184048
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 2261.516 ; gain = 931.805 ; free physical = 169269 ; free virtual = 183892
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Synth 8-5546] ROM "tmp_107_fu_19940_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_130_fu_20930_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond6_fu_20126_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond7_fu_20184_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_fu_20276_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp100_fu_20582_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp99_fu_20576_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp104_fu_20611_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp105_fu_20617_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp107_fu_20629_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp117_fu_20693_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp129_fu_20769_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_163_fu_20394_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_164_fu_20400_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "first_wrd_fu_20844_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lb_3_fu_19790_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb_4_fu_19832_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb_5_fu_19868_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb_6_fu_19896_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb_7_fu_19922_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rb_0_fu_19734_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_121_fu_42338_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_122_fu_42343_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_123_fu_42348_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_2_fu_25391_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_2_fu_25391_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_2_fu_25391_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_2_fu_25391_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_2_fu_25391_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_2_fu_25391_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_2_fu_25391_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_4_fu_25398_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_4_fu_25398_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_4_fu_25398_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_4_fu_25398_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_4_fu_25398_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_4_fu_25398_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_4_fu_25398_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_6_fu_25405_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_6_fu_25405_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_6_fu_25405_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_6_fu_25405_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_6_fu_25405_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_6_fu_25405_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_6_fu_25405_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_8_fu_25419_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_8_fu_25419_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_8_fu_25419_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_8_fu_25419_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_8_fu_25419_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_8_fu_25419_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_9_fu_25426_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_9_fu_25426_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_0_8_fu_25412_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_9_fu_25426_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_9_fu_25426_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_9_fu_25426_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_9_fu_25426_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_9_fu_25426_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_2_8_fu_25433_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_2_8_fu_25433_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_2_8_fu_25433_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_2_8_fu_25433_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_2_8_fu_25433_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_8_fu_25419_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_8_fu_25419_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_1_8_fu_25419_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_3_8_fu_25440_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_3_8_fu_25440_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buffer_0_3_8_fu_25440_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:11559]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:11553]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:11553]
WARNING: [Synth 8-3936] Found unconnected internal register 'dmem_1_1_V_load_reg_44385_reg' and it is trimmed from '64' to '60' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:10688]
WARNING: [Synth 8-3936] Found unconnected internal register 'wt_word_V_reg_44258_reg' and it is trimmed from '64' to '27' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:11097]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:11553]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_43_fu_42944_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_40519_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_40871_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_35_fu_40531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_40459_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_50_fu_40731_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_2_reg_4672_reg' and it is trimmed from '37' to '34' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:895]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_1_reg_4667_reg' and it is trimmed from '36' to '34' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_dense.vhd:887]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_99_fu_3400_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:785]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_reg_1517_reg' and it is trimmed from '17' to '10' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:1331]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_6_reg_1504_reg' and it is trimmed from '15' to '10' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_top.vhd:1340]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_5_fu_922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "this_assign_1_fu_1004_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "this_assign_1_fu_1004_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:30 . Memory (MB): peak = 2265.434 ; gain = 935.723 ; free physical = 168391 ; free virtual = 183030
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |a0_bin_conv__GB0 |           1|     42720|
|2     |a0_bin_conv__GB1 |           1|      5990|
|3     |a0_bin_conv__GB2 |           1|      6776|
|4     |a0_bin_conv__GB3 |           1|     10029|
|5     |a0_fp_conv__GB0  |           1|     35008|
|6     |a0_fp_conv__GB1  |           1|      8615|
|7     |a0_fp_conv__GB2  |           1|      7296|
|8     |a0_top__GC0      |           1|      9997|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     63 Bit       Adders := 2     
	   2 Input     61 Bit       Adders := 2     
	   3 Input     60 Bit       Adders := 2     
	   3 Input     39 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 1     
	   4 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 12    
	   2 Input     21 Bit       Adders := 11    
	   2 Input     20 Bit       Adders := 17    
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 64    
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 8     
	   4 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 71    
	   2 Input      5 Bit       Adders := 22    
	   3 Input      5 Bit       Adders := 138   
	   2 Input      4 Bit       Adders := 271   
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 517   
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1179  
+---Registers : 
	               64 Bit    Registers := 35    
	               60 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 4     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 811   
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 130   
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 76    
	                5 Bit    Registers := 30    
	                4 Bit    Registers := 279   
	                3 Bit    Registers := 140   
	                2 Bit    Registers := 1806  
	                1 Bit    Registers := 379   
+---RAMs : 
	             146K Bit         RAMs := 2     
	              64K Bit         RAMs := 4     
	               4K Bit         RAMs := 1     
	              384 Bit         RAMs := 64    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 81    
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1240  
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 21    
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 71    
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 13    
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1435  
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 284   
	   7 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module a0_conv_word__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 63    
	   2 Input      4 Bit       Adders := 128   
	   2 Input      3 Bit       Adders := 254   
+---XORs : 
	   2 Input      1 Bit         XORs := 573   
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 126   
	                3 Bit    Registers := 62    
	                2 Bit    Registers := 1     
Module a0_conv_word 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 63    
	   2 Input      4 Bit       Adders := 128   
	   2 Input      3 Bit       Adders := 254   
+---XORs : 
	   2 Input      1 Bit         XORs := 573   
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 126   
	                3 Bit    Registers := 62    
	                2 Bit    Registers := 1     
Module a0_top_mux_83_2_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_top_mux_83_2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module a0_bin_conv_fixed_bucud_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv_fixed_bucud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module a0_bin_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 64    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 66    
	   2 Input      5 Bit       Adders := 18    
	   3 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 9     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 68    
	                5 Bit    Registers := 22    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 1733  
	                1 Bit    Registers := 246   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 64    
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1164  
	   2 Input      1 Bit        Muxes := 89    
	   7 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module a0_top_mux_32_20_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_325_20_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module a0_top_mux_325_20_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module a0_top_mux_325_20_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module a0_top_mux_325_20_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module a0_top_mux_325_20_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module a0_top_mux_325_20_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module a0_top_mux_325_20_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module a0_top_mux_325_20_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module a0_top_mux_325_20_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module a0_top_mux_164_64_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module a0_top_mux_164_64_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module a0_top_mux_32_20_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_top_mux_32_20_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module a0_fp_conv 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 8     
	   2 Input     21 Bit       Adders := 11    
	   2 Input     20 Bit       Adders := 17    
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 17    
	               60 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 4     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 810   
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 897   
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 123   
	   3 Input      1 Bit        Muxes := 1     
Module a0_top_kh_mem_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module a0_top_wt_mem_V_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             146K Bit         RAMs := 1     
Module a0_top_wt_mem_V_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             146K Bit         RAMs := 1     
Module a0_top_dmem_V_0_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module a0_top_dmem_V_0_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module a0_top_dmem_V_0_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module a0_top_dmem_V_0_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module a0_bin_dense 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     63 Bit       Adders := 2     
	   2 Input     61 Bit       Adders := 2     
	   3 Input     60 Bit       Adders := 2     
	   3 Input     39 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   4 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 5     
	               34 Bit    Registers := 2     
	               22 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 22    
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 83    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 5     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module a0_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 19    
	   2 Input     16 Bit        Muxes := 11    
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 62    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:11553]
INFO: [Synth 8-5546] ROM "tmp_43_fu_42944_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_50_fu_40731_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_40871_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "this_assign_1_fu_1004_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1531_reg_59098_reg' and it is trimmed from '7' to '5' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:20469]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter3_t_V_2_reg_6188_reg' and it is trimmed from '7' to '5' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:20238]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter2_t_V_2_reg_6188_reg' and it is trimmed from '7' to '5' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:20136]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter1_t_V_2_reg_6188_reg' and it is trimmed from '7' to '5' bits. [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_bin_conv.vhd:20106]
INFO: [Synth 8-5546] ROM "first_wrd_fu_20844_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP top_mul_mul_15ns_bfk_U300/a0_top_mul_mul_15ns_bfk_DSP48_2_U/in00, operation Mode is: A*B.
DSP Report: operator top_mul_mul_15ns_bfk_U300/a0_top_mul_mul_15ns_bfk_DSP48_2_U/in00 is absorbed into DSP top_mul_mul_15ns_bfk_U300/a0_top_mul_mul_15ns_bfk_DSP48_2_U/in00.
DSP Report: Generating DSP top_mul_mul_10ns_bek_U299/a0_top_mul_mul_10ns_bek_DSP48_1_U/in00, operation Mode is: A*B.
DSP Report: operator top_mul_mul_10ns_bek_U299/a0_top_mul_mul_10ns_bek_DSP48_1_U/in00 is absorbed into DSP top_mul_mul_10ns_bek_U299/a0_top_mul_mul_10ns_bek_DSP48_1_U/in00.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/08fb/hdl/vhdl/a0_fp_conv.vhd:11553]
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_40519_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_99_fu_3400_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP top_mul_mul_20s_1bkb_U1/a0_top_mul_mul_20s_1bkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator top_mul_mul_20s_1bkb_U1/a0_top_mul_mul_20s_1bkb_DSP48_0_U/in00 is absorbed into DSP top_mul_mul_20s_1bkb_U1/a0_top_mul_mul_20s_1bkb_DSP48_0_U/in00.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
INFO: [Synth 8-5546] ROM "tmp_5_fu_922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "this_assign_1_fu_1004_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal fixed_buffer_62_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_59_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_58_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_56_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_53_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_52_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_50_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_49_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_48_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_46_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_39_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_36_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_35_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_34_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_28_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_25_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_23_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_20_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_16_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_13_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_12_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_9_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_5_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_63_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_61_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_60_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_54_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_51_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_45_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_44_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_43_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_41_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_38_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_32_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_30_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_29_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_27_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_26_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_24_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_22_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_21_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_19_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_18_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_17_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_15_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_14_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_4_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_3_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_1_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_0_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_57_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_55_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_47_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_42_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_40_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_37_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_33_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_31_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_11_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_10_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_8_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_7_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_6_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_2_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_0_1_3_reg_7334_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_0_1_3_reg_7334_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_0/\ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_0_1_3_reg_7334_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1250_reg_50442_reg[2]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_110_reg_50234_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1250_reg_50442_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1243_reg_50410_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1250_reg_50442_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/s_idx_V_0_7_t_reg_50474_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1249_reg_50438_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1232_reg_50214_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_3_reg_7192_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_1_3_reg_7334_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_3_reg_7192_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_1_3_reg_7334_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1248_reg_50434_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/r_V_64_0_4_cast_reg_50414_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1246_reg_50426_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1231_reg_50210_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1246_reg_50426_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/s_idx_V_0_7_t_reg_50474_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/r_V_64_0_4_cast_reg_50414_reg[2]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1244_reg_50418_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/r_V_64_0_4_cast_reg_50414_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1241_reg_50380_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1243_reg_50410_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/s_idx_V_0_7_t_reg_50474_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1243_reg_50410_reg[2]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1231_reg_50210_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1241_reg_50380_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1231_reg_50210_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_1_3_reg_7334_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_1_3_reg_7334_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_0_2_reg_12308_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_0_2_reg_12308_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_0/\ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_0_2_reg_12308_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_111_reg_50350_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1231_reg_50210_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/s_idx_V_0_7_t_reg_50474_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1251_reg_50470_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_3_reg_7192_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_3_reg_7192_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_3_reg_7192_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_reg_6968_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_reg_7012_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_reg_7012_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_0/\ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_reg_7012_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_reg_6968_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_reg_6968_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_110_reg_50234_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1231_reg_50210_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_110_reg_50234_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1231_reg_50210_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/tmp_1251_reg_50470_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/tmp_1231_reg_50210_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_0/\ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_1_3_reg_7334_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_reg_7012_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_0/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_reg_6968_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_0/\ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_reg_6968_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/rhs_V_reg_50200_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_123_cast_reg_50195_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/rhs_V_reg_50200_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_123_cast_reg_50195_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/rhs_V_reg_50200_reg[2]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_123_cast_reg_50195_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/rhs_V_reg_50200_reg[3]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_123_cast_reg_50195_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/rhs_V_reg_50200_reg[4]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_123_cast_reg_50195_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/images_per_phase_reg_45750_reg[8]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/words_per_image_V_reg_45719_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/images_per_phase_reg_45750_reg[6]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/words_per_image_V_reg_45719_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/images_per_phase_reg_45750_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/words_per_image_V_reg_45719_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/images_per_phase_reg_45750_reg[2]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/words_per_image_V_reg_45719_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/images_per_phase_reg_45750_reg[4]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/words_per_image_V_reg_45719_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_1230_reg_50205_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_1230_reg_50205_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_1230_reg_50205_reg[2]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_1230_reg_50205_reg[3]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_1230_reg_50205_reg[4]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_1230_reg_50205_reg[6]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_1230_reg_50205_reg[8]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_123_cast_reg_50195_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[0]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[2]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/words_per_image_V_reg_45719_reg[3]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/words_per_image_V_reg_45719_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_1/\words_per_image_V_reg_45719_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_1230_reg_50205_reg[5]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/tmp_123_cast_reg_50195_reg[3]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/tmp_230_reg_51278_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_1/\tmp_230_reg_51278_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/grp_bin_conv_fu_599i_1/i_V_5_cast_reg_51882_reg[1]' (FDE) to 'U0/grp_bin_conv_fu_599i_1/i_V_5_cast_reg_51882_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_1/\i_V_5_cast_reg_51882_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/tmp_70_reg_44343_reg[0]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/p_4_mid2_reg_44303_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/tmp_70_reg_44343_reg[1]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/p_4_mid2_reg_44303_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/tmp_70_reg_44343_reg[2]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/p_4_mid2_reg_44303_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/tmp_70_reg_44343_reg[3]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/p_4_mid2_reg_44303_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/tmp_70_reg_44343_reg[4]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/p_4_mid2_reg_44303_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter1_p_4_mid2_reg_44303_reg[2]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter1_tmp_70_reg_44343_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter1_p_4_mid2_reg_44303_reg[3]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter1_tmp_70_reg_44343_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter1_p_4_mid2_reg_44303_reg[4]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter1_tmp_70_reg_44343_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter1_p_4_mid2_reg_44303_reg[1]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter1_tmp_70_reg_44343_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter1_p_4_mid2_reg_44303_reg[0]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter1_tmp_70_reg_44343_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/tmp_38_reg_43237_reg[0]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/tmp_42_reg_43257_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter2_p_4_mid2_reg_44303_reg[2]' (FD) to 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter2_tmp_70_reg_44343_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter2_p_4_mid2_reg_44303_reg[3]' (FD) to 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter2_tmp_70_reg_44343_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter2_p_4_mid2_reg_44303_reg[4]' (FD) to 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter2_tmp_70_reg_44343_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter2_p_4_mid2_reg_44303_reg[1]' (FD) to 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter2_tmp_70_reg_44343_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter2_p_4_mid2_reg_44303_reg[0]' (FD) to 'U0/grp_fp_conv_fu_629i_4/ap_reg_pp0_iter2_tmp_70_reg_44343_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_4/tmp_3_reg_43247_reg[0]' (FDE) to 'U0/grp_fp_conv_fu_629i_4/kh_index_V_cast_reg_43242_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_6/tmp_54_cast_reg_44289_reg[21]' (FDE) to 'U0/grp_fp_conv_fu_629i_6/tmp_54_cast_reg_44289_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/grp_fp_conv_fu_629i_6/tmp_54_cast_reg_44289_reg[22]' (FDE) to 'U0/grp_fp_conv_fu_629i_6/tmp_54_cast_reg_44289_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1181_reg_3922_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1215_reg_4087_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_49_1_reg_3927_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1180_reg_3917_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1179_reg_3912_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1178_reg_3907_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1177_reg_3902_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1176_reg_3897_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1175_reg_3892_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1174_reg_3887_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1173_reg_3882_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1172_reg_3877_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1171_reg_3872_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1170_reg_3867_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1169_reg_3862_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1168_reg_3857_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1167_reg_3852_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1166_reg_3847_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1165_reg_3842_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1164_reg_3837_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1163_reg_3832_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1162_reg_3827_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1161_reg_3822_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[41]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1160_reg_3817_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[43]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1159_reg_3812_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1158_reg_3807_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1157_reg_3802_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1156_reg_3797_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1155_reg_3792_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[53]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1154_reg_3787_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[55]'
INFO: [Synth 8-3886] merging instance 'U0/i_7/grp_bin_dense_fu_653/tmp_1153_reg_3782_reg[0]' (FDE) to 'U0/i_7/grp_bin_dense_fu_653/r_V_s_reg_3762_reg[57]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/grp_bin_dense_fu_653/\tmp_105_reg_4621_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/\tmp_2_cast_reg_1481_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/grp_bin_dense_fu_653/i_3/\p_5_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/grp_bin_dense_fu_653/i_3/\p_5_reg_514_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/grp_bin_dense_fu_653/i_3/\p_5_reg_514_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/grp_bin_dense_fu_653/i_3/\p_5_reg_514_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/grp_bin_dense_fu_653/i_3/\p_5_reg_514_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/grp_bin_dense_fu_653/i_3/\p_5_reg_514_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/grp_bin_dense_fu_653/i_3/\p_5_reg_514_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/\rhs_V_1_cast_reg_1589_reg[3] )
WARNING: [Synth 8-3332] Sequential element (p_5_reg_514_reg[0]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_514_reg[1]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_514_reg[2]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_514_reg[3]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_514_reg[4]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_514_reg[5]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_514_reg[6]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (next_mul_reg_3663_reg[21]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (next_mul_reg_3663_reg[20]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (next_mul_reg_3663_reg[19]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (phi_mul_reg_490_reg[21]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (phi_mul_reg_490_reg[20]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (phi_mul_reg_490_reg[19]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[10]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[9]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[8]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[7]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[6]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[5]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[4]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[3]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[2]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[1]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_4667_reg[0]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[47]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[46]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[45]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[44]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[43]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[42]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[41]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[40]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[39]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[38]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[37]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[36]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[35]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[34]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[33]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[32]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[15]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[14]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[13]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[12]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[11]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[10]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[9]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[8]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[7]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[6]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[5]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[4]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[3]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[2]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[1]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[0]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[19]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[18]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[17]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[16]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[15]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[14]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[13]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[12]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[11]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[10]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[9]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[8]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[7]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[6]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[5]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[4]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[3]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[2]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[1]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4672_reg[0]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_1217_reg_4595_reg[3]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_1217_reg_4595_reg[2]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_1217_reg_4595_reg[1]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_1217_reg_4595_reg[0]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_1183_reg_4530_reg[3]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_1183_reg_4530_reg[2]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_1183_reg_4530_reg[1]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_1183_reg_4530_reg[0]) is unused and will be removed from module a0_bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_105_reg_4621_reg[5]) is unused and will be removed from module a0_bin_dense.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_1/i_33/\p_8_reg_6165_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_bin_conv_fu_599i_3/\tmp_1483_reg_61589_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_3/\pool_width_V_reg_60154_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_bin_conv_fu_599i_0/\tmp_170_reg_51104_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:02:49 . Memory (MB): peak = 2265.434 ; gain = 935.723 ; free physical = 167430 ; free virtual = 182115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_bin_conv_fixed_bucud_ram: | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|a0_top_kh_mem_V_ram:         | ram_reg    | 64 x 64(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|a0_top_wt_mem_V_0_ram:       | ram_reg    | 4 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 7      | 
|a0_top_wt_mem_V_0_ram:       | ram_reg    | 4 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 7      | 
|a0_top_dmem_V_0_0_ram:       | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|a0_top_dmem_V_0_0_ram:       | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|a0_top_dmem_V_0_0_ram:       | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|a0_top_dmem_V_0_0_ram:       | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|a0_top_mul_mul_15ns_bfk_DSP48_2 | A*B         | 15     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_top_mul_mul_10ns_bek_DSP48_1 | A*B         | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_top_mul_mul_20s_1bkb_DSP48_0 | A*B         | 20     | 16     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_top_mac_muladd_15bgk_DSP48_3 | C+A*B       | 16     | 6      | 11     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |a0_bin_conv__GB0 |           1|     31232|
|2     |a0_bin_conv__GB1 |           1|      4868|
|3     |a0_bin_conv__GB2 |           1|      4993|
|4     |a0_bin_conv__GB3 |           1|      3651|
|5     |a0_fp_conv__GB0  |           1|     47242|
|6     |a0_fp_conv__GB1  |           1|      9593|
|7     |a0_fp_conv__GB2  |           1|      4311|
|8     |a0_top__GC0      |           1|      6182|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:49 ; elapsed = 00:02:57 . Memory (MB): peak = 2265.434 ; gain = 935.723 ; free physical = 167902 ; free virtual = 182577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:03:05 . Memory (MB): peak = 2265.434 ; gain = 935.723 ; free physical = 169058 ; free virtual = 183746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |a0_bin_conv__GB0 |           1|     31232|
|2     |a0_bin_conv__GB1 |           1|      4868|
|3     |a0_bin_conv__GB2 |           1|      4993|
|4     |a0_bin_conv__GB3 |           1|      3651|
|5     |a0_fp_conv__GB0  |           1|     47242|
|6     |a0_fp_conv__GB1  |           1|      9593|
|7     |a0_fp_conv__GB2  |           1|      4311|
|8     |a0_top__GC0      |           1|      6184|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/ap_reg_pp0_iter2_word_buffer_1_4_3_1_reg_52700_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/old_word_buffer_1_6_49_reg_53804_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/old_word_buffer_1_5_47_reg_53799_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/old_word_buffer_1_4_47_reg_53794_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/ap_reg_pp0_iter2_word_buffer_1_4_2_1_reg_52713_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/old_word_buffer_1_6_12_fu_1850_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/old_word_buffer_1_5_12_fu_1814_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/old_word_buffer_1_4_12_fu_1778_reg[0]) is unused and will be removed from module a0_top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_599/old_word_buffer_1_7_12_fu_1886_reg[0]) is unused and will be removed from module a0_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_V_lo_83_reg_53809_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_V_lo_91_reg_53839_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_7_3_reg_9543_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_1_28_reg_53886_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_1_28_reg_54278_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_1_29_reg_53892_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_1_29_reg_54284_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_1_30_reg_53898_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_1_30_reg_54290_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_V_lo_115_reg_53724_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_2_29_reg_53917_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_2_29_reg_54309_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_2_30_reg_53925_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_2_30_reg_54317_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_5_3_reg_11970_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_2_31_reg_53933_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_2_31_reg_54325_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_0_4_33_reg_54045_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_0_3_33_reg_53998_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_0_5_33_reg_54114_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_0_6_35_reg_54189_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_1_4_33_reg_54449_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_1_3_33_reg_54390_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_1_5_33_reg_54518_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_1_6_35_reg_54593_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_3_29_reg_53958_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_3_29_reg_54350_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_3_30_reg_53968_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_3_30_reg_54360_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_3_31_reg_53978_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_3_31_reg_54370_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_V_lo_131_reg_53747_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_4_30_reg_54009_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_4_29_reg_54401_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_4_31_reg_54021_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_4_30_reg_54413_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_4_29_reg_53874_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_4_31_reg_54425_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_7_47_reg_54658_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_5_29_reg_54058_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_5_29_reg_54462_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_5_30_reg_54072_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_5_30_reg_54476_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_5_31_reg_54086_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_5_31_reg_54490_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_0_1_32_reg_53910_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_0_2_33_reg_53949_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_V_lo_43_reg_53586_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_1_2_33_reg_54341_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter3_old_word_buffer_1_1_32_reg_54302_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_V_lo_137_reg_56717_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_V_lo_59_reg_53607_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_V_lo_139_reg_53757_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_V_lo_67_reg_53616_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_V_lo_147_reg_53766_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_7_43_reg_54213_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_6_31_reg_54129_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_7_44_reg_54617_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_6_31_reg_54533_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_7_44_reg_54230_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_7_45_reg_54634_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_7_45_reg_54237_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_6_32_reg_54144_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_7_46_reg_54641_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_6_32_reg_54548_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_7_46_reg_54254_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_6_107_reg_56067_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_V_lo_153_reg_56856_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_7_47_reg_54261_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_0_6_33_reg_54159_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_7_48_reg_54664_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/old_word_buffer_1_6_33_reg_54563_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_0_7_49_reg_52193_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_0_7_48_reg_52184_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_0_6_108_reg_53624_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_1_7_42_reg_52212_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_1_7_49_reg_52231_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_bin_conv_fu_599/ap_reg_pp0_iter2_old_word_buffer_1_6_108_reg_53774_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_62_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_62_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_59_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_59_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_58_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_58_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_56_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_56_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_53_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_53_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_52_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_52_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_50_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_50_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_49_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_49_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_48_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_48_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_46_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_46_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_39_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_39_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_36_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_36_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_35_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_35_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_34_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_34_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_28_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_28_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_25_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_25_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_23_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_23_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_20_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_20_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_16_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_16_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_13_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_13_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_12_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_12_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_9_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_9_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_5_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_5_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_63_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_63_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_61_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_61_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_60_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_60_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_54_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_54_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_51_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_51_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_45_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_45_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_44_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_44_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_43_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_43_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_41_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_41_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_38_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_38_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_32_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_32_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_30_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_30_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_29_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_29_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_27_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_27_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_26_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_26_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_24_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_24_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_22_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_22_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_21_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_21_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_19_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_19_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_18_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_18_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_17_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_17_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_15_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_15_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_14_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_14_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_4_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_4_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_3_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_3_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_1_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_1_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_0_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_bin_conv_fu_599/fixed_buffer_0_V_U/a0_bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:25 ; elapsed = 00:03:35 . Memory (MB): peak = 2460.328 ; gain = 1130.617 ; free physical = 168405 ; free virtual = 183097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:33 ; elapsed = 00:03:42 . Memory (MB): peak = 2460.328 ; gain = 1130.617 ; free physical = 168448 ; free virtual = 183153
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:33 ; elapsed = 00:03:43 . Memory (MB): peak = 2460.328 ; gain = 1130.617 ; free physical = 168456 ; free virtual = 183161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:38 ; elapsed = 00:03:47 . Memory (MB): peak = 2460.328 ; gain = 1130.617 ; free physical = 167870 ; free virtual = 182575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:38 ; elapsed = 00:03:47 . Memory (MB): peak = 2460.328 ; gain = 1130.617 ; free physical = 167855 ; free virtual = 182560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:59 ; elapsed = 00:04:09 . Memory (MB): peak = 2460.328 ; gain = 1130.617 ; free physical = 169270 ; free virtual = 183969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:59 ; elapsed = 00:04:09 . Memory (MB): peak = 2460.328 ; gain = 1130.617 ; free physical = 169235 ; free virtual = 183934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|a0_top      | grp_bin_conv_fu_599/tmp_1531_reg_59098_reg[4]                    | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|a0_top      | grp_fp_conv_fu_629/ap_reg_pp0_iter4_tmp_39_mid2_reg_44315_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|a0_top      | grp_bin_dense_fu_653/ap_enable_reg_pp0_iter5_reg                 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   980|
|2     |DSP48E1    |     3|
|3     |DSP48E1_2  |     1|
|4     |LUT1       |   788|
|5     |LUT2       |  1462|
|6     |LUT3       |  9504|
|7     |LUT4       |  2839|
|8     |LUT5       |  6328|
|9     |LUT6       | 10049|
|10    |MUXF7      |  1544|
|11    |MUXF8      |   489|
|12    |RAMB18E1   |    64|
|13    |RAMB18E1_1 |     2|
|14    |RAMB18E1_2 |     2|
|15    |RAMB36E1   |    14|
|16    |RAMB36E1_1 |     8|
|17    |SRL16E     |    10|
|18    |FDRE       | 24522|
|19    |FDSE       |    13|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+--------------------------------+------+
|      |Instance                                  |Module                          |Cells |
+------+------------------------------------------+--------------------------------+------+
|1     |top                                       |                                | 58622|
|2     |  U0                                      |a0_top                          | 58622|
|3     |    dmem_V_0_0_U                          |a0_top_dmem_V_0_0               |    80|
|4     |      a0_top_dmem_V_0_0_ram_U             |a0_top_dmem_V_0_0_ram_142       |    80|
|5     |    dmem_V_0_1_U                          |a0_top_dmem_V_0_0_0             |    11|
|6     |      a0_top_dmem_V_0_0_ram_U             |a0_top_dmem_V_0_0_ram_141       |    11|
|7     |    dmem_V_1_0_U                          |a0_top_dmem_V_0_0_1             |    41|
|8     |      a0_top_dmem_V_0_0_ram_U             |a0_top_dmem_V_0_0_ram_140       |    41|
|9     |    dmem_V_1_1_U                          |a0_top_dmem_V_0_0_2             |   158|
|10    |      a0_top_dmem_V_0_0_ram_U             |a0_top_dmem_V_0_0_ram           |   158|
|11    |    grp_bin_conv_fu_599                   |a0_bin_conv                     | 17082|
|12    |      fixed_buffer_0_V_U                  |a0_bin_conv_fixed_bucud         |    74|
|13    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_139 |    74|
|14    |      fixed_buffer_10_V_U                 |a0_bin_conv_fixed_bucud_13      |    73|
|15    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_138 |    73|
|16    |      fixed_buffer_11_V_U                 |a0_bin_conv_fixed_bucud_14      |    86|
|17    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_137 |    86|
|18    |      fixed_buffer_12_V_U                 |a0_bin_conv_fixed_bucud_15      |    73|
|19    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_136 |    73|
|20    |      fixed_buffer_13_V_U                 |a0_bin_conv_fixed_bucud_16      |    81|
|21    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_135 |    81|
|22    |      fixed_buffer_14_V_U                 |a0_bin_conv_fixed_bucud_17      |    73|
|23    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_134 |    73|
|24    |      fixed_buffer_15_V_U                 |a0_bin_conv_fixed_bucud_18      |    80|
|25    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_133 |    80|
|26    |      fixed_buffer_16_V_U                 |a0_bin_conv_fixed_bucud_19      |    73|
|27    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_132 |    73|
|28    |      fixed_buffer_17_V_U                 |a0_bin_conv_fixed_bucud_20      |    75|
|29    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_131 |    75|
|30    |      fixed_buffer_18_V_U                 |a0_bin_conv_fixed_bucud_21      |    73|
|31    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_130 |    73|
|32    |      fixed_buffer_19_V_U                 |a0_bin_conv_fixed_bucud_22      |    84|
|33    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_129 |    84|
|34    |      fixed_buffer_1_V_U                  |a0_bin_conv_fixed_bucud_23      |    80|
|35    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_128 |    80|
|36    |      fixed_buffer_20_V_U                 |a0_bin_conv_fixed_bucud_24      |    73|
|37    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_127 |    73|
|38    |      fixed_buffer_21_V_U                 |a0_bin_conv_fixed_bucud_25      |    80|
|39    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_126 |    80|
|40    |      fixed_buffer_22_V_U                 |a0_bin_conv_fixed_bucud_26      |    73|
|41    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_125 |    73|
|42    |      fixed_buffer_23_V_U                 |a0_bin_conv_fixed_bucud_27      |    80|
|43    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_124 |    80|
|44    |      fixed_buffer_24_V_U                 |a0_bin_conv_fixed_bucud_28      |    73|
|45    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_123 |    73|
|46    |      fixed_buffer_25_V_U                 |a0_bin_conv_fixed_bucud_29      |    82|
|47    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_122 |    82|
|48    |      fixed_buffer_26_V_U                 |a0_bin_conv_fixed_bucud_30      |    78|
|49    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_121 |    78|
|50    |      fixed_buffer_27_V_U                 |a0_bin_conv_fixed_bucud_31      |    77|
|51    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_120 |    77|
|52    |      fixed_buffer_28_V_U                 |a0_bin_conv_fixed_bucud_32      |    73|
|53    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_119 |    73|
|54    |      fixed_buffer_29_V_U                 |a0_bin_conv_fixed_bucud_33      |    82|
|55    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_118 |    82|
|56    |      fixed_buffer_2_V_U                  |a0_bin_conv_fixed_bucud_34      |    74|
|57    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_117 |    74|
|58    |      fixed_buffer_30_V_U                 |a0_bin_conv_fixed_bucud_35      |    74|
|59    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_116 |    74|
|60    |      fixed_buffer_31_V_U                 |a0_bin_conv_fixed_bucud_36      |   109|
|61    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_115 |   109|
|62    |      fixed_buffer_32_V_U                 |a0_bin_conv_fixed_bucud_37      |    73|
|63    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_114 |    73|
|64    |      fixed_buffer_33_V_U                 |a0_bin_conv_fixed_bucud_38      |    81|
|65    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_113 |    81|
|66    |      fixed_buffer_34_V_U                 |a0_bin_conv_fixed_bucud_39      |    76|
|67    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_112 |    76|
|68    |      fixed_buffer_35_V_U                 |a0_bin_conv_fixed_bucud_40      |    78|
|69    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_111 |    78|
|70    |      fixed_buffer_36_V_U                 |a0_bin_conv_fixed_bucud_41      |    73|
|71    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_110 |    73|
|72    |      fixed_buffer_37_V_U                 |a0_bin_conv_fixed_bucud_42      |    93|
|73    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_109 |    93|
|74    |      fixed_buffer_38_V_U                 |a0_bin_conv_fixed_bucud_43      |    74|
|75    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_108 |    74|
|76    |      fixed_buffer_39_V_U                 |a0_bin_conv_fixed_bucud_44      |    77|
|77    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_107 |    77|
|78    |      fixed_buffer_3_V_U                  |a0_bin_conv_fixed_bucud_45      |    77|
|79    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_106 |    77|
|80    |      fixed_buffer_40_V_U                 |a0_bin_conv_fixed_bucud_46      |    73|
|81    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_105 |    73|
|82    |      fixed_buffer_41_V_U                 |a0_bin_conv_fixed_bucud_47      |    76|
|83    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_104 |    76|
|84    |      fixed_buffer_42_V_U                 |a0_bin_conv_fixed_bucud_48      |    74|
|85    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_103 |    74|
|86    |      fixed_buffer_43_V_U                 |a0_bin_conv_fixed_bucud_49      |    88|
|87    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_102 |    88|
|88    |      fixed_buffer_44_V_U                 |a0_bin_conv_fixed_bucud_50      |    73|
|89    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_101 |    73|
|90    |      fixed_buffer_45_V_U                 |a0_bin_conv_fixed_bucud_51      |    84|
|91    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_100 |    84|
|92    |      fixed_buffer_46_V_U                 |a0_bin_conv_fixed_bucud_52      |    74|
|93    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_99  |    74|
|94    |      fixed_buffer_47_V_U                 |a0_bin_conv_fixed_bucud_53      |    81|
|95    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_98  |    81|
|96    |      fixed_buffer_48_V_U                 |a0_bin_conv_fixed_bucud_54      |    75|
|97    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_97  |    75|
|98    |      fixed_buffer_49_V_U                 |a0_bin_conv_fixed_bucud_55      |    74|
|99    |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_96  |    74|
|100   |      fixed_buffer_4_V_U                  |a0_bin_conv_fixed_bucud_56      |    74|
|101   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_95  |    74|
|102   |      fixed_buffer_50_V_U                 |a0_bin_conv_fixed_bucud_57      |    76|
|103   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_94  |    76|
|104   |      fixed_buffer_51_V_U                 |a0_bin_conv_fixed_bucud_58      |    79|
|105   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_93  |    79|
|106   |      fixed_buffer_52_V_U                 |a0_bin_conv_fixed_bucud_59      |    73|
|107   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_92  |    73|
|108   |      fixed_buffer_53_V_U                 |a0_bin_conv_fixed_bucud_60      |    78|
|109   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_91  |    78|
|110   |      fixed_buffer_54_V_U                 |a0_bin_conv_fixed_bucud_61      |    78|
|111   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_90  |    78|
|112   |      fixed_buffer_55_V_U                 |a0_bin_conv_fixed_bucud_62      |    78|
|113   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_89  |    78|
|114   |      fixed_buffer_56_V_U                 |a0_bin_conv_fixed_bucud_63      |    73|
|115   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_88  |    73|
|116   |      fixed_buffer_57_V_U                 |a0_bin_conv_fixed_bucud_64      |    75|
|117   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_87  |    75|
|118   |      fixed_buffer_58_V_U                 |a0_bin_conv_fixed_bucud_65      |    74|
|119   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_86  |    74|
|120   |      fixed_buffer_59_V_U                 |a0_bin_conv_fixed_bucud_66      |    84|
|121   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_85  |    84|
|122   |      fixed_buffer_5_V_U                  |a0_bin_conv_fixed_bucud_67      |    82|
|123   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_84  |    82|
|124   |      fixed_buffer_60_V_U                 |a0_bin_conv_fixed_bucud_68      |    77|
|125   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_83  |    77|
|126   |      fixed_buffer_61_V_U                 |a0_bin_conv_fixed_bucud_69      |    82|
|127   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_82  |    82|
|128   |      fixed_buffer_62_V_U                 |a0_bin_conv_fixed_bucud_70      |    77|
|129   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_81  |    77|
|130   |      fixed_buffer_63_V_U                 |a0_bin_conv_fixed_bucud_71      |    81|
|131   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_80  |    81|
|132   |      fixed_buffer_6_V_U                  |a0_bin_conv_fixed_bucud_72      |    74|
|133   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_79  |    74|
|134   |      fixed_buffer_7_V_U                  |a0_bin_conv_fixed_bucud_73      |    77|
|135   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_78  |    77|
|136   |      fixed_buffer_8_V_U                  |a0_bin_conv_fixed_bucud_74      |    73|
|137   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram_77  |    73|
|138   |      fixed_buffer_9_V_U                  |a0_bin_conv_fixed_bucud_75      |    79|
|139   |        a0_bin_conv_fixed_bucud_ram_U     |a0_bin_conv_fixed_bucud_ram     |    79|
|140   |      grp_conv_word_fu_18836              |a0_conv_word                    |  2673|
|141   |      grp_conv_word_fu_19163              |a0_conv_word_76                 |  2634|
|142   |      top_mul_mul_10ns_bek_U299           |a0_top_mul_mul_10ns_bek         |     4|
|143   |        a0_top_mul_mul_10ns_bek_DSP48_1_U |a0_top_mul_mul_10ns_bek_DSP48_1 |     4|
|144   |      top_mul_mul_15ns_bfk_U300           |a0_top_mul_mul_15ns_bfk         |     3|
|145   |        a0_top_mul_mul_15ns_bfk_DSP48_2_U |a0_top_mul_mul_15ns_bfk_DSP48_2 |     3|
|146   |    grp_bin_dense_fu_653                  |a0_bin_dense                    |  1960|
|147   |      top_mul_mul_20s_1bkb_U1             |a0_top_mul_mul_20s_1bkb         |    11|
|148   |        a0_top_mul_mul_20s_1bkb_DSP48_0_U |a0_top_mul_mul_20s_1bkb_DSP48_0 |    11|
|149   |    grp_fp_conv_fu_629                    |a0_fp_conv                      | 38237|
|150   |      top_mux_325_20_1_U348               |a0_top_mux_325_20_1             |   400|
|151   |      top_mux_325_20_1_U349               |a0_top_mux_325_20_1_5           |   220|
|152   |      top_mux_325_20_1_U350               |a0_top_mux_325_20_1_6           |   380|
|153   |      top_mux_325_20_1_U351               |a0_top_mux_325_20_1_7           |   400|
|154   |      top_mux_325_20_1_U352               |a0_top_mux_325_20_1_8           |   220|
|155   |      top_mux_325_20_1_U353               |a0_top_mux_325_20_1_9           |   380|
|156   |      top_mux_325_20_1_U354               |a0_top_mux_325_20_1_10          |   400|
|157   |      top_mux_325_20_1_U355               |a0_top_mux_325_20_1_11          |   220|
|158   |      top_mux_325_20_1_U356               |a0_top_mux_325_20_1_12          |   380|
|159   |    kh_mem_V_U                            |a0_top_kh_mem_V                 |    87|
|160   |      a0_top_kh_mem_V_ram_U               |a0_top_kh_mem_V_ram             |    87|
|161   |    top_mac_muladd_15bgk_U371             |a0_top_mac_muladd_15bgk         |    92|
|162   |      a0_top_mac_muladd_15bgk_DSP48_3_U   |a0_top_mac_muladd_15bgk_DSP48_3 |    92|
|163   |    wt_mem_V_0_U                          |a0_top_wt_mem_V_0               |    73|
|164   |      a0_top_wt_mem_V_0_ram_U             |a0_top_wt_mem_V_0_ram_4         |    73|
|165   |    wt_mem_V_1_U                          |a0_top_wt_mem_V_0_3             |   102|
|166   |      a0_top_wt_mem_V_0_ram_U             |a0_top_wt_mem_V_0_ram           |   102|
+------+------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:59 ; elapsed = 00:04:09 . Memory (MB): peak = 2460.328 ; gain = 1130.617 ; free physical = 169233 ; free virtual = 183932
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1189 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:48 ; elapsed = 00:04:04 . Memory (MB): peak = 2464.238 ; gain = 1118.379 ; free physical = 171899 ; free virtual = 186610
Synthesis Optimization Complete : Time (s): cpu = 00:03:59 ; elapsed = 00:04:13 . Memory (MB): peak = 2464.238 ; gain = 1134.527 ; free physical = 171899 ; free virtual = 186611
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1074 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

836 Infos, 232 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:07 ; elapsed = 00:04:20 . Memory (MB): peak = 2464.238 ; gain = 1134.527 ; free physical = 171123 ; free virtual = 185837
INFO: [Common 17-1381] The checkpoint '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.runs/pynq_top_1_0_synth_1/pynq_top_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2468.348 ; gain = 4.109 ; free physical = 170258 ; free virtual = 184979
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_top_1_0/pynq_top_1_0.xci
INFO: [Coretcl 2-1174] Renamed 165 cell refs.
INFO: [Common 17-1381] The checkpoint '/var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.runs/pynq_top_1_0_synth_1/pynq_top_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2468.348 ; gain = 0.000 ; free physical = 169157 ; free virtual = 183916
report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2468.348 ; gain = 0.000 ; free physical = 169221 ; free virtual = 183990
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 16:34:27 2019...
