Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Mon Oct 31 10:30:48 2022
| Host             : micro09 running 64-bit Debian GNU/Linux 10 (buster)
| Command          : report_power -file mips_power_routed.rpt -pb mips_power_summary_routed.pb -rpx mips_power_routed.rpx
| Design           : mips
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 11.906 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 10.867                           |
| Device Static (W)        | 1.039                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     3.641 |      860 |       --- |             --- |
|   LUT as Logic           |     2.588 |      409 |     53200 |            0.77 |
|   LUT as Distributed RAM |     0.723 |       80 |     17400 |            0.46 |
|   Register               |     0.150 |      244 |    106400 |            0.23 |
|   CARRY4                 |     0.140 |       23 |     13300 |            0.17 |
|   F7/F8 Muxes            |     0.035 |       29 |     53200 |            0.05 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       10 |       --- |             --- |
| Signals                  |     3.924 |      625 |       --- |             --- |
| I/O                      |     3.301 |       38 |       200 |           19.00 |
| Static Power             |     1.039 |          |           |                 |
| Total                    |    11.906 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.868 |       7.569 |      0.299 |
| Vccaux    |       1.800 |     0.370 |       0.270 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.563 |       1.562 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| mips                       |    10.867 |
|   c                        |     0.491 |
|     md                     |     0.491 |
|   d                        |     6.366 |
|     Ab                     |     1.317 |
|     Bb                     |     0.640 |
|     Istor                  |     1.996 |
|     alu1                   |     0.608 |
|     aluout                 |     0.351 |
|     datareg                |     0.676 |
|     pcreg                  |     0.034 |
|     regs                   |     0.743 |
|       rf_reg_r1_0_31_0_5   |     0.062 |
|       rf_reg_r1_0_31_12_17 |     0.080 |
|       rf_reg_r1_0_31_18_23 |     0.080 |
|       rf_reg_r1_0_31_24_29 |     0.069 |
|       rf_reg_r1_0_31_30_31 |     0.025 |
|       rf_reg_r1_0_31_6_11  |     0.078 |
|       rf_reg_r2_0_31_0_5   |     0.064 |
|       rf_reg_r2_0_31_12_17 |     0.070 |
|       rf_reg_r2_0_31_18_23 |     0.068 |
|       rf_reg_r2_0_31_24_29 |     0.062 |
|       rf_reg_r2_0_31_30_31 |     0.024 |
|       rf_reg_r2_0_31_6_11  |     0.063 |
|   mem                      |     0.680 |
|     RAM_reg_0_63_0_0       |     0.016 |
|     RAM_reg_0_63_10_10     |     0.024 |
|     RAM_reg_0_63_11_11     |     0.018 |
|     RAM_reg_0_63_12_12     |     0.021 |
|     RAM_reg_0_63_13_13     |     0.020 |
|     RAM_reg_0_63_14_14     |     0.025 |
|     RAM_reg_0_63_15_15     |     0.025 |
|     RAM_reg_0_63_16_16     |     0.022 |
|     RAM_reg_0_63_17_17     |     0.020 |
|     RAM_reg_0_63_18_18     |     0.016 |
|     RAM_reg_0_63_19_19     |     0.014 |
|     RAM_reg_0_63_1_1       |     0.021 |
|     RAM_reg_0_63_20_20     |     0.018 |
|     RAM_reg_0_63_21_21     |     0.018 |
|     RAM_reg_0_63_22_22     |     0.033 |
|     RAM_reg_0_63_23_23     |     0.021 |
|     RAM_reg_0_63_24_24     |     0.019 |
|     RAM_reg_0_63_25_25     |     0.019 |
|     RAM_reg_0_63_26_26     |     0.022 |
|     RAM_reg_0_63_27_27     |     0.027 |
|     RAM_reg_0_63_28_28     |     0.018 |
|     RAM_reg_0_63_29_29     |     0.020 |
|     RAM_reg_0_63_2_2       |     0.022 |
|     RAM_reg_0_63_30_30     |     0.028 |
|     RAM_reg_0_63_31_31     |     0.022 |
|     RAM_reg_0_63_3_3       |     0.022 |
|     RAM_reg_0_63_4_4       |     0.023 |
|     RAM_reg_0_63_5_5       |     0.025 |
|     RAM_reg_0_63_6_6       |     0.022 |
|     RAM_reg_0_63_7_7       |     0.020 |
|     RAM_reg_0_63_8_8       |     0.021 |
|     RAM_reg_0_63_9_9       |     0.020 |
+----------------------------+-----------+


