`timescale 1ns / 1ps

module A1(
input [2:0] i,
output reg f
    );

always @(i)
begin
	case (i)
		3'b000: f=1;
		3'b001: f=0;
		3'b010: f=0;
		3'b011: f=0;
		3'b100: f=1;
		3'b101: f=0;
		3'b110: f=1;
		3'b111: f=1;
	
	endcase

end


endmodule
