#! /home/shouyu/4.2/designProblem/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-407-g192b6aec9)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/shouyu/4.2/designProblem/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/shouyu/4.2/designProblem/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/shouyu/4.2/designProblem/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/shouyu/4.2/designProblem/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/shouyu/4.2/designProblem/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555559ec120 .scope module, "usb_stream_out_test" "usb_stream_out_test" 2 1;
 .timescale 0 0;
P_0x5555559bd6d0 .param/l "water_mark" 0 2 4, +C4<00000000000000000000000000000100>;
v0x555555a1b450_0 .net "A", 1 0, v0x5555559daf40_0;  1 drivers
v0x555555a1b530_0 .var "DQ", 31 0;
v0x555555a1b600_0 .var "FLAGC", 0 0;
v0x555555a1b700_0 .var "FLAGD", 0 0;
v0x555555a1b7d0_0 .net "PKTEND", 0 0, v0x555555a1a6e0_0;  1 drivers
v0x555555a1b870_0 .net "SLCS", 0 0, v0x555555a1a7f0_0;  1 drivers
v0x555555a1b940_0 .net "SLOE", 0 0, v0x555555a1a8b0_0;  1 drivers
v0x555555a1ba10_0 .net "SLRD", 0 0, v0x555555a1a970_0;  1 drivers
v0x555555a1bae0_0 .net "SLWR", 0 0, v0x555555a1aa30_0;  1 drivers
v0x555555a1bbb0_0 .var "clk", 0 0;
v0x555555a1bc80_0 .net "current_stream_out_mode", 2 0, L_0x5555559dade0;  1 drivers
v0x555555a1bd50_0 .net "data_in", 31 0, v0x555555a1ad70_0;  1 drivers
v0x555555a1be20_0 .var "master_mode", 2 0;
v0x555555a1bef0_0 .var "rst_n", 0 0;
S_0x5555559ec300 .scope module, "testModule" "usb_stream_out" 2 19, 3 3 0, S_0x5555559ec120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "master_mode";
    .port_info 3 /OUTPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "PKTEND";
    .port_info 5 /OUTPUT 1 "SLOE";
    .port_info 6 /OUTPUT 1 "SLRD";
    .port_info 7 /OUTPUT 1 "SLCS";
    .port_info 8 /OUTPUT 1 "SLWR";
    .port_info 9 /OUTPUT 2 "A";
    .port_info 10 /INPUT 1 "FLAGC";
    .port_info 11 /INPUT 1 "FLAGD";
    .port_info 12 /INPUT 32 "DQ";
    .port_info 13 /OUTPUT 3 "current_stream_out_mode";
P_0x5555559df9a0 .param/l "master_mode_ZLP" 0 3 22, C4<011>;
P_0x5555559df9e0 .param/l "master_mode_idle" 0 3 24, C4<101>;
P_0x5555559dfa20 .param/l "master_mode_loopback" 0 3 19, C4<000>;
P_0x5555559dfa60 .param/l "master_mode_partial" 0 3 23, C4<100>;
P_0x5555559dfaa0 .param/l "master_mode_stream_in" 0 3 21, C4<010>;
P_0x5555559dfae0 .param/l "master_mode_stream_out" 0 3 20, C4<001>;
P_0x5555559dfb20 .param/l "read_watermark" 0 3 18, +C4<00000000000000000000000000000100>;
P_0x5555559dfb60 .param/l "ready_delay" 1 3 29, +C4<000000000000000000000000000000001>;
P_0x5555559dfba0 .param/l "remain_read_data" 1 3 28, +C4<000000000000000000000000000000011>;
P_0x5555559dfbe0 .param/l "stream_out_flagc_rcvd" 1 3 38, C4<001>;
P_0x5555559dfc20 .param/l "stream_out_idle" 1 3 37, C4<000>;
P_0x5555559dfc60 .param/l "stream_out_read" 1 3 40, C4<011>;
P_0x5555559dfca0 .param/l "stream_out_read_oe_delay" 1 3 42, C4<101>;
P_0x5555559dfce0 .param/l "stream_out_read_rd_oe_delay" 1 3 41, C4<100>;
P_0x5555559dfd20 .param/l "stream_out_wait_flagd" 1 3 39, C4<010>;
L_0x5555559dade0 .functor BUFZ 3, v0x555555a1abb0_0, C4<000>, C4<000>, C4<000>;
v0x5555559daf40_0 .var "A", 1 0;
v0x555555a1a470_0 .net "DQ", 31 0, v0x555555a1b530_0;  1 drivers
v0x555555a1a550_0 .net "FLAGC", 0 0, v0x555555a1b600_0;  1 drivers
v0x555555a1a620_0 .net "FLAGD", 0 0, v0x555555a1b700_0;  1 drivers
v0x555555a1a6e0_0 .var "PKTEND", 0 0;
v0x555555a1a7f0_0 .var "SLCS", 0 0;
v0x555555a1a8b0_0 .var "SLOE", 0 0;
v0x555555a1a970_0 .var "SLRD", 0 0;
v0x555555a1aa30_0 .var "SLWR", 0 0;
v0x555555a1aaf0_0 .net "clk", 0 0, v0x555555a1bbb0_0;  1 drivers
v0x555555a1abb0_0 .var "current_state", 2 0;
v0x555555a1ac90_0 .net "current_stream_out_mode", 2 0, L_0x5555559dade0;  alias, 1 drivers
v0x555555a1ad70_0 .var "data_in", 31 0;
v0x555555a1ae50_0 .net "master_mode", 2 0, v0x555555a1be20_0;  1 drivers
v0x555555a1af30_0 .var "next_state", 2 0;
v0x555555a1b010_0 .var "oe_delay_cnt", 3 0;
v0x555555a1b0f0_0 .var "rd_oe_dealy_cnt", 3 0;
v0x555555a1b1d0_0 .net "rst_n", 0 0, v0x555555a1bef0_0;  1 drivers
E_0x5555559f08a0/0 .event anyedge, v0x555555a1abb0_0, v0x555555a1a550_0, v0x555555a1ae50_0, v0x555555a1a620_0;
E_0x5555559f08a0/1 .event anyedge, v0x555555a1b0f0_0, v0x555555a1b010_0;
E_0x5555559f08a0 .event/or E_0x5555559f08a0/0, E_0x5555559f08a0/1;
E_0x5555559d4580 .event anyedge, v0x555555a1abb0_0, v0x555555a1a470_0;
E_0x5555559e4750/0 .event negedge, v0x555555a1b1d0_0;
E_0x5555559e4750/1 .event posedge, v0x555555a1aaf0_0;
E_0x5555559e4750 .event/or E_0x5555559e4750/0, E_0x5555559e4750/1;
S_0x5555559e02a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 94, 3 94 0, S_0x5555559ec300;
 .timescale 0 0;
v0x5555559efbf0_0 .var/i "i", 31 0;
    .scope S_0x5555559ec300;
T_0 ;
    %wait E_0x5555559e4750;
    %load/vec4 v0x555555a1b1d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_0.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x555555a1ae50_0;
    %cmpi/ne 1, 0, 3;
    %flag_or 4, 8;
T_0.2;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555a1a970_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555a1af30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555a1abb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555555a1af30_0;
    %assign/vec4 v0x555555a1abb0_0, 0;
    %load/vec4 v0x555555a1b0f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.3, 5;
    %load/vec4 v0x555555a1b0f0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555555a1b0f0_0, 0;
T_0.3 ;
    %load/vec4 v0x555555a1b010_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.5, 5;
    %load/vec4 v0x555555a1b010_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555555a1b010_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5555559ec300;
T_1 ;
    %wait E_0x5555559d4580;
    %load/vec4 v0x555555a1abb0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1a6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1a8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1a970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1aa30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5555559daf40_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555555a1abb0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x555555a1abb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1a970_0, 0, 1;
    %fork t_1, S_0x5555559e02a0;
    %jmp t_0;
    .scope S_0x5555559e02a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559efbf0_0, 0, 32;
T_1.6 ; Top of for-loop 
    %load/vec4 v0x5555559efbf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x555555a1a470_0;
    %load/vec4 v0x5555559efbf0_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555559efbf0_0;
    %store/vec4 v0x555555a1ad70_0, 4, 1;
T_1.8 ; for-loop step statement
    %load/vec4 v0x5555559efbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555559efbf0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ; for-loop exit label
    %end;
    .scope S_0x5555559ec300;
t_0 %join;
    %load/vec4 v0x555555a1abb0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1a8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1a970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1aa30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5555559daf40_0, 0, 2;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1a8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1a970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1aa30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5555559daf40_0, 0, 2;
T_1.10 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5555559ec300;
T_2 ;
    %wait E_0x5555559f08a0;
    %load/vec4 v0x555555a1abb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555a1af30_0, 0, 3;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x555555a1a550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.10, 4;
    %load/vec4 v0x555555a1ae50_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555555a1af30_0, 0, 3;
T_2.8 ;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555555a1af30_0, 0, 3;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x555555a1a620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555555a1af30_0, 0, 3;
T_2.11 ;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x555555a1a620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555555a1af30_0, 0, 3;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555a1b0f0_0, 0, 4;
T_2.13 ;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x555555a1b0f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555555a1af30_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555555a1b010_0, 0, 4;
T_2.15 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x555555a1b010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555a1af30_0, 0, 3;
T_2.17 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5555559ec120;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5555559ec120;
T_4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555555a1be20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bef0_0, 0, 1;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x555555a1b530_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1b700_0, 0, 1;
    %vpi_call 2 47 "$monitor", "State: %3b PKTEND %b SLOE %b SLRD %b SLCS %b SLWR %b A %d dataRead %h", v0x555555a1bc80_0, v0x555555a1b7d0_0, v0x555555a1b940_0, v0x555555a1ba10_0, v0x555555a1b870_0, v0x555555a1bae0_0, v0x555555a1b450_0, v0x555555a1bd50_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5555559ec120;
T_5 ;
    %vpi_call 2 63 "$display", "START time :%d", $time {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555555a1be20_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bef0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1b600_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1b700_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x555555a1b530_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x555555a1b530_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %pushi/vec4 112, 0, 32;
    %store/vec4 v0x555555a1b530_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1b700_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v0x555555a1b530_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %vpi_call 2 111 "$display", "%b", v0x555555a1ba10_0 {0 0 0};
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x555555a1b530_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x555555a1b530_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1b600_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555a1bbb0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 128 "$finish" {0 0 0};
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./top/usb_stream_out_test.v";
    "./top/usb_stream_out.v";
