# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 10 2023 15:51:54

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_app:R vs. clk_app:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | N/A                    | Target: 16.00 MHz   | 
Clock: clk_app           | Frequency: 237.11 MHz  | Target: 191.94 MHz  | 
Clock: clk_usb           | Frequency: 54.41 MHz   | Target: 48.01 MHz   | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 192.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        5210             993         N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            2451        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                   Setup Times  Clock Reference:Phase  
---------  -------------------------------------------  -----------  ---------------------  
usb_n:in   u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout  894          clk_usb:R              
usb_p:in   u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout  873          clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                   Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  ------------  ---------------------  
usb_n:out  u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout  16856         clk_usb:R              
usb_p:out  u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout  15936         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                   Hold Times  Clock Reference:Phase  
---------  -------------------------------------------  ----------  ---------------------  
usb_n:in   u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout  315         clk_usb:R              
usb_p:in   u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout  305         clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                   Minimum Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  --------------------  ---------------------  
usb_n:out  u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout  12954                 clk_usb:R              
usb_p:out  u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout  12954                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 237.11 MHz | Target: 191.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_16_24_2/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_23_7/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_23_7/clk
Setup Constraint : 5210p
Path slack       : 992p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5892

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3422
---------------------------------------   ---- 
End-of-path arrival time (ps)             4900
 
Launch Clock Path
pin name                                                                                           model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1523/I                                                                                          GlobalMux                               0                 0  RISE       1
I__1523/O                                                                                          GlobalMux                             227               227  RISE       1
I__1528/I                                                                                          ClkMux                                  0               227  RISE       1
I__1528/O                                                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_16_24_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_16_24_2/lcout         LogicCell40_SEQ_MODE_1010    796              1478    993  RISE       4
I__1301/I                                                                                                   LocalMux                       0              1478    993  RISE       1
I__1301/O                                                                                                   LocalMux                     486              1964    993  RISE       1
I__1303/I                                                                                                   InMux                          0              1964    993  RISE       1
I__1303/O                                                                                                   InMux                        382              2346    993  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_RNIIVU11_0_LC_16_23_5/in0    LogicCell40_SEQ_MODE_0000      0              2346    993  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_RNIIVU11_0_LC_16_23_5/lcout  LogicCell40_SEQ_MODE_0000    662              3008    993  RISE       8
I__1520/I                                                                                                   Odrv4                          0              3008    993  RISE       1
I__1520/O                                                                                                   Odrv4                        517              3525    993  RISE       1
I__1521/I                                                                                                   LocalMux                       0              3525    993  RISE       1
I__1521/O                                                                                                   LocalMux                     486              4011    993  RISE       1
I__1522/I                                                                                                   CEMux                          0              4011    993  RISE       1
I__1522/O                                                                                                   CEMux                        889              4900    993  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_23_7/ce                 LogicCell40_SEQ_MODE_1010      0              4900    993  RISE       1

Capture Clock Path
pin name                                                                                      model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1523/I                                                                                     GlobalMux                               0                 0  RISE       1
I__1523/O                                                                                     GlobalMux                             227               227  RISE       1
I__1529/I                                                                                     ClkMux                                  0               227  RISE       1
I__1529/O                                                                                     ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_23_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 54.41 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_ctrl_endp.byte_cnt_q_5_LC_28_19_5/lcout
Path End         : u_usb_cdc.u_ctrl_endp.usb_reset_q_LC_20_21_2/in3
Capture Clock    : u_usb_cdc.u_ctrl_endp.usb_reset_q_LC_20_21_2/clk
Setup Constraint : 20830p
Path slack       : 2451p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3721
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             24148

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3721
+ Clock To Q                                796
+ Data Path Delay                         17180
---------------------------------------   ----- 
End-of-path arrival time (ps)             21697
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout        LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1204/I                                          Odrv4                          0                 0  RISE       1
I__1204/O                                          Odrv4                        517               517  RISE       1
I__1206/I                                          Span4Mux_h                     0               517  RISE       1
I__1206/O                                          Span4Mux_h                   444               961  RISE       1
I__1207/I                                          Span4Mux_s0_v                  0               961  RISE       1
I__1207/O                                          Span4Mux_s0_v                300              1261  RISE       1
I__1208/I                                          LocalMux                       0              1261  RISE       1
I__1208/O                                          LocalMux                     486              1747  RISE       1
I__1209/I                                          IoInMux                        0              1747  RISE       1
I__1209/O                                          IoInMux                      382              2129  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              2129  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT           ICE_GB                       910              3039  RISE     389
I__9898/I                                          gio2CtrlBuf                    0              3039  RISE       1
I__9898/O                                          gio2CtrlBuf                    0              3039  RISE       1
I__9899/I                                          GlobalMux                      0              3039  RISE       1
I__9899/O                                          GlobalMux                    227              3266  RISE       1
I__10017/I                                         ClkMux                         0              3266  RISE       1
I__10017/O                                         ClkMux                       455              3721  RISE       1
u_usb_cdc.u_ctrl_endp.byte_cnt_q_5_LC_28_19_5/clk  LogicCell40_SEQ_MODE_1010      0              3721  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_ctrl_endp.byte_cnt_q_5_LC_28_19_5/lcout               LogicCell40_SEQ_MODE_1010    796              4517   2451  RISE      27
I__8836/I                                                         Odrv12                         0              4517   2451  RISE       1
I__8836/O                                                         Odrv12                       724              5241   2451  RISE       1
I__8844/I                                                         LocalMux                       0              5241   2451  RISE       1
I__8844/O                                                         LocalMux                     486              5727   2451  RISE       1
I__8858/I                                                         InMux                          0              5727   2451  RISE       1
I__8858/O                                                         InMux                        382              6109   2451  RISE       1
u_usb_cdc.u_ctrl_endp.byte_cnt_q_RNIIST1_6_LC_23_19_3/in0         LogicCell40_SEQ_MODE_0000      0              6109   2451  RISE       1
u_usb_cdc.u_ctrl_endp.byte_cnt_q_RNIIST1_6_LC_23_19_3/lcout       LogicCell40_SEQ_MODE_0000    662              6771   2451  RISE       4
I__8356/I                                                         LocalMux                       0              6771   2451  RISE       1
I__8356/O                                                         LocalMux                     486              7257   2451  RISE       1
I__8359/I                                                         InMux                          0              7257   2451  RISE       1
I__8359/O                                                         InMux                        382              7639   2451  RISE       1
u_usb_cdc.u_ctrl_endp.byte_cnt_q_RNI36G4_3_LC_23_19_5/in0         LogicCell40_SEQ_MODE_0000      0              7639   2451  RISE       1
u_usb_cdc.u_ctrl_endp.byte_cnt_q_RNI36G4_3_LC_23_19_5/lcout       LogicCell40_SEQ_MODE_0000    662              8301   2451  RISE       7
I__7155/I                                                         Odrv4                          0              8301   2451  RISE       1
I__7155/O                                                         Odrv4                        517              8817   2451  RISE       1
I__7159/I                                                         LocalMux                       0              8817   2451  RISE       1
I__7159/O                                                         LocalMux                     486              9303   2451  RISE       1
I__7164/I                                                         InMux                          0              9303   2451  RISE       1
I__7164/O                                                         InMux                        382              9686   2451  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIKOF33_LC_26_19_7/in0            LogicCell40_SEQ_MODE_0000      0              9686   2451  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIKOF33_LC_26_19_7/lcout          LogicCell40_SEQ_MODE_0000    662             10347   2451  RISE       1
I__7671/I                                                         LocalMux                       0             10347   2451  RISE       1
I__7671/O                                                         LocalMux                     486             10833   2451  RISE       1
I__7672/I                                                         InMux                          0             10833   2451  RISE       1
I__7672/O                                                         InMux                        382             11216   2451  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIIPIN4_LC_27_18_5/in3            LogicCell40_SEQ_MODE_0000      0             11216   2451  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIIPIN4_LC_27_18_5/lcout          LogicCell40_SEQ_MODE_0000    465             11681   2451  RISE       1
I__7667/I                                                         Odrv12                         0             11681   2451  RISE       1
I__7667/O                                                         Odrv12                       724             12404   2451  RISE       1
I__7668/I                                                         LocalMux                       0             12404   2451  RISE       1
I__7668/O                                                         LocalMux                     486             12890   2451  RISE       1
I__7669/I                                                         InMux                          0             12890   2451  RISE       1
I__7669/O                                                         InMux                        382             13273   2451  RISE       1
I__7670/I                                                         CascadeMux                     0             13273   2451  RISE       1
I__7670/O                                                         CascadeMux                     0             13273   2451  RISE       1
u_usb_cdc.u_sie.u_phy_rx.in_valid_0_LC_22_18_4/in2                LogicCell40_SEQ_MODE_0000      0             13273   2451  RISE       1
u_usb_cdc.u_sie.u_phy_rx.in_valid_0_LC_22_18_4/lcout              LogicCell40_SEQ_MODE_0000    558             13831   2451  RISE       5
I__4093/I                                                         LocalMux                       0             13831   2451  RISE       1
I__4093/O                                                         LocalMux                     486             14317   2451  RISE       1
I__4097/I                                                         InMux                          0             14317   2451  RISE       1
I__4097/O                                                         InMux                        382             14699   2451  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIO9KLH_9_LC_22_18_3/in3             LogicCell40_SEQ_MODE_0000      0             14699   2451  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIO9KLH_9_LC_22_18_3/lcout           LogicCell40_SEQ_MODE_0000    465             15164   2451  RISE       5
I__4821/I                                                         LocalMux                       0             15164   2451  RISE       1
I__4821/O                                                         LocalMux                     486             15650   2451  RISE       1
I__4825/I                                                         InMux                          0             15650   2451  RISE       1
I__4825/O                                                         InMux                        382             16033   2451  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_tz_0_LC_22_18_6/in3                LogicCell40_SEQ_MODE_0000      0             16033   2451  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_tz_0_LC_22_18_6/lcout              LogicCell40_SEQ_MODE_0000    465             16498   2451  RISE       1
I__3977/I                                                         Odrv4                          0             16498   2451  RISE       1
I__3977/O                                                         Odrv4                        517             17015   2451  RISE       1
I__3978/I                                                         Span4Mux_h                     0             17015   2451  RISE       1
I__3978/O                                                         Span4Mux_h                   444             17459   2451  RISE       1
I__3979/I                                                         Span4Mux_h                     0             17459   2451  RISE       1
I__3979/O                                                         Span4Mux_h                   444             17904   2451  RISE       1
I__3980/I                                                         Span4Mux_s1_h                  0             17904   2451  RISE       1
I__3980/O                                                         Span4Mux_s1_h                258             18162   2451  RISE       1
I__3981/I                                                         LocalMux                       0             18162   2451  RISE       1
I__3981/O                                                         LocalMux                     486             18648   2451  RISE       1
I__3982/I                                                         IoInMux                        0             18648   2451  RISE       1
I__3982/O                                                         IoInMux                      382             19030   2451  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_0_0_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             19030   2451  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_0_0_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910             19940   2451  RISE      26
I__8565/I                                                         gio2CtrlBuf                    0             19940   2451  RISE       1
I__8565/O                                                         gio2CtrlBuf                    0             19940   2451  RISE       1
I__8566/I                                                         GlobalMux                      0             19940   2451  RISE       1
I__8566/O                                                         GlobalMux                    227             20167   2451  RISE       1
I__8568/I                                                         Glb2LocalMux                   0             20167   2451  RISE       1
I__8568/O                                                         Glb2LocalMux                 662             20829   2451  RISE       1
I__8581/I                                                         LocalMux                       0             20829   2451  RISE       1
I__8581/O                                                         LocalMux                     486             21315   2451  RISE       1
I__8585/I                                                         InMux                          0             21315   2451  RISE       1
I__8585/O                                                         InMux                        382             21697   2451  RISE       1
u_usb_cdc.u_ctrl_endp.usb_reset_q_LC_20_21_2/in3                  LogicCell40_SEQ_MODE_1010      0             21697   2451  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout       LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1204/I                                         Odrv4                          0                 0  RISE       1
I__1204/O                                         Odrv4                        517               517  RISE       1
I__1206/I                                         Span4Mux_h                     0               517  RISE       1
I__1206/O                                         Span4Mux_h                   444               961  RISE       1
I__1207/I                                         Span4Mux_s0_v                  0               961  RISE       1
I__1207/O                                         Span4Mux_s0_v                300              1261  RISE       1
I__1208/I                                         LocalMux                       0              1261  RISE       1
I__1208/O                                         LocalMux                     486              1747  RISE       1
I__1209/I                                         IoInMux                        0              1747  RISE       1
I__1209/O                                         IoInMux                      382              2129  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              2129  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT          ICE_GB                       910              3039  RISE     389
I__9898/I                                         gio2CtrlBuf                    0              3039  RISE       1
I__9898/O                                         gio2CtrlBuf                    0              3039  RISE       1
I__9899/I                                         GlobalMux                      0              3039  RISE       1
I__9899/O                                         GlobalMux                    227              3266  RISE       1
I__9960/I                                         ClkMux                         0              3266  RISE       1
I__9960/O                                         ClkMux                       455              3721  RISE       1
u_usb_cdc.u_ctrl_endp.usb_reset_q_LC_20_21_2/clk  LogicCell40_SEQ_MODE_1010      0              3721  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_16_24_2/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_23_7/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_23_7/clk
Setup Constraint : 5210p
Path slack       : 992p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5892

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3422
---------------------------------------   ---- 
End-of-path arrival time (ps)             4900
 
Launch Clock Path
pin name                                                                                           model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1523/I                                                                                          GlobalMux                               0                 0  RISE       1
I__1523/O                                                                                          GlobalMux                             227               227  RISE       1
I__1528/I                                                                                          ClkMux                                  0               227  RISE       1
I__1528/O                                                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_16_24_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_16_24_2/lcout         LogicCell40_SEQ_MODE_1010    796              1478    993  RISE       4
I__1301/I                                                                                                   LocalMux                       0              1478    993  RISE       1
I__1301/O                                                                                                   LocalMux                     486              1964    993  RISE       1
I__1303/I                                                                                                   InMux                          0              1964    993  RISE       1
I__1303/O                                                                                                   InMux                        382              2346    993  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_RNIIVU11_0_LC_16_23_5/in0    LogicCell40_SEQ_MODE_0000      0              2346    993  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_sq_RNIIVU11_0_LC_16_23_5/lcout  LogicCell40_SEQ_MODE_0000    662              3008    993  RISE       8
I__1520/I                                                                                                   Odrv4                          0              3008    993  RISE       1
I__1520/O                                                                                                   Odrv4                        517              3525    993  RISE       1
I__1521/I                                                                                                   LocalMux                       0              3525    993  RISE       1
I__1521/O                                                                                                   LocalMux                     486              4011    993  RISE       1
I__1522/I                                                                                                   CEMux                          0              4011    993  RISE       1
I__1522/O                                                                                                   CEMux                        889              4900    993  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_23_7/ce                 LogicCell40_SEQ_MODE_1010      0              4900    993  RISE       1

Capture Clock Path
pin name                                                                                      model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1523/I                                                                                     GlobalMux                               0                 0  RISE       1
I__1523/O                                                                                     GlobalMux                             227               227  RISE       1
I__1529/I                                                                                     ClkMux                                  0               227  RISE       1
I__1529/O                                                                                     ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_data_q_7_LC_17_23_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_ctrl_endp.byte_cnt_q_5_LC_28_19_5/lcout
Path End         : u_usb_cdc.u_ctrl_endp.usb_reset_q_LC_20_21_2/in3
Capture Clock    : u_usb_cdc.u_ctrl_endp.usb_reset_q_LC_20_21_2/clk
Setup Constraint : 20830p
Path slack       : 2451p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3721
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             24148

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3721
+ Clock To Q                                796
+ Data Path Delay                         17180
---------------------------------------   ----- 
End-of-path arrival time (ps)             21697
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout        LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1204/I                                          Odrv4                          0                 0  RISE       1
I__1204/O                                          Odrv4                        517               517  RISE       1
I__1206/I                                          Span4Mux_h                     0               517  RISE       1
I__1206/O                                          Span4Mux_h                   444               961  RISE       1
I__1207/I                                          Span4Mux_s0_v                  0               961  RISE       1
I__1207/O                                          Span4Mux_s0_v                300              1261  RISE       1
I__1208/I                                          LocalMux                       0              1261  RISE       1
I__1208/O                                          LocalMux                     486              1747  RISE       1
I__1209/I                                          IoInMux                        0              1747  RISE       1
I__1209/O                                          IoInMux                      382              2129  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              2129  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT           ICE_GB                       910              3039  RISE     389
I__9898/I                                          gio2CtrlBuf                    0              3039  RISE       1
I__9898/O                                          gio2CtrlBuf                    0              3039  RISE       1
I__9899/I                                          GlobalMux                      0              3039  RISE       1
I__9899/O                                          GlobalMux                    227              3266  RISE       1
I__10017/I                                         ClkMux                         0              3266  RISE       1
I__10017/O                                         ClkMux                       455              3721  RISE       1
u_usb_cdc.u_ctrl_endp.byte_cnt_q_5_LC_28_19_5/clk  LogicCell40_SEQ_MODE_1010      0              3721  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_ctrl_endp.byte_cnt_q_5_LC_28_19_5/lcout               LogicCell40_SEQ_MODE_1010    796              4517   2451  RISE      27
I__8836/I                                                         Odrv12                         0              4517   2451  RISE       1
I__8836/O                                                         Odrv12                       724              5241   2451  RISE       1
I__8844/I                                                         LocalMux                       0              5241   2451  RISE       1
I__8844/O                                                         LocalMux                     486              5727   2451  RISE       1
I__8858/I                                                         InMux                          0              5727   2451  RISE       1
I__8858/O                                                         InMux                        382              6109   2451  RISE       1
u_usb_cdc.u_ctrl_endp.byte_cnt_q_RNIIST1_6_LC_23_19_3/in0         LogicCell40_SEQ_MODE_0000      0              6109   2451  RISE       1
u_usb_cdc.u_ctrl_endp.byte_cnt_q_RNIIST1_6_LC_23_19_3/lcout       LogicCell40_SEQ_MODE_0000    662              6771   2451  RISE       4
I__8356/I                                                         LocalMux                       0              6771   2451  RISE       1
I__8356/O                                                         LocalMux                     486              7257   2451  RISE       1
I__8359/I                                                         InMux                          0              7257   2451  RISE       1
I__8359/O                                                         InMux                        382              7639   2451  RISE       1
u_usb_cdc.u_ctrl_endp.byte_cnt_q_RNI36G4_3_LC_23_19_5/in0         LogicCell40_SEQ_MODE_0000      0              7639   2451  RISE       1
u_usb_cdc.u_ctrl_endp.byte_cnt_q_RNI36G4_3_LC_23_19_5/lcout       LogicCell40_SEQ_MODE_0000    662              8301   2451  RISE       7
I__7155/I                                                         Odrv4                          0              8301   2451  RISE       1
I__7155/O                                                         Odrv4                        517              8817   2451  RISE       1
I__7159/I                                                         LocalMux                       0              8817   2451  RISE       1
I__7159/O                                                         LocalMux                     486              9303   2451  RISE       1
I__7164/I                                                         InMux                          0              9303   2451  RISE       1
I__7164/O                                                         InMux                        382              9686   2451  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIKOF33_LC_26_19_7/in0            LogicCell40_SEQ_MODE_0000      0              9686   2451  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIKOF33_LC_26_19_7/lcout          LogicCell40_SEQ_MODE_0000    662             10347   2451  RISE       1
I__7671/I                                                         LocalMux                       0             10347   2451  RISE       1
I__7671/O                                                         LocalMux                     486             10833   2451  RISE       1
I__7672/I                                                         InMux                          0             10833   2451  RISE       1
I__7672/O                                                         InMux                        382             11216   2451  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIIPIN4_LC_27_18_5/in3            LogicCell40_SEQ_MODE_0000      0             11216   2451  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIIPIN4_LC_27_18_5/lcout          LogicCell40_SEQ_MODE_0000    465             11681   2451  RISE       1
I__7667/I                                                         Odrv12                         0             11681   2451  RISE       1
I__7667/O                                                         Odrv12                       724             12404   2451  RISE       1
I__7668/I                                                         LocalMux                       0             12404   2451  RISE       1
I__7668/O                                                         LocalMux                     486             12890   2451  RISE       1
I__7669/I                                                         InMux                          0             12890   2451  RISE       1
I__7669/O                                                         InMux                        382             13273   2451  RISE       1
I__7670/I                                                         CascadeMux                     0             13273   2451  RISE       1
I__7670/O                                                         CascadeMux                     0             13273   2451  RISE       1
u_usb_cdc.u_sie.u_phy_rx.in_valid_0_LC_22_18_4/in2                LogicCell40_SEQ_MODE_0000      0             13273   2451  RISE       1
u_usb_cdc.u_sie.u_phy_rx.in_valid_0_LC_22_18_4/lcout              LogicCell40_SEQ_MODE_0000    558             13831   2451  RISE       5
I__4093/I                                                         LocalMux                       0             13831   2451  RISE       1
I__4093/O                                                         LocalMux                     486             14317   2451  RISE       1
I__4097/I                                                         InMux                          0             14317   2451  RISE       1
I__4097/O                                                         InMux                        382             14699   2451  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIO9KLH_9_LC_22_18_3/in3             LogicCell40_SEQ_MODE_0000      0             14699   2451  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIO9KLH_9_LC_22_18_3/lcout           LogicCell40_SEQ_MODE_0000    465             15164   2451  RISE       5
I__4821/I                                                         LocalMux                       0             15164   2451  RISE       1
I__4821/O                                                         LocalMux                     486             15650   2451  RISE       1
I__4825/I                                                         InMux                          0             15650   2451  RISE       1
I__4825/O                                                         InMux                        382             16033   2451  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_tz_0_LC_22_18_6/in3                LogicCell40_SEQ_MODE_0000      0             16033   2451  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_tz_0_LC_22_18_6/lcout              LogicCell40_SEQ_MODE_0000    465             16498   2451  RISE       1
I__3977/I                                                         Odrv4                          0             16498   2451  RISE       1
I__3977/O                                                         Odrv4                        517             17015   2451  RISE       1
I__3978/I                                                         Span4Mux_h                     0             17015   2451  RISE       1
I__3978/O                                                         Span4Mux_h                   444             17459   2451  RISE       1
I__3979/I                                                         Span4Mux_h                     0             17459   2451  RISE       1
I__3979/O                                                         Span4Mux_h                   444             17904   2451  RISE       1
I__3980/I                                                         Span4Mux_s1_h                  0             17904   2451  RISE       1
I__3980/O                                                         Span4Mux_s1_h                258             18162   2451  RISE       1
I__3981/I                                                         LocalMux                       0             18162   2451  RISE       1
I__3981/O                                                         LocalMux                     486             18648   2451  RISE       1
I__3982/I                                                         IoInMux                        0             18648   2451  RISE       1
I__3982/O                                                         IoInMux                      382             19030   2451  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_0_0_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             19030   2451  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_0_0_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910             19940   2451  RISE      26
I__8565/I                                                         gio2CtrlBuf                    0             19940   2451  RISE       1
I__8565/O                                                         gio2CtrlBuf                    0             19940   2451  RISE       1
I__8566/I                                                         GlobalMux                      0             19940   2451  RISE       1
I__8566/O                                                         GlobalMux                    227             20167   2451  RISE       1
I__8568/I                                                         Glb2LocalMux                   0             20167   2451  RISE       1
I__8568/O                                                         Glb2LocalMux                 662             20829   2451  RISE       1
I__8581/I                                                         LocalMux                       0             20829   2451  RISE       1
I__8581/O                                                         LocalMux                     486             21315   2451  RISE       1
I__8585/I                                                         InMux                          0             21315   2451  RISE       1
I__8585/O                                                         InMux                        382             21697   2451  RISE       1
u_usb_cdc.u_ctrl_endp.usb_reset_q_LC_20_21_2/in3                  LogicCell40_SEQ_MODE_1010      0             21697   2451  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout       LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1204/I                                         Odrv4                          0                 0  RISE       1
I__1204/O                                         Odrv4                        517               517  RISE       1
I__1206/I                                         Span4Mux_h                     0               517  RISE       1
I__1206/O                                         Span4Mux_h                   444               961  RISE       1
I__1207/I                                         Span4Mux_s0_v                  0               961  RISE       1
I__1207/O                                         Span4Mux_s0_v                300              1261  RISE       1
I__1208/I                                         LocalMux                       0              1261  RISE       1
I__1208/O                                         LocalMux                     486              1747  RISE       1
I__1209/I                                         IoInMux                        0              1747  RISE       1
I__1209/O                                         IoInMux                      382              2129  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              2129  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT          ICE_GB                       910              3039  RISE     389
I__9898/I                                         gio2CtrlBuf                    0              3039  RISE       1
I__9898/O                                         gio2CtrlBuf                    0              3039  RISE       1
I__9899/I                                         GlobalMux                      0              3039  RISE       1
I__9899/O                                         GlobalMux                    227              3266  RISE       1
I__9960/I                                         ClkMux                         0              3266  RISE       1
I__9960/O                                         ClkMux                       455              3721  RISE       1
u_usb_cdc.u_ctrl_endp.usb_reset_q_LC_20_21_2/clk  LogicCell40_SEQ_MODE_1010      0              3721  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout
Clock Reference   : clk_usb:R
Setup Time        : 894


Data Path Delay                3923
+ Setup Time                    693
- Capture Clock Path Delay    -3721
---------------------------- ------
Setup to Clock                  894

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1236/I                                       Odrv4                      0      1670               RISE  1       
I__1236/O                                       Odrv4                      517    2186               RISE  1       
I__1237/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__1237/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__1238/I                                       Span4Mux_h                 0      2610               RISE  1       
I__1238/O                                       Span4Mux_h                 444    3055               RISE  1       
I__1239/I                                       LocalMux                   0      3055               RISE  1       
I__1239/O                                       LocalMux                   486    3541               RISE  1       
I__1240/I                                       InMux                      0      3541               RISE  1       
I__1240/O                                       InMux                      382    3923               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_32_6/in0  LogicCell40_SEQ_MODE_1010  0      3923               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1204/I                                       Odrv4                      0      0                  RISE  1       
I__1204/O                                       Odrv4                      517    517                RISE  1       
I__1206/I                                       Span4Mux_h                 0      517                RISE  1       
I__1206/O                                       Span4Mux_h                 444    961                RISE  1       
I__1207/I                                       Span4Mux_s0_v              0      961                RISE  1       
I__1207/O                                       Span4Mux_s0_v              300    1261               RISE  1       
I__1208/I                                       LocalMux                   0      1261               RISE  1       
I__1208/O                                       LocalMux                   486    1747               RISE  1       
I__1209/I                                       IoInMux                    0      1747               RISE  1       
I__1209/O                                       IoInMux                    382    2129               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2129               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    3039               RISE  389     
I__9898/I                                       gio2CtrlBuf                0      3039               RISE  1       
I__9898/O                                       gio2CtrlBuf                0      3039               RISE  1       
I__9899/I                                       GlobalMux                  0      3039               RISE  1       
I__9899/O                                       GlobalMux                  227    3266               RISE  1       
I__10040/I                                      ClkMux                     0      3266               RISE  1       
I__10040/O                                      ClkMux                     455    3721               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_32_6/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout
Clock Reference   : clk_usb:R
Setup Time        : 873


Data Path Delay                3902
+ Setup Time                    693
- Capture Clock Path Delay    -3721
---------------------------- ------
Setup to Clock                  873

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1241/I                                       Odrv4                      0      1670               RISE  1       
I__1241/O                                       Odrv4                      517    2186               RISE  1       
I__1242/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__1242/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__1243/I                                       IoSpan4Mux                 0      2610               RISE  1       
I__1243/O                                       IoSpan4Mux                 424    3034               RISE  1       
I__1244/I                                       LocalMux                   0      3034               RISE  1       
I__1244/O                                       LocalMux                   486    3520               RISE  1       
I__1245/I                                       InMux                      0      3520               RISE  1       
I__1245/O                                       InMux                      382    3902               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_4/in0  LogicCell40_SEQ_MODE_1010  0      3902               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1204/I                                       Odrv4                      0      0                  RISE  1       
I__1204/O                                       Odrv4                      517    517                RISE  1       
I__1206/I                                       Span4Mux_h                 0      517                RISE  1       
I__1206/O                                       Span4Mux_h                 444    961                RISE  1       
I__1207/I                                       Span4Mux_s0_v              0      961                RISE  1       
I__1207/O                                       Span4Mux_s0_v              300    1261               RISE  1       
I__1208/I                                       LocalMux                   0      1261               RISE  1       
I__1208/O                                       LocalMux                   486    1747               RISE  1       
I__1209/I                                       IoInMux                    0      1747               RISE  1       
I__1209/O                                       IoInMux                    382    2129               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2129               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    3039               RISE  389     
I__9898/I                                       gio2CtrlBuf                0      3039               RISE  1       
I__9898/O                                       gio2CtrlBuf                0      3039               RISE  1       
I__9899/I                                       GlobalMux                  0      3039               RISE  1       
I__9899/O                                       GlobalMux                  227    3266               RISE  1       
I__10040/I                                      ClkMux                     0      3266               RISE  1       
I__10040/O                                      ClkMux                     455    3721               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_4/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 16856


Launch Clock Path Delay        3721
+ Clock To Q Delay              796
+ Data Path Delay             12339
---------------------------- ------
Clock To Out Delay            16856

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout          LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1204/I                                            Odrv4                      0      0                  RISE  1       
I__1204/O                                            Odrv4                      517    517                RISE  1       
I__1206/I                                            Span4Mux_h                 0      517                RISE  1       
I__1206/O                                            Span4Mux_h                 444    961                RISE  1       
I__1207/I                                            Span4Mux_s0_v              0      961                RISE  1       
I__1207/O                                            Span4Mux_s0_v              300    1261               RISE  1       
I__1208/I                                            LocalMux                   0      1261               RISE  1       
I__1208/O                                            LocalMux                   486    1747               RISE  1       
I__1209/I                                            IoInMux                    0      1747               RISE  1       
I__1209/O                                            IoInMux                    382    2129               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      2129               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                     910    3039               RISE  389     
I__9898/I                                            gio2CtrlBuf                0      3039               RISE  1       
I__9898/O                                            gio2CtrlBuf                0      3039               RISE  1       
I__9899/I                                            GlobalMux                  0      3039               RISE  1       
I__9899/O                                            GlobalMux                  227    3266               RISE  1       
I__9985/I                                            ClkMux                     0      3266               RISE  1       
I__9985/O                                            ClkMux                     455    3721               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_21_23_4/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_21_23_4/lcout       LogicCell40_SEQ_MODE_1010  796    4517               FALL  4       
I__3470/I                                                   Odrv12                     0      4517               FALL  1       
I__3470/O                                                   Odrv12                     796    5313               FALL  1       
I__3472/I                                                   Sp12to4                    0      5313               FALL  1       
I__3472/O                                                   Sp12to4                    662    5975               FALL  1       
I__3475/I                                                   Span4Mux_h                 0      5975               FALL  1       
I__3475/O                                                   Span4Mux_h                 465    6440               FALL  1       
I__3478/I                                                   Span4Mux_v                 0      6440               FALL  1       
I__3478/O                                                   Span4Mux_v                 548    6988               FALL  1       
I__3482/I                                                   LocalMux                   0      6988               FALL  1       
I__3482/O                                                   LocalMux                   455    7443               FALL  1       
I__3484/I                                                   InMux                      0      7443               FALL  1       
I__3484/O                                                   InMux                      320    7763               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_16_26_5/in1    LogicCell40_SEQ_MODE_0000  0      7763               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_16_26_5/lcout  LogicCell40_SEQ_MODE_0000  589    8352               RISE  1       
I__1342/I                                                   Odrv4                      0      8352               RISE  1       
I__1342/O                                                   Odrv4                      517    8869               RISE  1       
I__1343/I                                                   Span4Mux_v                 0      8869               RISE  1       
I__1343/O                                                   Span4Mux_v                 517    9386               RISE  1       
I__1344/I                                                   Span4Mux_h                 0      9386               RISE  1       
I__1344/O                                                   Span4Mux_h                 444    9830               RISE  1       
I__1345/I                                                   Span4Mux_s2_v              0      9830               RISE  1       
I__1345/O                                                   Span4Mux_s2_v              372    10203              RISE  1       
I__1346/I                                                   LocalMux                   0      10203              RISE  1       
I__1346/O                                                   LocalMux                   486    10688              RISE  1       
I__1347/I                                                   IoInMux                    0      10688              RISE  1       
I__1347/O                                                   IoInMux                    382    11071              RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      11071              RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   14368              FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      14368              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   16856              FALL  1       
usb_n:out                                                   loopback                   0      16856              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 15936


Launch Clock Path Delay        3721
+ Clock To Q Delay              796
+ Data Path Delay             11419
---------------------------- ------
Clock To Out Delay            15936

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout          LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1204/I                                            Odrv4                      0      0                  RISE  1       
I__1204/O                                            Odrv4                      517    517                RISE  1       
I__1206/I                                            Span4Mux_h                 0      517                RISE  1       
I__1206/O                                            Span4Mux_h                 444    961                RISE  1       
I__1207/I                                            Span4Mux_s0_v              0      961                RISE  1       
I__1207/O                                            Span4Mux_s0_v              300    1261               RISE  1       
I__1208/I                                            LocalMux                   0      1261               RISE  1       
I__1208/O                                            LocalMux                   486    1747               RISE  1       
I__1209/I                                            IoInMux                    0      1747               RISE  1       
I__1209/O                                            IoInMux                    382    2129               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      2129               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                     910    3039               RISE  389     
I__9898/I                                            gio2CtrlBuf                0      3039               RISE  1       
I__9898/O                                            gio2CtrlBuf                0      3039               RISE  1       
I__9899/I                                            GlobalMux                  0      3039               RISE  1       
I__9899/O                                            GlobalMux                  227    3266               RISE  1       
I__9985/I                                            ClkMux                     0      3266               RISE  1       
I__9985/O                                            ClkMux                     455    3721               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_21_23_4/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_21_23_4/lcout     LogicCell40_SEQ_MODE_1010  796    4517               RISE  4       
I__3471/I                                                 Odrv4                      0      4517               RISE  1       
I__3471/O                                                 Odrv4                      517    5034               RISE  1       
I__3473/I                                                 Span4Mux_v                 0      5034               RISE  1       
I__3473/O                                                 Span4Mux_v                 517    5551               RISE  1       
I__3476/I                                                 LocalMux                   0      5551               RISE  1       
I__3476/O                                                 LocalMux                   486    6037               RISE  1       
I__3480/I                                                 InMux                      0      6037               RISE  1       
I__3480/O                                                 InMux                      382    6419               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_18_24_0/in3    LogicCell40_SEQ_MODE_0000  0      6419               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_18_24_0/lcout  LogicCell40_SEQ_MODE_0000  424    6843               FALL  1       
I__1865/I                                                 Odrv12                     0      6843               FALL  1       
I__1865/O                                                 Odrv12                     796    7639               FALL  1       
I__1866/I                                                 Span12Mux_h                0      7639               FALL  1       
I__1866/O                                                 Span12Mux_h                796    8435               FALL  1       
I__1867/I                                                 Sp12to4                    0      8435               FALL  1       
I__1867/O                                                 Sp12to4                    662    9096               FALL  1       
I__1868/I                                                 Span4Mux_s0_v              0      9096               FALL  1       
I__1868/O                                                 Span4Mux_s0_v              279    9376               FALL  1       
I__1869/I                                                 LocalMux                   0      9376               FALL  1       
I__1869/O                                                 LocalMux                   455    9830               FALL  1       
I__1870/I                                                 IoInMux                    0      9830               FALL  1       
I__1870/O                                                 IoInMux                    320    10151              FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      10151              FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   13448              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      13448              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   15936              FALL  1       
usb_p:out                                                 loopback                   0      15936              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout
Clock Reference   : clk_usb:R
Hold Time         : 315


Capture Clock Path Delay       3721
+ Hold  Time                      0
- Data Path Delay             -3406
---------------------------- ------
Hold Time                       315

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1236/I                                       Odrv4                      0      1142               FALL  1       
I__1236/O                                       Odrv4                      548    1690               FALL  1       
I__1237/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__1237/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__1238/I                                       Span4Mux_h                 0      2166               FALL  1       
I__1238/O                                       Span4Mux_h                 465    2631               FALL  1       
I__1239/I                                       LocalMux                   0      2631               FALL  1       
I__1239/O                                       LocalMux                   455    3086               FALL  1       
I__1240/I                                       InMux                      0      3086               FALL  1       
I__1240/O                                       InMux                      320    3406               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_32_6/in0  LogicCell40_SEQ_MODE_1010  0      3406               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1204/I                                       Odrv4                      0      0                  RISE  1       
I__1204/O                                       Odrv4                      517    517                RISE  1       
I__1206/I                                       Span4Mux_h                 0      517                RISE  1       
I__1206/O                                       Span4Mux_h                 444    961                RISE  1       
I__1207/I                                       Span4Mux_s0_v              0      961                RISE  1       
I__1207/O                                       Span4Mux_s0_v              300    1261               RISE  1       
I__1208/I                                       LocalMux                   0      1261               RISE  1       
I__1208/O                                       LocalMux                   486    1747               RISE  1       
I__1209/I                                       IoInMux                    0      1747               RISE  1       
I__1209/O                                       IoInMux                    382    2129               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2129               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    3039               RISE  389     
I__9898/I                                       gio2CtrlBuf                0      3039               RISE  1       
I__9898/O                                       gio2CtrlBuf                0      3039               RISE  1       
I__9899/I                                       GlobalMux                  0      3039               RISE  1       
I__9899/O                                       GlobalMux                  227    3266               RISE  1       
I__10040/I                                      ClkMux                     0      3266               RISE  1       
I__10040/O                                      ClkMux                     455    3721               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_32_6/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout
Clock Reference   : clk_usb:R
Hold Time         : 305


Capture Clock Path Delay       3721
+ Hold  Time                      0
- Data Path Delay             -3416
---------------------------- ------
Hold Time                       305

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1241/I                                       Odrv4                      0      1142               FALL  1       
I__1241/O                                       Odrv4                      548    1690               FALL  1       
I__1242/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__1242/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__1243/I                                       IoSpan4Mux                 0      2166               FALL  1       
I__1243/O                                       IoSpan4Mux                 475    2641               FALL  1       
I__1244/I                                       LocalMux                   0      2641               FALL  1       
I__1244/O                                       LocalMux                   455    3096               FALL  1       
I__1245/I                                       InMux                      0      3096               FALL  1       
I__1245/O                                       InMux                      320    3416               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_4/in0  LogicCell40_SEQ_MODE_1010  0      3416               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1204/I                                       Odrv4                      0      0                  RISE  1       
I__1204/O                                       Odrv4                      517    517                RISE  1       
I__1206/I                                       Span4Mux_h                 0      517                RISE  1       
I__1206/O                                       Span4Mux_h                 444    961                RISE  1       
I__1207/I                                       Span4Mux_s0_v              0      961                RISE  1       
I__1207/O                                       Span4Mux_s0_v              300    1261               RISE  1       
I__1208/I                                       LocalMux                   0      1261               RISE  1       
I__1208/O                                       LocalMux                   486    1747               RISE  1       
I__1209/I                                       IoInMux                    0      1747               RISE  1       
I__1209/O                                       IoInMux                    382    2129               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2129               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    3039               RISE  389     
I__9898/I                                       gio2CtrlBuf                0      3039               RISE  1       
I__9898/O                                       gio2CtrlBuf                0      3039               RISE  1       
I__9899/I                                       GlobalMux                  0      3039               RISE  1       
I__9899/O                                       GlobalMux                  227    3266               RISE  1       
I__10040/I                                      ClkMux                     0      3266               RISE  1       
I__10040/O                                      ClkMux                     455    3721               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_4/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 12954


Launch Clock Path Delay        3721
+ Clock To Q Delay              796
+ Data Path Delay              8437
---------------------------- ------
Clock To Out Delay            12954

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout           LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1204/I                                             Odrv4                      0      0                  RISE  1       
I__1204/O                                             Odrv4                      517    517                RISE  1       
I__1206/I                                             Span4Mux_h                 0      517                RISE  1       
I__1206/O                                             Span4Mux_h                 444    961                RISE  1       
I__1207/I                                             Span4Mux_s0_v              0      961                RISE  1       
I__1207/O                                             Span4Mux_s0_v              300    1261               RISE  1       
I__1208/I                                             LocalMux                   0      1261               RISE  1       
I__1208/O                                             LocalMux                   486    1747               RISE  1       
I__1209/I                                             IoInMux                    0      1747               RISE  1       
I__1209/O                                             IoInMux                    382    2129               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                     0      2129               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                     910    3039               RISE  389     
I__9898/I                                             gio2CtrlBuf                0      3039               RISE  1       
I__9898/O                                             gio2CtrlBuf                0      3039               RISE  1       
I__9899/I                                             GlobalMux                  0      3039               RISE  1       
I__9899/O                                             GlobalMux                  227    3266               RISE  1       
I__9973/I                                             ClkMux                     0      3266               RISE  1       
I__9973/O                                             ClkMux                     455    3721               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_25_0/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_25_0/lcout            LogicCell40_SEQ_MODE_1010  796    4517               FALL  11      
I__3561/I                                                         LocalMux                   0      4517               FALL  1       
I__3561/O                                                         LocalMux                   455    4972               FALL  1       
I__3569/I                                                         InMux                      0      4972               FALL  1       
I__3569/O                                                         InMux                      320    5293               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_18_25_1/in1    LogicCell40_SEQ_MODE_0000  0      5293               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_18_25_1/lcout  LogicCell40_SEQ_MODE_0000  558    5851               FALL  4       
I__2401/I                                                         Odrv4                      0      5851               FALL  1       
I__2401/O                                                         Odrv4                      548    6399               FALL  1       
I__2404/I                                                         Span4Mux_v                 0      6399               FALL  1       
I__2404/O                                                         Span4Mux_v                 548    6946               FALL  1       
I__2407/I                                                         LocalMux                   0      6946               FALL  1       
I__2407/O                                                         LocalMux                   455    7401               FALL  1       
I__2409/I                                                         InMux                      0      7401               FALL  1       
I__2409/O                                                         InMux                      320    7722               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_18_30_7/in3    LogicCell40_SEQ_MODE_0000  0      7722               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_18_30_7/lcout  LogicCell40_SEQ_MODE_0000  424    8145               FALL  2       
I__2082/I                                                         Odrv4                      0      8145               FALL  1       
I__2082/O                                                         Odrv4                      548    8693               FALL  1       
I__2083/I                                                         Span4Mux_h                 0      8693               FALL  1       
I__2083/O                                                         Span4Mux_h                 465    9159               FALL  1       
I__2084/I                                                         Span4Mux_s2_v              0      9159               FALL  1       
I__2084/O                                                         Span4Mux_s2_v              372    9531               FALL  1       
I__2085/I                                                         IoSpan4Mux                 0      9531               FALL  1       
I__2085/O                                                         IoSpan4Mux                 475    10006              FALL  1       
I__2086/I                                                         LocalMux                   0      10006              FALL  1       
I__2086/O                                                         LocalMux                   455    10461              FALL  1       
I__2088/I                                                         IoInMux                    0      10461              FALL  1       
I__2088/O                                                         IoInMux                    320    10781              FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      10781              FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    11040              RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      11040              RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   12954              RISE  1       
usb_n:out                                                         loopback                   0      12954              RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 12954


Launch Clock Path Delay        3721
+ Clock To Q Delay              796
+ Data Path Delay              8437
---------------------------- ------
Clock To Out Delay            12954

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_2_6/lcout           LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1204/I                                             Odrv4                      0      0                  RISE  1       
I__1204/O                                             Odrv4                      517    517                RISE  1       
I__1206/I                                             Span4Mux_h                 0      517                RISE  1       
I__1206/O                                             Span4Mux_h                 444    961                RISE  1       
I__1207/I                                             Span4Mux_s0_v              0      961                RISE  1       
I__1207/O                                             Span4Mux_s0_v              300    1261               RISE  1       
I__1208/I                                             LocalMux                   0      1261               RISE  1       
I__1208/O                                             LocalMux                   486    1747               RISE  1       
I__1209/I                                             IoInMux                    0      1747               RISE  1       
I__1209/O                                             IoInMux                    382    2129               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                     0      2129               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                     910    3039               RISE  389     
I__9898/I                                             gio2CtrlBuf                0      3039               RISE  1       
I__9898/O                                             gio2CtrlBuf                0      3039               RISE  1       
I__9899/I                                             GlobalMux                  0      3039               RISE  1       
I__9899/O                                             GlobalMux                  227    3266               RISE  1       
I__9973/I                                             ClkMux                     0      3266               RISE  1       
I__9973/O                                             ClkMux                     455    3721               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_25_0/clk  LogicCell40_SEQ_MODE_1010  0      3721               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_25_0/lcout            LogicCell40_SEQ_MODE_1010  796    4517               FALL  11      
I__3561/I                                                         LocalMux                   0      4517               FALL  1       
I__3561/O                                                         LocalMux                   455    4972               FALL  1       
I__3569/I                                                         InMux                      0      4972               FALL  1       
I__3569/O                                                         InMux                      320    5293               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_18_25_1/in1    LogicCell40_SEQ_MODE_0000  0      5293               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_18_25_1/lcout  LogicCell40_SEQ_MODE_0000  558    5851               FALL  4       
I__2401/I                                                         Odrv4                      0      5851               FALL  1       
I__2401/O                                                         Odrv4                      548    6399               FALL  1       
I__2404/I                                                         Span4Mux_v                 0      6399               FALL  1       
I__2404/O                                                         Span4Mux_v                 548    6946               FALL  1       
I__2407/I                                                         LocalMux                   0      6946               FALL  1       
I__2407/O                                                         LocalMux                   455    7401               FALL  1       
I__2409/I                                                         InMux                      0      7401               FALL  1       
I__2409/O                                                         InMux                      320    7722               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_18_30_7/in3    LogicCell40_SEQ_MODE_0000  0      7722               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_18_30_7/lcout  LogicCell40_SEQ_MODE_0000  424    8145               FALL  2       
I__2082/I                                                         Odrv4                      0      8145               FALL  1       
I__2082/O                                                         Odrv4                      548    8693               FALL  1       
I__2083/I                                                         Span4Mux_h                 0      8693               FALL  1       
I__2083/O                                                         Span4Mux_h                 465    9159               FALL  1       
I__2084/I                                                         Span4Mux_s2_v              0      9159               FALL  1       
I__2084/O                                                         Span4Mux_s2_v              372    9531               FALL  1       
I__2085/I                                                         IoSpan4Mux                 0      9531               FALL  1       
I__2085/O                                                         IoSpan4Mux                 475    10006              FALL  1       
I__2087/I                                                         LocalMux                   0      10006              FALL  1       
I__2087/O                                                         LocalMux                   455    10461              FALL  1       
I__2089/I                                                         IoInMux                    0      10461              FALL  1       
I__2089/O                                                         IoInMux                    320    10781              FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      10781              FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    11040              RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      11040              RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   12954              RISE  1       
usb_p:out                                                         loopback                   0      12954              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

