
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.003698    0.023626    0.013478    2.013478 ^ rst_n (in)
                                                         rst_n (net)
                      0.023634    0.000000    2.013478 ^ input10/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.003472    0.051374    0.078600    2.092077 ^ input10/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net10 (net)
                      0.051374    0.000115    2.092192 ^ fanout31/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.021678    0.123467    0.163017    2.255210 ^ fanout31/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net31 (net)
                      0.123515    0.000544    2.255754 ^ fanout30/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.026385    0.148059    0.206661    2.462415 ^ fanout30/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net30 (net)
                      0.148063    0.000965    2.463379 ^ _314_/B (sky130_fd_sc_hd__and2b_2)
    10    0.037320    0.189815    0.282732    2.746112 ^ _314_/X (sky130_fd_sc_hd__and2b_2)
                                                         _157_ (net)
                      0.189817    0.000940    2.747051 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002496    0.053333    0.336570    3.083622 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                                         _072_ (net)
                      0.053333    0.000074    3.083696 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002898    0.053553    0.552317    3.636013 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net52 (net)
                      0.053553    0.000093    3.636106 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                              3.636106   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.014443    0.070957    0.048485   10.048485 ^ clk (in)
                                                         clk (net)
                      0.070965    0.000000   10.048485 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.075411    0.092415    0.176613   10.225098 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.092476    0.002186   10.227283 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.030499    0.051484    0.152112   10.379395 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_3_6__leaf_clk (net)
                      0.051485    0.000405   10.379801 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                                 -0.250000   10.129801   clock uncertainty
                                  0.000000   10.129801   clock reconvergence pessimism
                                 -0.112769   10.017032   library setup time
                                             10.017032   data required time
---------------------------------------------------------------------------------------------
                                             10.017032   data required time
                                             -3.636106   data arrival time
---------------------------------------------------------------------------------------------
                                              6.380926   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_3_2__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_3__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_1__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_5__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_6__f_clk/X                      10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 clkload0/Y
 clkload1/X
 clkload2/X
 clkload3/Y
 clkload4/X
 clkload5/X
 clkload6/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 5
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 5
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 8 unclocked register/latch pins.
  _461_/GATE_N
  _462_/GATE_N
  _463_/GATE_N
  _464_/GATE_N
  _465_/GATE_N
  _466_/GATE_N
  _467_/GATE_N
  _468_/GATE_N
Warning: There are 8 unconstrained endpoints.
  _461_/D
  _462_/D
  _463_/D
  _464_/D
  _465_/D
  _466_/D
  _467_/D
  _468_/D
