\hypertarget{maglev-ir-arm_8cc}{}\doxysection{/mnt/\+V8\+Source\+Code/src/maglev/arm/maglev-\/ir-\/arm.cc File Reference}
\label{maglev-ir-arm_8cc}\index{/mnt/V8SourceCode/src/maglev/arm/maglev-\/ir-\/arm.cc@{/mnt/V8SourceCode/src/maglev/arm/maglev-\/ir-\/arm.cc}}
{\ttfamily \#include \char`\"{}src/base/logging.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/arm/assembler-\/arm.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/arm/register-\/arm.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/arm/maglev-\/assembler-\/arm-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/assembler-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/graph-\/processor.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/graph.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/ir-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/ir.\+h\char`\"{}}\newline
Include dependency graph for maglev-\/ir-\/arm.cc\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{maglev-ir-arm_8cc__incl}
\end{center}
\end{figure}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\begin{DoxyCompactList}\small\item\em This file provides additional API on top of the default one for making API calls, which come from embedder C++ functions. \end{DoxyCompactList}\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev}{v8\+::internal\+::maglev}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~masm-\/$>$
\item 
\#define \mbox{\hyperlink{maglev-ir-arm_8cc_aa55e60a38dcc24d0b4063354442b81f8}{DEF\+\_\+\+BITWISE\+\_\+\+BINOP}}(Instruction,  opcode)
\item 
\#define \mbox{\hyperlink{maglev-ir-arm_8cc_a37a82e6bf96739581ac8343802e69b32}{DEF\+\_\+\+SHIFT\+\_\+\+BINOP}}(Instruction,  opcode)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}\+::\+Reduce\+Interrupt\+Budget\+Type}} \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30a5abf964b8f1290e57e3247b3c8b7d6ce}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}\+::k\+Loop}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30ad7ec42086e89c1b1ffe3a16edfc12ef3}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}\+::k\+Return}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_a97e6a1efe5738e95fe7bed69cee5bc78}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}\+::\+Uint32\+Mod}} (Maglev\+Assembler $\ast$masm, Register out, Register left, Register right)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_aa12996d34093e6b2ce9008db48e0a14b}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}\+::\+Handle\+Interrupts\+And\+Tiering}} (Maglev\+Assembler $\ast$masm, Zone\+Label\+Ref done, Node $\ast$node, Reduce\+Interrupt\+Budget\+Type type, Register scratch0)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_ad34764158f46a2be94f399d5b51bb4ea}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}\+::\+Generate\+Reduce\+Interrupt\+Budget}} (Maglev\+Assembler $\ast$masm, Node $\ast$node, Register feedback\+\_\+cell, Reduce\+Interrupt\+Budget\+Type type, \mbox{\hyperlink{classint}{int}} amount)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}\label{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{maglev-\/ir-\/arm.cc@{maglev-\/ir-\/arm.cc}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!maglev-\/ir-\/arm.cc@{maglev-\/ir-\/arm.cc}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~masm-\/$>$}



Definition at line 19 of file maglev-\/ir-\/arm.\+cc.

\mbox{\Hypertarget{maglev-ir-arm_8cc_aa55e60a38dcc24d0b4063354442b81f8}\label{maglev-ir-arm_8cc_aa55e60a38dcc24d0b4063354442b81f8}} 
\index{maglev-\/ir-\/arm.cc@{maglev-\/ir-\/arm.cc}!DEF\_BITWISE\_BINOP@{DEF\_BITWISE\_BINOP}}
\index{DEF\_BITWISE\_BINOP@{DEF\_BITWISE\_BINOP}!maglev-\/ir-\/arm.cc@{maglev-\/ir-\/arm.cc}}
\doxysubsubsection{\texorpdfstring{DEF\_BITWISE\_BINOP}{DEF\_BITWISE\_BINOP}}
{\footnotesize\ttfamily \#define DEF\+\_\+\+BITWISE\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{Instruction,  }\item[{}]{opcode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} Instruction::SetValueLocationConstraints() \{              \(\backslash\)}
\DoxyCodeLine{    UseRegister(left\_input());                                   \(\backslash\)}
\DoxyCodeLine{    UseRegister(right\_input());                                  \(\backslash\)}
\DoxyCodeLine{    DefineAsRegister(\textcolor{keyword}{this});                                      \(\backslash\)}
\DoxyCodeLine{  \}                                                              \(\backslash\)}
\DoxyCodeLine{                                                                 \(\backslash\)}
\DoxyCodeLine{  void Instruction::GenerateCode(MaglevAssembler* masm,          \(\backslash\)}
\DoxyCodeLine{                                 \textcolor{keyword}{const} ProcessingState\& state) \{ \(\backslash\)}
\DoxyCodeLine{    Register left = \mbox{\hyperlink{namespacev8_1_1internal_1_1baseline_1_1detail_a450f5b361fd7a23e53871dbcc351422e}{ToRegister}}(left\_input());                    \(\backslash\)}
\DoxyCodeLine{    Register right = \mbox{\hyperlink{namespacev8_1_1internal_1_1baseline_1_1detail_a450f5b361fd7a23e53871dbcc351422e}{ToRegister}}(right\_input());                  \(\backslash\)}
\DoxyCodeLine{    Register out = \mbox{\hyperlink{namespacev8_1_1internal_1_1baseline_1_1detail_a450f5b361fd7a23e53871dbcc351422e}{ToRegister}}(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}());                         \(\backslash\)}
\DoxyCodeLine{    \_\_ opcode(out, left, right);                                 \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


Definition at line 491 of file maglev-\/ir-\/arm.\+cc.

\mbox{\Hypertarget{maglev-ir-arm_8cc_a37a82e6bf96739581ac8343802e69b32}\label{maglev-ir-arm_8cc_a37a82e6bf96739581ac8343802e69b32}} 
\index{maglev-\/ir-\/arm.cc@{maglev-\/ir-\/arm.cc}!DEF\_SHIFT\_BINOP@{DEF\_SHIFT\_BINOP}}
\index{DEF\_SHIFT\_BINOP@{DEF\_SHIFT\_BINOP}!maglev-\/ir-\/arm.cc@{maglev-\/ir-\/arm.cc}}
\doxysubsubsection{\texorpdfstring{DEF\_SHIFT\_BINOP}{DEF\_SHIFT\_BINOP}}
{\footnotesize\ttfamily \#define DEF\+\_\+\+SHIFT\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{Instruction,  }\item[{}]{opcode }\end{DoxyParamCaption})}



Definition at line 510 of file maglev-\/ir-\/arm.\+cc.

