// Seed: 45266315
module module_0 #(
    parameter id_6 = 32'd10,
    parameter id_8 = 32'd62
) (
    input wand id_0
);
  wire  id_2;
  logic id_3;
  logic id_4;
  ;
  logic id_5;
  assign module_1.id_4 = 0;
  wire _id_6;
  assign id_3 = -1;
  wire id_7, _id_8;
  reg id_9, id_10, id_11[1 : 1];
  wire [-1 : id_6] id_12;
  always begin : LABEL_0
    id_10 <= -1;
  end
  for (id_13 = id_13.find; id_10; id_10 = -1) wire id_14, id_15;
  wire [id_8 : -1] id_16;
  logic id_17;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd81,
    parameter id_5 = 32'd33,
    parameter id_8 = 32'd92,
    parameter id_9 = 32'd89
) (
    input wire _id_0,
    input uwire id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply0 id_4[id_9 : id_8  +  -1  ?  -1 'b0 &  id_0 : id_5],
    input wand _id_5,
    output supply0 id_6,
    output wire id_7,
    output supply0 _id_8,
    input tri _id_9
);
  module_0 modCall_1 (id_3);
endmodule
