[2025-09-17 06:21:53] START suite=qualcomm_srv trace=srv559_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv559_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2599286 heartbeat IPC: 3.847 cumulative IPC: 3.847 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5048649 heartbeat IPC: 4.083 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5048649 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5048649 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14041960 heartbeat IPC: 1.112 cumulative IPC: 1.112 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23056256 heartbeat IPC: 1.109 cumulative IPC: 1.111 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 31964394 heartbeat IPC: 1.123 cumulative IPC: 1.115 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 40958946 heartbeat IPC: 1.112 cumulative IPC: 1.114 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 50052937 heartbeat IPC: 1.1 cumulative IPC: 1.111 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 58970952 heartbeat IPC: 1.121 cumulative IPC: 1.113 (Simulation time: 00 hr 08 min 09 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 67993506 heartbeat IPC: 1.108 cumulative IPC: 1.112 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 76832874 heartbeat IPC: 1.131 cumulative IPC: 1.114 (Simulation time: 00 hr 10 min 18 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv559_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 85731101 heartbeat IPC: 1.124 cumulative IPC: 1.115 (Simulation time: 00 hr 11 min 23 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 89680202 cumulative IPC: 1.115 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 89680202 cumulative IPC: 1.115 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv559_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.115 instructions: 100000000 cycles: 89680202
CPU 0 Branch Prediction Accuracy: 90.8% MPKI: 16.17 Average ROB Occupancy at Mispredict: 26.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.39
BRANCH_INDIRECT: 0.4157
BRANCH_CONDITIONAL: 13.18
BRANCH_DIRECT_CALL: 0.9506
BRANCH_INDIRECT_CALL: 0.6066
BRANCH_RETURN: 0.6313


====Backend Stall Breakdown====
ROB_STALL: 64287
LQ_STALL: 0
SQ_STALL: 541666


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 90.03333
REPLAY_LOAD: 66.15
NON_REPLAY_LOAD: 19.09112

== Total ==
ADDR_TRANS: 2701
REPLAY_LOAD: 3969
NON_REPLAY_LOAD: 57617

== Counts ==
ADDR_TRANS: 30
REPLAY_LOAD: 60
NON_REPLAY_LOAD: 3018

cpu0->cpu0_STLB TOTAL        ACCESS:    1863749 HIT:    1859329 MISS:       4420 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1863749 HIT:    1859329 MISS:       4420 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 215.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8281114 HIT:    7353314 MISS:     927800 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6732363 HIT:    5957958 MISS:     774405 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     556126 HIT:     421502 MISS:     134624 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     984658 HIT:     973221 MISS:      11437 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7967 HIT:        633 MISS:       7334 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.93 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14986563 HIT:    8037517 MISS:    6949046 MSHR_MERGE:    1640602
cpu0->cpu0_L1I LOAD         ACCESS:   14986563 HIT:    8037517 MISS:    6949046 MSHR_MERGE:    1640602
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.34 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30448204 HIT:   26974254 MISS:    3473950 MSHR_MERGE:    1485935
cpu0->cpu0_L1D LOAD         ACCESS:   17115953 HIT:   15316281 MISS:    1799672 MSHR_MERGE:     375751
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13323256 HIT:   11657060 MISS:    1666196 MSHR_MERGE:    1110069
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8995 HIT:        913 MISS:       8082 MSHR_MERGE:        115
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12440853 HIT:   10536082 MISS:    1904771 MSHR_MERGE:     955785
cpu0->cpu0_ITLB LOAD         ACCESS:   12440853 HIT:   10536082 MISS:    1904771 MSHR_MERGE:     955785
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.091 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28871899 HIT:   27643409 MISS:    1228490 MSHR_MERGE:     313727
cpu0->cpu0_DTLB LOAD         ACCESS:   28871899 HIT:   27643409 MISS:    1228490 MSHR_MERGE:     313727
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.95 cycles
cpu0->LLC TOTAL        ACCESS:    1126737 HIT:    1075553 MISS:      51184 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     774405 HIT:     755016 MISS:      19389 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     134624 HIT:     107097 MISS:      27527 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     210374 HIT:     210157 MISS:        217 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7334 HIT:       3283 MISS:       4051 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2929
  ROW_BUFFER_MISS:      48037
  AVG DBUS CONGESTED CYCLE: 3.584
Channel 0 WQ ROW_BUFFER_HIT:        999
  ROW_BUFFER_MISS:      20001
  FULL:          0
Channel 0 REFRESHES ISSUED:       7474

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       520825       439963        75170         2313
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          175          397          262
  STLB miss resolved @ L2C                0           96          158          262           79
  STLB miss resolved @ LLC                0          173          313         1611          652
  STLB miss resolved @ MEM                0            4          304         2205         2221

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163596        48380      1281470       118452          390
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           77          106           36
  STLB miss resolved @ L2C                0           50           76          121            2
  STLB miss resolved @ LLC                0           54          213          487           52
  STLB miss resolved @ MEM                0            1           63          222          125
[2025-09-17 06:34:21] END   suite=qualcomm_srv trace=srv559_ap (rc=0)
