@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: MT206 |Auto Constrain mode is enabled
@N: MF179 :|Found 34 by 34 bit equality operator ('==') chirp_count7 (in view: work.chirpGenerator(verilog))
@N: BN362 :"z:\tmp\lora-modulator\source\rtl\iqserializer.v":121:0:121:5|Removing sequential instance current_state[0] (in view: work.IQSerializer(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FA113 :"z:\tmp\lora-modulator\source\rtl\lorapacketgenerator.v":127:39:127:75|Pipelining module un1_preambleCounter[13:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"z:\tmp\lora-modulator\source\rtl\lorapacketgenerator.v":119:0:119:5|Pushed in register preambleCounter[13:0].
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: Z:\tmp\lora-modulator\impl1\lora_tx_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock clockDivider|clkOut_derived_clock with period 1000.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
