#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
<<<<<<< HEAD
S_0x135f3d570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x135f35e60 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x135f57fa0_0 .net "active", 0 0, v0x135f56500_0;  1 drivers
v0x135f58030_0 .var "clk", 0 0;
v0x135f580c0_0 .var "clk_enable", 0 0;
v0x135f58150_0 .net "data_address", 31 0, L_0x135f5d8c0;  1 drivers
v0x135f581e0_0 .net "data_read", 0 0, v0x135f56fc0_0;  1 drivers
v0x135f582b0_0 .var "data_readdata", 31 0;
v0x135f58340_0 .net "data_write", 0 0, v0x135f570f0_0;  1 drivers
v0x135f583f0_0 .net "data_writedata", 31 0, v0x135f57190_0;  1 drivers
v0x135f584a0_0 .net "instr_address", 31 0, L_0x135f5eb10;  1 drivers
v0x135f585d0_0 .var "instr_readdata", 31 0;
v0x135f58660_0 .net "register_v0", 31 0, v0x135f57f10_0;  1 drivers
v0x135f586f0_0 .var "reset", 0 0;
S_0x135f3d200 .scope module, "dut" "mips_cpu_harvard" 3 68, 4 1 0, S_0x135f35e60;
=======
S_0x147e04220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x147e04420 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x147e1caa0_0 .net "active", 0 0, v0x147e1b000_0;  1 drivers
v0x147e1cb30_0 .var "clk", 0 0;
v0x147e1cbc0_0 .var "clk_enable", 0 0;
v0x147e1cc50_0 .net "data_address", 31 0, L_0x147e22440;  1 drivers
v0x147e1cce0_0 .net "data_read", 0 0, v0x147e1bac0_0;  1 drivers
v0x147e1cdb0_0 .var "data_readdata", 31 0;
v0x147e1ce40_0 .net "data_write", 0 0, v0x147e1bbf0_0;  1 drivers
v0x147e1cef0_0 .net "data_writedata", 31 0, v0x147e1bc90_0;  1 drivers
v0x147e1cfa0_0 .net "instr_address", 31 0, L_0x147e23690;  1 drivers
v0x147e1d0d0_0 .var "instr_readdata", 31 0;
v0x147e1d160_0 .net "register_v0", 31 0, L_0x147e21eb0;  1 drivers
v0x147e1d230_0 .var "reset", 0 0;
S_0x147e049e0 .scope module, "dut" "mips_cpu_harvard" 3 66, 4 1 0, S_0x147e04420;
>>>>>>> main
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
<<<<<<< HEAD
L_0x135f5cd90 .functor BUFZ 1, L_0x135f5a9a0, C4<0>, C4<0>, C4<0>;
L_0x135f5d480 .functor BUFZ 32, L_0x135f5d000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135f5d8c0 .functor BUFZ 32, v0x135f50be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135f5e140 .functor OR 1, L_0x135f5dda0, L_0x135f5e060, C4<0>, C4<0>;
L_0x135f5e930 .functor OR 1, L_0x135f5e6c0, L_0x135f5e4e0, C4<0>, C4<0>;
L_0x135f5ea20 .functor AND 1, L_0x135f5e3a0, L_0x135f5e930, C4<1>, C4<1>;
L_0x135f5eb10 .functor BUFZ 32, v0x135f53f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138050208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f552d0_0 .net/2u *"_ivl_20", 15 0, L_0x138050208;  1 drivers
v0x135f55360_0 .net *"_ivl_23", 15 0, L_0x135f5d530;  1 drivers
L_0x138050298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135f553f0_0 .net/2u *"_ivl_30", 31 0, L_0x138050298;  1 drivers
v0x135f55480_0 .net *"_ivl_34", 31 0, L_0x135f5dc50;  1 drivers
L_0x1380502e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f55510_0 .net *"_ivl_37", 25 0, L_0x1380502e0;  1 drivers
L_0x138050328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x135f555e0_0 .net/2u *"_ivl_38", 31 0, L_0x138050328;  1 drivers
v0x135f55680_0 .net *"_ivl_40", 0 0, L_0x135f5dda0;  1 drivers
v0x135f55720_0 .net *"_ivl_42", 31 0, L_0x135f5de80;  1 drivers
L_0x138050370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f557d0_0 .net *"_ivl_45", 25 0, L_0x138050370;  1 drivers
L_0x1380503b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135f558e0_0 .net/2u *"_ivl_46", 31 0, L_0x1380503b8;  1 drivers
v0x135f55990_0 .net *"_ivl_48", 0 0, L_0x135f5e060;  1 drivers
v0x135f55a30_0 .net *"_ivl_52", 31 0, L_0x135f5e230;  1 drivers
L_0x138050400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f55ae0_0 .net *"_ivl_55", 25 0, L_0x138050400;  1 drivers
L_0x138050448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f55b90_0 .net/2u *"_ivl_56", 31 0, L_0x138050448;  1 drivers
v0x135f55c40_0 .net *"_ivl_58", 0 0, L_0x135f5e3a0;  1 drivers
v0x135f55ce0_0 .net *"_ivl_60", 31 0, L_0x135f5e440;  1 drivers
L_0x138050490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f55d90_0 .net *"_ivl_63", 25 0, L_0x138050490;  1 drivers
L_0x1380504d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x135f55f20_0 .net/2u *"_ivl_64", 31 0, L_0x1380504d8;  1 drivers
v0x135f55fb0_0 .net *"_ivl_66", 0 0, L_0x135f5e6c0;  1 drivers
v0x135f56050_0 .net *"_ivl_68", 31 0, L_0x135f5e760;  1 drivers
v0x135f56100_0 .net *"_ivl_7", 4 0, L_0x135f5c9d0;  1 drivers
L_0x138050520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f561b0_0 .net *"_ivl_71", 25 0, L_0x138050520;  1 drivers
L_0x138050568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x135f56260_0 .net/2u *"_ivl_72", 31 0, L_0x138050568;  1 drivers
v0x135f56310_0 .net *"_ivl_74", 0 0, L_0x135f5e4e0;  1 drivers
v0x135f563b0_0 .net *"_ivl_77", 0 0, L_0x135f5e930;  1 drivers
v0x135f56450_0 .net *"_ivl_9", 4 0, L_0x135f5ca70;  1 drivers
v0x135f56500_0 .var "active", 0 0;
v0x135f565a0_0 .net "alu_control_out", 3 0, v0x135f51030_0;  1 drivers
v0x135f56680_0 .net "alu_fcode", 5 0, L_0x135f5d3a0;  1 drivers
v0x135f56710_0 .net "alu_op", 1 0, L_0x135f5c040;  1 drivers
v0x135f567a0_0 .net "alu_op1", 31 0, L_0x135f5d480;  1 drivers
v0x135f56830_0 .net "alu_op2", 31 0, L_0x135f5d7c0;  1 drivers
v0x135f568c0_0 .net "alu_out", 31 0, v0x135f50be0_0;  1 drivers
v0x135f55e40_0 .net "alu_src", 0 0, L_0x135f5a2d0;  1 drivers
v0x135f56b50_0 .net "alu_z_flag", 0 0, L_0x135f5d9f0;  1 drivers
v0x135f56be0_0 .net "branch", 0 0, L_0x135f5ba40;  1 drivers
v0x135f56c90_0 .net "clk", 0 0, v0x135f58030_0;  1 drivers
v0x135f56d60_0 .net "clk_enable", 0 0, v0x135f580c0_0;  1 drivers
v0x135f56df0_0 .net "curr_addr", 31 0, v0x135f53f90_0;  1 drivers
v0x135f56ea0_0 .net "curr_addr_p4", 31 0, L_0x135f5db10;  1 drivers
v0x135f56f30_0 .net "data_address", 31 0, L_0x135f5d8c0;  alias, 1 drivers
v0x135f56fc0_0 .var "data_read", 0 0;
v0x135f57050_0 .net "data_readdata", 31 0, v0x135f582b0_0;  1 drivers
v0x135f570f0_0 .var "data_write", 0 0;
v0x135f57190_0 .var "data_writedata", 31 0;
v0x135f57240_0 .net "instr_address", 31 0, L_0x135f5eb10;  alias, 1 drivers
v0x135f572f0_0 .net "instr_opcode", 5 0, L_0x135f59640;  1 drivers
v0x135f573b0_0 .net "instr_readdata", 31 0, v0x135f585d0_0;  1 drivers
v0x135f57450_0 .net "j_type", 0 0, L_0x135f5e140;  1 drivers
v0x135f574f0_0 .net "jr_type", 0 0, L_0x135f5ea20;  1 drivers
v0x135f57590_0 .net "mem_read", 0 0, L_0x135f5af10;  1 drivers
v0x135f57640_0 .net "mem_to_reg", 0 0, L_0x135f5a570;  1 drivers
v0x135f576f0_0 .net "mem_write", 0 0, L_0x135f5b4b0;  1 drivers
v0x135f577a0_0 .var "next_instr_addr", 31 0;
v0x135f57830_0 .net "offset", 31 0, L_0x135f5d720;  1 drivers
v0x135f578d0_0 .net "reg_a_read_data", 31 0, L_0x135f5d000;  1 drivers
v0x135f57990_0 .net "reg_a_read_index", 4 0, L_0x135f5c8b0;  1 drivers
v0x135f57a40_0 .net "reg_b_read_data", 31 0, L_0x135f5d2b0;  1 drivers
v0x135f57af0_0 .net "reg_b_read_index", 4 0, L_0x135f5c3b0;  1 drivers
v0x135f57ba0_0 .net "reg_dst", 0 0, L_0x135f59e40;  1 drivers
v0x135f57c50_0 .net "reg_write", 0 0, L_0x135f5a9a0;  1 drivers
v0x135f57d00_0 .net "reg_write_data", 31 0, L_0x135f5cc30;  1 drivers
v0x135f57db0_0 .net "reg_write_enable", 0 0, L_0x135f5cd90;  1 drivers
v0x135f57e60_0 .net "reg_write_index", 4 0, L_0x135f5cb10;  1 drivers
v0x135f57f10_0 .var "register_v0", 31 0;
v0x135f56950_0 .net "reset", 0 0, v0x135f586f0_0;  1 drivers
E_0x135f0f7f0/0 .event edge, v0x135f53530_0, v0x135f50cd0_0, v0x135f56ea0_0, v0x135f57830_0;
E_0x135f0f7f0/1 .event edge, v0x135f57450_0, v0x135f573b0_0, v0x135f574f0_0, v0x135f54aa0_0;
E_0x135f0f7f0 .event/or E_0x135f0f7f0/0, E_0x135f0f7f0/1;
L_0x135f59640 .part v0x135f585d0_0, 26, 6;
L_0x135f5c8b0 .part v0x135f585d0_0, 21, 5;
L_0x135f5c3b0 .part v0x135f585d0_0, 16, 5;
L_0x135f5c9d0 .part v0x135f585d0_0, 11, 5;
L_0x135f5ca70 .part v0x135f585d0_0, 16, 5;
L_0x135f5cb10 .functor MUXZ 5, L_0x135f5ca70, L_0x135f5c9d0, L_0x135f59e40, C4<>;
L_0x135f5cc30 .functor MUXZ 32, v0x135f50be0_0, v0x135f582b0_0, L_0x135f5a570, C4<>;
L_0x135f5d3a0 .part v0x135f585d0_0, 0, 6;
L_0x135f5d530 .part v0x135f585d0_0, 0, 16;
L_0x135f5d720 .concat [ 16 16 0 0], L_0x135f5d530, L_0x138050208;
L_0x135f5d7c0 .functor MUXZ 32, L_0x135f5d2b0, L_0x135f5d720, L_0x135f5a2d0, C4<>;
L_0x135f5db10 .arith/sum 32, v0x135f53f90_0, L_0x138050298;
L_0x135f5dc50 .concat [ 6 26 0 0], L_0x135f59640, L_0x1380502e0;
L_0x135f5dda0 .cmp/eq 32, L_0x135f5dc50, L_0x138050328;
L_0x135f5de80 .concat [ 6 26 0 0], L_0x135f59640, L_0x138050370;
L_0x135f5e060 .cmp/eq 32, L_0x135f5de80, L_0x1380503b8;
L_0x135f5e230 .concat [ 6 26 0 0], L_0x135f59640, L_0x138050400;
L_0x135f5e3a0 .cmp/eq 32, L_0x135f5e230, L_0x138050448;
L_0x135f5e440 .concat [ 6 26 0 0], L_0x135f5d3a0, L_0x138050490;
L_0x135f5e6c0 .cmp/eq 32, L_0x135f5e440, L_0x1380504d8;
L_0x135f5e760 .concat [ 6 26 0 0], L_0x135f5d3a0, L_0x138050520;
L_0x135f5e4e0 .cmp/eq 32, L_0x135f5e760, L_0x138050568;
S_0x135f3a110 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x135f3d200;
=======
L_0x147e218a0 .functor BUFZ 1, L_0x147e1f4b0, C4<0>, C4<0>, C4<0>;
L_0x147e22000 .functor BUFZ 32, L_0x147e21b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x147e22440 .functor BUFZ 32, v0x147e152f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x147e22cc0 .functor OR 1, L_0x147e22920, L_0x147e22be0, C4<0>, C4<0>;
L_0x147e234b0 .functor OR 1, L_0x147e23240, L_0x147e23060, C4<0>, C4<0>;
L_0x147e235a0 .functor AND 1, L_0x147e22f20, L_0x147e234b0, C4<1>, C4<1>;
L_0x147e23690 .functor BUFZ 32, v0x147e186a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138040208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e19de0_0 .net/2u *"_ivl_20", 15 0, L_0x138040208;  1 drivers
v0x147e19e70_0 .net *"_ivl_23", 15 0, L_0x147e220b0;  1 drivers
L_0x138040298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x147e19f00_0 .net/2u *"_ivl_30", 31 0, L_0x138040298;  1 drivers
v0x147e19f90_0 .net *"_ivl_34", 31 0, L_0x147e227d0;  1 drivers
L_0x1380402e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e1a020_0 .net *"_ivl_37", 25 0, L_0x1380402e0;  1 drivers
L_0x138040328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x147e1a0d0_0 .net/2u *"_ivl_38", 31 0, L_0x138040328;  1 drivers
v0x147e1a180_0 .net *"_ivl_40", 0 0, L_0x147e22920;  1 drivers
v0x147e1a220_0 .net *"_ivl_42", 31 0, L_0x147e22a00;  1 drivers
L_0x138040370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e1a2d0_0 .net *"_ivl_45", 25 0, L_0x138040370;  1 drivers
L_0x1380403b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x147e1a3e0_0 .net/2u *"_ivl_46", 31 0, L_0x1380403b8;  1 drivers
v0x147e1a490_0 .net *"_ivl_48", 0 0, L_0x147e22be0;  1 drivers
v0x147e1a530_0 .net *"_ivl_52", 31 0, L_0x147e22db0;  1 drivers
L_0x138040400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e1a5e0_0 .net *"_ivl_55", 25 0, L_0x138040400;  1 drivers
L_0x138040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e1a690_0 .net/2u *"_ivl_56", 31 0, L_0x138040448;  1 drivers
v0x147e1a740_0 .net *"_ivl_58", 0 0, L_0x147e22f20;  1 drivers
v0x147e1a7e0_0 .net *"_ivl_60", 31 0, L_0x147e22fc0;  1 drivers
L_0x138040490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e1a890_0 .net *"_ivl_63", 25 0, L_0x138040490;  1 drivers
L_0x1380404d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x147e1aa20_0 .net/2u *"_ivl_64", 31 0, L_0x1380404d8;  1 drivers
v0x147e1aab0_0 .net *"_ivl_66", 0 0, L_0x147e23240;  1 drivers
v0x147e1ab50_0 .net *"_ivl_68", 31 0, L_0x147e232e0;  1 drivers
v0x147e1ac00_0 .net *"_ivl_7", 4 0, L_0x147e214e0;  1 drivers
L_0x138040520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e1acb0_0 .net *"_ivl_71", 25 0, L_0x138040520;  1 drivers
L_0x138040568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x147e1ad60_0 .net/2u *"_ivl_72", 31 0, L_0x138040568;  1 drivers
v0x147e1ae10_0 .net *"_ivl_74", 0 0, L_0x147e23060;  1 drivers
v0x147e1aeb0_0 .net *"_ivl_77", 0 0, L_0x147e234b0;  1 drivers
v0x147e1af50_0 .net *"_ivl_9", 4 0, L_0x147e21580;  1 drivers
v0x147e1b000_0 .var "active", 0 0;
v0x147e1b0a0_0 .net "alu_control_out", 3 0, v0x147e15740_0;  1 drivers
v0x147e1b180_0 .net "alu_fcode", 5 0, L_0x147e21f20;  1 drivers
v0x147e1b210_0 .net "alu_op", 1 0, L_0x147e20b50;  1 drivers
v0x147e1b2a0_0 .net "alu_op1", 31 0, L_0x147e22000;  1 drivers
v0x147e1b330_0 .net "alu_op2", 31 0, L_0x147e22340;  1 drivers
v0x147e1b3c0_0 .net "alu_out", 31 0, v0x147e152f0_0;  1 drivers
v0x147e1a940_0 .net "alu_src", 0 0, L_0x147e1ede0;  1 drivers
v0x147e1b650_0 .net "alu_z_flag", 0 0, L_0x147e22570;  1 drivers
v0x147e1b6e0_0 .net "branch", 0 0, L_0x147e20550;  1 drivers
v0x147e1b790_0 .net "clk", 0 0, v0x147e1cb30_0;  1 drivers
v0x147e1b860_0 .net "clk_enable", 0 0, v0x147e1cbc0_0;  1 drivers
v0x147e1b8f0_0 .net "curr_addr", 31 0, v0x147e186a0_0;  1 drivers
v0x147e1b9a0_0 .net "curr_addr_p4", 31 0, L_0x147e22690;  1 drivers
v0x147e1ba30_0 .net "data_address", 31 0, L_0x147e22440;  alias, 1 drivers
v0x147e1bac0_0 .var "data_read", 0 0;
v0x147e1bb50_0 .net "data_readdata", 31 0, v0x147e1cdb0_0;  1 drivers
v0x147e1bbf0_0 .var "data_write", 0 0;
v0x147e1bc90_0 .var "data_writedata", 31 0;
v0x147e1bd40_0 .net "instr_address", 31 0, L_0x147e23690;  alias, 1 drivers
v0x147e1bdf0_0 .net "instr_opcode", 5 0, L_0x147e1e150;  1 drivers
v0x147e1beb0_0 .net "instr_readdata", 31 0, v0x147e1d0d0_0;  1 drivers
v0x147e1bf50_0 .net "j_type", 0 0, L_0x147e22cc0;  1 drivers
v0x147e1bff0_0 .net "jr_type", 0 0, L_0x147e235a0;  1 drivers
v0x147e1c090_0 .net "mem_read", 0 0, L_0x147e1fa20;  1 drivers
v0x147e1c140_0 .net "mem_to_reg", 0 0, L_0x147e1f080;  1 drivers
v0x147e1c1f0_0 .net "mem_write", 0 0, L_0x147e1ffc0;  1 drivers
v0x147e1c2a0_0 .var "next_instr_addr", 31 0;
v0x147e1c330_0 .net "offset", 31 0, L_0x147e222a0;  1 drivers
v0x147e1c3d0_0 .net "reg_a_read_data", 31 0, L_0x147e21b10;  1 drivers
v0x147e1c490_0 .net "reg_a_read_index", 4 0, L_0x147e213c0;  1 drivers
v0x147e1c540_0 .net "reg_b_read_data", 31 0, L_0x147e21dc0;  1 drivers
v0x147e1c5f0_0 .net "reg_b_read_index", 4 0, L_0x147e20ec0;  1 drivers
v0x147e1c6a0_0 .net "reg_dst", 0 0, L_0x147e1e950;  1 drivers
v0x147e1c750_0 .net "reg_write", 0 0, L_0x147e1f4b0;  1 drivers
v0x147e1c800_0 .net "reg_write_data", 31 0, L_0x147e21740;  1 drivers
v0x147e1c8b0_0 .net "reg_write_enable", 0 0, L_0x147e218a0;  1 drivers
v0x147e1c960_0 .net "reg_write_index", 4 0, L_0x147e21620;  1 drivers
v0x147e1ca10_0 .net "register_v0", 31 0, L_0x147e21eb0;  alias, 1 drivers
v0x147e1b470_0 .net "reset", 0 0, v0x147e1d230_0;  1 drivers
E_0x147e043d0/0 .event edge, v0x147e17c40_0, v0x147e153e0_0, v0x147e1b9a0_0, v0x147e1c330_0;
E_0x147e043d0/1 .event edge, v0x147e1bf50_0, v0x147e1beb0_0, v0x147e1bff0_0, v0x147e191e0_0;
E_0x147e043d0 .event/or E_0x147e043d0/0, E_0x147e043d0/1;
L_0x147e1e150 .part v0x147e1d0d0_0, 26, 6;
L_0x147e213c0 .part v0x147e1d0d0_0, 21, 5;
L_0x147e20ec0 .part v0x147e1d0d0_0, 16, 5;
L_0x147e214e0 .part v0x147e1d0d0_0, 11, 5;
L_0x147e21580 .part v0x147e1d0d0_0, 16, 5;
L_0x147e21620 .functor MUXZ 5, L_0x147e21580, L_0x147e214e0, L_0x147e1e950, C4<>;
L_0x147e21740 .functor MUXZ 32, v0x147e152f0_0, v0x147e1cdb0_0, L_0x147e1f080, C4<>;
L_0x147e21f20 .part v0x147e1d0d0_0, 0, 6;
L_0x147e220b0 .part v0x147e1d0d0_0, 0, 16;
L_0x147e222a0 .concat [ 16 16 0 0], L_0x147e220b0, L_0x138040208;
L_0x147e22340 .functor MUXZ 32, L_0x147e21dc0, L_0x147e222a0, L_0x147e1ede0, C4<>;
L_0x147e22690 .arith/sum 32, v0x147e186a0_0, L_0x138040298;
L_0x147e227d0 .concat [ 6 26 0 0], L_0x147e1e150, L_0x1380402e0;
L_0x147e22920 .cmp/eq 32, L_0x147e227d0, L_0x138040328;
L_0x147e22a00 .concat [ 6 26 0 0], L_0x147e1e150, L_0x138040370;
L_0x147e22be0 .cmp/eq 32, L_0x147e22a00, L_0x1380403b8;
L_0x147e22db0 .concat [ 6 26 0 0], L_0x147e1e150, L_0x138040400;
L_0x147e22f20 .cmp/eq 32, L_0x147e22db0, L_0x138040448;
L_0x147e22fc0 .concat [ 6 26 0 0], L_0x147e21f20, L_0x138040490;
L_0x147e23240 .cmp/eq 32, L_0x147e22fc0, L_0x1380404d8;
L_0x147e232e0 .concat [ 6 26 0 0], L_0x147e21f20, L_0x138040520;
L_0x147e23060 .cmp/eq 32, L_0x147e232e0, L_0x138040568;
S_0x147e04d60 .scope module, "cpu_alu" "alu" 4 107, 5 1 0, S_0x147e049e0;
>>>>>>> main
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
<<<<<<< HEAD
L_0x138050250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f33a60_0 .net/2u *"_ivl_0", 31 0, L_0x138050250;  1 drivers
v0x135f509c0_0 .net "control", 3 0, v0x135f51030_0;  alias, 1 drivers
v0x135f50a70_0 .net "op1", 31 0, L_0x135f5d480;  alias, 1 drivers
v0x135f50b30_0 .net "op2", 31 0, L_0x135f5d7c0;  alias, 1 drivers
v0x135f50be0_0 .var "result", 31 0;
v0x135f50cd0_0 .net "z_flag", 0 0, L_0x135f5d9f0;  alias, 1 drivers
E_0x135f25c60 .event edge, v0x135f50b30_0, v0x135f50a70_0, v0x135f509c0_0;
L_0x135f5d9f0 .cmp/eq 32, v0x135f50be0_0, L_0x138050250;
S_0x135f50df0 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x135f3d200;
=======
L_0x138040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e05010_0 .net/2u *"_ivl_0", 31 0, L_0x138040250;  1 drivers
v0x147e150d0_0 .net "control", 3 0, v0x147e15740_0;  alias, 1 drivers
v0x147e15180_0 .net "op1", 31 0, L_0x147e22000;  alias, 1 drivers
v0x147e15240_0 .net "op2", 31 0, L_0x147e22340;  alias, 1 drivers
v0x147e152f0_0 .var "result", 31 0;
v0x147e153e0_0 .net "z_flag", 0 0, L_0x147e22570;  alias, 1 drivers
E_0x147e04fd0 .event edge, v0x147e15240_0, v0x147e15180_0, v0x147e150d0_0;
L_0x147e22570 .cmp/eq 32, v0x147e152f0_0, L_0x138040250;
S_0x147e15500 .scope module, "cpu_alu_control" "alu_control" 4 92, 6 1 0, S_0x147e049e0;
>>>>>>> main
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
<<<<<<< HEAD
v0x135f51030_0 .var "alu_control_out", 3 0;
v0x135f510f0_0 .net "alu_fcode", 5 0, L_0x135f5d3a0;  alias, 1 drivers
v0x135f51190_0 .net "alu_opcode", 1 0, L_0x135f5c040;  alias, 1 drivers
E_0x135f51000 .event edge, v0x135f51190_0, v0x135f510f0_0;
S_0x135f512a0 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x135f3d200;
=======
v0x147e15740_0 .var "alu_control_out", 3 0;
v0x147e15800_0 .net "alu_fcode", 5 0, L_0x147e21f20;  alias, 1 drivers
v0x147e158a0_0 .net "alu_opcode", 1 0, L_0x147e20b50;  alias, 1 drivers
E_0x147e15710 .event edge, v0x147e158a0_0, v0x147e15800_0;
S_0x147e159b0 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x147e049e0;
>>>>>>> main
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
<<<<<<< HEAD
L_0x135f59e40 .functor AND 1, L_0x135f59890, L_0x135f59d60, C4<1>, C4<1>;
L_0x135f5a050 .functor AND 1, L_0x135f59f70, L_0x135f599b0, C4<1>, C4<1>;
L_0x135f5a100 .functor AND 1, L_0x135f5a050, L_0x135f59b10, C4<1>, C4<1>;
L_0x135f5a2d0 .functor AND 1, L_0x135f5a100, L_0x135f5a1f0, C4<1>, C4<1>;
L_0x135f5a570 .functor AND 1, L_0x135f5a400, L_0x135f599b0, C4<1>, C4<1>;
L_0x135f5a660 .functor AND 1, L_0x135f59890, L_0x135f599b0, C4<1>, C4<1>;
L_0x135f5a770 .functor AND 1, L_0x135f5a660, L_0x135f5a6d0, C4<1>, C4<1>;
L_0x135f5a9a0 .functor AND 1, L_0x135f5a770, L_0x135f5a8a0, C4<1>, C4<1>;
L_0x135f5ab30 .functor AND 1, L_0x135f5aa90, L_0x135f599b0, C4<1>, C4<1>;
L_0x135f5ad80 .functor AND 1, L_0x135f5ab30, L_0x135f5abf0, C4<1>, C4<1>;
L_0x135f5af10 .functor AND 1, L_0x135f5ad80, L_0x135f5adf0, C4<1>, C4<1>;
L_0x135f5ad10 .functor AND 1, L_0x135f5b060, L_0x135f5b180, C4<1>, C4<1>;
L_0x135f5b260 .functor AND 1, L_0x135f5ad10, L_0x135f59b10, C4<1>, C4<1>;
L_0x135f5b4b0 .functor AND 1, L_0x135f5b260, L_0x135f5b380, C4<1>, C4<1>;
L_0x135f5a5e0 .functor AND 1, L_0x135f5b520, L_0x135f5b6c0, C4<1>, C4<1>;
L_0x135f5b310 .functor AND 1, L_0x135f5a5e0, L_0x135f5b900, C4<1>, C4<1>;
L_0x135f5ba40 .functor AND 1, L_0x135f5b310, L_0x135f59c50, C4<1>, C4<1>;
L_0x135f5bc80 .functor AND 1, L_0x135f59890, L_0x135f5bb30, C4<1>, C4<1>;
L_0x135f5bd90 .functor AND 1, L_0x135f5bc80, L_0x135f5bcf0, C4<1>, C4<1>;
L_0x135f5b420 .functor AND 1, L_0x135f5bd90, L_0x135f5bee0, C4<1>, C4<1>;
L_0x135f5bf80 .functor AND 1, L_0x135f5c120, L_0x135f5c290, C4<1>, C4<1>;
L_0x135f5ac90 .functor AND 1, L_0x135f5bf80, L_0x135f5be40, C4<1>, C4<1>;
L_0x135f5c640 .functor AND 1, L_0x135f5ac90, L_0x135f59c50, C4<1>, C4<1>;
v0x135f515a0_0 .net *"_ivl_0", 31 0, L_0x135f59760;  1 drivers
v0x135f51650_0 .net *"_ivl_102", 0 0, L_0x135f5c120;  1 drivers
v0x135f516f0_0 .net *"_ivl_104", 0 0, L_0x135f5c290;  1 drivers
v0x135f517a0_0 .net *"_ivl_106", 0 0, L_0x135f5bf80;  1 drivers
v0x135f51840_0 .net *"_ivl_108", 0 0, L_0x135f5be40;  1 drivers
v0x135f51920_0 .net *"_ivl_110", 0 0, L_0x135f5ac90;  1 drivers
v0x135f519c0_0 .net *"_ivl_112", 0 0, L_0x135f5c640;  1 drivers
L_0x1380500e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x135f51a60_0 .net/2u *"_ivl_12", 5 0, L_0x1380500e8;  1 drivers
L_0x138050130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x135f51b10_0 .net/2u *"_ivl_16", 5 0, L_0x138050130;  1 drivers
v0x135f51c20_0 .net *"_ivl_21", 0 0, L_0x135f59d60;  1 drivers
v0x135f51cc0_0 .net *"_ivl_25", 0 0, L_0x135f59f70;  1 drivers
v0x135f51d60_0 .net *"_ivl_27", 0 0, L_0x135f5a050;  1 drivers
v0x135f51e00_0 .net *"_ivl_29", 0 0, L_0x135f5a100;  1 drivers
L_0x138050010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f51ea0_0 .net *"_ivl_3", 25 0, L_0x138050010;  1 drivers
v0x135f51f50_0 .net *"_ivl_31", 0 0, L_0x135f5a1f0;  1 drivers
v0x135f51ff0_0 .net *"_ivl_35", 0 0, L_0x135f5a400;  1 drivers
v0x135f52090_0 .net *"_ivl_39", 0 0, L_0x135f5a660;  1 drivers
L_0x138050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f52220_0 .net/2u *"_ivl_4", 31 0, L_0x138050058;  1 drivers
v0x135f522b0_0 .net *"_ivl_41", 0 0, L_0x135f5a6d0;  1 drivers
v0x135f52340_0 .net *"_ivl_43", 0 0, L_0x135f5a770;  1 drivers
v0x135f523e0_0 .net *"_ivl_45", 0 0, L_0x135f5a8a0;  1 drivers
v0x135f52480_0 .net *"_ivl_49", 0 0, L_0x135f5aa90;  1 drivers
v0x135f52520_0 .net *"_ivl_51", 0 0, L_0x135f5ab30;  1 drivers
v0x135f525c0_0 .net *"_ivl_53", 0 0, L_0x135f5abf0;  1 drivers
v0x135f52660_0 .net *"_ivl_55", 0 0, L_0x135f5ad80;  1 drivers
v0x135f52700_0 .net *"_ivl_57", 0 0, L_0x135f5adf0;  1 drivers
v0x135f527a0_0 .net *"_ivl_61", 0 0, L_0x135f5b060;  1 drivers
v0x135f52840_0 .net *"_ivl_63", 0 0, L_0x135f5b180;  1 drivers
v0x135f528e0_0 .net *"_ivl_65", 0 0, L_0x135f5ad10;  1 drivers
v0x135f52980_0 .net *"_ivl_67", 0 0, L_0x135f5b260;  1 drivers
v0x135f52a20_0 .net *"_ivl_69", 0 0, L_0x135f5b380;  1 drivers
v0x135f52ac0_0 .net *"_ivl_73", 0 0, L_0x135f5b520;  1 drivers
v0x135f52b60_0 .net *"_ivl_75", 0 0, L_0x135f5b6c0;  1 drivers
v0x135f52130_0 .net *"_ivl_77", 0 0, L_0x135f5a5e0;  1 drivers
v0x135f52df0_0 .net *"_ivl_79", 0 0, L_0x135f5b900;  1 drivers
L_0x1380500a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x135f52e80_0 .net/2u *"_ivl_8", 5 0, L_0x1380500a0;  1 drivers
v0x135f52f10_0 .net *"_ivl_81", 0 0, L_0x135f5b310;  1 drivers
v0x135f52fa0_0 .net *"_ivl_87", 0 0, L_0x135f5bb30;  1 drivers
v0x135f53030_0 .net *"_ivl_89", 0 0, L_0x135f5bc80;  1 drivers
v0x135f530d0_0 .net *"_ivl_91", 0 0, L_0x135f5bcf0;  1 drivers
v0x135f53170_0 .net *"_ivl_93", 0 0, L_0x135f5bd90;  1 drivers
v0x135f53210_0 .net *"_ivl_95", 0 0, L_0x135f5bee0;  1 drivers
v0x135f532b0_0 .net *"_ivl_97", 0 0, L_0x135f5b420;  1 drivers
v0x135f53350_0 .net "alu_op", 1 0, L_0x135f5c040;  alias, 1 drivers
v0x135f53410_0 .net "alu_src", 0 0, L_0x135f5a2d0;  alias, 1 drivers
v0x135f534a0_0 .net "beq", 0 0, L_0x135f59c50;  1 drivers
v0x135f53530_0 .net "branch", 0 0, L_0x135f5ba40;  alias, 1 drivers
v0x135f535c0_0 .net "instr_opcode", 5 0, L_0x135f59640;  alias, 1 drivers
v0x135f53650_0 .var "jump", 0 0;
v0x135f536e0_0 .net "lw", 0 0, L_0x135f599b0;  1 drivers
v0x135f53770_0 .net "mem_read", 0 0, L_0x135f5af10;  alias, 1 drivers
v0x135f53800_0 .net "mem_to_reg", 0 0, L_0x135f5a570;  alias, 1 drivers
v0x135f53890_0 .net "mem_write", 0 0, L_0x135f5b4b0;  alias, 1 drivers
v0x135f53930_0 .net "r_format", 0 0, L_0x135f59890;  1 drivers
v0x135f539d0_0 .net "reg_dst", 0 0, L_0x135f59e40;  alias, 1 drivers
v0x135f53a70_0 .net "reg_write", 0 0, L_0x135f5a9a0;  alias, 1 drivers
v0x135f53b10_0 .net "sw", 0 0, L_0x135f59b10;  1 drivers
L_0x135f59760 .concat [ 6 26 0 0], L_0x135f59640, L_0x138050010;
L_0x135f59890 .cmp/eq 32, L_0x135f59760, L_0x138050058;
L_0x135f599b0 .cmp/eq 6, L_0x135f59640, L_0x1380500a0;
L_0x135f59b10 .cmp/eq 6, L_0x135f59640, L_0x1380500e8;
L_0x135f59c50 .cmp/eq 6, L_0x135f59640, L_0x138050130;
L_0x135f59d60 .reduce/nor L_0x135f599b0;
L_0x135f59f70 .reduce/nor L_0x135f59890;
L_0x135f5a1f0 .reduce/nor L_0x135f59c50;
L_0x135f5a400 .reduce/nor L_0x135f59890;
L_0x135f5a6d0 .reduce/nor L_0x135f59b10;
L_0x135f5a8a0 .reduce/nor L_0x135f59c50;
L_0x135f5aa90 .reduce/nor L_0x135f59890;
L_0x135f5abf0 .reduce/nor L_0x135f59b10;
L_0x135f5adf0 .reduce/nor L_0x135f59c50;
L_0x135f5b060 .reduce/nor L_0x135f59890;
L_0x135f5b180 .reduce/nor L_0x135f599b0;
L_0x135f5b380 .reduce/nor L_0x135f59c50;
L_0x135f5b520 .reduce/nor L_0x135f59890;
L_0x135f5b6c0 .reduce/nor L_0x135f599b0;
L_0x135f5b900 .reduce/nor L_0x135f59b10;
L_0x135f5bb30 .reduce/nor L_0x135f599b0;
L_0x135f5bcf0 .reduce/nor L_0x135f59b10;
L_0x135f5bee0 .reduce/nor L_0x135f59c50;
L_0x135f5c040 .concat8 [ 1 1 0 0], L_0x135f5c640, L_0x135f5b420;
L_0x135f5c120 .reduce/nor L_0x135f59890;
L_0x135f5c290 .reduce/nor L_0x135f599b0;
L_0x135f5be40 .reduce/nor L_0x135f59b10;
S_0x135f53ca0 .scope module, "cpu_pc" "pc" 4 140, 8 1 0, S_0x135f3d200;
=======
L_0x147e1e950 .functor AND 1, L_0x147e1e3a0, L_0x147e1e870, C4<1>, C4<1>;
L_0x147e1eb60 .functor AND 1, L_0x147e1ea80, L_0x147e1e4c0, C4<1>, C4<1>;
L_0x147e1ec10 .functor AND 1, L_0x147e1eb60, L_0x147e1e620, C4<1>, C4<1>;
L_0x147e1ede0 .functor AND 1, L_0x147e1ec10, L_0x147e1ed00, C4<1>, C4<1>;
L_0x147e1f080 .functor AND 1, L_0x147e1ef10, L_0x147e1e4c0, C4<1>, C4<1>;
L_0x147e1f170 .functor AND 1, L_0x147e1e3a0, L_0x147e1e4c0, C4<1>, C4<1>;
L_0x147e1f280 .functor AND 1, L_0x147e1f170, L_0x147e1f1e0, C4<1>, C4<1>;
L_0x147e1f4b0 .functor AND 1, L_0x147e1f280, L_0x147e1f3b0, C4<1>, C4<1>;
L_0x147e1f640 .functor AND 1, L_0x147e1f5a0, L_0x147e1e4c0, C4<1>, C4<1>;
L_0x147e1f890 .functor AND 1, L_0x147e1f640, L_0x147e1f700, C4<1>, C4<1>;
L_0x147e1fa20 .functor AND 1, L_0x147e1f890, L_0x147e1f900, C4<1>, C4<1>;
L_0x147e1f820 .functor AND 1, L_0x147e1fb70, L_0x147e1fc90, C4<1>, C4<1>;
L_0x147e1fd70 .functor AND 1, L_0x147e1f820, L_0x147e1e620, C4<1>, C4<1>;
L_0x147e1ffc0 .functor AND 1, L_0x147e1fd70, L_0x147e1fe90, C4<1>, C4<1>;
L_0x147e1f0f0 .functor AND 1, L_0x147e20030, L_0x147e201d0, C4<1>, C4<1>;
L_0x147e1fe20 .functor AND 1, L_0x147e1f0f0, L_0x147e20410, C4<1>, C4<1>;
L_0x147e20550 .functor AND 1, L_0x147e1fe20, L_0x147e1e760, C4<1>, C4<1>;
L_0x147e20790 .functor AND 1, L_0x147e1e3a0, L_0x147e20640, C4<1>, C4<1>;
L_0x147e208a0 .functor AND 1, L_0x147e20790, L_0x147e20800, C4<1>, C4<1>;
L_0x147e1ff30 .functor AND 1, L_0x147e208a0, L_0x147e209f0, C4<1>, C4<1>;
L_0x147e20a90 .functor AND 1, L_0x147e20c30, L_0x147e20da0, C4<1>, C4<1>;
L_0x147e1f7a0 .functor AND 1, L_0x147e20a90, L_0x147e20950, C4<1>, C4<1>;
L_0x147e21150 .functor AND 1, L_0x147e1f7a0, L_0x147e1e760, C4<1>, C4<1>;
v0x147e15cb0_0 .net *"_ivl_0", 31 0, L_0x147e1e270;  1 drivers
v0x147e15d60_0 .net *"_ivl_102", 0 0, L_0x147e20c30;  1 drivers
v0x147e15e00_0 .net *"_ivl_104", 0 0, L_0x147e20da0;  1 drivers
v0x147e15eb0_0 .net *"_ivl_106", 0 0, L_0x147e20a90;  1 drivers
v0x147e15f50_0 .net *"_ivl_108", 0 0, L_0x147e20950;  1 drivers
v0x147e16030_0 .net *"_ivl_110", 0 0, L_0x147e1f7a0;  1 drivers
v0x147e160d0_0 .net *"_ivl_112", 0 0, L_0x147e21150;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x147e16170_0 .net/2u *"_ivl_12", 5 0, L_0x1380400e8;  1 drivers
L_0x138040130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x147e16220_0 .net/2u *"_ivl_16", 5 0, L_0x138040130;  1 drivers
v0x147e16330_0 .net *"_ivl_21", 0 0, L_0x147e1e870;  1 drivers
v0x147e163d0_0 .net *"_ivl_25", 0 0, L_0x147e1ea80;  1 drivers
v0x147e16470_0 .net *"_ivl_27", 0 0, L_0x147e1eb60;  1 drivers
v0x147e16510_0 .net *"_ivl_29", 0 0, L_0x147e1ec10;  1 drivers
L_0x138040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e165b0_0 .net *"_ivl_3", 25 0, L_0x138040010;  1 drivers
v0x147e16660_0 .net *"_ivl_31", 0 0, L_0x147e1ed00;  1 drivers
v0x147e16700_0 .net *"_ivl_35", 0 0, L_0x147e1ef10;  1 drivers
v0x147e167a0_0 .net *"_ivl_39", 0 0, L_0x147e1f170;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e16930_0 .net/2u *"_ivl_4", 31 0, L_0x138040058;  1 drivers
v0x147e169c0_0 .net *"_ivl_41", 0 0, L_0x147e1f1e0;  1 drivers
v0x147e16a50_0 .net *"_ivl_43", 0 0, L_0x147e1f280;  1 drivers
v0x147e16af0_0 .net *"_ivl_45", 0 0, L_0x147e1f3b0;  1 drivers
v0x147e16b90_0 .net *"_ivl_49", 0 0, L_0x147e1f5a0;  1 drivers
v0x147e16c30_0 .net *"_ivl_51", 0 0, L_0x147e1f640;  1 drivers
v0x147e16cd0_0 .net *"_ivl_53", 0 0, L_0x147e1f700;  1 drivers
v0x147e16d70_0 .net *"_ivl_55", 0 0, L_0x147e1f890;  1 drivers
v0x147e16e10_0 .net *"_ivl_57", 0 0, L_0x147e1f900;  1 drivers
v0x147e16eb0_0 .net *"_ivl_61", 0 0, L_0x147e1fb70;  1 drivers
v0x147e16f50_0 .net *"_ivl_63", 0 0, L_0x147e1fc90;  1 drivers
v0x147e16ff0_0 .net *"_ivl_65", 0 0, L_0x147e1f820;  1 drivers
v0x147e17090_0 .net *"_ivl_67", 0 0, L_0x147e1fd70;  1 drivers
v0x147e17130_0 .net *"_ivl_69", 0 0, L_0x147e1fe90;  1 drivers
v0x147e171d0_0 .net *"_ivl_73", 0 0, L_0x147e20030;  1 drivers
v0x147e17270_0 .net *"_ivl_75", 0 0, L_0x147e201d0;  1 drivers
v0x147e16840_0 .net *"_ivl_77", 0 0, L_0x147e1f0f0;  1 drivers
v0x147e17500_0 .net *"_ivl_79", 0 0, L_0x147e20410;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x147e17590_0 .net/2u *"_ivl_8", 5 0, L_0x1380400a0;  1 drivers
v0x147e17620_0 .net *"_ivl_81", 0 0, L_0x147e1fe20;  1 drivers
v0x147e176b0_0 .net *"_ivl_87", 0 0, L_0x147e20640;  1 drivers
v0x147e17740_0 .net *"_ivl_89", 0 0, L_0x147e20790;  1 drivers
v0x147e177e0_0 .net *"_ivl_91", 0 0, L_0x147e20800;  1 drivers
v0x147e17880_0 .net *"_ivl_93", 0 0, L_0x147e208a0;  1 drivers
v0x147e17920_0 .net *"_ivl_95", 0 0, L_0x147e209f0;  1 drivers
v0x147e179c0_0 .net *"_ivl_97", 0 0, L_0x147e1ff30;  1 drivers
v0x147e17a60_0 .net "alu_op", 1 0, L_0x147e20b50;  alias, 1 drivers
v0x147e17b20_0 .net "alu_src", 0 0, L_0x147e1ede0;  alias, 1 drivers
v0x147e17bb0_0 .net "beq", 0 0, L_0x147e1e760;  1 drivers
v0x147e17c40_0 .net "branch", 0 0, L_0x147e20550;  alias, 1 drivers
v0x147e17cd0_0 .net "instr_opcode", 5 0, L_0x147e1e150;  alias, 1 drivers
v0x147e17d60_0 .var "jump", 0 0;
v0x147e17df0_0 .net "lw", 0 0, L_0x147e1e4c0;  1 drivers
v0x147e17e80_0 .net "mem_read", 0 0, L_0x147e1fa20;  alias, 1 drivers
v0x147e17f10_0 .net "mem_to_reg", 0 0, L_0x147e1f080;  alias, 1 drivers
v0x147e17fa0_0 .net "mem_write", 0 0, L_0x147e1ffc0;  alias, 1 drivers
v0x147e18040_0 .net "r_format", 0 0, L_0x147e1e3a0;  1 drivers
v0x147e180e0_0 .net "reg_dst", 0 0, L_0x147e1e950;  alias, 1 drivers
v0x147e18180_0 .net "reg_write", 0 0, L_0x147e1f4b0;  alias, 1 drivers
v0x147e18220_0 .net "sw", 0 0, L_0x147e1e620;  1 drivers
L_0x147e1e270 .concat [ 6 26 0 0], L_0x147e1e150, L_0x138040010;
L_0x147e1e3a0 .cmp/eq 32, L_0x147e1e270, L_0x138040058;
L_0x147e1e4c0 .cmp/eq 6, L_0x147e1e150, L_0x1380400a0;
L_0x147e1e620 .cmp/eq 6, L_0x147e1e150, L_0x1380400e8;
L_0x147e1e760 .cmp/eq 6, L_0x147e1e150, L_0x138040130;
L_0x147e1e870 .reduce/nor L_0x147e1e4c0;
L_0x147e1ea80 .reduce/nor L_0x147e1e3a0;
L_0x147e1ed00 .reduce/nor L_0x147e1e760;
L_0x147e1ef10 .reduce/nor L_0x147e1e3a0;
L_0x147e1f1e0 .reduce/nor L_0x147e1e620;
L_0x147e1f3b0 .reduce/nor L_0x147e1e760;
L_0x147e1f5a0 .reduce/nor L_0x147e1e3a0;
L_0x147e1f700 .reduce/nor L_0x147e1e620;
L_0x147e1f900 .reduce/nor L_0x147e1e760;
L_0x147e1fb70 .reduce/nor L_0x147e1e3a0;
L_0x147e1fc90 .reduce/nor L_0x147e1e4c0;
L_0x147e1fe90 .reduce/nor L_0x147e1e760;
L_0x147e20030 .reduce/nor L_0x147e1e3a0;
L_0x147e201d0 .reduce/nor L_0x147e1e4c0;
L_0x147e20410 .reduce/nor L_0x147e1e620;
L_0x147e20640 .reduce/nor L_0x147e1e4c0;
L_0x147e20800 .reduce/nor L_0x147e1e620;
L_0x147e209f0 .reduce/nor L_0x147e1e760;
L_0x147e20b50 .concat8 [ 1 1 0 0], L_0x147e21150, L_0x147e1ff30;
L_0x147e20c30 .reduce/nor L_0x147e1e3a0;
L_0x147e20da0 .reduce/nor L_0x147e1e4c0;
L_0x147e20950 .reduce/nor L_0x147e1e620;
S_0x147e183b0 .scope module, "cpu_pc" "pc" 4 144, 8 1 0, S_0x147e049e0;
>>>>>>> main
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
<<<<<<< HEAD
v0x135f53ee0_0 .net "clk", 0 0, v0x135f58030_0;  alias, 1 drivers
v0x135f53f90_0 .var "curr_addr", 31 0;
v0x135f54040_0 .net "next_addr", 31 0, v0x135f577a0_0;  1 drivers
v0x135f54100_0 .net "reset", 0 0, v0x135f586f0_0;  alias, 1 drivers
E_0x135f53e90 .event posedge, v0x135f53ee0_0;
S_0x135f54200 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x135f3d200;
=======
v0x147e185f0_0 .net "clk", 0 0, v0x147e1cb30_0;  alias, 1 drivers
v0x147e186a0_0 .var "curr_addr", 31 0;
v0x147e18750_0 .net "next_addr", 31 0, v0x147e1c2a0_0;  1 drivers
v0x147e18810_0 .net "reset", 0 0, v0x147e1d230_0;  alias, 1 drivers
E_0x147e185a0 .event posedge, v0x147e185f0_0;
S_0x147e18910 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x147e049e0;
>>>>>>> main
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
<<<<<<< HEAD
L_0x135f5d000 .functor BUFZ 32, L_0x135f5ce40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135f5d2b0 .functor BUFZ 32, L_0x135f5d0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f54540_0 .net *"_ivl_0", 31 0, L_0x135f5ce40;  1 drivers
v0x135f545e0_0 .net *"_ivl_10", 6 0, L_0x135f5d190;  1 drivers
L_0x1380501c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f54680_0 .net *"_ivl_13", 1 0, L_0x1380501c0;  1 drivers
v0x135f54730_0 .net *"_ivl_2", 6 0, L_0x135f5cee0;  1 drivers
L_0x138050178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f547e0_0 .net *"_ivl_5", 1 0, L_0x138050178;  1 drivers
v0x135f548d0_0 .net *"_ivl_8", 31 0, L_0x135f5d0f0;  1 drivers
v0x135f54980_0 .net "r_clk", 0 0, v0x135f58030_0;  alias, 1 drivers
v0x135f54a10_0 .net "r_clk_enable", 0 0, v0x135f580c0_0;  alias, 1 drivers
v0x135f54aa0_0 .net "read_data1", 31 0, L_0x135f5d000;  alias, 1 drivers
v0x135f54bd0_0 .net "read_data2", 31 0, L_0x135f5d2b0;  alias, 1 drivers
v0x135f54c80_0 .net "read_reg1", 4 0, L_0x135f5c8b0;  alias, 1 drivers
v0x135f54d30_0 .net "read_reg2", 4 0, L_0x135f5c3b0;  alias, 1 drivers
v0x135f54de0 .array "registers", 0 31, 31 0;
v0x135f54e80_0 .net "reset", 0 0, v0x135f586f0_0;  alias, 1 drivers
v0x135f54f30_0 .net "write_control", 0 0, L_0x135f5cd90;  alias, 1 drivers
v0x135f54fc0_0 .net "write_data", 31 0, L_0x135f5cc30;  alias, 1 drivers
v0x135f55050_0 .net "write_reg", 4 0, L_0x135f5cb10;  alias, 1 drivers
L_0x135f5ce40 .array/port v0x135f54de0, L_0x135f5cee0;
L_0x135f5cee0 .concat [ 5 2 0 0], L_0x135f5c8b0, L_0x138050178;
L_0x135f5d0f0 .array/port v0x135f54de0, L_0x135f5d190;
L_0x135f5d190 .concat [ 5 2 0 0], L_0x135f5c3b0, L_0x1380501c0;
S_0x135f34d80 .scope module, "data_ram" "data_ram" 10 3;
=======
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x147e21b10 .functor BUFZ 32, L_0x147e21950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x147e21dc0 .functor BUFZ 32, L_0x147e21c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147e195d0_2 .array/port v0x147e195d0, 2;
L_0x147e21eb0 .functor BUFZ 32, v0x147e195d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147e18c80_0 .net *"_ivl_0", 31 0, L_0x147e21950;  1 drivers
v0x147e18d20_0 .net *"_ivl_10", 6 0, L_0x147e21ca0;  1 drivers
L_0x1380401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147e18dc0_0 .net *"_ivl_13", 1 0, L_0x1380401c0;  1 drivers
v0x147e18e70_0 .net *"_ivl_2", 6 0, L_0x147e219f0;  1 drivers
L_0x138040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147e18f20_0 .net *"_ivl_5", 1 0, L_0x138040178;  1 drivers
v0x147e19010_0 .net *"_ivl_8", 31 0, L_0x147e21c00;  1 drivers
v0x147e190c0_0 .net "r_clk", 0 0, v0x147e1cb30_0;  alias, 1 drivers
v0x147e19150_0 .net "r_clk_enable", 0 0, v0x147e1cbc0_0;  alias, 1 drivers
v0x147e191e0_0 .net "read_data1", 31 0, L_0x147e21b10;  alias, 1 drivers
v0x147e19310_0 .net "read_data2", 31 0, L_0x147e21dc0;  alias, 1 drivers
v0x147e193c0_0 .net "read_reg1", 4 0, L_0x147e213c0;  alias, 1 drivers
v0x147e19470_0 .net "read_reg2", 4 0, L_0x147e20ec0;  alias, 1 drivers
v0x147e19520_0 .net "register_v0", 31 0, L_0x147e21eb0;  alias, 1 drivers
v0x147e195d0 .array "registers", 0 31, 31 0;
v0x147e19970_0 .net "reset", 0 0, v0x147e1d230_0;  alias, 1 drivers
v0x147e19a20_0 .net "write_control", 0 0, L_0x147e218a0;  alias, 1 drivers
v0x147e19ab0_0 .net "write_data", 31 0, L_0x147e21740;  alias, 1 drivers
v0x147e19c40_0 .net "write_reg", 4 0, L_0x147e21620;  alias, 1 drivers
L_0x147e21950 .array/port v0x147e195d0, L_0x147e219f0;
L_0x147e219f0 .concat [ 5 2 0 0], L_0x147e213c0, L_0x138040178;
L_0x147e21c00 .array/port v0x147e195d0, L_0x147e21ca0;
L_0x147e21ca0 .concat [ 5 2 0 0], L_0x147e20ec0, L_0x1380401c0;
S_0x147e04590 .scope module, "data_ram" "data_ram" 10 3;
>>>>>>> main
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
<<<<<<< HEAD
L_0x135f5eca0 .functor BUFZ 32, L_0x135f5ec00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f587b0_0 .net *"_ivl_0", 31 0, L_0x135f5ec00;  1 drivers
o0x138019f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x135f58850_0 .net "clk", 0 0, o0x138019f30;  0 drivers
o0x138019f60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135f588f0_0 .net "data_address", 31 0, o0x138019f60;  0 drivers
o0x138019f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x135f589b0_0 .net "data_read", 0 0, o0x138019f90;  0 drivers
v0x135f58a50_0 .net "data_readdata", 31 0, L_0x135f5eca0;  1 drivers
o0x138019ff0 .functor BUFZ 1, C4<z>; HiZ drive
v0x135f58b40_0 .net "data_write", 0 0, o0x138019ff0;  0 drivers
o0x13801a020 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135f58be0_0 .net "data_writedata", 31 0, o0x13801a020;  0 drivers
v0x135f58c90_0 .var/i "i", 31 0;
v0x135f58d40 .array "ram", 0 65535, 31 0;
E_0x135f58780 .event posedge, v0x135f58850_0;
L_0x135f5ec00 .array/port v0x135f58d40, o0x138019f60;
S_0x135f27350 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x135f1a3c0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x135f5eff0 .functor BUFZ 32, L_0x135f5ed50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f59120_0 .net *"_ivl_0", 31 0, L_0x135f5ed50;  1 drivers
v0x135f591e0_0 .net *"_ivl_3", 29 0, L_0x135f5edf0;  1 drivers
v0x135f59280_0 .net *"_ivl_4", 31 0, L_0x135f5ee90;  1 drivers
L_0x1380505b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f59320_0 .net *"_ivl_7", 1 0, L_0x1380505b0;  1 drivers
o0x13801a290 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135f593d0_0 .net "instr_address", 31 0, o0x13801a290;  0 drivers
v0x135f594c0_0 .net "instr_readdata", 31 0, L_0x135f5eff0;  1 drivers
v0x135f59570 .array "memory1", 0 1073741823, 31 0;
L_0x135f5ed50 .array/port v0x135f59570, L_0x135f5ee90;
L_0x135f5edf0 .part o0x13801a290, 0, 30;
L_0x135f5ee90 .concat [ 30 2 0 0], L_0x135f5edf0, L_0x1380505b0;
S_0x135f58ed0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x135f27350;
 .timescale 0 0;
v0x135f59090_0 .var/i "i", 31 0;
    .scope S_0x135f54200;
=======
L_0x147e23820 .functor BUFZ 32, L_0x147e23780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147e1d2f0_0 .net *"_ivl_0", 31 0, L_0x147e23780;  1 drivers
o0x13800a560 .functor BUFZ 1, C4<z>; HiZ drive
v0x147e1d380_0 .net "clk", 0 0, o0x13800a560;  0 drivers
o0x13800a590 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x147e1d420_0 .net "data_address", 31 0, o0x13800a590;  0 drivers
o0x13800a5c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x147e1d4c0_0 .net "data_read", 0 0, o0x13800a5c0;  0 drivers
v0x147e1d560_0 .net "data_readdata", 31 0, L_0x147e23820;  1 drivers
o0x13800a620 .functor BUFZ 1, C4<z>; HiZ drive
v0x147e1d650_0 .net "data_write", 0 0, o0x13800a620;  0 drivers
o0x13800a650 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x147e1d6f0_0 .net "data_writedata", 31 0, o0x13800a650;  0 drivers
v0x147e1d7a0_0 .var/i "i", 31 0;
v0x147e1d850 .array "ram", 0 65535, 31 0;
E_0x147e1d2c0 .event posedge, v0x147e1d380_0;
L_0x147e23780 .array/port v0x147e1d850, o0x13800a590;
S_0x147e047c0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x147e04930 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x147e23b90 .functor BUFZ 32, L_0x147e238d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147e1dc30_0 .net *"_ivl_0", 31 0, L_0x147e238d0;  1 drivers
v0x147e1dcf0_0 .net *"_ivl_3", 29 0, L_0x147e23970;  1 drivers
v0x147e1dd90_0 .net *"_ivl_4", 31 0, L_0x147e23a10;  1 drivers
L_0x1380405b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147e1de30_0 .net *"_ivl_7", 1 0, L_0x1380405b0;  1 drivers
o0x13800a8c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x147e1dee0_0 .net "instr_address", 31 0, o0x13800a8c0;  0 drivers
v0x147e1dfd0_0 .net "instr_readdata", 31 0, L_0x147e23b90;  1 drivers
v0x147e1e080 .array "memory1", 0 1073741823, 31 0;
L_0x147e238d0 .array/port v0x147e1e080, L_0x147e23a10;
L_0x147e23970 .part o0x13800a8c0, 0, 30;
L_0x147e23a10 .concat [ 30 2 0 0], L_0x147e23970, L_0x1380405b0;
S_0x147e1d9e0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x147e047c0;
 .timescale 0 0;
v0x147e1dba0_0 .var/i "i", 31 0;
    .scope S_0x147e18910;
>>>>>>> main
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f54de0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x135f54200;
T_1 ;
    %wait E_0x135f53e90;
    %load/vec4 v0x135f54e80_0;
=======
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e195d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x147e18910;
T_1 ;
    %wait E_0x147e185a0;
    %load/vec4 v0x147e19970_0;
>>>>>>> main
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x135f54de0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x135f54a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x135f54f30_0;
    %load/vec4 v0x135f55050_0;
=======
    %assign/vec4/a/d v0x147e195d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x147e19150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x147e19a20_0;
    %load/vec4 v0x147e19c40_0;
>>>>>>> main
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
<<<<<<< HEAD
    %load/vec4 v0x135f54fc0_0;
    %load/vec4 v0x135f55050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135f54de0, 0, 4;
=======
    %load/vec4 v0x147e19ab0_0;
    %load/vec4 v0x147e19c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147e195d0, 0, 4;
>>>>>>> main
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
<<<<<<< HEAD
    .scope S_0x135f50df0;
T_2 ;
    %wait E_0x135f51000;
    %load/vec4 v0x135f51190_0;
=======
    .scope S_0x147e15500;
T_2 ;
    %wait E_0x147e15710;
    %load/vec4 v0x147e158a0_0;
>>>>>>> main
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
<<<<<<< HEAD
    %store/vec4 v0x135f51030_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x135f51190_0;
=======
    %store/vec4 v0x147e15740_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x147e158a0_0;
>>>>>>> main
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
<<<<<<< HEAD
    %store/vec4 v0x135f51030_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x135f51190_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x135f510f0_0;
=======
    %store/vec4 v0x147e15740_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x147e158a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x147e15800_0;
>>>>>>> main
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
<<<<<<< HEAD
    %store/vec4 v0x135f51030_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x135f51030_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f51030_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135f51030_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x135f51030_0, 0, 4;
=======
    %store/vec4 v0x147e15740_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x147e15740_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x147e15740_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x147e15740_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x147e15740_0, 0, 4;
>>>>>>> main
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
<<<<<<< HEAD
    .scope S_0x135f3a110;
T_3 ;
    %wait E_0x135f25c60;
    %load/vec4 v0x135f509c0_0;
=======
    .scope S_0x147e04d60;
T_3 ;
    %wait E_0x147e04fd0;
    %load/vec4 v0x147e150d0_0;
>>>>>>> main
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
<<<<<<< HEAD
    %assign/vec4 v0x135f50be0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x135f50a70_0;
    %load/vec4 v0x135f50b30_0;
    %and;
    %assign/vec4 v0x135f50be0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x135f50a70_0;
    %load/vec4 v0x135f50b30_0;
    %or;
    %assign/vec4 v0x135f50be0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x135f50a70_0;
    %load/vec4 v0x135f50b30_0;
    %add;
    %assign/vec4 v0x135f50be0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x135f50a70_0;
    %load/vec4 v0x135f50b30_0;
    %sub;
    %assign/vec4 v0x135f50be0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x135f50a70_0;
    %load/vec4 v0x135f50b30_0;
=======
    %assign/vec4 v0x147e152f0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x147e15180_0;
    %load/vec4 v0x147e15240_0;
    %and;
    %assign/vec4 v0x147e152f0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x147e15180_0;
    %load/vec4 v0x147e15240_0;
    %or;
    %assign/vec4 v0x147e152f0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x147e15180_0;
    %load/vec4 v0x147e15240_0;
    %add;
    %assign/vec4 v0x147e152f0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x147e15180_0;
    %load/vec4 v0x147e15240_0;
    %sub;
    %assign/vec4 v0x147e152f0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x147e15180_0;
    %load/vec4 v0x147e15240_0;
>>>>>>> main
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
<<<<<<< HEAD
    %assign/vec4 v0x135f50be0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x135f50a70_0;
    %load/vec4 v0x135f50b30_0;
    %or;
    %inv;
    %assign/vec4 v0x135f50be0_0, 0;
=======
    %assign/vec4 v0x147e152f0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x147e15180_0;
    %load/vec4 v0x147e15240_0;
    %or;
    %inv;
    %assign/vec4 v0x147e152f0_0, 0;
>>>>>>> main
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
<<<<<<< HEAD
    .scope S_0x135f53ca0;
T_4 ;
    %wait E_0x135f53e90;
    %load/vec4 v0x135f54100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x135f53f90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x135f54040_0;
    %assign/vec4 v0x135f53f90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x135f3d200;
T_5 ;
    %wait E_0x135f0f7f0;
    %load/vec4 v0x135f56be0_0;
    %load/vec4 v0x135f56b50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x135f56ea0_0;
    %load/vec4 v0x135f57830_0;
=======
    .scope S_0x147e183b0;
T_4 ;
    %wait E_0x147e185a0;
    %load/vec4 v0x147e18810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x147e186a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x147e18750_0;
    %assign/vec4 v0x147e186a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x147e049e0;
T_5 ;
    %wait E_0x147e043d0;
    %load/vec4 v0x147e1b6e0_0;
    %load/vec4 v0x147e1b650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x147e1b9a0_0;
    %load/vec4 v0x147e1c330_0;
>>>>>>> main
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
<<<<<<< HEAD
    %store/vec4 v0x135f577a0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x135f57450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x135f56ea0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x135f573b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x135f577a0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x135f574f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x135f578d0_0;
    %store/vec4 v0x135f577a0_0, 0, 32;
=======
    %store/vec4 v0x147e1c2a0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x147e1bf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x147e1b9a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x147e1beb0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x147e1c2a0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x147e1bff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x147e1c3d0_0;
    %store/vec4 v0x147e1c2a0_0, 0, 32;
    %jmp T_5.5;
>>>>>>> main
T_5.4 ;
    %load/vec4 v0x147e1b9a0_0;
    %store/vec4 v0x147e1c2a0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
<<<<<<< HEAD
    .scope S_0x135f35e60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f58030_0, 0, 1;
=======
    .scope S_0x147e04420;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e1cb30_0, 0, 1;
>>>>>>> main
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
<<<<<<< HEAD
    %load/vec4 v0x135f58030_0;
    %inv;
    %store/vec4 v0x135f58030_0, 0, 1;
=======
    %load/vec4 v0x147e1cb30_0;
    %inv;
    %store/vec4 v0x147e1cb30_0, 0, 1;
>>>>>>> main
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
<<<<<<< HEAD
    .scope S_0x135f35e60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f586f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f586f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f586f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x135f584a0_0;
    %cmpi/e 3217031168, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000010, "wrong instr addr" {0 0 0};
T_7.1 ;
    %pushi/vec4 2355232772, 0, 32;
    %store/vec4 v0x135f585d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x135f582b0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 8388616, 0, 32;
    %store/vec4 v0x135f585d0_0, 0, 32;
    %vpi_call/w 3 61 "$display", v0x135f584a0_0 {0 0 0};
    %vpi_call/w 3 62 "$display", v0x135f58660_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "succ" {0 0 0};
    %vpi_call/w 3 65 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x135f34d80;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f58c90_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x135f58c90_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x135f58c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135f58d40, 0, 4;
    %load/vec4 v0x135f58c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135f58c90_0, 0, 32;
=======
    .scope S_0x147e04420;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e1d230_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e1d230_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e1d230_0, 0, 1;
    %delay 2, 0;
    %vpi_call/w 3 53 "$display", v0x147e1cfa0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", v0x147e1d160_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 56 "$display", v0x147e1cfa0_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 58 "$display", v0x147e1cfa0_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 60 "$display", v0x147e1cfa0_0 {0 0 0};
    %vpi_call/w 3 62 "$display", "succ" {0 0 0};
    %vpi_call/w 3 63 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x147e04590;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147e1d7a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x147e1d7a0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x147e1d7a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147e1d850, 0, 4;
    %load/vec4 v0x147e1d7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147e1d7a0_0, 0, 32;
>>>>>>> main
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
<<<<<<< HEAD
    .scope S_0x135f34d80;
T_9 ;
    %wait E_0x135f58780;
    %load/vec4 v0x135f58b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x135f58be0_0;
    %ix/getv 3, v0x135f588f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135f58d40, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x135f27350;
T_10 ;
    %fork t_1, S_0x135f58ed0;
    %jmp t_0;
    .scope S_0x135f58ed0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f59090_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x135f59090_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x135f59090_0;
    %store/vec4a v0x135f59570, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x135f59090_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x135f59090_0, 0, 32;
=======
    .scope S_0x147e04590;
T_9 ;
    %wait E_0x147e1d2c0;
    %load/vec4 v0x147e1d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x147e1d6f0_0;
    %ix/getv 3, v0x147e1d420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147e1d850, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x147e047c0;
T_10 ;
    %fork t_1, S_0x147e1d9e0;
    %jmp t_0;
    .scope S_0x147e1d9e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147e1dba0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x147e1dba0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x147e1dba0_0;
    %store/vec4a v0x147e1e080, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x147e1dba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x147e1dba0_0, 0, 32;
>>>>>>> main
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %store/vec4a v0x135f59570, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f59570, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135f59570, 4, 0;
    %end;
    .scope S_0x135f27350;
=======
    %store/vec4a v0x147e1e080, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e1e080, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147e1e080, 4, 0;
    %end;
    .scope S_0x147e047c0;
>>>>>>> main
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
