/* Q API - hardware/CPU/Z80/Zilog/Z8400.h
	      __	   __
  _______ ___/ /______ ___/ /__
 / __/ -_) _  / __/ _ \ _  / -_)
/_/  \__/\_,_/\__/\___/_,_/\__/
Copyright © 2006-2015 Manuel Sainz de Baranda y Goñi.
Released under the terms of the GNU General Public License v3.

   Encapsulation:
   	    .----._.----.
    A11 -01-|    \_/    |-40- A10
    A12 -02-|		|-39- A09
    A13 -03-|     _	|-38- A08
    A14 -04-|    (_)    |-37- A07
    A15 -05-|		|-36- A06
    CLK -06-|		|-35- A05
     D4 -07-|		|-34- A04
     D3 -08-|		|-33- A03
     D5 -09-|		|-32- A02
     D6 -10-|	Zilog	|-31- A01
    +5V -11-|   Z8400   |-30- A00
     D2 -12-|		|-29- GND
     D7 -13-|		|-28- RFSH
     D0 -14-|		|-27- M1
     D1 -15-|		|-26- RESET
    INT -16-|     _     |-25- BUSREQ
    NMI -17-|    (_)    |-24- WAIT
   HALT -18-|		|-23- BUSACK
   MREQ -19-|		|-22- WR
   IORQ -20-|		|-21- RD
	    '-----------'		*/

#ifndef __Q_hardware_CPU_Z80_Zilog_Z8400_H__
#define __Q_hardware_CPU_Z80_Zilog_Z8400_H__


#endif /* __Q_hardware_CPU_Z80_Zilog_Z8400_H__ */
