<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Raviteja | Physical Design Engineer</title>
  <link href="https://fonts.googleapis.com/css2?family=Roboto+Mono&family=Inter:wght@400;600&display=swap" rel="stylesheet"/>
  <style>
    body {
      margin: 0;
      font-family: 'Inter', sans-serif;
      background: #f4f8fc;
      color: #1a1a1a;
      line-height: 1.6;
    }
    header {
      background: #0f4c81;
      color: white;
      padding: 2rem;
      text-align: center;
    }
    header h1 {
      margin: 0;
      font-size: 2.5rem;
    }
    header p {
      margin-top: 0.5rem;
      font-size: 1.2rem;
      color: #cce3f6;
    }
    .container {
      max-width: 900px;
      margin: auto;
      padding: 2rem 1rem;
    }
    .card {
      background: white;
      padding: 2rem;
      margin-bottom: 2rem;
      border-radius: 10px;
      box-shadow: 0 4px 12px rgba(0,0,0,0.05);
    }
    h2 {
      color: #0f4c81;
      margin-bottom: 1rem;
    }
    table {
      width: 100%;
      border-collapse: collapse;
      margin-top: 1rem;
    }
    table, th, td {
      border: 1px solid #ccc;
    }
    th, td {
      padding: 0.75rem;
      text-align: left;
    }
    th {
      background: #e0ecf7;
    }
    .code-block {
      background: #1e1e2f;
      color: #dcdcdc;
      padding: 1rem;
      border-radius: 6px;
      font-family: 'Roboto Mono', monospace;
      overflow-x: auto;
      margin-top: 1rem;
    }
    footer {
      background: #0f4c81;
      color: white;
      text-align: center;
      padding: 1rem;
      font-size: 0.9rem;
    }
      details.analysis-block {
    background: #f5f9ff;
    border-left: 4px solid #005cbf;
    padding: 1rem;
    margin-bottom: 2rem;
    border-radius: 8px;
    font-family: 'Segoe UI', sans-serif;
  }

  details.analysis-block summary {
    font-weight: bold;
    font-size: 1.2rem;
    color: #003366;
    cursor: pointer;
    margin-bottom: 0.5rem;
  }

  details.analysis-block table {
    border-collapse: collapse;
    width: 100%;
    margin: 1rem 0;
    font-size: 0.95rem;
  }

  details.analysis-block th, details.analysis-block td {
    border: 1px solid #ccc;
    padding: 0.5rem 0.75rem;
    text-align: left;
  }

  details.analysis-block th {
    background-color: #d6eaff;
    color: #003366;
  }

  .note {
    background: #fffbe6;
    border-left: 4px solid #f0ad4e;
    padding: 0.75rem;
    margin: 1rem 0;
    font-size: 0.9rem;
  }

  code {
    background-color: #eef;
    padding: 2px 4px;
    font-family: monospace;
    border-radius: 4px;
  }
  </style>
</head>
<body>

<header>
  <h1>Raviteja</h1>
  <p>Physical Design Engineer | Sky130 ‚Ä¢ OpenLane ‚Ä¢ GDSII</p>
</header>

<div class="container">
  <div class="card">
    <h2>üìå Project Summary</h2>
    <p>
      I worked as a Physical Design Engineer responsible for place & route, floorplanning, and GDSII generation of the <strong>OctoNyteCPU</strong>. This included integrating flattened RTL, defining constraints, and optimizing layout using <strong>OpenLane 2</strong> on the <strong>Sky130 HD PDK</strong>.
    </p>
  </div>

  <div class="card">
    <h2>üìÇ Configurations</h2>
    <p> To compile the TetraNyteCoreCPU I used the following configuration before running using openlane </p>
    <div class="code-block">
      { <br>
        "DESIGN_NAME": "OctoNyteCPU",  <br>
        "VERILOG_FILES": [   <br>
          "../OctoNyte-Teja/RTL/Chisel/generators/generated/verilog_hierarchical_timed_rtl/OctoNyteCPU.v"   <br>
        ],  <br>
        "CLOCK_PORT": "clock",  <br>
        "CLOCK_PERIOD": 5,   <br>
        "FP_CORE_UTIL": 30,   <br>
        "FP_PDN_VPITCH": 7.0,   <br>
        "FP_PDN_HPITCH": 7.0,  <br>
        "PNR_SDC_FILE": "common_constraints/design.sdc",   <br>
        "SIGNOFF_SDC_FILE": "common_constraints/design.sdc",   <br>
        "SYNTH_READ_BLACKBOX_LIB": true  <br>
      }    <br>
    </div>
  </div>

  <div class="card">
    <h2>üìä Floorplan Report</h2>
    <ul>
      <li><strong>PDK Used:</strong> sky130_fd_sc_hd</li>
      <li><strong>Site Size:</strong> 0.46 Œºm √ó 2.72 Œºm</li>
      <li><strong>Utilization:</strong> 30%</li>
      <li><strong>Rows:</strong> 168 rows √ó 997 sites</li>
    </ul>

    <h3>üîπ Area Information</h3>
    <table>
      <tr><th>Region</th><th>Coordinates (Œºm)</th><th>Total Area (Œºm¬≤)</th></tr>
      <tr><td>Die Area</td><td>0.0 0.0 ‚Üí 469.785 480.505</td><td>225,712.67</td></tr>
      <tr><td>Core Area</td><td>5.52 10.88 ‚Üí 464.14 467.84</td><td>214,918.55</td></tr>
    </table>

    <h3>üîπ Cell Distribution</h3>
    <table>
      <tr><th>Cell Type</th><th>Count</th><th>Area (Œºm¬≤)</th></tr>
      <tr><td>Buffer</td><td>1</td><td>3.75</td></tr>
      <tr><td>Inverter</td><td>79</td><td>296.53</td></tr>
      <tr><td>Sequential</td><td>1120</td><td>23702.73</td></tr>
      <tr><td>Multi-input Comb.</td><td>3862</td><td>39131.28</td></tr>
      <tr><th>Total</th><th>5062</th><th>63,134.30</th></tr>
    </table>
  </div>

  <div class="card">
    <h2>üõ†Ô∏è Tools Used</h2>
    <ul>
      <li><strong>WSL Terminal:</strong> <code>Linux environment on Windows for running design tools easily.</code></li>
      <li><strong>OpenLane v2:</strong> <code>Digital ASIC design flow for full chip implementation.</code></li>
      <li><strong>SkyWater 130nm PDK (sky130_fd_sc_hd):</strong> <code>Open-source standard cell library for fabrication.</code></li>
      <li><strong>Yosys, Magic, KLayout, Netgen:</strong> <code>Tools for synthesis, layout, viewing, and verification.</code></li>
      <li><strong>Tcl scripting and Makefile-based flow:</strong> <code>Automates OpenLane tool steps using scripts.</code></li>
    </ul>
  </div>

  <details class="analysis-block" open>
  <summary>üß† Final Post-Layout Analysis (OpenLane v2 - sky130_fd_sc_hd)</summary>

  <h3>‚è±Ô∏è 1. Timing Summary</h3>
  <table>
    <tr><th>Parameter</th><th>Value (nom_tt_025C_1v80)</th></tr>
    <tr><td>Clock Name</td><td><code>clock</code></td></tr>
    <tr><td>Period</td><td>15.00 ns</td></tr>
    <tr><td>Minimum Achievable Period</td><td>8.86 ns (fmax ‚âà 112.88 MHz)</td></tr>
    <tr><td>Worst Setup Slack</td><td>6.14 ns ‚úÖ</td></tr>
    <tr><td>Worst Hold Slack</td><td>0.478 ns ‚úÖ</td></tr>
    <tr><td>Setup Skew</td><td>0.242 ns</td></tr>
    <tr><td>Hold Skew</td><td>0.242 ns</td></tr>
    <tr><td>Source Latency (Setup)</td><td>0.871 ns</td></tr>
    <tr><td>Target Latency (Setup)</td><td>0.629 ns</td></tr>
  </table>
  <p>‚úîÔ∏è All timing checks passed. Skews and slacks are acceptable.</p>

  <h3>‚ö° 2. Power Report</h3>
  <table>
    <tr><th>Group</th><th>Internal Power</th><th>Switching</th><th>Leakage</th><th>Total</th><th>% Total</th></tr>
    <tr><td>Sequential</td><td>3.10 mW</td><td>0.12 mW</td><td>~0 nW</td><td>3.22 mW</td><td>47.5%</td></tr>
    <tr><td>Combinational</td><td>0.40 mW</td><td>0.48 mW</td><td>~0 nW</td><td>0.88 mW</td><td>13.0%</td></tr>
    <tr><td>Clock Network</td><td>1.33 mW</td><td>1.35 mW</td><td>~0 nW</td><td>2.68 mW</td><td>39.5%</td></tr>
    <tr><td><strong>Total</strong></td><td colspan="4"><strong>6.77 mW</strong></td><td>100%</td></tr>
  </table>

  <h3>üßÆ 3. Area Comparison</h3>
  <table>
    <tr><th>Source</th><th>Area (¬µm¬≤)</th><th>Notes</th></tr>
    <tr><td>RTL Estimation</td><td>50,880.05</td><td>From synthesis report</td></tr>
    <tr><td>Core Area (PnR)</td><td>2,138,670.84</td><td>From floorplan log</td></tr>
    <tr><td>Die Area (PnR)</td><td>2,120,935.87</td><td>From floorplan log</td></tr>
    <tr><td>Sequential Cell Area</td><td>21,780.89</td><td>‚âà 43% of RTL area</td></tr>
  </table>

  <h3>üß± 4. Cell Type Breakdown</h3>
  <table>
    <tr><th>Type</th><th>Count</th><th>Area (¬µm¬≤)</th></tr>
    <tr><td>Buffer</td><td>1</td><td>3.75</td></tr>
    <tr><td>Inverter</td><td>79</td><td>296.53</td></tr>
    <tr><td>Sequential</td><td>1120</td><td>23,702.73</td></tr>
    <tr><td>Combinational</td><td>3862</td><td>39,131.28</td></tr>
    <tr><td><strong>Total</strong></td><td>5062</td><td><strong>63,134.30</strong></td></tr>
  </table>

  <h3>üìâ 5. Violation Summary</h3>
  <table>
    <tr><th>Check</th><th>Status</th><th>Details</th></tr>
    <tr><td>LVS</td><td>‚úÖ Passed</td><td>Layout matches schematic</td></tr>
    <tr><td>DRC</td><td>‚ùå Failed</td><td>3 KLayout errors, 0 Magic DRC</td></tr>
    <tr><td>Antenna</td><td>‚ùå Failed</td><td>4 pin + 4 net violations</td></tr>
  </table>
  <div class="note">
    Inspect violations at <code>74-misc-reportmanufacturability/</code> in KLayout or Magic.
  </div>

  <h3>üìä 6. Clock Tree Report</h3>
  <ul>
    <li>Virtual clock not generated physically</li>
    <li>Setup/Hold skew: 0.242 ns</li>
    <li>Source Latency: 0.871 ns</li>
  </ul>

  <h3>üß∞ 7. Tool Resources (STA)</h3>
  <table>
    <tr><th>Metric</th><th>Value</th></tr>
    <tr><td>Runtime</td><td>9.36 sec</td></tr>
    <tr><td>CPU Peak</td><td>109.4%</td></tr>
    <tr><td>Memory Peak</td><td>89 MiB</td></tr>
    <tr><td>Threads</td><td>1</td></tr>
  </table>

  <h3>‚úÖ Conclusion</h3>
  <p>This project meets synthesis, STA, and LVS goals with good power and timing. Minor DRC/antenna issues remain to be fixed.</p>
</details>


  <div class="card">
    <h2>üìÇ View GDS</h2>
    <p>Below is a visual of the final layout using <strong>KLayout</strong></p>
    <div class="container"><img width="100%" src="cpuchip.jpg"></img></div>
  </div>
</div>

<footer>
  &copy; 2025 Raviteja ‚Ä¢ Physical Design Portfolio ‚Ä¢ Built for GitHub Pages
</footer>

</body>
</html>
