Determining compilation order of HDL files
Analyzing VHDL file ../micro_pk.vhd
Restoring VHDL parse-tree ieee.std_logic_1164 from
/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee/std_logic_1164.vdb
Restoring VHDL parse-tree std.standard from
/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/std/standard.vdb
Restoring VHDL parse-tree ieee.numeric_std from
/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee/numeric_std.vdb
Analyzing VHDL file ../tb_micro_pk.vhd
Saving VHDL parse-tree work.micro_pk into
/home/pascual/INGENIERIA/DCSL/V1.1/module_1a/input/Module1a/isim/work/micro_pk.v
db
Saving VHDL parse-tree work.tb_micro_pk into
/home/pascual/INGENIERIA/DCSL/V1.1/module_1a/input/Module1a/isim/work/tb_micro_p
k.vdb
Starting static elaboration
WARNING:HDLCompiler:746 -
   "/build/xfndry8/K.31/rtf/vhdl/src/ieee/numeric_std.vhd" Line 867. Range is
   empty (null range)
WARNING:HDLCompiler:746 -
   "/build/xfndry8/K.31/rtf/vhdl/src/ieee/numeric_std.vhd" Line 868. Range is
   empty (null range)
Completed static elaboration
Fuse Memory Usage: 23452 Kb
Fuse CPU Usage: 850 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling package micro_pk
Compiling architecture test of entity tb_micro_pk
Compiled 5 VHDL Units
Built simulation executable tb_micro_pk_isim_beh.exe
Fuse Memory Usage: 24480 Kb
Fuse CPU Usage: 880 ms
GCC CPU Usage: 830 ms
