From 11913ad2ca006982fa6b5bfc558c2af7621cc83c Mon Sep 17 00:00:00 2001
From: Mingkai Hu <Mingkai.Hu@freescale.com>
Date: Mon, 21 Jul 2014 14:48:42 +0800
Subject: [PATCH 104/451] arm64/ls1043a: add DTS for Freescale LS1043A SoC

LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
similar to LS1021a which complies to Chassis 2.1 spec.

Following levels of DTSI/DTS files have been created for the
LS1043A SoC family:

- fsl-ls1043a.dtsi:
DTS-Include file for FSL LS1043A SoC.

- fsl-ls1043a-simu.dts:
DTS file for FSL LS1043a software simulator model.

- fsl-ls1043a-emu.dts:
DTS file for FSL LS1043a Emulator model.

Signed-off-by: Li Yang <leoli@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
[Xulin: Original patch taken from
Linux-LS1043A-SDK-V0.4-SOURCE-20150826-yocto.iso]
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 arch/arm64/boot/dts/freescale/Makefile             |    1 +
 arch/arm64/boot/dts/freescale/fsl-ls1043a-emu.dts  |   48 ++
 arch/arm64/boot/dts/freescale/fsl-ls1043a-simu.dts |   48 ++
 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi     |  708 ++++++++++++++++++++
 4 files changed, 805 insertions(+), 0 deletions(-)
 create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a-emu.dts
 create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a-simu.dts
 create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi

diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index bd203ad..e0f0487 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -1,4 +1,5 @@
 dtb-$(CONFIG_ARCH_FSL_LS2085A) += fsl-ls2085a-simu.dtb fsl-ls2085a-qds.dtb fsl-ls2085a-rdb.dtb
+dtb-$(CONFIG_ARCH_FSL_LS1043A) += fsl-ls1043a-simu.dtb fsl-ls1043a-emu.dtb
 
 always		:= $(dtb-y)
 subdir-y	:= $(dts-dirs)
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a-emu.dts b/arch/arm64/boot/dts/freescale/fsl-ls1043a-emu.dts
new file mode 100644
index 0000000..2e330c1
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a-emu.dts
@@ -0,0 +1,48 @@
+/*
+ * Device Tree file for Freescale LS1043a Emulator model
+ *
+ * Copyright 2014, Freescale Semiconductor Inc.
+
+ * Li Yang <leoli@freescale.com>
+ * Mingkai Hu <Mingkai.hu@freescale.com>
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *     * Redistributions of source code must retain the above copyright
+ *       notice, this list of conditions and the following disclaimer.
+ *     * Redistributions in binary form must reproduce the above copyright
+ *       notice, this list of conditions and the following disclaimer in the
+ *       documentation and/or other materials provided with the distribution.
+ *     * Neither the name of Freescale Semiconductor nor the
+ *       names of its contributors may be used to endorse or promote products
+ *       derived from this software without specific prior written permission.
+ *
+ *
+ * ALTERNATIVELY, this software may be distributed under the terms of the
+ * GNU General Public License ("GPL") as published by the Free Software
+ * Foundation, either version 2 of that License or (at your option) any
+ * later version.
+ *
+ * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
+ * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+ * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+ * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
+ * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
+ * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+ * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+/dts-v1/;
+
+/include/ "fsl-ls1043a.dtsi"
+
+/ {
+	model = "Freescale Layerscape 1043a Emulator model";
+	compatible = "fsl,ls1043a-emu", "fsl,ls1043a";
+};
+
+&i2c0 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a-simu.dts b/arch/arm64/boot/dts/freescale/fsl-ls1043a-simu.dts
new file mode 100644
index 0000000..90f1624
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a-simu.dts
@@ -0,0 +1,48 @@
+/*
+ * Device Tree file for Freescale LS1043a software Simulator model
+ *
+ * Copyright 2014, Freescale Semiconductor Inc.
+
+ * Li Yang <leoli@freescale.com>
+ * Mingkai Hu <Mingkai.hu@freescale.com>
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *     * Redistributions of source code must retain the above copyright
+ *       notice, this list of conditions and the following disclaimer.
+ *     * Redistributions in binary form must reproduce the above copyright
+ *       notice, this list of conditions and the following disclaimer in the
+ *       documentation and/or other materials provided with the distribution.
+ *     * Neither the name of Freescale Semiconductor nor the
+ *       names of its contributors may be used to endorse or promote products
+ *       derived from this software without specific prior written permission.
+ *
+ *
+ * ALTERNATIVELY, this software may be distributed under the terms of the
+ * GNU General Public License ("GPL") as published by the Free Software
+ * Foundation, either version 2 of that License or (at your option) any
+ * later version.
+ *
+ * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
+ * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+ * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+ * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
+ * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
+ * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+ * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+/dts-v1/;
+
+/include/ "fsl-ls1043a.dtsi"
+
+/ {
+	model = "Freescale Layerscape 1043a software Simulator model";
+	compatible = "fsl,ls1043a-simu", "fsl,ls1043a";
+};
+
+&i2c0 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
new file mode 100644
index 0000000..489f473
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
@@ -0,0 +1,708 @@
+/*
+ * Device Tree Include file for Freescale Layerscape-1043A family SoC.
+ *
+ * Copyright (C) 2014-2015, Freescale Semiconductor
+ *
+ * Mingkai Hu <Mingkai.hu@freescale.com>
+ *
+ * This file is licensed under the terms of the GNU General Public
+ * License version 2.  This program is licensed "as is" without any
+ * warranty of any kind, whether express or implied.
+ */
+
+/memreserve/ 0x80000000 0x00010000;
+
+/ {
+	compatible = "fsl,ls1043a";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x0 0x0>;
+			clocks = <&cluster1_clk>;
+		};
+
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x0 0x1>;
+			clocks = <&cluster1_clk>;
+		};
+
+		cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x0 0x2>;
+			clocks = <&cluster1_clk>;
+		};
+
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x0 0x3>;
+			clocks = <&cluster1_clk>;
+		};
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <1 13 0x1>, /* Physical Secure PPI */
+			     <1 14 0x1>, /* Physical Non-Secure PPI */
+			     <1 11 0x1>, /* Virtual PPI */
+			     <1 10 0x1>; /* Hypervisor PPI */
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <0 60 0x4>,
+			     <0 61 0x4>,
+			     <0 62 0x4>,
+			     <0 63 0x4>;
+	};
+
+	gic: interrupt-controller@1400000 {
+		compatible = "arm,gic-400";
+		#interrupt-cells = <3>;
+		interrupt-controller;
+		reg = <0x0 0x1401000 0 0x1000>, /* GICD */
+		      <0x0 0x1402000 0 0x1000>, /* GICC */
+		      <0x0 0x1404000 0 0x2000>, /* GICH */
+		      <0x0 0x1406000 0 0x2000>; /* GICV */
+	};
+
+	tzasc: tzasc@1500000 {
+		reg = <0x0 0x1500000 0x0 0x10000>;
+		interrupts = <0 93 0x4>;
+		status = "disabled";
+	};
+
+	ifc: ifc@1530000 {
+		compatible = "fsl,ifc", "simple-bus";
+		reg = <0x0 0x1530000 0x0 0x10000>;
+		interrupts = <0 43 0x4>;
+	};
+
+	qspi: quadspi@1550000 {
+		compatible = "fsl,ls1-qspi";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0x0 0x1550000 0x0 0x10000>,
+		      <0x0 0x40000000 0x0 0x4000000>;
+		reg-names = "QuadSPI", "QuadSPI-memory";
+		interrupts = <0 99 0x4>;
+		clock-names = "qspi_en", "qspi";
+		clocks = <&platform_clk 1>, <&platform_clk 1>;
+		big-endian;
+		amba-base = <0x40000000>;
+	};
+
+	esdhc: esdhc@1560000 {
+		compatible = "fsl,ls1021a-esdhc", "fsl,esdhc";
+		reg = <0x0 0x1560000 0x0 0x10000>;
+		interrupts = <0 62 0x4>;
+		clock-frequency = <0>;
+		voltage-ranges = <1800 1800 3300 3300>;
+		sdhci,auto-cmd12;
+		big-endian;
+		bus-width = <4>;
+	};
+
+	scfg: scfg@1570000 {
+		compatible = "fsl,ls1021a-scfg", "syscon";
+		reg = <0x0 0x1570000 0x0 0x10000>;
+		big-endian;
+	};
+
+	caam: crypto@1700000 {
+		compatible = "fsl,sec-v4.4", "fsl,sec-v4.0";
+		fsl,sec-era = <3>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0x0 0x00 0x1700000 0x10000>;
+		reg = <0x00 0x1700000 0x0 0x10000>;
+		interrupts = <0 75 0x4>;
+		status = "disabled";
+
+		sec_jr0: jr@1000 {
+			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
+			reg	   = <0x1000 0x1000>;
+			interrupts = <0 71 0x4>;
+		};
+
+		sec_jr1: jr@2000 {
+			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
+			reg	   = <0x2000 0x1000>;
+			interrupts = <0 72 0x4>;
+		};
+
+		sec_jr2: jr@3000 {
+			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
+			reg	   = <0x3000 0x1000>;
+			interrupts = <0 73 0x4>;
+		};
+
+		sec_jr3: jr@4000 {
+			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
+			reg	   = <0x4000 0x1000>;
+			interrupts = <0 74 0x4>;
+		};
+	};
+
+	qman: qman@1880000 {
+		compatible = "fsl,qman";
+		reg = <0x00 0x1880000 0x0 0x10000>;
+		interrupts = <0 45 0x4>;
+	};
+
+	bman: bman@1890000 {
+		compatible = "fsl,bman";
+		reg = <0x00 0x1890000 0x0 0x10000>;
+		interrupts = <0 45 0x4>;
+	};
+
+	fman0: fman@1a000000 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		cell-index = <0>;
+		compatible = "fsl,fman", "simple-bus";
+		ranges = <0x0 0x00 0x1a000000 0x100000>;
+		reg = <0x00 0x1a000000 0x0 0x100000>;
+		clock-frequency = <0>;
+		interrupts = <0 44 0x4>,
+			     <0 45 0x4>;
+
+		cc {
+			compatible = "fsl,fman-cc";
+		};
+
+		muram@0 {
+			compatible = "fsl,fman-muram";
+			reg = <0x0 0x60000>;
+		};
+
+		bmi@80000 {
+			compatible = "fsl,fman-bmi";
+			reg = <0x80000 0x400>;
+		};
+
+		qmi@80400 {
+			compatible = "fsl,fman-qmi";
+			reg = <0x80400 0x400>;
+		};
+
+		fman0_oh1: port@82000 {
+			cell-index = <0>;
+			compatible = "fsl,fman-port-oh";
+			reg = <0x82000 0x1000>;
+		};
+
+		fman0_oh2: port@83000 {
+			cell-index = <1>;
+			compatible = "fsl,fman-port-oh";
+			reg = <0x83000 0x1000>;
+		};
+
+		fman0_oh3: port@84000 {
+			cell-index = <2>;
+			compatible = "fsl,fman-port-oh";
+			reg = <0x84000 0x1000>;
+		};
+
+		fman0_oh4: port@85000 {
+			cell-index = <3>;
+			compatible = "fsl,fman-port-oh";
+			reg = <0x85000 0x1000>;
+		};
+
+		fman0_oh5: port@86000 {
+			cell-index = <4>;
+			compatible = "fsl,fman-port-oh";
+			reg = <0x86000 0x1000>;
+		};
+
+		fman0_oh6: port@87000 {
+			cell-index = <5>;
+			compatible = "fsl,fman-port-oh";
+			reg = <0x87000 0x1000>;
+		};
+
+		policer@c0000 {
+			compatible = "fsl,fman-policer";
+			reg = <0xc0000 0x1000>;
+		};
+
+		keygen@c1000 {
+			compatible = "fsl,fman-keygen";
+			reg = <0xc1000 0x1000>;
+		};
+
+		dma@c2000 {
+			compatible = "fsl,fman-dma";
+			reg = <0xc2000 0x1000>;
+		};
+
+		fpm@c3000 {
+			compatible = "fsl,fman-fpm";
+			reg = <0xc3000 0x1000>;
+		};
+
+		parser@c7000 {
+			compatible = "fsl,fman-parser";
+			reg = <0xc7000 0x1000>;
+		};
+
+		vsps@dc000 {
+			compatible = "fsl,fman-vsps";
+			reg = <0xdc000 0x1000>;
+		};
+
+		mdio@fc000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl,fman-memac-mdio";
+			reg = <0xfc000 0x1000>;
+		};
+
+		mdio@fd000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl,fman-memac-mdio";
+			reg = <0xfd000 0x1000>;
+		};
+
+		ptp_timer0: rtc@fe000 {
+			compatible = "fsl,fman-rtc";
+			reg = <0xfe000 0x1000>;
+		};
+	};
+
+	sfp: sfp@1e80000 {
+		reg = <0x00 0x1e80000 0x0 0x10000>;
+		status = "disabled";
+	};
+
+	snvs: snvs@1e90000 {
+		reg = <0x00 0x1e90000 0x0 0x10000>;
+		status = "disabled";
+	};
+
+	serdes1: serdes1@1ea0000 {
+		reg = <0x00 0x1ea0000 0x0 0x10000>;
+		status = "disabled";
+	};
+
+	dcfg: dcfg@1ee0000 {
+		compatible = "fsl,ls1021a-dcfg";
+		reg = <0x0 0x1ee0000 0x0 0x10000>;
+	};
+
+	clockgen: clocking@1ee1000 {
+		compatible = "fsl,qoriq-clockgen-2.0";
+		reg = <0x0 0x1ee1000 0x0 0x1000>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		sysclk: sysclk {
+			compatible = "fsl,fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <100000000>;
+			clock-output-names = "sysclk";
+		};
+
+		cga_pll1: pll1@800 {
+			compatible = "fsl,core-pll-clock";
+			#clock-cells = <1>;
+			reg = <0x800>;
+			clocks = <&sysclk>;
+			clock-output-names = "cga-pll1", "cga-pll1-div2",
+					"cga-pll1-div3", "cga-pll1-div4";
+		};
+
+		cga_pll2: pll2@820 {
+			compatible = "fsl,core-pll-clock";
+			#clock-cells = <1>;
+			reg = <0x820>;
+			clocks = <&sysclk>;
+			clock-output-names = "cga-pll2", "cga-pll2-div2",
+					"cga-pll2-div3", "cga-pll2-div4";
+		};
+
+		platform_clk: pll@c00 {
+			compatible = "fsl,core-pll-clock";
+			#clock-cells = <1>;
+			reg = <0xc00>;
+			clocks = <&sysclk>;
+			clock-output-names = "platform-clk", "platform-clk-div2";
+		};
+
+		cluster1_clk: clk0c0@0 {
+			compatible = "fsl,core-mux-clock";
+			#clock-cells = <1>;
+			reg = <0x0>;
+			clock-names = "pll1cga", "pll1cga-div2";
+			clocks = <&cga_pll1 0>, <&cga_pll1 2>;
+			clock-output-names = "cluster1-clk";
+
+		};
+	};
+
+	rcpm: rcpm@1ee2000 {
+		compatible = "fsl,ls1021a-rcpm", "fsl,qoriq-rcpm-2.1";
+		reg = <0x0 0x1ee2000 0x0 0x10000>;
+	};
+
+	dspi0: dspi@2100000 {
+		compatible = "fsl,vf610-dspi";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0x0 0x2100000 0x0 0x10000>;
+		interrupts = <0 64 0x4>;
+		clock-names = "dspi";
+		clocks = <&platform_clk 1>;
+		spi-num-chipselects = <5>;
+		big-endian;
+		tcfq-mode;
+		status = "disabled";
+	};
+
+	dspi1: dspi@2110000 {
+		compatible = "fsl,vf610-dspi";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0x0 0x2110000 0x0 0x10000>;
+		interrupts = <0 65 0x4>;
+		clock-names = "dspi";
+		clocks = <&platform_clk 1>;
+		spi-num-chipselects = <5>;
+		big-endian;
+		status = "disabled";
+	};
+
+	i2c0: i2c@2180000 {
+		compatible = "fsl,vf610-i2c";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0x0 0x2180000 0x0 0x10000>;
+		interrupts = <0 56 0x4>;
+		clock-names = "i2c";
+		clocks = <&platform_clk 1>;
+	};
+
+	i2c1: i2c@2190000 {
+		compatible = "fsl,vf610-i2c";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0x0 0x2190000 0x0 0x10000>;
+		interrupts = <0 57 0x4>;
+		clock-names = "i2c";
+		clocks = <&platform_clk 1>;
+		status = "disabled";
+	};
+
+	i2c2: i2c@21a0000 {
+		compatible = "fsl,vf610-i2c";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0x0 0x21a0000 0x0 0x10000>;
+		interrupts = <0 58 0x4>;
+		clock-names = "i2c";
+		clocks = <&platform_clk 1>;
+		status = "disabled";
+	};
+
+	i2c3: i2c@21b0000 {
+		compatible = "fsl,vf610-i2c";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0x0 0x21b0000 0x0 0x10000>;
+		interrupts = <0 59 0x4>;
+		clock-names = "i2c";
+		clocks = <&platform_clk 1>;
+		status = "disabled";
+	};
+
+	duart0: serial@21c0500 {
+		device_type = "serial";
+		compatible = "fsl,ns16550", "ns16550";
+		reg = <0x00 0x21c0500 0x0 0x100>;
+		interrupts = <0 54 0x4>;
+		clock-frequency = <&platform_clk 1>;
+	};
+
+	duart1: serial@21c0600 {
+		device_type = "serial";
+		compatible = "fsl,ns16550", "ns16550";
+		reg = <0x00 0x21c0600 0x0 0x100>;
+		interrupts = <0 54 0x4>;
+		clock-frequency = <&platform_clk 1>;
+	};
+
+	duart2: serial@21d0500 {
+		device_type = "serial";
+		compatible = "fsl,ns16550", "ns16550";
+		reg = <0x0 0x21d0500 0x0 0x100>;
+		interrupts = <0 55 0x4>;
+		clock-frequency = <&platform_clk 1>;
+	};
+
+	duart3: serial@21d0600 {
+		device_type = "serial";
+		compatible = "fsl,ns16550", "ns16550";
+		reg = <0x0 0x21d0600 0x0 0x100>;
+		interrupts = <0 55 0x4>;
+		clock-frequency = <&platform_clk 1>;
+	};
+
+	gpio1: gpio@2300000 {
+		compatible = "fsl,ls1021a-gpio";
+		reg = <0x0 0x2300000 0x0 0x10000>;
+		interrupts = <0 66 0x4>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+	};
+
+	gpio2: gpio@2310000 {
+		compatible = "fsl,ls1021a-gpio";
+		reg = <0x0 0x2310000 0x0 0x10000>;
+		interrupts = <0 67 0x4>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+	};
+
+	gpio3: gpio@2320000 {
+		compatible = "fsl,ls1021a-gpio";
+		reg = <0x0 0x2320000 0x0 0x10000>;
+		interrupts = <0 68 0x4>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+	};
+
+	gpio4: gpio@2330000 {
+		compatible = "fsl,ls1021a-gpio";
+		reg = <0x0 0x2330000 0x0 0x10000>;
+		interrupts = <0 134 0x4>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+	};
+
+	lpuart0: serial@2950000 {
+		compatible = "fsl,ls1021a-lpuart";
+		reg = <0x0 0x2950000 0x0 0x1000>;
+		interrupts = <0 48 0x4>;
+		clocks = <&sysclk>;
+		clock-names = "ipg";
+		sleep = <&rcpm 0x0 0x40000000>;
+		status = "disabled";
+	};
+
+	lpuart1: serial@2960000 {
+		compatible = "fsl,ls1021a-lpuart";
+		reg = <0x0 0x2960000 0x0 0x1000>;
+		interrupts = <0 49 0x4>;
+		clocks = <&platform_clk 1>;
+		clock-names = "ipg";
+		status = "disabled";
+	};
+
+	lpuart2: serial@2970000 {
+		compatible = "fsl,ls1021a-lpuart";
+		reg = <0x0 0x2970000 0x0 0x1000>;
+		interrupts = <0 50 0x4>;
+		clocks = <&platform_clk 1>;
+		clock-names = "ipg";
+		status = "disabled";
+	};
+
+	lpuart3: serial@2980000 {
+		compatible = "fsl,ls1021a-lpuart";
+		reg = <0x0 0x2980000 0x0 0x1000>;
+		interrupts = <0 51 0x4>;
+		clocks = <&platform_clk 1>;
+		clock-names = "ipg";
+		status = "disabled";
+	};
+
+	lpuart4: serial@2990000 {
+		compatible = "fsl,ls1021a-lpuart";
+		reg = <0x0 0x2990000 0x0 0x1000>;
+		interrupts = <0 52 0x4>;
+		clocks = <&platform_clk 1>;
+		clock-names = "ipg";
+		status = "disabled";
+	};
+
+	lpuart5: serial@29a0000 {
+		compatible = "fsl,ls1021a-lpuart";
+		reg = <0x0 0x29a0000 0x0 0x1000>;
+		interrupts = <0 53 0x4>;
+		clocks = <&platform_clk 1>;
+		clock-names = "ipg";
+		status = "disabled";
+	};
+
+	ftm0: ftm0@29d0000 {
+		compatible = "fsl,ftm-alarm";
+		reg = <0x0 0x29d0000 0x0 0x10000>;
+		interrupts = <0 86 0x4>;
+		big-endian;
+	};
+
+	wdog0: wdog@2ad0000 {
+		compatible = "fsl,imx21-wdt";
+		reg = <0x0 0x2ad0000 0x0 0x10000>;
+		interrupts = <0 83 0x4>;
+		clocks = <&platform_clk 1>;
+		clock-names = "wdog";
+		big-endian;
+	};
+
+	edma0: edma@2c00000 {
+		#dma-cells = <2>;
+		compatible = "fsl,vf610-edma";
+		reg = <0x0 0x2c00000 0x0 0x10000>,
+		      <0x0 0x2c10000 0x0 0x10000>,
+		      <0x0 0x2c20000 0x0 0x10000>;
+		interrupts = <0 103 0x4>,
+			     <0 103 0x4>;
+		interrupt-names = "edma-tx", "edma-err";
+		dma-channels = <32>;
+		big-endian;
+		clock-names = "dmamux0", "dmamux1";
+		clocks = <&platform_clk 1>,
+		         <&platform_clk 1>;
+	};
+
+	usb0: usb3@2f00000 {
+		compatible = "snps,dwc3";
+		reg = <0x0 0x2f00000 0x0 0x10000>;
+		interrupts = <0 60 0x4>;
+		dr_mode = "host";
+	};
+
+	usb1: usb3@3000000 {
+		compatible = "snps,dwc3";
+		reg = <0x0 0x3000000 0x0 0x10000>;
+		interrupts = <0 61 0x4>;
+		dr_mode = "host";
+	};
+	usb2: usb3@3100000 {
+		compatible = "snps,dwc3";
+		reg = <0x0 0x3100000 0x0 0x10000>;
+		interrupts = <0 63 0x4>;
+		dr_mode = "host";
+	};
+
+	sata: sata@3200000 {
+		compatible = "fsl,ls1021a-ahci";
+		reg = <0x0 0x3200000 0x0 0x10000>;
+		interrupts = <0 69 0x4>;
+		clocks = <&platform_clk 1>;
+	};
+
+	qdma: qdma@8380000 {
+		compatible = "fsl,ls-qdma";
+		reg = <0x0 0x8380000 0x0 0x20000>;
+		interrupts = <0 138 0x4>,
+			     <0 153 0x4>;
+		interrupt-names = "qdma-tx", "qdma-err";
+		channels = <1>;
+	};
+
+	pcie@3400000 {
+		compatible = "fsl,ls1021a-pcie", "snps,dw-pcie";
+		reg = <0x00 0x03400000 0x0 0x00010000   /* controller registers */
+		       0x40 0x00000000 0x0 0x00002000>; /* configuration space */
+		reg-names = "regs", "config";
+		interrupts = <0 110 0x4>, /* controller interrupt */
+			     <0 116 0x4>, /* MSI interrupt */
+			     <0 117 0x4>; /* PME interrupt */
+		interrupt-names = "intr", "msi", "pme";
+		fsl,pcie-scfg = <&scfg 0>;
+		num-atus = <6>;
+		#address-cells = <3>;
+		#size-cells = <2>;
+		device_type = "pci";
+		num-lanes = <4>;
+		bus-range = <0x0 0xff>;
+		ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000   /* downstream I/O */
+			  0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 7>;
+		interrupt-map = <0000 0 0 1 &gic 0 0 0 110 0x4>,
+				<0000 0 0 2 &gic 0 0 0 111 0x4>,
+				<0000 0 0 3 &gic 0 0 0 112 0x4>,
+				<0000 0 0 4 &gic 0 0 0 113 0x4>;
+	};
+
+	pcie@3500000 {
+		compatible = "fsl,ls1021a-pcie", "snps,dw-pcie";
+		reg = <0x00 0x03500000 0x0 0x00010000   /* controller registers */
+		       0x48 0x00000000 0x0 0x00002000>; /* configuration space */
+		reg-names = "regs", "config";
+		interrupts = <0 120 0x4>,
+			     <0 126 0x4>,
+			     <0 127 0x4>;
+		interrupt-names = "intr", "msi", "pme";
+		fsl,pcie-scfg = <&scfg 1>;
+		num-atus = <6>;
+		#address-cells = <3>;
+		#size-cells = <2>;
+		device_type = "pci";
+		num-lanes = <2>;
+		bus-range = <0x0 0xff>;
+		ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000   /* downstream I/O */
+			  0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 7>;
+		interrupt-map = <0000 0 0 1 &gic 0 0 0 120  0x4>,
+				<0000 0 0 2 &gic 0 0 0 121 0x4>,
+				<0000 0 0 3 &gic 0 0 0 122 0x4>,
+				<0000 0 0 4 &gic 0 0 0 123 0x4>;
+	};
+
+	pcie@3600000 {
+		compatible = "fsl,ls1021a-pcie", "snps,dw-pcie";
+		reg = <0x00 0x03600000 0x0 0x00010000   /* controller registers */
+		       0x50 0x00000000 0x0 0x00002000>; /* configuration space */
+		reg-names = "regs", "config";
+		interrupts = <0 154 0x4>,
+			     <0 160 0x4>,
+			     <0 161 0x4>;
+		interrupt-names = "intr", "msi", "pme";
+		fsl,pcie-scfg = <&scfg 1>;
+		num-atus = <6>;
+		#address-cells = <3>;
+		#size-cells = <2>;
+		device_type = "pci";
+		num-lanes = <2>;
+		bus-range = <0x0 0xff>;
+		ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000   /* downstream I/O */
+			  0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 7>;
+		interrupt-map = <0000 0 0 1 &gic 0 0 0 154 0x4>,
+				<0000 0 0 2 &gic 0 0 0 155 0x4>,
+				<0000 0 0 3 &gic 0 0 0 156 0x4>,
+				<0000 0 0 4 &gic 0 0 0 157 0x4>;
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x0 0x80000000 0 0x80000000>;
+		      /* DRAM space 1 - 2 GB DRAM */
+	};
+};
-- 
1.7.5.4

