|microprocessor
clock_c => CLOCK_DIVIDER:clk_divide.clk
clock_c => inst_fetch:IFetch.clock_mem
clock_c => mem_access:memory.clock_mem
reset => CLOCK_DIVIDER:clk_divide.reset
reset => registers:IF_ID.reset
reset => registers:ID_RR.reset
reset => registers:RR_EX.reset
reset => registers:EX_MEM.reset
reset => registers:MEM_WB.reset
reset => inst_fetch:IFetch.reset
reset => registerRead:RR.reset
reset => execute:executed.reset
reset => mem_access:memory.reset


|microprocessor|CLOCK_DIVIDER:clk_divide
reset => tick.ACLR
clk => tick.CLK
half_clk <= tick.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|registers:IF_ID
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
input[16] => data[16].DATAIN
input[17] => data[17].DATAIN
input[18] => data[18].DATAIN
input[19] => data[19].DATAIN
input[20] => data[20].DATAIN
input[21] => data[21].DATAIN
input[22] => data[22].DATAIN
input[23] => data[23].DATAIN
input[24] => data[24].DATAIN
input[25] => data[25].DATAIN
input[26] => data[26].DATAIN
input[27] => data[27].DATAIN
input[28] => data[28].DATAIN
input[29] => data[29].DATAIN
input[30] => data[30].DATAIN
input[31] => data[31].DATAIN
input[32] => data[32].DATAIN
input[33] => data[33].DATAIN
input[34] => data[34].DATAIN
input[35] => data[35].DATAIN
input[36] => data[36].DATAIN
input[37] => data[37].DATAIN
input[38] => data[38].DATAIN
input[39] => data[39].DATAIN
input[40] => data[40].DATAIN
input[41] => data[41].DATAIN
input[42] => data[42].DATAIN
input[43] => data[43].DATAIN
input[44] => data[44].DATAIN
input[45] => data[45].DATAIN
input[46] => data[46].DATAIN
input[47] => data[47].DATAIN
input[48] => data[48].DATAIN
enable => data[0].ENA
enable => data[48].ENA
enable => data[47].ENA
enable => data[46].ENA
enable => data[45].ENA
enable => data[44].ENA
enable => data[43].ENA
enable => data[42].ENA
enable => data[41].ENA
enable => data[40].ENA
enable => data[39].ENA
enable => data[38].ENA
enable => data[37].ENA
enable => data[36].ENA
enable => data[35].ENA
enable => data[34].ENA
enable => data[33].ENA
enable => data[32].ENA
enable => data[31].ENA
enable => data[30].ENA
enable => data[29].ENA
enable => data[28].ENA
enable => data[27].ENA
enable => data[26].ENA
enable => data[25].ENA
enable => data[24].ENA
enable => data[23].ENA
enable => data[22].ENA
enable => data[21].ENA
enable => data[20].ENA
enable => data[19].ENA
enable => data[18].ENA
enable => data[17].ENA
enable => data[16].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= data[32].DB_MAX_OUTPUT_PORT_TYPE
output[33] <= data[33].DB_MAX_OUTPUT_PORT_TYPE
output[34] <= data[34].DB_MAX_OUTPUT_PORT_TYPE
output[35] <= data[35].DB_MAX_OUTPUT_PORT_TYPE
output[36] <= data[36].DB_MAX_OUTPUT_PORT_TYPE
output[37] <= data[37].DB_MAX_OUTPUT_PORT_TYPE
output[38] <= data[38].DB_MAX_OUTPUT_PORT_TYPE
output[39] <= data[39].DB_MAX_OUTPUT_PORT_TYPE
output[40] <= data[40].DB_MAX_OUTPUT_PORT_TYPE
output[41] <= data[41].DB_MAX_OUTPUT_PORT_TYPE
output[42] <= data[42].DB_MAX_OUTPUT_PORT_TYPE
output[43] <= data[43].DB_MAX_OUTPUT_PORT_TYPE
output[44] <= data[44].DB_MAX_OUTPUT_PORT_TYPE
output[45] <= data[45].DB_MAX_OUTPUT_PORT_TYPE
output[46] <= data[46].DB_MAX_OUTPUT_PORT_TYPE
output[47] <= data[47].DB_MAX_OUTPUT_PORT_TYPE
output[48] <= data[48].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
clock => data[16].CLK
clock => data[17].CLK
clock => data[18].CLK
clock => data[19].CLK
clock => data[20].CLK
clock => data[21].CLK
clock => data[22].CLK
clock => data[23].CLK
clock => data[24].CLK
clock => data[25].CLK
clock => data[26].CLK
clock => data[27].CLK
clock => data[28].CLK
clock => data[29].CLK
clock => data[30].CLK
clock => data[31].CLK
clock => data[32].CLK
clock => data[33].CLK
clock => data[34].CLK
clock => data[35].CLK
clock => data[36].CLK
clock => data[37].CLK
clock => data[38].CLK
clock => data[39].CLK
clock => data[40].CLK
clock => data[41].CLK
clock => data[42].CLK
clock => data[43].CLK
clock => data[44].CLK
clock => data[45].CLK
clock => data[46].CLK
clock => data[47].CLK
clock => data[48].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => data[16].ACLR
reset => data[17].ACLR
reset => data[18].ACLR
reset => data[19].ACLR
reset => data[20].ACLR
reset => data[21].ACLR
reset => data[22].ACLR
reset => data[23].ACLR
reset => data[24].ACLR
reset => data[25].ACLR
reset => data[26].ACLR
reset => data[27].ACLR
reset => data[28].ACLR
reset => data[29].ACLR
reset => data[30].ACLR
reset => data[31].ACLR
reset => data[32].ACLR
reset => data[33].ACLR
reset => data[34].ACLR
reset => data[35].ACLR
reset => data[36].ACLR
reset => data[37].ACLR
reset => data[38].ACLR
reset => data[39].ACLR
reset => data[40].ACLR
reset => data[41].ACLR
reset => data[42].ACLR
reset => data[43].ACLR
reset => data[44].ACLR
reset => data[45].ACLR
reset => data[46].ACLR
reset => data[47].ACLR
reset => data[48].ACLR


|microprocessor|registers:ID_RR
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
input[16] => data[16].DATAIN
input[17] => data[17].DATAIN
input[18] => data[18].DATAIN
input[19] => data[19].DATAIN
input[20] => data[20].DATAIN
input[21] => data[21].DATAIN
input[22] => data[22].DATAIN
input[23] => data[23].DATAIN
input[24] => data[24].DATAIN
input[25] => data[25].DATAIN
input[26] => data[26].DATAIN
input[27] => data[27].DATAIN
input[28] => data[28].DATAIN
input[29] => data[29].DATAIN
input[30] => data[30].DATAIN
input[31] => data[31].DATAIN
input[32] => data[32].DATAIN
input[33] => data[33].DATAIN
input[34] => data[34].DATAIN
input[35] => data[35].DATAIN
input[36] => data[36].DATAIN
input[37] => data[37].DATAIN
input[38] => data[38].DATAIN
input[39] => data[39].DATAIN
input[40] => data[40].DATAIN
input[41] => data[41].DATAIN
input[42] => data[42].DATAIN
input[43] => data[43].DATAIN
input[44] => data[44].DATAIN
input[45] => data[45].DATAIN
input[46] => data[46].DATAIN
input[47] => data[47].DATAIN
input[48] => data[48].DATAIN
input[49] => data[49].DATAIN
input[50] => data[50].DATAIN
input[51] => data[51].DATAIN
input[52] => data[52].DATAIN
input[53] => data[53].DATAIN
input[54] => data[54].DATAIN
input[55] => data[55].DATAIN
input[56] => data[56].DATAIN
input[57] => data[57].DATAIN
input[58] => data[58].DATAIN
input[59] => data[59].DATAIN
input[60] => data[60].DATAIN
input[61] => data[61].DATAIN
input[62] => data[62].DATAIN
input[63] => data[63].DATAIN
input[64] => data[64].DATAIN
input[65] => data[65].DATAIN
input[66] => data[66].DATAIN
input[67] => data[67].DATAIN
input[68] => data[68].DATAIN
input[69] => data[69].DATAIN
input[70] => data[70].DATAIN
input[71] => data[71].DATAIN
input[72] => data[72].DATAIN
input[73] => data[73].DATAIN
input[74] => data[74].DATAIN
input[75] => data[75].DATAIN
input[76] => data[76].DATAIN
input[77] => data[77].DATAIN
input[78] => data[78].DATAIN
input[79] => data[79].DATAIN
enable => data[0].ENA
enable => data[79].ENA
enable => data[78].ENA
enable => data[77].ENA
enable => data[76].ENA
enable => data[75].ENA
enable => data[74].ENA
enable => data[73].ENA
enable => data[72].ENA
enable => data[71].ENA
enable => data[70].ENA
enable => data[69].ENA
enable => data[68].ENA
enable => data[67].ENA
enable => data[66].ENA
enable => data[65].ENA
enable => data[64].ENA
enable => data[63].ENA
enable => data[62].ENA
enable => data[61].ENA
enable => data[60].ENA
enable => data[59].ENA
enable => data[58].ENA
enable => data[57].ENA
enable => data[56].ENA
enable => data[55].ENA
enable => data[54].ENA
enable => data[53].ENA
enable => data[52].ENA
enable => data[51].ENA
enable => data[50].ENA
enable => data[49].ENA
enable => data[48].ENA
enable => data[47].ENA
enable => data[46].ENA
enable => data[45].ENA
enable => data[44].ENA
enable => data[43].ENA
enable => data[42].ENA
enable => data[41].ENA
enable => data[40].ENA
enable => data[39].ENA
enable => data[38].ENA
enable => data[37].ENA
enable => data[36].ENA
enable => data[35].ENA
enable => data[34].ENA
enable => data[33].ENA
enable => data[32].ENA
enable => data[31].ENA
enable => data[30].ENA
enable => data[29].ENA
enable => data[28].ENA
enable => data[27].ENA
enable => data[26].ENA
enable => data[25].ENA
enable => data[24].ENA
enable => data[23].ENA
enable => data[22].ENA
enable => data[21].ENA
enable => data[20].ENA
enable => data[19].ENA
enable => data[18].ENA
enable => data[17].ENA
enable => data[16].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= data[32].DB_MAX_OUTPUT_PORT_TYPE
output[33] <= data[33].DB_MAX_OUTPUT_PORT_TYPE
output[34] <= data[34].DB_MAX_OUTPUT_PORT_TYPE
output[35] <= data[35].DB_MAX_OUTPUT_PORT_TYPE
output[36] <= data[36].DB_MAX_OUTPUT_PORT_TYPE
output[37] <= data[37].DB_MAX_OUTPUT_PORT_TYPE
output[38] <= data[38].DB_MAX_OUTPUT_PORT_TYPE
output[39] <= data[39].DB_MAX_OUTPUT_PORT_TYPE
output[40] <= data[40].DB_MAX_OUTPUT_PORT_TYPE
output[41] <= data[41].DB_MAX_OUTPUT_PORT_TYPE
output[42] <= data[42].DB_MAX_OUTPUT_PORT_TYPE
output[43] <= data[43].DB_MAX_OUTPUT_PORT_TYPE
output[44] <= data[44].DB_MAX_OUTPUT_PORT_TYPE
output[45] <= data[45].DB_MAX_OUTPUT_PORT_TYPE
output[46] <= data[46].DB_MAX_OUTPUT_PORT_TYPE
output[47] <= data[47].DB_MAX_OUTPUT_PORT_TYPE
output[48] <= data[48].DB_MAX_OUTPUT_PORT_TYPE
output[49] <= data[49].DB_MAX_OUTPUT_PORT_TYPE
output[50] <= data[50].DB_MAX_OUTPUT_PORT_TYPE
output[51] <= data[51].DB_MAX_OUTPUT_PORT_TYPE
output[52] <= data[52].DB_MAX_OUTPUT_PORT_TYPE
output[53] <= data[53].DB_MAX_OUTPUT_PORT_TYPE
output[54] <= data[54].DB_MAX_OUTPUT_PORT_TYPE
output[55] <= data[55].DB_MAX_OUTPUT_PORT_TYPE
output[56] <= data[56].DB_MAX_OUTPUT_PORT_TYPE
output[57] <= data[57].DB_MAX_OUTPUT_PORT_TYPE
output[58] <= data[58].DB_MAX_OUTPUT_PORT_TYPE
output[59] <= data[59].DB_MAX_OUTPUT_PORT_TYPE
output[60] <= data[60].DB_MAX_OUTPUT_PORT_TYPE
output[61] <= data[61].DB_MAX_OUTPUT_PORT_TYPE
output[62] <= data[62].DB_MAX_OUTPUT_PORT_TYPE
output[63] <= data[63].DB_MAX_OUTPUT_PORT_TYPE
output[64] <= data[64].DB_MAX_OUTPUT_PORT_TYPE
output[65] <= data[65].DB_MAX_OUTPUT_PORT_TYPE
output[66] <= data[66].DB_MAX_OUTPUT_PORT_TYPE
output[67] <= data[67].DB_MAX_OUTPUT_PORT_TYPE
output[68] <= data[68].DB_MAX_OUTPUT_PORT_TYPE
output[69] <= data[69].DB_MAX_OUTPUT_PORT_TYPE
output[70] <= data[70].DB_MAX_OUTPUT_PORT_TYPE
output[71] <= data[71].DB_MAX_OUTPUT_PORT_TYPE
output[72] <= data[72].DB_MAX_OUTPUT_PORT_TYPE
output[73] <= data[73].DB_MAX_OUTPUT_PORT_TYPE
output[74] <= data[74].DB_MAX_OUTPUT_PORT_TYPE
output[75] <= data[75].DB_MAX_OUTPUT_PORT_TYPE
output[76] <= data[76].DB_MAX_OUTPUT_PORT_TYPE
output[77] <= data[77].DB_MAX_OUTPUT_PORT_TYPE
output[78] <= data[78].DB_MAX_OUTPUT_PORT_TYPE
output[79] <= data[79].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
clock => data[16].CLK
clock => data[17].CLK
clock => data[18].CLK
clock => data[19].CLK
clock => data[20].CLK
clock => data[21].CLK
clock => data[22].CLK
clock => data[23].CLK
clock => data[24].CLK
clock => data[25].CLK
clock => data[26].CLK
clock => data[27].CLK
clock => data[28].CLK
clock => data[29].CLK
clock => data[30].CLK
clock => data[31].CLK
clock => data[32].CLK
clock => data[33].CLK
clock => data[34].CLK
clock => data[35].CLK
clock => data[36].CLK
clock => data[37].CLK
clock => data[38].CLK
clock => data[39].CLK
clock => data[40].CLK
clock => data[41].CLK
clock => data[42].CLK
clock => data[43].CLK
clock => data[44].CLK
clock => data[45].CLK
clock => data[46].CLK
clock => data[47].CLK
clock => data[48].CLK
clock => data[49].CLK
clock => data[50].CLK
clock => data[51].CLK
clock => data[52].CLK
clock => data[53].CLK
clock => data[54].CLK
clock => data[55].CLK
clock => data[56].CLK
clock => data[57].CLK
clock => data[58].CLK
clock => data[59].CLK
clock => data[60].CLK
clock => data[61].CLK
clock => data[62].CLK
clock => data[63].CLK
clock => data[64].CLK
clock => data[65].CLK
clock => data[66].CLK
clock => data[67].CLK
clock => data[68].CLK
clock => data[69].CLK
clock => data[70].CLK
clock => data[71].CLK
clock => data[72].CLK
clock => data[73].CLK
clock => data[74].CLK
clock => data[75].CLK
clock => data[76].CLK
clock => data[77].CLK
clock => data[78].CLK
clock => data[79].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => data[16].ACLR
reset => data[17].ACLR
reset => data[18].ACLR
reset => data[19].ACLR
reset => data[20].ACLR
reset => data[21].ACLR
reset => data[22].ACLR
reset => data[23].ACLR
reset => data[24].ACLR
reset => data[25].ACLR
reset => data[26].ACLR
reset => data[27].ACLR
reset => data[28].ACLR
reset => data[29].ACLR
reset => data[30].ACLR
reset => data[31].ACLR
reset => data[32].ACLR
reset => data[33].ACLR
reset => data[34].ACLR
reset => data[35].ACLR
reset => data[36].ACLR
reset => data[37].ACLR
reset => data[38].ACLR
reset => data[39].ACLR
reset => data[40].ACLR
reset => data[41].ACLR
reset => data[42].ACLR
reset => data[43].ACLR
reset => data[44].ACLR
reset => data[45].ACLR
reset => data[46].ACLR
reset => data[47].ACLR
reset => data[48].ACLR
reset => data[49].ACLR
reset => data[50].ACLR
reset => data[51].ACLR
reset => data[52].ACLR
reset => data[53].ACLR
reset => data[54].ACLR
reset => data[55].ACLR
reset => data[56].ACLR
reset => data[57].ACLR
reset => data[58].ACLR
reset => data[59].ACLR
reset => data[60].ACLR
reset => data[61].ACLR
reset => data[62].ACLR
reset => data[63].ACLR
reset => data[64].ACLR
reset => data[65].ACLR
reset => data[66].ACLR
reset => data[67].ACLR
reset => data[68].ACLR
reset => data[69].ACLR
reset => data[70].ACLR
reset => data[71].ACLR
reset => data[72].ACLR
reset => data[73].ACLR
reset => data[74].ACLR
reset => data[75].ACLR
reset => data[76].ACLR
reset => data[77].ACLR
reset => data[78].ACLR
reset => data[79].ACLR


|microprocessor|registers:RR_EX
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
input[16] => data[16].DATAIN
input[17] => data[17].DATAIN
input[18] => data[18].DATAIN
input[19] => data[19].DATAIN
input[20] => data[20].DATAIN
input[21] => data[21].DATAIN
input[22] => data[22].DATAIN
input[23] => data[23].DATAIN
input[24] => data[24].DATAIN
input[25] => data[25].DATAIN
input[26] => data[26].DATAIN
input[27] => data[27].DATAIN
input[28] => data[28].DATAIN
input[29] => data[29].DATAIN
input[30] => data[30].DATAIN
input[31] => data[31].DATAIN
input[32] => data[32].DATAIN
input[33] => data[33].DATAIN
input[34] => data[34].DATAIN
input[35] => data[35].DATAIN
input[36] => data[36].DATAIN
input[37] => data[37].DATAIN
input[38] => data[38].DATAIN
input[39] => data[39].DATAIN
input[40] => data[40].DATAIN
input[41] => data[41].DATAIN
input[42] => data[42].DATAIN
input[43] => data[43].DATAIN
input[44] => data[44].DATAIN
input[45] => data[45].DATAIN
input[46] => data[46].DATAIN
input[47] => data[47].DATAIN
input[48] => data[48].DATAIN
input[49] => data[49].DATAIN
input[50] => data[50].DATAIN
input[51] => data[51].DATAIN
input[52] => data[52].DATAIN
input[53] => data[53].DATAIN
input[54] => data[54].DATAIN
input[55] => data[55].DATAIN
input[56] => data[56].DATAIN
input[57] => data[57].DATAIN
input[58] => data[58].DATAIN
input[59] => data[59].DATAIN
input[60] => data[60].DATAIN
input[61] => data[61].DATAIN
input[62] => data[62].DATAIN
input[63] => data[63].DATAIN
input[64] => data[64].DATAIN
input[65] => data[65].DATAIN
input[66] => data[66].DATAIN
input[67] => data[67].DATAIN
input[68] => data[68].DATAIN
input[69] => data[69].DATAIN
input[70] => data[70].DATAIN
input[71] => data[71].DATAIN
input[72] => data[72].DATAIN
input[73] => data[73].DATAIN
input[74] => data[74].DATAIN
input[75] => data[75].DATAIN
input[76] => data[76].DATAIN
input[77] => data[77].DATAIN
input[78] => data[78].DATAIN
input[79] => data[79].DATAIN
input[80] => data[80].DATAIN
input[81] => data[81].DATAIN
input[82] => data[82].DATAIN
input[83] => data[83].DATAIN
input[84] => data[84].DATAIN
input[85] => data[85].DATAIN
input[86] => data[86].DATAIN
input[87] => data[87].DATAIN
input[88] => data[88].DATAIN
enable => data[0].ENA
enable => data[88].ENA
enable => data[87].ENA
enable => data[86].ENA
enable => data[85].ENA
enable => data[84].ENA
enable => data[83].ENA
enable => data[82].ENA
enable => data[81].ENA
enable => data[80].ENA
enable => data[79].ENA
enable => data[78].ENA
enable => data[77].ENA
enable => data[76].ENA
enable => data[75].ENA
enable => data[74].ENA
enable => data[73].ENA
enable => data[72].ENA
enable => data[71].ENA
enable => data[70].ENA
enable => data[69].ENA
enable => data[68].ENA
enable => data[67].ENA
enable => data[66].ENA
enable => data[65].ENA
enable => data[64].ENA
enable => data[63].ENA
enable => data[62].ENA
enable => data[61].ENA
enable => data[60].ENA
enable => data[59].ENA
enable => data[58].ENA
enable => data[57].ENA
enable => data[56].ENA
enable => data[55].ENA
enable => data[54].ENA
enable => data[53].ENA
enable => data[52].ENA
enable => data[51].ENA
enable => data[50].ENA
enable => data[49].ENA
enable => data[48].ENA
enable => data[47].ENA
enable => data[46].ENA
enable => data[45].ENA
enable => data[44].ENA
enable => data[43].ENA
enable => data[42].ENA
enable => data[41].ENA
enable => data[40].ENA
enable => data[39].ENA
enable => data[38].ENA
enable => data[37].ENA
enable => data[36].ENA
enable => data[35].ENA
enable => data[34].ENA
enable => data[33].ENA
enable => data[32].ENA
enable => data[31].ENA
enable => data[30].ENA
enable => data[29].ENA
enable => data[28].ENA
enable => data[27].ENA
enable => data[26].ENA
enable => data[25].ENA
enable => data[24].ENA
enable => data[23].ENA
enable => data[22].ENA
enable => data[21].ENA
enable => data[20].ENA
enable => data[19].ENA
enable => data[18].ENA
enable => data[17].ENA
enable => data[16].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= data[32].DB_MAX_OUTPUT_PORT_TYPE
output[33] <= data[33].DB_MAX_OUTPUT_PORT_TYPE
output[34] <= data[34].DB_MAX_OUTPUT_PORT_TYPE
output[35] <= data[35].DB_MAX_OUTPUT_PORT_TYPE
output[36] <= data[36].DB_MAX_OUTPUT_PORT_TYPE
output[37] <= data[37].DB_MAX_OUTPUT_PORT_TYPE
output[38] <= data[38].DB_MAX_OUTPUT_PORT_TYPE
output[39] <= data[39].DB_MAX_OUTPUT_PORT_TYPE
output[40] <= data[40].DB_MAX_OUTPUT_PORT_TYPE
output[41] <= data[41].DB_MAX_OUTPUT_PORT_TYPE
output[42] <= data[42].DB_MAX_OUTPUT_PORT_TYPE
output[43] <= data[43].DB_MAX_OUTPUT_PORT_TYPE
output[44] <= data[44].DB_MAX_OUTPUT_PORT_TYPE
output[45] <= data[45].DB_MAX_OUTPUT_PORT_TYPE
output[46] <= data[46].DB_MAX_OUTPUT_PORT_TYPE
output[47] <= data[47].DB_MAX_OUTPUT_PORT_TYPE
output[48] <= data[48].DB_MAX_OUTPUT_PORT_TYPE
output[49] <= data[49].DB_MAX_OUTPUT_PORT_TYPE
output[50] <= data[50].DB_MAX_OUTPUT_PORT_TYPE
output[51] <= data[51].DB_MAX_OUTPUT_PORT_TYPE
output[52] <= data[52].DB_MAX_OUTPUT_PORT_TYPE
output[53] <= data[53].DB_MAX_OUTPUT_PORT_TYPE
output[54] <= data[54].DB_MAX_OUTPUT_PORT_TYPE
output[55] <= data[55].DB_MAX_OUTPUT_PORT_TYPE
output[56] <= data[56].DB_MAX_OUTPUT_PORT_TYPE
output[57] <= data[57].DB_MAX_OUTPUT_PORT_TYPE
output[58] <= data[58].DB_MAX_OUTPUT_PORT_TYPE
output[59] <= data[59].DB_MAX_OUTPUT_PORT_TYPE
output[60] <= data[60].DB_MAX_OUTPUT_PORT_TYPE
output[61] <= data[61].DB_MAX_OUTPUT_PORT_TYPE
output[62] <= data[62].DB_MAX_OUTPUT_PORT_TYPE
output[63] <= data[63].DB_MAX_OUTPUT_PORT_TYPE
output[64] <= data[64].DB_MAX_OUTPUT_PORT_TYPE
output[65] <= data[65].DB_MAX_OUTPUT_PORT_TYPE
output[66] <= data[66].DB_MAX_OUTPUT_PORT_TYPE
output[67] <= data[67].DB_MAX_OUTPUT_PORT_TYPE
output[68] <= data[68].DB_MAX_OUTPUT_PORT_TYPE
output[69] <= data[69].DB_MAX_OUTPUT_PORT_TYPE
output[70] <= data[70].DB_MAX_OUTPUT_PORT_TYPE
output[71] <= data[71].DB_MAX_OUTPUT_PORT_TYPE
output[72] <= data[72].DB_MAX_OUTPUT_PORT_TYPE
output[73] <= data[73].DB_MAX_OUTPUT_PORT_TYPE
output[74] <= data[74].DB_MAX_OUTPUT_PORT_TYPE
output[75] <= data[75].DB_MAX_OUTPUT_PORT_TYPE
output[76] <= data[76].DB_MAX_OUTPUT_PORT_TYPE
output[77] <= data[77].DB_MAX_OUTPUT_PORT_TYPE
output[78] <= data[78].DB_MAX_OUTPUT_PORT_TYPE
output[79] <= data[79].DB_MAX_OUTPUT_PORT_TYPE
output[80] <= data[80].DB_MAX_OUTPUT_PORT_TYPE
output[81] <= data[81].DB_MAX_OUTPUT_PORT_TYPE
output[82] <= data[82].DB_MAX_OUTPUT_PORT_TYPE
output[83] <= data[83].DB_MAX_OUTPUT_PORT_TYPE
output[84] <= data[84].DB_MAX_OUTPUT_PORT_TYPE
output[85] <= data[85].DB_MAX_OUTPUT_PORT_TYPE
output[86] <= data[86].DB_MAX_OUTPUT_PORT_TYPE
output[87] <= data[87].DB_MAX_OUTPUT_PORT_TYPE
output[88] <= data[88].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
clock => data[16].CLK
clock => data[17].CLK
clock => data[18].CLK
clock => data[19].CLK
clock => data[20].CLK
clock => data[21].CLK
clock => data[22].CLK
clock => data[23].CLK
clock => data[24].CLK
clock => data[25].CLK
clock => data[26].CLK
clock => data[27].CLK
clock => data[28].CLK
clock => data[29].CLK
clock => data[30].CLK
clock => data[31].CLK
clock => data[32].CLK
clock => data[33].CLK
clock => data[34].CLK
clock => data[35].CLK
clock => data[36].CLK
clock => data[37].CLK
clock => data[38].CLK
clock => data[39].CLK
clock => data[40].CLK
clock => data[41].CLK
clock => data[42].CLK
clock => data[43].CLK
clock => data[44].CLK
clock => data[45].CLK
clock => data[46].CLK
clock => data[47].CLK
clock => data[48].CLK
clock => data[49].CLK
clock => data[50].CLK
clock => data[51].CLK
clock => data[52].CLK
clock => data[53].CLK
clock => data[54].CLK
clock => data[55].CLK
clock => data[56].CLK
clock => data[57].CLK
clock => data[58].CLK
clock => data[59].CLK
clock => data[60].CLK
clock => data[61].CLK
clock => data[62].CLK
clock => data[63].CLK
clock => data[64].CLK
clock => data[65].CLK
clock => data[66].CLK
clock => data[67].CLK
clock => data[68].CLK
clock => data[69].CLK
clock => data[70].CLK
clock => data[71].CLK
clock => data[72].CLK
clock => data[73].CLK
clock => data[74].CLK
clock => data[75].CLK
clock => data[76].CLK
clock => data[77].CLK
clock => data[78].CLK
clock => data[79].CLK
clock => data[80].CLK
clock => data[81].CLK
clock => data[82].CLK
clock => data[83].CLK
clock => data[84].CLK
clock => data[85].CLK
clock => data[86].CLK
clock => data[87].CLK
clock => data[88].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => data[16].ACLR
reset => data[17].ACLR
reset => data[18].ACLR
reset => data[19].ACLR
reset => data[20].ACLR
reset => data[21].ACLR
reset => data[22].ACLR
reset => data[23].ACLR
reset => data[24].ACLR
reset => data[25].ACLR
reset => data[26].ACLR
reset => data[27].ACLR
reset => data[28].ACLR
reset => data[29].ACLR
reset => data[30].ACLR
reset => data[31].ACLR
reset => data[32].ACLR
reset => data[33].ACLR
reset => data[34].ACLR
reset => data[35].ACLR
reset => data[36].ACLR
reset => data[37].ACLR
reset => data[38].ACLR
reset => data[39].ACLR
reset => data[40].ACLR
reset => data[41].ACLR
reset => data[42].ACLR
reset => data[43].ACLR
reset => data[44].ACLR
reset => data[45].ACLR
reset => data[46].ACLR
reset => data[47].ACLR
reset => data[48].ACLR
reset => data[49].ACLR
reset => data[50].ACLR
reset => data[51].ACLR
reset => data[52].ACLR
reset => data[53].ACLR
reset => data[54].ACLR
reset => data[55].ACLR
reset => data[56].ACLR
reset => data[57].ACLR
reset => data[58].ACLR
reset => data[59].ACLR
reset => data[60].ACLR
reset => data[61].ACLR
reset => data[62].ACLR
reset => data[63].ACLR
reset => data[64].ACLR
reset => data[65].ACLR
reset => data[66].ACLR
reset => data[67].ACLR
reset => data[68].ACLR
reset => data[69].ACLR
reset => data[70].ACLR
reset => data[71].ACLR
reset => data[72].ACLR
reset => data[73].ACLR
reset => data[74].ACLR
reset => data[75].ACLR
reset => data[76].ACLR
reset => data[77].ACLR
reset => data[78].ACLR
reset => data[79].ACLR
reset => data[80].ACLR
reset => data[81].ACLR
reset => data[82].ACLR
reset => data[83].ACLR
reset => data[84].ACLR
reset => data[85].ACLR
reset => data[86].ACLR
reset => data[87].ACLR
reset => data[88].ACLR


|microprocessor|registers:EX_MEM
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
input[16] => data[16].DATAIN
input[17] => data[17].DATAIN
input[18] => data[18].DATAIN
input[19] => data[19].DATAIN
input[20] => data[20].DATAIN
input[21] => data[21].DATAIN
input[22] => data[22].DATAIN
input[23] => data[23].DATAIN
input[24] => data[24].DATAIN
input[25] => data[25].DATAIN
input[26] => data[26].DATAIN
input[27] => data[27].DATAIN
input[28] => data[28].DATAIN
input[29] => data[29].DATAIN
input[30] => data[30].DATAIN
input[31] => data[31].DATAIN
input[32] => data[32].DATAIN
input[33] => data[33].DATAIN
input[34] => data[34].DATAIN
input[35] => data[35].DATAIN
input[36] => data[36].DATAIN
input[37] => data[37].DATAIN
input[38] => data[38].DATAIN
input[39] => data[39].DATAIN
input[40] => data[40].DATAIN
input[41] => data[41].DATAIN
input[42] => data[42].DATAIN
input[43] => data[43].DATAIN
input[44] => data[44].DATAIN
input[45] => data[45].DATAIN
input[46] => data[46].DATAIN
input[47] => data[47].DATAIN
input[48] => data[48].DATAIN
input[49] => data[49].DATAIN
input[50] => data[50].DATAIN
input[51] => data[51].DATAIN
input[52] => data[52].DATAIN
input[53] => data[53].DATAIN
input[54] => data[54].DATAIN
input[55] => data[55].DATAIN
input[56] => data[56].DATAIN
input[57] => data[57].DATAIN
input[58] => data[58].DATAIN
input[59] => data[59].DATAIN
input[60] => data[60].DATAIN
input[61] => data[61].DATAIN
input[62] => data[62].DATAIN
input[63] => data[63].DATAIN
input[64] => data[64].DATAIN
input[65] => data[65].DATAIN
input[66] => data[66].DATAIN
input[67] => data[67].DATAIN
input[68] => data[68].DATAIN
input[69] => data[69].DATAIN
input[70] => data[70].DATAIN
input[71] => data[71].DATAIN
input[72] => data[72].DATAIN
input[73] => data[73].DATAIN
input[74] => data[74].DATAIN
input[75] => data[75].DATAIN
input[76] => data[76].DATAIN
input[77] => data[77].DATAIN
input[78] => data[78].DATAIN
input[79] => data[79].DATAIN
input[80] => data[80].DATAIN
input[81] => data[81].DATAIN
input[82] => data[82].DATAIN
input[83] => data[83].DATAIN
input[84] => data[84].DATAIN
input[85] => data[85].DATAIN
input[86] => data[86].DATAIN
input[87] => data[87].DATAIN
input[88] => data[88].DATAIN
input[89] => data[89].DATAIN
input[90] => data[90].DATAIN
input[91] => data[91].DATAIN
input[92] => data[92].DATAIN
input[93] => data[93].DATAIN
input[94] => data[94].DATAIN
input[95] => data[95].DATAIN
input[96] => data[96].DATAIN
input[97] => data[97].DATAIN
input[98] => data[98].DATAIN
input[99] => data[99].DATAIN
input[100] => data[100].DATAIN
input[101] => data[101].DATAIN
input[102] => data[102].DATAIN
input[103] => data[103].DATAIN
input[104] => data[104].DATAIN
input[105] => data[105].DATAIN
input[106] => data[106].DATAIN
input[107] => data[107].DATAIN
input[108] => data[108].DATAIN
input[109] => data[109].DATAIN
enable => data[0].ENA
enable => data[109].ENA
enable => data[108].ENA
enable => data[107].ENA
enable => data[106].ENA
enable => data[105].ENA
enable => data[104].ENA
enable => data[103].ENA
enable => data[102].ENA
enable => data[101].ENA
enable => data[100].ENA
enable => data[99].ENA
enable => data[98].ENA
enable => data[97].ENA
enable => data[96].ENA
enable => data[95].ENA
enable => data[94].ENA
enable => data[93].ENA
enable => data[92].ENA
enable => data[91].ENA
enable => data[90].ENA
enable => data[89].ENA
enable => data[88].ENA
enable => data[87].ENA
enable => data[86].ENA
enable => data[85].ENA
enable => data[84].ENA
enable => data[83].ENA
enable => data[82].ENA
enable => data[81].ENA
enable => data[80].ENA
enable => data[79].ENA
enable => data[78].ENA
enable => data[77].ENA
enable => data[76].ENA
enable => data[75].ENA
enable => data[74].ENA
enable => data[73].ENA
enable => data[72].ENA
enable => data[71].ENA
enable => data[70].ENA
enable => data[69].ENA
enable => data[68].ENA
enable => data[67].ENA
enable => data[66].ENA
enable => data[65].ENA
enable => data[64].ENA
enable => data[63].ENA
enable => data[62].ENA
enable => data[61].ENA
enable => data[60].ENA
enable => data[59].ENA
enable => data[58].ENA
enable => data[57].ENA
enable => data[56].ENA
enable => data[55].ENA
enable => data[54].ENA
enable => data[53].ENA
enable => data[52].ENA
enable => data[51].ENA
enable => data[50].ENA
enable => data[49].ENA
enable => data[48].ENA
enable => data[47].ENA
enable => data[46].ENA
enable => data[45].ENA
enable => data[44].ENA
enable => data[43].ENA
enable => data[42].ENA
enable => data[41].ENA
enable => data[40].ENA
enable => data[39].ENA
enable => data[38].ENA
enable => data[37].ENA
enable => data[36].ENA
enable => data[35].ENA
enable => data[34].ENA
enable => data[33].ENA
enable => data[32].ENA
enable => data[31].ENA
enable => data[30].ENA
enable => data[29].ENA
enable => data[28].ENA
enable => data[27].ENA
enable => data[26].ENA
enable => data[25].ENA
enable => data[24].ENA
enable => data[23].ENA
enable => data[22].ENA
enable => data[21].ENA
enable => data[20].ENA
enable => data[19].ENA
enable => data[18].ENA
enable => data[17].ENA
enable => data[16].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= data[32].DB_MAX_OUTPUT_PORT_TYPE
output[33] <= data[33].DB_MAX_OUTPUT_PORT_TYPE
output[34] <= data[34].DB_MAX_OUTPUT_PORT_TYPE
output[35] <= data[35].DB_MAX_OUTPUT_PORT_TYPE
output[36] <= data[36].DB_MAX_OUTPUT_PORT_TYPE
output[37] <= data[37].DB_MAX_OUTPUT_PORT_TYPE
output[38] <= data[38].DB_MAX_OUTPUT_PORT_TYPE
output[39] <= data[39].DB_MAX_OUTPUT_PORT_TYPE
output[40] <= data[40].DB_MAX_OUTPUT_PORT_TYPE
output[41] <= data[41].DB_MAX_OUTPUT_PORT_TYPE
output[42] <= data[42].DB_MAX_OUTPUT_PORT_TYPE
output[43] <= data[43].DB_MAX_OUTPUT_PORT_TYPE
output[44] <= data[44].DB_MAX_OUTPUT_PORT_TYPE
output[45] <= data[45].DB_MAX_OUTPUT_PORT_TYPE
output[46] <= data[46].DB_MAX_OUTPUT_PORT_TYPE
output[47] <= data[47].DB_MAX_OUTPUT_PORT_TYPE
output[48] <= data[48].DB_MAX_OUTPUT_PORT_TYPE
output[49] <= data[49].DB_MAX_OUTPUT_PORT_TYPE
output[50] <= data[50].DB_MAX_OUTPUT_PORT_TYPE
output[51] <= data[51].DB_MAX_OUTPUT_PORT_TYPE
output[52] <= data[52].DB_MAX_OUTPUT_PORT_TYPE
output[53] <= data[53].DB_MAX_OUTPUT_PORT_TYPE
output[54] <= data[54].DB_MAX_OUTPUT_PORT_TYPE
output[55] <= data[55].DB_MAX_OUTPUT_PORT_TYPE
output[56] <= data[56].DB_MAX_OUTPUT_PORT_TYPE
output[57] <= data[57].DB_MAX_OUTPUT_PORT_TYPE
output[58] <= data[58].DB_MAX_OUTPUT_PORT_TYPE
output[59] <= data[59].DB_MAX_OUTPUT_PORT_TYPE
output[60] <= data[60].DB_MAX_OUTPUT_PORT_TYPE
output[61] <= data[61].DB_MAX_OUTPUT_PORT_TYPE
output[62] <= data[62].DB_MAX_OUTPUT_PORT_TYPE
output[63] <= data[63].DB_MAX_OUTPUT_PORT_TYPE
output[64] <= data[64].DB_MAX_OUTPUT_PORT_TYPE
output[65] <= data[65].DB_MAX_OUTPUT_PORT_TYPE
output[66] <= data[66].DB_MAX_OUTPUT_PORT_TYPE
output[67] <= data[67].DB_MAX_OUTPUT_PORT_TYPE
output[68] <= data[68].DB_MAX_OUTPUT_PORT_TYPE
output[69] <= data[69].DB_MAX_OUTPUT_PORT_TYPE
output[70] <= data[70].DB_MAX_OUTPUT_PORT_TYPE
output[71] <= data[71].DB_MAX_OUTPUT_PORT_TYPE
output[72] <= data[72].DB_MAX_OUTPUT_PORT_TYPE
output[73] <= data[73].DB_MAX_OUTPUT_PORT_TYPE
output[74] <= data[74].DB_MAX_OUTPUT_PORT_TYPE
output[75] <= data[75].DB_MAX_OUTPUT_PORT_TYPE
output[76] <= data[76].DB_MAX_OUTPUT_PORT_TYPE
output[77] <= data[77].DB_MAX_OUTPUT_PORT_TYPE
output[78] <= data[78].DB_MAX_OUTPUT_PORT_TYPE
output[79] <= data[79].DB_MAX_OUTPUT_PORT_TYPE
output[80] <= data[80].DB_MAX_OUTPUT_PORT_TYPE
output[81] <= data[81].DB_MAX_OUTPUT_PORT_TYPE
output[82] <= data[82].DB_MAX_OUTPUT_PORT_TYPE
output[83] <= data[83].DB_MAX_OUTPUT_PORT_TYPE
output[84] <= data[84].DB_MAX_OUTPUT_PORT_TYPE
output[85] <= data[85].DB_MAX_OUTPUT_PORT_TYPE
output[86] <= data[86].DB_MAX_OUTPUT_PORT_TYPE
output[87] <= data[87].DB_MAX_OUTPUT_PORT_TYPE
output[88] <= data[88].DB_MAX_OUTPUT_PORT_TYPE
output[89] <= data[89].DB_MAX_OUTPUT_PORT_TYPE
output[90] <= data[90].DB_MAX_OUTPUT_PORT_TYPE
output[91] <= data[91].DB_MAX_OUTPUT_PORT_TYPE
output[92] <= data[92].DB_MAX_OUTPUT_PORT_TYPE
output[93] <= data[93].DB_MAX_OUTPUT_PORT_TYPE
output[94] <= data[94].DB_MAX_OUTPUT_PORT_TYPE
output[95] <= data[95].DB_MAX_OUTPUT_PORT_TYPE
output[96] <= data[96].DB_MAX_OUTPUT_PORT_TYPE
output[97] <= data[97].DB_MAX_OUTPUT_PORT_TYPE
output[98] <= data[98].DB_MAX_OUTPUT_PORT_TYPE
output[99] <= data[99].DB_MAX_OUTPUT_PORT_TYPE
output[100] <= data[100].DB_MAX_OUTPUT_PORT_TYPE
output[101] <= data[101].DB_MAX_OUTPUT_PORT_TYPE
output[102] <= data[102].DB_MAX_OUTPUT_PORT_TYPE
output[103] <= data[103].DB_MAX_OUTPUT_PORT_TYPE
output[104] <= data[104].DB_MAX_OUTPUT_PORT_TYPE
output[105] <= data[105].DB_MAX_OUTPUT_PORT_TYPE
output[106] <= data[106].DB_MAX_OUTPUT_PORT_TYPE
output[107] <= data[107].DB_MAX_OUTPUT_PORT_TYPE
output[108] <= data[108].DB_MAX_OUTPUT_PORT_TYPE
output[109] <= data[109].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
clock => data[16].CLK
clock => data[17].CLK
clock => data[18].CLK
clock => data[19].CLK
clock => data[20].CLK
clock => data[21].CLK
clock => data[22].CLK
clock => data[23].CLK
clock => data[24].CLK
clock => data[25].CLK
clock => data[26].CLK
clock => data[27].CLK
clock => data[28].CLK
clock => data[29].CLK
clock => data[30].CLK
clock => data[31].CLK
clock => data[32].CLK
clock => data[33].CLK
clock => data[34].CLK
clock => data[35].CLK
clock => data[36].CLK
clock => data[37].CLK
clock => data[38].CLK
clock => data[39].CLK
clock => data[40].CLK
clock => data[41].CLK
clock => data[42].CLK
clock => data[43].CLK
clock => data[44].CLK
clock => data[45].CLK
clock => data[46].CLK
clock => data[47].CLK
clock => data[48].CLK
clock => data[49].CLK
clock => data[50].CLK
clock => data[51].CLK
clock => data[52].CLK
clock => data[53].CLK
clock => data[54].CLK
clock => data[55].CLK
clock => data[56].CLK
clock => data[57].CLK
clock => data[58].CLK
clock => data[59].CLK
clock => data[60].CLK
clock => data[61].CLK
clock => data[62].CLK
clock => data[63].CLK
clock => data[64].CLK
clock => data[65].CLK
clock => data[66].CLK
clock => data[67].CLK
clock => data[68].CLK
clock => data[69].CLK
clock => data[70].CLK
clock => data[71].CLK
clock => data[72].CLK
clock => data[73].CLK
clock => data[74].CLK
clock => data[75].CLK
clock => data[76].CLK
clock => data[77].CLK
clock => data[78].CLK
clock => data[79].CLK
clock => data[80].CLK
clock => data[81].CLK
clock => data[82].CLK
clock => data[83].CLK
clock => data[84].CLK
clock => data[85].CLK
clock => data[86].CLK
clock => data[87].CLK
clock => data[88].CLK
clock => data[89].CLK
clock => data[90].CLK
clock => data[91].CLK
clock => data[92].CLK
clock => data[93].CLK
clock => data[94].CLK
clock => data[95].CLK
clock => data[96].CLK
clock => data[97].CLK
clock => data[98].CLK
clock => data[99].CLK
clock => data[100].CLK
clock => data[101].CLK
clock => data[102].CLK
clock => data[103].CLK
clock => data[104].CLK
clock => data[105].CLK
clock => data[106].CLK
clock => data[107].CLK
clock => data[108].CLK
clock => data[109].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => data[16].ACLR
reset => data[17].ACLR
reset => data[18].ACLR
reset => data[19].ACLR
reset => data[20].ACLR
reset => data[21].ACLR
reset => data[22].ACLR
reset => data[23].ACLR
reset => data[24].ACLR
reset => data[25].ACLR
reset => data[26].ACLR
reset => data[27].ACLR
reset => data[28].ACLR
reset => data[29].ACLR
reset => data[30].ACLR
reset => data[31].ACLR
reset => data[32].ACLR
reset => data[33].ACLR
reset => data[34].ACLR
reset => data[35].ACLR
reset => data[36].ACLR
reset => data[37].ACLR
reset => data[38].ACLR
reset => data[39].ACLR
reset => data[40].ACLR
reset => data[41].ACLR
reset => data[42].ACLR
reset => data[43].ACLR
reset => data[44].ACLR
reset => data[45].ACLR
reset => data[46].ACLR
reset => data[47].ACLR
reset => data[48].ACLR
reset => data[49].ACLR
reset => data[50].ACLR
reset => data[51].ACLR
reset => data[52].ACLR
reset => data[53].ACLR
reset => data[54].ACLR
reset => data[55].ACLR
reset => data[56].ACLR
reset => data[57].ACLR
reset => data[58].ACLR
reset => data[59].ACLR
reset => data[60].ACLR
reset => data[61].ACLR
reset => data[62].ACLR
reset => data[63].ACLR
reset => data[64].ACLR
reset => data[65].ACLR
reset => data[66].ACLR
reset => data[67].ACLR
reset => data[68].ACLR
reset => data[69].ACLR
reset => data[70].ACLR
reset => data[71].ACLR
reset => data[72].ACLR
reset => data[73].ACLR
reset => data[74].ACLR
reset => data[75].ACLR
reset => data[76].ACLR
reset => data[77].ACLR
reset => data[78].ACLR
reset => data[79].ACLR
reset => data[80].ACLR
reset => data[81].ACLR
reset => data[82].ACLR
reset => data[83].ACLR
reset => data[84].ACLR
reset => data[85].ACLR
reset => data[86].ACLR
reset => data[87].ACLR
reset => data[88].ACLR
reset => data[89].ACLR
reset => data[90].ACLR
reset => data[91].ACLR
reset => data[92].ACLR
reset => data[93].ACLR
reset => data[94].ACLR
reset => data[95].ACLR
reset => data[96].ACLR
reset => data[97].ACLR
reset => data[98].ACLR
reset => data[99].ACLR
reset => data[100].ACLR
reset => data[101].ACLR
reset => data[102].ACLR
reset => data[103].ACLR
reset => data[104].ACLR
reset => data[105].ACLR
reset => data[106].ACLR
reset => data[107].ACLR
reset => data[108].ACLR
reset => data[109].ACLR


|microprocessor|registers:MEM_WB
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
input[16] => data[16].DATAIN
input[17] => data[17].DATAIN
input[18] => data[18].DATAIN
input[19] => data[19].DATAIN
input[20] => data[20].DATAIN
input[21] => data[21].DATAIN
input[22] => data[22].DATAIN
input[23] => data[23].DATAIN
input[24] => data[24].DATAIN
input[25] => data[25].DATAIN
input[26] => data[26].DATAIN
input[27] => data[27].DATAIN
input[28] => data[28].DATAIN
input[29] => data[29].DATAIN
input[30] => data[30].DATAIN
input[31] => data[31].DATAIN
input[32] => data[32].DATAIN
input[33] => data[33].DATAIN
input[34] => data[34].DATAIN
input[35] => data[35].DATAIN
input[36] => data[36].DATAIN
input[37] => data[37].DATAIN
input[38] => data[38].DATAIN
input[39] => data[39].DATAIN
input[40] => data[40].DATAIN
input[41] => data[41].DATAIN
input[42] => data[42].DATAIN
input[43] => data[43].DATAIN
input[44] => data[44].DATAIN
input[45] => data[45].DATAIN
input[46] => data[46].DATAIN
input[47] => data[47].DATAIN
input[48] => data[48].DATAIN
input[49] => data[49].DATAIN
input[50] => data[50].DATAIN
input[51] => data[51].DATAIN
input[52] => data[52].DATAIN
input[53] => data[53].DATAIN
input[54] => data[54].DATAIN
input[55] => data[55].DATAIN
input[56] => data[56].DATAIN
input[57] => data[57].DATAIN
input[58] => data[58].DATAIN
input[59] => data[59].DATAIN
input[60] => data[60].DATAIN
input[61] => data[61].DATAIN
input[62] => data[62].DATAIN
input[63] => data[63].DATAIN
input[64] => data[64].DATAIN
input[65] => data[65].DATAIN
input[66] => data[66].DATAIN
input[67] => data[67].DATAIN
input[68] => data[68].DATAIN
input[69] => data[69].DATAIN
input[70] => data[70].DATAIN
input[71] => data[71].DATAIN
input[72] => data[72].DATAIN
input[73] => data[73].DATAIN
input[74] => data[74].DATAIN
input[75] => data[75].DATAIN
input[76] => data[76].DATAIN
input[77] => data[77].DATAIN
input[78] => data[78].DATAIN
input[79] => data[79].DATAIN
input[80] => data[80].DATAIN
input[81] => data[81].DATAIN
input[82] => data[82].DATAIN
input[83] => data[83].DATAIN
input[84] => data[84].DATAIN
input[85] => data[85].DATAIN
input[86] => data[86].DATAIN
input[87] => data[87].DATAIN
input[88] => data[88].DATAIN
input[89] => data[89].DATAIN
input[90] => data[90].DATAIN
enable => data[0].ENA
enable => data[90].ENA
enable => data[89].ENA
enable => data[88].ENA
enable => data[87].ENA
enable => data[86].ENA
enable => data[85].ENA
enable => data[84].ENA
enable => data[83].ENA
enable => data[82].ENA
enable => data[81].ENA
enable => data[80].ENA
enable => data[79].ENA
enable => data[78].ENA
enable => data[77].ENA
enable => data[76].ENA
enable => data[75].ENA
enable => data[74].ENA
enable => data[73].ENA
enable => data[72].ENA
enable => data[71].ENA
enable => data[70].ENA
enable => data[69].ENA
enable => data[68].ENA
enable => data[67].ENA
enable => data[66].ENA
enable => data[65].ENA
enable => data[64].ENA
enable => data[63].ENA
enable => data[62].ENA
enable => data[61].ENA
enable => data[60].ENA
enable => data[59].ENA
enable => data[58].ENA
enable => data[57].ENA
enable => data[56].ENA
enable => data[55].ENA
enable => data[54].ENA
enable => data[53].ENA
enable => data[52].ENA
enable => data[51].ENA
enable => data[50].ENA
enable => data[49].ENA
enable => data[48].ENA
enable => data[47].ENA
enable => data[46].ENA
enable => data[45].ENA
enable => data[44].ENA
enable => data[43].ENA
enable => data[42].ENA
enable => data[41].ENA
enable => data[40].ENA
enable => data[39].ENA
enable => data[38].ENA
enable => data[37].ENA
enable => data[36].ENA
enable => data[35].ENA
enable => data[34].ENA
enable => data[33].ENA
enable => data[32].ENA
enable => data[31].ENA
enable => data[30].ENA
enable => data[29].ENA
enable => data[28].ENA
enable => data[27].ENA
enable => data[26].ENA
enable => data[25].ENA
enable => data[24].ENA
enable => data[23].ENA
enable => data[22].ENA
enable => data[21].ENA
enable => data[20].ENA
enable => data[19].ENA
enable => data[18].ENA
enable => data[17].ENA
enable => data[16].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= data[32].DB_MAX_OUTPUT_PORT_TYPE
output[33] <= data[33].DB_MAX_OUTPUT_PORT_TYPE
output[34] <= data[34].DB_MAX_OUTPUT_PORT_TYPE
output[35] <= data[35].DB_MAX_OUTPUT_PORT_TYPE
output[36] <= data[36].DB_MAX_OUTPUT_PORT_TYPE
output[37] <= data[37].DB_MAX_OUTPUT_PORT_TYPE
output[38] <= data[38].DB_MAX_OUTPUT_PORT_TYPE
output[39] <= data[39].DB_MAX_OUTPUT_PORT_TYPE
output[40] <= data[40].DB_MAX_OUTPUT_PORT_TYPE
output[41] <= data[41].DB_MAX_OUTPUT_PORT_TYPE
output[42] <= data[42].DB_MAX_OUTPUT_PORT_TYPE
output[43] <= data[43].DB_MAX_OUTPUT_PORT_TYPE
output[44] <= data[44].DB_MAX_OUTPUT_PORT_TYPE
output[45] <= data[45].DB_MAX_OUTPUT_PORT_TYPE
output[46] <= data[46].DB_MAX_OUTPUT_PORT_TYPE
output[47] <= data[47].DB_MAX_OUTPUT_PORT_TYPE
output[48] <= data[48].DB_MAX_OUTPUT_PORT_TYPE
output[49] <= data[49].DB_MAX_OUTPUT_PORT_TYPE
output[50] <= data[50].DB_MAX_OUTPUT_PORT_TYPE
output[51] <= data[51].DB_MAX_OUTPUT_PORT_TYPE
output[52] <= data[52].DB_MAX_OUTPUT_PORT_TYPE
output[53] <= data[53].DB_MAX_OUTPUT_PORT_TYPE
output[54] <= data[54].DB_MAX_OUTPUT_PORT_TYPE
output[55] <= data[55].DB_MAX_OUTPUT_PORT_TYPE
output[56] <= data[56].DB_MAX_OUTPUT_PORT_TYPE
output[57] <= data[57].DB_MAX_OUTPUT_PORT_TYPE
output[58] <= data[58].DB_MAX_OUTPUT_PORT_TYPE
output[59] <= data[59].DB_MAX_OUTPUT_PORT_TYPE
output[60] <= data[60].DB_MAX_OUTPUT_PORT_TYPE
output[61] <= data[61].DB_MAX_OUTPUT_PORT_TYPE
output[62] <= data[62].DB_MAX_OUTPUT_PORT_TYPE
output[63] <= data[63].DB_MAX_OUTPUT_PORT_TYPE
output[64] <= data[64].DB_MAX_OUTPUT_PORT_TYPE
output[65] <= data[65].DB_MAX_OUTPUT_PORT_TYPE
output[66] <= data[66].DB_MAX_OUTPUT_PORT_TYPE
output[67] <= data[67].DB_MAX_OUTPUT_PORT_TYPE
output[68] <= data[68].DB_MAX_OUTPUT_PORT_TYPE
output[69] <= data[69].DB_MAX_OUTPUT_PORT_TYPE
output[70] <= data[70].DB_MAX_OUTPUT_PORT_TYPE
output[71] <= data[71].DB_MAX_OUTPUT_PORT_TYPE
output[72] <= data[72].DB_MAX_OUTPUT_PORT_TYPE
output[73] <= data[73].DB_MAX_OUTPUT_PORT_TYPE
output[74] <= data[74].DB_MAX_OUTPUT_PORT_TYPE
output[75] <= data[75].DB_MAX_OUTPUT_PORT_TYPE
output[76] <= data[76].DB_MAX_OUTPUT_PORT_TYPE
output[77] <= data[77].DB_MAX_OUTPUT_PORT_TYPE
output[78] <= data[78].DB_MAX_OUTPUT_PORT_TYPE
output[79] <= data[79].DB_MAX_OUTPUT_PORT_TYPE
output[80] <= data[80].DB_MAX_OUTPUT_PORT_TYPE
output[81] <= data[81].DB_MAX_OUTPUT_PORT_TYPE
output[82] <= data[82].DB_MAX_OUTPUT_PORT_TYPE
output[83] <= data[83].DB_MAX_OUTPUT_PORT_TYPE
output[84] <= data[84].DB_MAX_OUTPUT_PORT_TYPE
output[85] <= data[85].DB_MAX_OUTPUT_PORT_TYPE
output[86] <= data[86].DB_MAX_OUTPUT_PORT_TYPE
output[87] <= data[87].DB_MAX_OUTPUT_PORT_TYPE
output[88] <= data[88].DB_MAX_OUTPUT_PORT_TYPE
output[89] <= data[89].DB_MAX_OUTPUT_PORT_TYPE
output[90] <= data[90].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
clock => data[16].CLK
clock => data[17].CLK
clock => data[18].CLK
clock => data[19].CLK
clock => data[20].CLK
clock => data[21].CLK
clock => data[22].CLK
clock => data[23].CLK
clock => data[24].CLK
clock => data[25].CLK
clock => data[26].CLK
clock => data[27].CLK
clock => data[28].CLK
clock => data[29].CLK
clock => data[30].CLK
clock => data[31].CLK
clock => data[32].CLK
clock => data[33].CLK
clock => data[34].CLK
clock => data[35].CLK
clock => data[36].CLK
clock => data[37].CLK
clock => data[38].CLK
clock => data[39].CLK
clock => data[40].CLK
clock => data[41].CLK
clock => data[42].CLK
clock => data[43].CLK
clock => data[44].CLK
clock => data[45].CLK
clock => data[46].CLK
clock => data[47].CLK
clock => data[48].CLK
clock => data[49].CLK
clock => data[50].CLK
clock => data[51].CLK
clock => data[52].CLK
clock => data[53].CLK
clock => data[54].CLK
clock => data[55].CLK
clock => data[56].CLK
clock => data[57].CLK
clock => data[58].CLK
clock => data[59].CLK
clock => data[60].CLK
clock => data[61].CLK
clock => data[62].CLK
clock => data[63].CLK
clock => data[64].CLK
clock => data[65].CLK
clock => data[66].CLK
clock => data[67].CLK
clock => data[68].CLK
clock => data[69].CLK
clock => data[70].CLK
clock => data[71].CLK
clock => data[72].CLK
clock => data[73].CLK
clock => data[74].CLK
clock => data[75].CLK
clock => data[76].CLK
clock => data[77].CLK
clock => data[78].CLK
clock => data[79].CLK
clock => data[80].CLK
clock => data[81].CLK
clock => data[82].CLK
clock => data[83].CLK
clock => data[84].CLK
clock => data[85].CLK
clock => data[86].CLK
clock => data[87].CLK
clock => data[88].CLK
clock => data[89].CLK
clock => data[90].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => data[16].ACLR
reset => data[17].ACLR
reset => data[18].ACLR
reset => data[19].ACLR
reset => data[20].ACLR
reset => data[21].ACLR
reset => data[22].ACLR
reset => data[23].ACLR
reset => data[24].ACLR
reset => data[25].ACLR
reset => data[26].ACLR
reset => data[27].ACLR
reset => data[28].ACLR
reset => data[29].ACLR
reset => data[30].ACLR
reset => data[31].ACLR
reset => data[32].ACLR
reset => data[33].ACLR
reset => data[34].ACLR
reset => data[35].ACLR
reset => data[36].ACLR
reset => data[37].ACLR
reset => data[38].ACLR
reset => data[39].ACLR
reset => data[40].ACLR
reset => data[41].ACLR
reset => data[42].ACLR
reset => data[43].ACLR
reset => data[44].ACLR
reset => data[45].ACLR
reset => data[46].ACLR
reset => data[47].ACLR
reset => data[48].ACLR
reset => data[49].ACLR
reset => data[50].ACLR
reset => data[51].ACLR
reset => data[52].ACLR
reset => data[53].ACLR
reset => data[54].ACLR
reset => data[55].ACLR
reset => data[56].ACLR
reset => data[57].ACLR
reset => data[58].ACLR
reset => data[59].ACLR
reset => data[60].ACLR
reset => data[61].ACLR
reset => data[62].ACLR
reset => data[63].ACLR
reset => data[64].ACLR
reset => data[65].ACLR
reset => data[66].ACLR
reset => data[67].ACLR
reset => data[68].ACLR
reset => data[69].ACLR
reset => data[70].ACLR
reset => data[71].ACLR
reset => data[72].ACLR
reset => data[73].ACLR
reset => data[74].ACLR
reset => data[75].ACLR
reset => data[76].ACLR
reset => data[77].ACLR
reset => data[78].ACLR
reset => data[79].ACLR
reset => data[80].ACLR
reset => data[81].ACLR
reset => data[82].ACLR
reset => data[83].ACLR
reset => data[84].ACLR
reset => data[85].ACLR
reset => data[86].ACLR
reset => data[87].ACLR
reset => data[88].ACLR
reset => data[89].ACLR
reset => data[90].ACLR


|microprocessor|hazardDetectionUnit:HazardDU
regSel_ex_in[0] => Equal0.IN2
regSel_ex_in[0] => Equal3.IN2
regSel_ex_in[1] => Equal0.IN1
regSel_ex_in[1] => Equal3.IN1
regSel_ex_in[2] => Equal0.IN0
regSel_ex_in[2] => Equal3.IN0
regSel_mem_in[0] => Equal1.IN2
regSel_mem_in[0] => Equal4.IN2
regSel_mem_in[1] => Equal1.IN1
regSel_mem_in[1] => Equal4.IN1
regSel_mem_in[2] => Equal1.IN0
regSel_mem_in[2] => Equal4.IN0
regSel_wb_in[0] => Equal2.IN2
regSel_wb_in[0] => Equal5.IN2
regSel_wb_in[1] => Equal2.IN1
regSel_wb_in[1] => Equal5.IN1
regSel_wb_in[2] => Equal2.IN0
regSel_wb_in[2] => Equal5.IN0
regSel_A[0] => Equal0.IN5
regSel_A[0] => Equal1.IN5
regSel_A[0] => Equal2.IN5
regSel_A[1] => Equal0.IN4
regSel_A[1] => Equal1.IN4
regSel_A[1] => Equal2.IN4
regSel_A[2] => Equal0.IN3
regSel_A[2] => Equal1.IN3
regSel_A[2] => Equal2.IN3
regSel_B[0] => Equal3.IN5
regSel_B[0] => Equal4.IN5
regSel_B[0] => Equal5.IN5
regSel_B[1] => Equal3.IN4
regSel_B[1] => Equal4.IN4
regSel_B[1] => Equal5.IN4
regSel_B[2] => Equal3.IN3
regSel_B[2] => Equal4.IN3
regSel_B[2] => Equal5.IN3
NOP_ex => process_0.IN1
NOP_ex => process_0.IN1
NOP_mem => process_0.IN1
NOP_mem => process_0.IN1
NOP_wb => process_0.IN1
NOP_wb => process_0.IN1
use_B => RR_B_mux_sel.OUTPUTSELECT
use_B => RR_B_mux_sel.OUTPUTSELECT
use_B => dataHazardFlag.OUTPUTSELECT
dataHazardFlag <= dataHazardFlag.DB_MAX_OUTPUT_PORT_TYPE
RR_A_mux_sel[0] <= RR_A_mux_sel.DB_MAX_OUTPUT_PORT_TYPE
RR_A_mux_sel[1] <= RR_A_mux_sel.DB_MAX_OUTPUT_PORT_TYPE
RR_B_mux_sel[0] <= RR_B_mux_sel.DB_MAX_OUTPUT_PORT_TYPE
RR_B_mux_sel[1] <= RR_B_mux_sel.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|forwardingUnit:forward
exe_alu[0] => exe_data.DATAA
exe_alu[0] => exe_data.DATAB
exe_alu[1] => exe_data.DATAA
exe_alu[1] => exe_data.DATAB
exe_alu[2] => exe_data.DATAA
exe_alu[2] => exe_data.DATAB
exe_alu[3] => exe_data.DATAA
exe_alu[3] => exe_data.DATAB
exe_alu[4] => exe_data.DATAA
exe_alu[4] => exe_data.DATAB
exe_alu[5] => exe_data.DATAA
exe_alu[5] => exe_data.DATAB
exe_alu[6] => exe_data.DATAA
exe_alu[6] => exe_data.DATAB
exe_alu[7] => exe_data.DATAA
exe_alu[7] => exe_data.DATAB
exe_alu[8] => exe_data.DATAA
exe_alu[8] => exe_data.DATAB
exe_alu[9] => exe_data.DATAA
exe_alu[9] => exe_data.DATAB
exe_alu[10] => exe_data.DATAA
exe_alu[10] => exe_data.DATAB
exe_alu[11] => exe_data.DATAA
exe_alu[11] => exe_data.DATAB
exe_alu[12] => exe_data.DATAA
exe_alu[12] => exe_data.DATAB
exe_alu[13] => exe_data.DATAA
exe_alu[13] => exe_data.DATAB
exe_alu[14] => exe_data.DATAA
exe_alu[14] => exe_data.DATAB
exe_alu[15] => exe_data.DATAA
exe_alu[15] => exe_data.DATAB
exe_pc1[0] => exe_data[0].DATAB
exe_pc1[1] => exe_data[1].DATAB
exe_pc1[2] => exe_data[2].DATAB
exe_pc1[3] => exe_data[3].DATAB
exe_pc1[4] => exe_data[4].DATAB
exe_pc1[5] => exe_data[5].DATAB
exe_pc1[6] => exe_data[6].DATAB
exe_pc1[7] => exe_data[7].DATAB
exe_pc1[8] => exe_data[8].DATAB
exe_pc1[9] => exe_data[9].DATAB
exe_pc1[10] => exe_data[10].DATAB
exe_pc1[11] => exe_data[11].DATAB
exe_pc1[12] => exe_data[12].DATAB
exe_pc1[13] => exe_data[13].DATAB
exe_pc1[14] => exe_data[14].DATAB
exe_pc1[15] => exe_data[15].DATAB
exe_se[0] => exe_data.DATAB
exe_se[1] => exe_data.DATAB
exe_se[2] => exe_data.DATAB
exe_se[3] => exe_data.DATAB
exe_se[4] => exe_data.DATAB
exe_se[5] => exe_data.DATAB
exe_se[6] => exe_data.DATAB
exe_se[7] => exe_data.DATAB
exe_se[8] => exe_data.DATAB
exe_se[9] => exe_data.DATAB
exe_se[10] => exe_data.DATAB
exe_se[11] => exe_data.DATAB
exe_se[12] => exe_data.DATAB
exe_se[13] => exe_data.DATAB
exe_se[14] => exe_data.DATAB
exe_se[15] => exe_data.DATAB
mem_alu[0] => mem_data.DATAB
mem_alu[1] => mem_data.DATAB
mem_alu[2] => mem_data.DATAB
mem_alu[3] => mem_data.DATAB
mem_alu[4] => mem_data.DATAB
mem_alu[5] => mem_data.DATAB
mem_alu[6] => mem_data.DATAB
mem_alu[7] => mem_data.DATAB
mem_alu[8] => mem_data.DATAB
mem_alu[9] => mem_data.DATAB
mem_alu[10] => mem_data.DATAB
mem_alu[11] => mem_data.DATAB
mem_alu[12] => mem_data.DATAB
mem_alu[13] => mem_data.DATAB
mem_alu[14] => mem_data.DATAB
mem_alu[15] => mem_data.DATAB
mem_pc1[0] => mem_data[0].DATAB
mem_pc1[1] => mem_data[1].DATAB
mem_pc1[2] => mem_data[2].DATAB
mem_pc1[3] => mem_data[3].DATAB
mem_pc1[4] => mem_data[4].DATAB
mem_pc1[5] => mem_data[5].DATAB
mem_pc1[6] => mem_data[6].DATAB
mem_pc1[7] => mem_data[7].DATAB
mem_pc1[8] => mem_data[8].DATAB
mem_pc1[9] => mem_data[9].DATAB
mem_pc1[10] => mem_data[10].DATAB
mem_pc1[11] => mem_data[11].DATAB
mem_pc1[12] => mem_data[12].DATAB
mem_pc1[13] => mem_data[13].DATAB
mem_pc1[14] => mem_data[14].DATAB
mem_pc1[15] => mem_data[15].DATAB
mem_se[0] => mem_data.DATAB
mem_se[1] => mem_data.DATAB
mem_se[2] => mem_data.DATAB
mem_se[3] => mem_data.DATAB
mem_se[4] => mem_data.DATAB
mem_se[5] => mem_data.DATAB
mem_se[6] => mem_data.DATAB
mem_se[7] => mem_data.DATAB
mem_se[8] => mem_data.DATAB
mem_se[9] => mem_data.DATAB
mem_se[10] => mem_data.DATAB
mem_se[11] => mem_data.DATAB
mem_se[12] => mem_data.DATAB
mem_se[13] => mem_data.DATAB
mem_se[14] => mem_data.DATAB
mem_se[15] => mem_data.DATAB
mem_mem[0] => mem_data.DATAA
mem_mem[1] => mem_data.DATAA
mem_mem[2] => mem_data.DATAA
mem_mem[3] => mem_data.DATAA
mem_mem[4] => mem_data.DATAA
mem_mem[5] => mem_data.DATAA
mem_mem[6] => mem_data.DATAA
mem_mem[7] => mem_data.DATAA
mem_mem[8] => mem_data.DATAA
mem_mem[9] => mem_data.DATAA
mem_mem[10] => mem_data.DATAA
mem_mem[11] => mem_data.DATAA
mem_mem[12] => mem_data.DATAA
mem_mem[13] => mem_data.DATAA
mem_mem[14] => mem_data.DATAA
mem_mem[15] => mem_data.DATAA
wb_data[0] => mux4:mux_A.in3[0]
wb_data[0] => mux4:mux_B.in3[0]
wb_data[1] => mux4:mux_A.in3[1]
wb_data[1] => mux4:mux_B.in3[1]
wb_data[2] => mux4:mux_A.in3[2]
wb_data[2] => mux4:mux_B.in3[2]
wb_data[3] => mux4:mux_A.in3[3]
wb_data[3] => mux4:mux_B.in3[3]
wb_data[4] => mux4:mux_A.in3[4]
wb_data[4] => mux4:mux_B.in3[4]
wb_data[5] => mux4:mux_A.in3[5]
wb_data[5] => mux4:mux_B.in3[5]
wb_data[6] => mux4:mux_A.in3[6]
wb_data[6] => mux4:mux_B.in3[6]
wb_data[7] => mux4:mux_A.in3[7]
wb_data[7] => mux4:mux_B.in3[7]
wb_data[8] => mux4:mux_A.in3[8]
wb_data[8] => mux4:mux_B.in3[8]
wb_data[9] => mux4:mux_A.in3[9]
wb_data[9] => mux4:mux_B.in3[9]
wb_data[10] => mux4:mux_A.in3[10]
wb_data[10] => mux4:mux_B.in3[10]
wb_data[11] => mux4:mux_A.in3[11]
wb_data[11] => mux4:mux_B.in3[11]
wb_data[12] => mux4:mux_A.in3[12]
wb_data[12] => mux4:mux_B.in3[12]
wb_data[13] => mux4:mux_A.in3[13]
wb_data[13] => mux4:mux_B.in3[13]
wb_data[14] => mux4:mux_A.in3[14]
wb_data[14] => mux4:mux_B.in3[14]
wb_data[15] => mux4:mux_A.in3[15]
wb_data[15] => mux4:mux_B.in3[15]
data_mux_ex[0] => Equal0.IN1
data_mux_ex[0] => Equal1.IN0
data_mux_ex[0] => Equal2.IN1
data_mux_ex[1] => Equal0.IN0
data_mux_ex[1] => Equal1.IN1
data_mux_ex[1] => Equal2.IN0
data_mux_mem[0] => Equal3.IN1
data_mux_mem[0] => Equal4.IN0
data_mux_mem[0] => Equal5.IN1
data_mux_mem[1] => Equal3.IN0
data_mux_mem[1] => Equal4.IN1
data_mux_mem[1] => Equal5.IN0
reg_A_mux[0] => mux4:mux_A.sel[0]
reg_A_mux[1] => mux4:mux_A.sel[1]
reg_B_mux[0] => mux4:mux_B.sel[0]
reg_B_mux[1] => mux4:mux_B.sel[1]
regA_actual[0] => mux4:mux_A.in0[0]
regA_actual[1] => mux4:mux_A.in0[1]
regA_actual[2] => mux4:mux_A.in0[2]
regA_actual[3] => mux4:mux_A.in0[3]
regA_actual[4] => mux4:mux_A.in0[4]
regA_actual[5] => mux4:mux_A.in0[5]
regA_actual[6] => mux4:mux_A.in0[6]
regA_actual[7] => mux4:mux_A.in0[7]
regA_actual[8] => mux4:mux_A.in0[8]
regA_actual[9] => mux4:mux_A.in0[9]
regA_actual[10] => mux4:mux_A.in0[10]
regA_actual[11] => mux4:mux_A.in0[11]
regA_actual[12] => mux4:mux_A.in0[12]
regA_actual[13] => mux4:mux_A.in0[13]
regA_actual[14] => mux4:mux_A.in0[14]
regA_actual[15] => mux4:mux_A.in0[15]
regB_actual[0] => mux4:mux_B.in0[0]
regB_actual[1] => mux4:mux_B.in0[1]
regB_actual[2] => mux4:mux_B.in0[2]
regB_actual[3] => mux4:mux_B.in0[3]
regB_actual[4] => mux4:mux_B.in0[4]
regB_actual[5] => mux4:mux_B.in0[5]
regB_actual[6] => mux4:mux_B.in0[6]
regB_actual[7] => mux4:mux_B.in0[7]
regB_actual[8] => mux4:mux_B.in0[8]
regB_actual[9] => mux4:mux_B.in0[9]
regB_actual[10] => mux4:mux_B.in0[10]
regB_actual[11] => mux4:mux_B.in0[11]
regB_actual[12] => mux4:mux_B.in0[12]
regB_actual[13] => mux4:mux_B.in0[13]
regB_actual[14] => mux4:mux_B.in0[14]
regB_actual[15] => mux4:mux_B.in0[15]
dataHazardFlag => Nbubble_en.DATAA
regA[0] <= mux4:mux_A.output[0]
regA[1] <= mux4:mux_A.output[1]
regA[2] <= mux4:mux_A.output[2]
regA[3] <= mux4:mux_A.output[3]
regA[4] <= mux4:mux_A.output[4]
regA[5] <= mux4:mux_A.output[5]
regA[6] <= mux4:mux_A.output[6]
regA[7] <= mux4:mux_A.output[7]
regA[8] <= mux4:mux_A.output[8]
regA[9] <= mux4:mux_A.output[9]
regA[10] <= mux4:mux_A.output[10]
regA[11] <= mux4:mux_A.output[11]
regA[12] <= mux4:mux_A.output[12]
regA[13] <= mux4:mux_A.output[13]
regA[14] <= mux4:mux_A.output[14]
regA[15] <= mux4:mux_A.output[15]
regB[0] <= mux4:mux_B.output[0]
regB[1] <= mux4:mux_B.output[1]
regB[2] <= mux4:mux_B.output[2]
regB[3] <= mux4:mux_B.output[3]
regB[4] <= mux4:mux_B.output[4]
regB[5] <= mux4:mux_B.output[5]
regB[6] <= mux4:mux_B.output[6]
regB[7] <= mux4:mux_B.output[7]
regB[8] <= mux4:mux_B.output[8]
regB[9] <= mux4:mux_B.output[9]
regB[10] <= mux4:mux_B.output[10]
regB[11] <= mux4:mux_B.output[11]
regB[12] <= mux4:mux_B.output[12]
regB[13] <= mux4:mux_B.output[13]
regB[14] <= mux4:mux_B.output[14]
regB[15] <= mux4:mux_B.output[15]
bubble_en <= Nbubble_en.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|forwardingUnit:forward|mux4:mux_A
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
in3[0] => output.IN1
in3[1] => output.IN1
in3[2] => output.IN1
in3[3] => output.IN1
in3[4] => output.IN1
in3[5] => output.IN1
in3[6] => output.IN1
in3[7] => output.IN1
in3[8] => output.IN1
in3[9] => output.IN1
in3[10] => output.IN1
in3[11] => output.IN1
in3[12] => output.IN1
in3[13] => output.IN1
in3[14] => output.IN1
in3[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|forwardingUnit:forward|mux4:mux_B
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
in3[0] => output.IN1
in3[1] => output.IN1
in3[2] => output.IN1
in3[3] => output.IN1
in3[4] => output.IN1
in3[5] => output.IN1
in3[6] => output.IN1
in3[7] => output.IN1
in3[8] => output.IN1
in3[9] => output.IN1
in3[10] => output.IN1
in3[11] => output.IN1
in3[12] => output.IN1
in3[13] => output.IN1
in3[14] => output.IN1
in3[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|inst_fetch:IFetch
clock => register16:PC1.clock
clock_mem => instruction_memory:inst_memory.clock
reset => register16:PC1.reset
pcIn[0] => mux2:mux.in1[0]
pcIn[1] => mux2:mux.in1[1]
pcIn[2] => mux2:mux.in1[2]
pcIn[3] => mux2:mux.in1[3]
pcIn[4] => mux2:mux.in1[4]
pcIn[5] => mux2:mux.in1[5]
pcIn[6] => mux2:mux.in1[6]
pcIn[7] => mux2:mux.in1[7]
pcIn[8] => mux2:mux.in1[8]
pcIn[9] => mux2:mux.in1[9]
pcIn[10] => mux2:mux.in1[10]
pcIn[11] => mux2:mux.in1[11]
pcIn[12] => mux2:mux.in1[12]
pcIn[13] => mux2:mux.in1[13]
pcIn[14] => mux2:mux.in1[14]
pcIn[15] => mux2:mux.in1[15]
pc[0] <= register16:PC1.dataOut[0]
pc[1] <= register16:PC1.dataOut[1]
pc[2] <= register16:PC1.dataOut[2]
pc[3] <= register16:PC1.dataOut[3]
pc[4] <= register16:PC1.dataOut[4]
pc[5] <= register16:PC1.dataOut[5]
pc[6] <= register16:PC1.dataOut[6]
pc[7] <= register16:PC1.dataOut[7]
pc[8] <= register16:PC1.dataOut[8]
pc[9] <= register16:PC1.dataOut[9]
pc[10] <= register16:PC1.dataOut[10]
pc[11] <= register16:PC1.dataOut[11]
pc[12] <= register16:PC1.dataOut[12]
pc[13] <= register16:PC1.dataOut[13]
pc[14] <= register16:PC1.dataOut[14]
pc[15] <= register16:PC1.dataOut[15]
pc_reg => register16:PC1.enable
pcRegMux_crtl => mux2:mux.sel
NOP_in => if_id_reg[32].DATAIN
if_id_reg[0] <= adder:add3.result[0]
if_id_reg[1] <= adder:add3.result[1]
if_id_reg[2] <= adder:add3.result[2]
if_id_reg[3] <= adder:add3.result[3]
if_id_reg[4] <= adder:add3.result[4]
if_id_reg[5] <= adder:add3.result[5]
if_id_reg[6] <= adder:add3.result[6]
if_id_reg[7] <= adder:add3.result[7]
if_id_reg[8] <= adder:add3.result[8]
if_id_reg[9] <= adder:add3.result[9]
if_id_reg[10] <= adder:add3.result[10]
if_id_reg[11] <= adder:add3.result[11]
if_id_reg[12] <= adder:add3.result[12]
if_id_reg[13] <= adder:add3.result[13]
if_id_reg[14] <= adder:add3.result[14]
if_id_reg[15] <= adder:add3.result[15]
if_id_reg[16] <= instruction_memory:inst_memory.q[0]
if_id_reg[17] <= instruction_memory:inst_memory.q[1]
if_id_reg[18] <= instruction_memory:inst_memory.q[2]
if_id_reg[19] <= instruction_memory:inst_memory.q[3]
if_id_reg[20] <= instruction_memory:inst_memory.q[4]
if_id_reg[21] <= instruction_memory:inst_memory.q[5]
if_id_reg[22] <= instruction_memory:inst_memory.q[6]
if_id_reg[23] <= instruction_memory:inst_memory.q[7]
if_id_reg[24] <= instruction_memory:inst_memory.q[8]
if_id_reg[25] <= instruction_memory:inst_memory.q[9]
if_id_reg[26] <= instruction_memory:inst_memory.q[10]
if_id_reg[27] <= instruction_memory:inst_memory.q[11]
if_id_reg[28] <= instruction_memory:inst_memory.q[12]
if_id_reg[29] <= instruction_memory:inst_memory.q[13]
if_id_reg[30] <= instruction_memory:inst_memory.q[14]
if_id_reg[31] <= instruction_memory:inst_memory.q[15]
if_id_reg[32] <= NOP_in.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|inst_fetch:IFetch|mux2:mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|inst_fetch:IFetch|register16:PC1
dataIn[0] => data[0].DATAIN
dataIn[1] => data[1].DATAIN
dataIn[2] => data[2].DATAIN
dataIn[3] => data[3].DATAIN
dataIn[4] => data[4].DATAIN
dataIn[5] => data[5].DATAIN
dataIn[6] => data[6].DATAIN
dataIn[7] => data[7].DATAIN
dataIn[8] => data[8].DATAIN
dataIn[9] => data[9].DATAIN
dataIn[10] => data[10].DATAIN
dataIn[11] => data[11].DATAIN
dataIn[12] => data[12].DATAIN
dataIn[13] => data[13].DATAIN
dataIn[14] => data[14].DATAIN
dataIn[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
dataOut[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|microprocessor|inst_fetch:IFetch|instruction_memory:inst_memory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|microprocessor|inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component
wren_a => altsyncram_3js3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3js3:auto_generated.data_a[0]
data_a[1] => altsyncram_3js3:auto_generated.data_a[1]
data_a[2] => altsyncram_3js3:auto_generated.data_a[2]
data_a[3] => altsyncram_3js3:auto_generated.data_a[3]
data_a[4] => altsyncram_3js3:auto_generated.data_a[4]
data_a[5] => altsyncram_3js3:auto_generated.data_a[5]
data_a[6] => altsyncram_3js3:auto_generated.data_a[6]
data_a[7] => altsyncram_3js3:auto_generated.data_a[7]
data_a[8] => altsyncram_3js3:auto_generated.data_a[8]
data_a[9] => altsyncram_3js3:auto_generated.data_a[9]
data_a[10] => altsyncram_3js3:auto_generated.data_a[10]
data_a[11] => altsyncram_3js3:auto_generated.data_a[11]
data_a[12] => altsyncram_3js3:auto_generated.data_a[12]
data_a[13] => altsyncram_3js3:auto_generated.data_a[13]
data_a[14] => altsyncram_3js3:auto_generated.data_a[14]
data_a[15] => altsyncram_3js3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3js3:auto_generated.address_a[0]
address_a[1] => altsyncram_3js3:auto_generated.address_a[1]
address_a[2] => altsyncram_3js3:auto_generated.address_a[2]
address_a[3] => altsyncram_3js3:auto_generated.address_a[3]
address_a[4] => altsyncram_3js3:auto_generated.address_a[4]
address_a[5] => altsyncram_3js3:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3js3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3js3:auto_generated.q_a[0]
q_a[1] <= altsyncram_3js3:auto_generated.q_a[1]
q_a[2] <= altsyncram_3js3:auto_generated.q_a[2]
q_a[3] <= altsyncram_3js3:auto_generated.q_a[3]
q_a[4] <= altsyncram_3js3:auto_generated.q_a[4]
q_a[5] <= altsyncram_3js3:auto_generated.q_a[5]
q_a[6] <= altsyncram_3js3:auto_generated.q_a[6]
q_a[7] <= altsyncram_3js3:auto_generated.q_a[7]
q_a[8] <= altsyncram_3js3:auto_generated.q_a[8]
q_a[9] <= altsyncram_3js3:auto_generated.q_a[9]
q_a[10] <= altsyncram_3js3:auto_generated.q_a[10]
q_a[11] <= altsyncram_3js3:auto_generated.q_a[11]
q_a[12] <= altsyncram_3js3:auto_generated.q_a[12]
q_a[13] <= altsyncram_3js3:auto_generated.q_a[13]
q_a[14] <= altsyncram_3js3:auto_generated.q_a[14]
q_a[15] <= altsyncram_3js3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|microprocessor|inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|microprocessor|inst_fetch:IFetch|adder:add3
data0x[0] => parallel_add:parallel_add_component.data[0][0]
data0x[1] => parallel_add:parallel_add_component.data[0][1]
data0x[2] => parallel_add:parallel_add_component.data[0][2]
data0x[3] => parallel_add:parallel_add_component.data[0][3]
data0x[4] => parallel_add:parallel_add_component.data[0][4]
data0x[5] => parallel_add:parallel_add_component.data[0][5]
data0x[6] => parallel_add:parallel_add_component.data[0][6]
data0x[7] => parallel_add:parallel_add_component.data[0][7]
data0x[8] => parallel_add:parallel_add_component.data[0][8]
data0x[9] => parallel_add:parallel_add_component.data[0][9]
data0x[10] => parallel_add:parallel_add_component.data[0][10]
data0x[11] => parallel_add:parallel_add_component.data[0][11]
data0x[12] => parallel_add:parallel_add_component.data[0][12]
data0x[13] => parallel_add:parallel_add_component.data[0][13]
data0x[14] => parallel_add:parallel_add_component.data[0][14]
data0x[15] => parallel_add:parallel_add_component.data[0][15]
data1x[0] => parallel_add:parallel_add_component.data[1][0]
data1x[1] => parallel_add:parallel_add_component.data[1][1]
data1x[2] => parallel_add:parallel_add_component.data[1][2]
data1x[3] => parallel_add:parallel_add_component.data[1][3]
data1x[4] => parallel_add:parallel_add_component.data[1][4]
data1x[5] => parallel_add:parallel_add_component.data[1][5]
data1x[6] => parallel_add:parallel_add_component.data[1][6]
data1x[7] => parallel_add:parallel_add_component.data[1][7]
data1x[8] => parallel_add:parallel_add_component.data[1][8]
data1x[9] => parallel_add:parallel_add_component.data[1][9]
data1x[10] => parallel_add:parallel_add_component.data[1][10]
data1x[11] => parallel_add:parallel_add_component.data[1][11]
data1x[12] => parallel_add:parallel_add_component.data[1][12]
data1x[13] => parallel_add:parallel_add_component.data[1][13]
data1x[14] => parallel_add:parallel_add_component.data[1][14]
data1x[15] => parallel_add:parallel_add_component.data[1][15]
result[0] <= parallel_add:parallel_add_component.result[0]
result[1] <= parallel_add:parallel_add_component.result[1]
result[2] <= parallel_add:parallel_add_component.result[2]
result[3] <= parallel_add:parallel_add_component.result[3]
result[4] <= parallel_add:parallel_add_component.result[4]
result[5] <= parallel_add:parallel_add_component.result[5]
result[6] <= parallel_add:parallel_add_component.result[6]
result[7] <= parallel_add:parallel_add_component.result[7]
result[8] <= parallel_add:parallel_add_component.result[8]
result[9] <= parallel_add:parallel_add_component.result[9]
result[10] <= parallel_add:parallel_add_component.result[10]
result[11] <= parallel_add:parallel_add_component.result[11]
result[12] <= parallel_add:parallel_add_component.result[12]
result[13] <= parallel_add:parallel_add_component.result[13]
result[14] <= parallel_add:parallel_add_component.result[14]
result[15] <= parallel_add:parallel_add_component.result[15]
result[16] <= parallel_add:parallel_add_component.result[16]
zero_flag <= zero_flag.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|inst_fetch:IFetch|adder:add3|parallel_add:parallel_add_component
data[0][0] => par_add_gve:auto_generated.data[0]
data[0][1] => par_add_gve:auto_generated.data[1]
data[0][2] => par_add_gve:auto_generated.data[2]
data[0][3] => par_add_gve:auto_generated.data[3]
data[0][4] => par_add_gve:auto_generated.data[4]
data[0][5] => par_add_gve:auto_generated.data[5]
data[0][6] => par_add_gve:auto_generated.data[6]
data[0][7] => par_add_gve:auto_generated.data[7]
data[0][8] => par_add_gve:auto_generated.data[8]
data[0][9] => par_add_gve:auto_generated.data[9]
data[0][10] => par_add_gve:auto_generated.data[10]
data[0][11] => par_add_gve:auto_generated.data[11]
data[0][12] => par_add_gve:auto_generated.data[12]
data[0][13] => par_add_gve:auto_generated.data[13]
data[0][14] => par_add_gve:auto_generated.data[14]
data[0][15] => par_add_gve:auto_generated.data[15]
data[1][0] => par_add_gve:auto_generated.data[16]
data[1][1] => par_add_gve:auto_generated.data[17]
data[1][2] => par_add_gve:auto_generated.data[18]
data[1][3] => par_add_gve:auto_generated.data[19]
data[1][4] => par_add_gve:auto_generated.data[20]
data[1][5] => par_add_gve:auto_generated.data[21]
data[1][6] => par_add_gve:auto_generated.data[22]
data[1][7] => par_add_gve:auto_generated.data[23]
data[1][8] => par_add_gve:auto_generated.data[24]
data[1][9] => par_add_gve:auto_generated.data[25]
data[1][10] => par_add_gve:auto_generated.data[26]
data[1][11] => par_add_gve:auto_generated.data[27]
data[1][12] => par_add_gve:auto_generated.data[28]
data[1][13] => par_add_gve:auto_generated.data[29]
data[1][14] => par_add_gve:auto_generated.data[30]
data[1][15] => par_add_gve:auto_generated.data[31]
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_gve:auto_generated.result[0]
result[1] <= par_add_gve:auto_generated.result[1]
result[2] <= par_add_gve:auto_generated.result[2]
result[3] <= par_add_gve:auto_generated.result[3]
result[4] <= par_add_gve:auto_generated.result[4]
result[5] <= par_add_gve:auto_generated.result[5]
result[6] <= par_add_gve:auto_generated.result[6]
result[7] <= par_add_gve:auto_generated.result[7]
result[8] <= par_add_gve:auto_generated.result[8]
result[9] <= par_add_gve:auto_generated.result[9]
result[10] <= par_add_gve:auto_generated.result[10]
result[11] <= par_add_gve:auto_generated.result[11]
result[12] <= par_add_gve:auto_generated.result[12]
result[13] <= par_add_gve:auto_generated.result[13]
result[14] <= par_add_gve:auto_generated.result[14]
result[15] <= par_add_gve:auto_generated.result[15]
result[16] <= par_add_gve:auto_generated.result[16]


|microprocessor|inst_fetch:IFetch|adder:add3|parallel_add:parallel_add_component|par_add_gve:auto_generated
data[0] => sft2a[0].DATAIN
data[1] => sft2a[1].DATAIN
data[2] => sft2a[2].DATAIN
data[3] => sft2a[3].DATAIN
data[4] => sft2a[4].DATAIN
data[5] => sft2a[5].DATAIN
data[6] => sft2a[6].DATAIN
data[7] => sft2a[7].DATAIN
data[8] => sft2a[8].DATAIN
data[9] => sft2a[9].DATAIN
data[10] => sft2a[10].DATAIN
data[11] => sft2a[11].DATAIN
data[12] => sft2a[12].DATAIN
data[13] => sft2a[13].DATAIN
data[14] => sft2a[14].DATAIN
data[15] => sft2a[15].DATAIN
data[16] => sft3a[0].DATAIN
data[17] => sft3a[1].DATAIN
data[18] => sft3a[2].DATAIN
data[19] => sft3a[3].DATAIN
data[20] => sft3a[4].DATAIN
data[21] => sft3a[5].DATAIN
data[22] => sft3a[6].DATAIN
data[23] => sft3a[7].DATAIN
data[24] => sft3a[8].DATAIN
data[25] => sft3a[9].DATAIN
data[26] => sft3a[10].DATAIN
data[27] => sft3a[11].DATAIN
data[28] => sft3a[12].DATAIN
data[29] => sft3a[13].DATAIN
data[30] => sft3a[14].DATAIN
data[31] => sft3a[15].DATAIN
result[0] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|Decode:Decoded
instruction[0] => signExtender:signExtend.input[0]
instruction[0] => multiple:count.bit8[0]
instruction[0] => op2in[0].DATAIN
instruction[1] => signExtender:signExtend.input[1]
instruction[1] => multiple:count.bit8[1]
instruction[1] => op2in[1].DATAIN
instruction[2] => signExtender:signExtend.input[2]
instruction[2] => multiple:count.bit8[2]
instruction[3] => Nr7_enable.IN1
instruction[3] => Nrf_dataIn_sel.DATAB
instruction[3] => Nrf_dataIn_sel.DATAB
instruction[3] => signExtender:signExtend.input[3]
instruction[3] => multiple:count.bit8[3]
instruction[4] => Nr7_enable.IN0
instruction[4] => Nrf_dataIn_sel.DATAB
instruction[4] => Nrf_dataIn_sel.DATAB
instruction[4] => signExtender:signExtend.input[4]
instruction[4] => multiple:count.bit8[4]
instruction[5] => Nr7_enable.IN1
instruction[5] => Nrf_dataIn_sel.DATAB
instruction[5] => Nrf_dataIn_sel.DATAB
instruction[5] => signExtender:signExtend.input[5]
instruction[5] => multiple:count.bit8[5]
instruction[6] => Nr7_enable.IN1
instruction[6] => Nrf_dataIn_sel.DATAB
instruction[6] => NB_sel.DATAB
instruction[6] => NB_sel.DATAB
instruction[6] => NB_sel.DATAB
instruction[6] => NB_sel.DATAB
instruction[6] => NB_sel.DATAB
instruction[6] => NB_sel.DATAB
instruction[6] => NB_sel.DATAB
instruction[6] => NB_sel.DATAB
instruction[6] => NB_sel.DATAB
instruction[6] => NB_sel.DATAB
instruction[6] => signExtender:signExtend.input[6]
instruction[6] => multiple:count.bit8[6]
instruction[7] => Nr7_enable.IN0
instruction[7] => Nrf_dataIn_sel.DATAB
instruction[7] => NB_sel.DATAB
instruction[7] => NB_sel.DATAB
instruction[7] => NB_sel.DATAB
instruction[7] => NB_sel.DATAB
instruction[7] => NB_sel.DATAB
instruction[7] => NB_sel.DATAB
instruction[7] => NB_sel.DATAB
instruction[7] => NB_sel.DATAB
instruction[7] => NB_sel.DATAB
instruction[7] => NB_sel.DATAB
instruction[7] => signExtender:signExtend.input[7]
instruction[7] => multiple:count.bit8[7]
instruction[8] => Nr7_enable.IN1
instruction[8] => Nrf_dataIn_sel.DATAB
instruction[8] => NB_sel.DATAB
instruction[8] => NB_sel.DATAB
instruction[8] => NB_sel.DATAB
instruction[8] => NB_sel.DATAB
instruction[8] => NB_sel.DATAB
instruction[8] => NB_sel.DATAB
instruction[8] => NB_sel.DATAB
instruction[8] => NB_sel.DATAB
instruction[8] => NB_sel.DATAB
instruction[8] => NB_sel.DATAB
instruction[8] => signExtender:signExtend.input[8]
instruction[9] => Nr7_enable.IN1
instruction[9] => Nrf_dataIn_sel.DATAB
instruction[9] => Nrf_dataIn_sel.DATAB
instruction[9] => Nrf_dataIn_sel.DATAB
instruction[9] => Nrf_dataIn_sel.DATAB
instruction[9] => Nrf_dataIn_sel.DATAB
instruction[9] => Nrf_dataIn_sel.DATAB
instruction[9] => Nrf_dataIn_sel.DATAB
instruction[9] => A_sel[0].DATAIN
instruction[10] => Nr7_enable.IN0
instruction[10] => Nrf_dataIn_sel.DATAB
instruction[10] => Nrf_dataIn_sel.DATAB
instruction[10] => Nrf_dataIn_sel.DATAB
instruction[10] => Nrf_dataIn_sel.DATAB
instruction[10] => Nrf_dataIn_sel.DATAB
instruction[10] => Nrf_dataIn_sel.DATAB
instruction[10] => Nrf_dataIn_sel.DATAB
instruction[10] => A_sel[1].DATAIN
instruction[11] => Nr7_enable.IN1
instruction[11] => Nrf_dataIn_sel.DATAB
instruction[11] => Nrf_dataIn_sel.DATAB
instruction[11] => Nrf_dataIn_sel.DATAB
instruction[11] => Nrf_dataIn_sel.DATAB
instruction[11] => Nrf_dataIn_sel.DATAB
instruction[11] => Nrf_dataIn_sel.DATAB
instruction[11] => Nrf_dataIn_sel.DATAB
instruction[11] => A_sel[2].DATAIN
instruction[12] => signExtender:signExtend.opcode[0]
instruction[12] => Equal0.IN3
instruction[12] => Equal1.IN3
instruction[12] => Equal2.IN2
instruction[12] => Equal3.IN3
instruction[12] => Equal4.IN2
instruction[12] => Equal5.IN3
instruction[12] => Equal6.IN1
instruction[12] => Equal7.IN2
instruction[12] => Equal8.IN3
instruction[12] => Equal9.IN1
instruction[12] => Equal10.IN3
instruction[13] => signExtender:signExtend.opcode[1]
instruction[13] => Equal0.IN2
instruction[13] => Equal1.IN2
instruction[13] => Equal2.IN3
instruction[13] => Equal3.IN2
instruction[13] => Equal4.IN1
instruction[13] => Equal5.IN1
instruction[13] => Equal6.IN0
instruction[13] => Equal7.IN1
instruction[13] => Equal8.IN1
instruction[13] => Equal9.IN3
instruction[13] => Equal10.IN2
instruction[14] => signExtender:signExtend.opcode[2]
instruction[14] => Equal0.IN1
instruction[14] => Equal1.IN1
instruction[14] => Equal2.IN1
instruction[14] => Equal3.IN1
instruction[14] => Equal4.IN3
instruction[14] => Equal5.IN2
instruction[14] => Equal6.IN3
instruction[14] => Equal7.IN0
instruction[14] => Equal8.IN0
instruction[14] => Equal9.IN2
instruction[14] => Equal10.IN1
instruction[15] => signExtender:signExtend.opcode[3]
instruction[15] => Equal0.IN0
instruction[15] => Equal1.IN0
instruction[15] => Equal2.IN0
instruction[15] => Equal3.IN0
instruction[15] => Equal4.IN0
instruction[15] => Equal5.IN0
instruction[15] => Equal6.IN2
instruction[15] => Equal7.IN3
instruction[15] => Equal8.IN2
instruction[15] => Equal9.IN0
instruction[15] => Equal10.IN0
clock => multiple:count.clock
NOP_in => NOP.IN1
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => pc_out[2].DATAIN
pc_in[3] => pc_out[3].DATAIN
pc_in[4] => pc_out[4].DATAIN
pc_in[5] => pc_out[5].DATAIN
pc_in[6] => pc_out[6].DATAIN
pc_in[7] => pc_out[7].DATAIN
pc_in[8] => pc_out[8].DATAIN
pc_in[9] => pc_out[9].DATAIN
pc_in[10] => pc_out[10].DATAIN
pc_in[11] => pc_out[11].DATAIN
pc_in[12] => pc_out[12].DATAIN
pc_in[13] => pc_out[13].DATAIN
pc_in[14] => pc_out[14].DATAIN
pc_in[15] => pc_out[15].DATAIN
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneIn[0] => pcPlusOneOut[0].DATAIN
pcPlusOneIn[1] => pcPlusOneOut[1].DATAIN
pcPlusOneIn[2] => pcPlusOneOut[2].DATAIN
pcPlusOneIn[3] => pcPlusOneOut[3].DATAIN
pcPlusOneIn[4] => pcPlusOneOut[4].DATAIN
pcPlusOneIn[5] => pcPlusOneOut[5].DATAIN
pcPlusOneIn[6] => pcPlusOneOut[6].DATAIN
pcPlusOneIn[7] => pcPlusOneOut[7].DATAIN
pcPlusOneIn[8] => pcPlusOneOut[8].DATAIN
pcPlusOneIn[9] => pcPlusOneOut[9].DATAIN
pcPlusOneIn[10] => pcPlusOneOut[10].DATAIN
pcPlusOneIn[11] => pcPlusOneOut[11].DATAIN
pcPlusOneIn[12] => pcPlusOneOut[12].DATAIN
pcPlusOneIn[13] => pcPlusOneOut[13].DATAIN
pcPlusOneIn[14] => pcPlusOneOut[14].DATAIN
pcPlusOneIn[15] => pcPlusOneOut[15].DATAIN
pcPlusOneOut[0] <= pcPlusOneIn[0].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[1] <= pcPlusOneIn[1].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[2] <= pcPlusOneIn[2].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[3] <= pcPlusOneIn[3].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[4] <= pcPlusOneIn[4].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[5] <= pcPlusOneIn[5].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[6] <= pcPlusOneIn[6].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[7] <= pcPlusOneIn[7].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[8] <= pcPlusOneIn[8].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[9] <= pcPlusOneIn[9].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[10] <= pcPlusOneIn[10].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[11] <= pcPlusOneIn[11].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[12] <= pcPlusOneIn[12].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[13] <= pcPlusOneIn[13].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[14] <= pcPlusOneIn[14].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[15] <= pcPlusOneIn[15].DB_MAX_OUTPUT_PORT_TYPE
pcMux_crtl <= NpcMux_crtl.DB_MAX_OUTPUT_PORT_TYPE
pcRegMux_crtl <= NpcRegMux_crtl.DB_MAX_OUTPUT_PORT_TYPE
A_sel[0] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
A_sel[1] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
A_sel[2] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
B_sel[0] <= NB_sel.DB_MAX_OUTPUT_PORT_TYPE
B_sel[1] <= NB_sel.DB_MAX_OUTPUT_PORT_TYPE
B_sel[2] <= NB_sel.DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_mux[0] <= Nrf_dataIn_mux.DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_mux[1] <= Nrf_dataIn_mux.DB_MAX_OUTPUT_PORT_TYPE
carryEnable <= NcarryEnable.DB_MAX_OUTPUT_PORT_TYPE
zeroEnable <= NzeroEnable.DB_MAX_OUTPUT_PORT_TYPE
signExt[0] <= signExtender:signExtend.output[0]
signExt[1] <= signExtender:signExtend.output[1]
signExt[2] <= signExtender:signExtend.output[2]
signExt[3] <= signExtender:signExtend.output[3]
signExt[4] <= signExtender:signExtend.output[4]
signExt[5] <= signExtender:signExtend.output[5]
signExt[6] <= signExtender:signExtend.output[6]
signExt[7] <= signExtender:signExtend.output[7]
signExt[8] <= signExtender:signExtend.output[8]
signExt[9] <= signExtender:signExtend.output[9]
signExt[10] <= signExtender:signExtend.output[10]
signExt[11] <= signExtender:signExtend.output[11]
signExt[12] <= signExtender:signExtend.output[12]
signExt[13] <= signExtender:signExtend.output[13]
signExt[14] <= signExtender:signExtend.output[14]
signExt[15] <= signExtender:signExtend.output[15]
alu_a_muxCrtl <= Nalu_a_mux_crtl.DB_MAX_OUTPUT_PORT_TYPE
alu_b_muxCrtl[0] <= Nalu_b_mux_crtl.DB_MAX_OUTPUT_PORT_TYPE
alu_b_muxCrtl[1] <= Nalu_b_mux_crtl.DB_MAX_OUTPUT_PORT_TYPE
r7_enable <= Nr7_enable.DB_MAX_OUTPUT_PORT_TYPE
memWrite_en <= NmemWrite_en.DB_MAX_OUTPUT_PORT_TYPE
beq_pc_crtl <= Nbeq_pc_crtl.DB_MAX_OUTPUT_PORT_TYPE
rf_wren_mux <= Nrf_wren_mux.DB_MAX_OUTPUT_PORT_TYPE
rf_wren <= Nrf_wren.DB_MAX_OUTPUT_PORT_TYPE
counter_mux <= multiple:count.mux_out
mem_mux <= Nmem_mux.DB_MAX_OUTPUT_PORT_TYPE
conditional <= Nconditional.DB_MAX_OUTPUT_PORT_TYPE
NOP <= NOP.DB_MAX_OUTPUT_PORT_TYPE
use_B <= Nuse_B.DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_sel[0] <= Nrf_dataIn_sel.DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_sel[1] <= Nrf_dataIn_sel.DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_sel[2] <= Nrf_dataIn_sel.DB_MAX_OUTPUT_PORT_TYPE
alu_crtl[0] <= Nalu_crtl.DB_MAX_OUTPUT_PORT_TYPE
alu_crtl[1] <= Nalu_crtl.DB_MAX_OUTPUT_PORT_TYPE
op2in[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
op2in[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|Decode:Decoded|signExtender:signExtend
input[0] => output.DATAB
input[0] => output.DATAA
input[0] => output.DATAB
input[1] => output.DATAB
input[1] => output.DATAA
input[1] => output.DATAB
input[2] => output.DATAB
input[2] => output.DATAA
input[2] => output.DATAB
input[3] => output.DATAB
input[3] => output.DATAA
input[3] => output.DATAB
input[4] => output.DATAB
input[4] => output.DATAA
input[4] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAA
input[5] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAB
input[5] => output.DATAB
input[6] => output.DATAB
input[6] => output.DATAA
input[7] => output.DATAB
input[7] => output.DATAA
input[8] => output.DATAA
input[8] => output.DATAA
input[8] => output.DATAA
input[8] => output.DATAA
input[8] => output.DATAA
input[8] => output.DATAA
input[8] => output.DATAA
input[8] => output.DATAA
opcode[0] => Equal0.IN3
opcode[0] => Equal1.IN2
opcode[0] => Equal2.IN3
opcode[0] => Equal3.IN1
opcode[0] => Equal4.IN3
opcode[1] => Equal0.IN2
opcode[1] => Equal1.IN1
opcode[1] => Equal2.IN1
opcode[1] => Equal3.IN0
opcode[1] => Equal4.IN2
opcode[2] => Equal0.IN1
opcode[2] => Equal1.IN3
opcode[2] => Equal2.IN2
opcode[2] => Equal3.IN3
opcode[2] => Equal4.IN1
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN0
opcode[3] => Equal2.IN0
opcode[3] => Equal3.IN2
opcode[3] => Equal4.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|Decode:Decoded|multiple:count
counter_enable => counter:counter_init.cnt_en
clock => counter:counter_init.clock
bit8[0] => Nmux_out.DATAB
bit8[1] => Nmux_out.DATAB
bit8[2] => Nmux_out.DATAB
bit8[3] => Nmux_out.DATAB
bit8[4] => Nmux_out.DATAB
bit8[5] => Nmux_out.DATAB
bit8[6] => Nmux_out.DATAB
bit8[7] => Nmux_out.DATAB
counter_out[0] <= counter:counter_init.q[0]
counter_out[1] <= counter:counter_init.q[1]
counter_out[2] <= counter:counter_init.q[2]
mux_out <= Nmux_out.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|Decode:Decoded|multiple:count|counter:counter_init
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]


|microprocessor|Decode:Decoded|multiple:count|counter:counter_init|lpm_counter:LPM_COUNTER_component
clock => cntr_2si:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2si:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_2si:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_2si:auto_generated.q[0]
q[1] <= cntr_2si:auto_generated.q[1]
q[2] <= cntr_2si:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microprocessor|Decode:Decoded|multiple:count|counter:counter_init|lpm_counter:LPM_COUNTER_component|cntr_2si:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|registerRead:RR
clock => registerFile:RF.clock_rb
reset => registerFile:RF.reset
r7_enableTo_RF => registerFile:RF.r7_select
pc_in[0] => registerFile:RF.pc_in[0]
pc_in[1] => registerFile:RF.pc_in[1]
pc_in[2] => registerFile:RF.pc_in[2]
pc_in[3] => registerFile:RF.pc_in[3]
pc_in[4] => registerFile:RF.pc_in[4]
pc_in[5] => registerFile:RF.pc_in[5]
pc_in[6] => registerFile:RF.pc_in[6]
pc_in[7] => registerFile:RF.pc_in[7]
pc_in[8] => registerFile:RF.pc_in[8]
pc_in[9] => registerFile:RF.pc_in[9]
pc_in[10] => registerFile:RF.pc_in[10]
pc_in[11] => registerFile:RF.pc_in[11]
pc_in[12] => registerFile:RF.pc_in[12]
pc_in[13] => registerFile:RF.pc_in[13]
pc_in[14] => registerFile:RF.pc_in[14]
pc_in[15] => registerFile:RF.pc_in[15]
regWrite => registerFile:RF.regWrite
dataIn[0] => registerFile:RF.dataIn[0]
dataIn[1] => registerFile:RF.dataIn[1]
dataIn[2] => registerFile:RF.dataIn[2]
dataIn[3] => registerFile:RF.dataIn[3]
dataIn[4] => registerFile:RF.dataIn[4]
dataIn[5] => registerFile:RF.dataIn[5]
dataIn[6] => registerFile:RF.dataIn[6]
dataIn[7] => registerFile:RF.dataIn[7]
dataIn[8] => registerFile:RF.dataIn[8]
dataIn[9] => registerFile:RF.dataIn[9]
dataIn[10] => registerFile:RF.dataIn[10]
dataIn[11] => registerFile:RF.dataIn[11]
dataIn[12] => registerFile:RF.dataIn[12]
dataIn[13] => registerFile:RF.dataIn[13]
dataIn[14] => registerFile:RF.dataIn[14]
dataIn[15] => registerFile:RF.dataIn[15]
dataIn_sel_actual[0] => registerFile:RF.dataInsel[0]
dataIn_sel_actual[1] => registerFile:RF.dataInsel[1]
dataIn_sel_actual[2] => registerFile:RF.dataInsel[2]
pcPlusOnein[0] => pcPlusOneOut[0].DATAIN
pcPlusOnein[1] => pcPlusOneOut[1].DATAIN
pcPlusOnein[2] => pcPlusOneOut[2].DATAIN
pcPlusOnein[3] => pcPlusOneOut[3].DATAIN
pcPlusOnein[4] => pcPlusOneOut[4].DATAIN
pcPlusOnein[5] => pcPlusOneOut[5].DATAIN
pcPlusOnein[6] => pcPlusOneOut[6].DATAIN
pcPlusOnein[7] => pcPlusOneOut[7].DATAIN
pcPlusOnein[8] => pcPlusOneOut[8].DATAIN
pcPlusOnein[9] => pcPlusOneOut[9].DATAIN
pcPlusOnein[10] => pcPlusOneOut[10].DATAIN
pcPlusOnein[11] => pcPlusOneOut[11].DATAIN
pcPlusOnein[12] => pcPlusOneOut[12].DATAIN
pcPlusOnein[13] => pcPlusOneOut[13].DATAIN
pcPlusOnein[14] => pcPlusOneOut[14].DATAIN
pcPlusOnein[15] => pcPlusOneOut[15].DATAIN
pcMux_crtlin => pcMux_crtlout.DATAIN
A_selin[0] => registerFile:RF.regSel_A[0]
A_selin[1] => registerFile:RF.regSel_A[1]
A_selin[2] => registerFile:RF.regSel_A[2]
B_selin[0] => registerFile:RF.regSel_B[0]
B_selin[1] => registerFile:RF.regSel_B[1]
B_selin[2] => registerFile:RF.regSel_B[2]
rf_dataIn_muxin[0] => rf_dataIn_muxout[0].DATAIN
rf_dataIn_muxin[1] => rf_dataIn_muxout[1].DATAIN
carryEnablein => carryEnableout.DATAIN
zeroEnablein => zeroEnableout.DATAIN
signExtin[0] => signExtout[0].DATAIN
signExtin[1] => signExtout[1].DATAIN
signExtin[2] => signExtout[2].DATAIN
signExtin[3] => signExtout[3].DATAIN
signExtin[4] => signExtout[4].DATAIN
signExtin[5] => signExtout[5].DATAIN
signExtin[6] => signExtout[6].DATAIN
signExtin[7] => signExtout[7].DATAIN
signExtin[8] => signExtout[8].DATAIN
signExtin[9] => signExtout[9].DATAIN
signExtin[10] => signExtout[10].DATAIN
signExtin[11] => signExtout[11].DATAIN
signExtin[12] => signExtout[12].DATAIN
signExtin[13] => signExtout[13].DATAIN
signExtin[14] => signExtout[14].DATAIN
signExtin[15] => signExtout[15].DATAIN
alu_a_muxCrtlin => alu_a_muxCrtlout.DATAIN
alu_b_muxCrtlin[0] => alu_b_muxCrtlout[0].DATAIN
alu_b_muxCrtlin[1] => alu_b_muxCrtlout[1].DATAIN
r7_enablein => r7_enableout.DATAIN
memWrite_enin => memWrite_enout.DATAIN
beq_pc_crtlin => beq_pc_crtlout.DATAIN
rf_wren_muxin => rf_wren_muxout.DATAIN
rf_wrenin => rf_wrenout.DATAIN
counter_muxin => counter_muxout.DATAIN
mem_muxin => mem_muxout.DATAIN
rf_dataIn_selin[0] => rf_dataIn_selout[0].DATAIN
rf_dataIn_selin[1] => rf_dataIn_selout[1].DATAIN
rf_dataIn_selin[2] => rf_dataIn_selout[2].DATAIN
alu_crtlin[0] => alu_crtlout[0].DATAIN
alu_crtlin[1] => alu_crtlout[1].DATAIN
op2inin[0] => op2inout[0].DATAIN
op2inin[1] => op2inout[1].DATAIN
pcRegMux_crtl_in => pcRegMux_crtl.DATAIN
conditional_in => conditional_out.DATAIN
NOP_in => registerFile:RF.NOP
NOP_in => NOP_out.DATAIN
pcPlusOneOut[0] <= pcPlusOnein[0].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[1] <= pcPlusOnein[1].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[2] <= pcPlusOnein[2].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[3] <= pcPlusOnein[3].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[4] <= pcPlusOnein[4].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[5] <= pcPlusOnein[5].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[6] <= pcPlusOnein[6].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[7] <= pcPlusOnein[7].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[8] <= pcPlusOnein[8].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[9] <= pcPlusOnein[9].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[10] <= pcPlusOnein[10].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[11] <= pcPlusOnein[11].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[12] <= pcPlusOnein[12].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[13] <= pcPlusOnein[13].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[14] <= pcPlusOnein[14].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[15] <= pcPlusOnein[15].DB_MAX_OUTPUT_PORT_TYPE
pcMux_crtlout <= pcMux_crtlin.DB_MAX_OUTPUT_PORT_TYPE
regA[0] <= registerFile:RF.dataOut_A[0]
regA[1] <= registerFile:RF.dataOut_A[1]
regA[2] <= registerFile:RF.dataOut_A[2]
regA[3] <= registerFile:RF.dataOut_A[3]
regA[4] <= registerFile:RF.dataOut_A[4]
regA[5] <= registerFile:RF.dataOut_A[5]
regA[6] <= registerFile:RF.dataOut_A[6]
regA[7] <= registerFile:RF.dataOut_A[7]
regA[8] <= registerFile:RF.dataOut_A[8]
regA[9] <= registerFile:RF.dataOut_A[9]
regA[10] <= registerFile:RF.dataOut_A[10]
regA[11] <= registerFile:RF.dataOut_A[11]
regA[12] <= registerFile:RF.dataOut_A[12]
regA[13] <= registerFile:RF.dataOut_A[13]
regA[14] <= registerFile:RF.dataOut_A[14]
regA[15] <= registerFile:RF.dataOut_A[15]
regB[0] <= registerFile:RF.dataOut_B[0]
regB[1] <= registerFile:RF.dataOut_B[1]
regB[2] <= registerFile:RF.dataOut_B[2]
regB[3] <= registerFile:RF.dataOut_B[3]
regB[4] <= registerFile:RF.dataOut_B[4]
regB[5] <= registerFile:RF.dataOut_B[5]
regB[6] <= registerFile:RF.dataOut_B[6]
regB[7] <= registerFile:RF.dataOut_B[7]
regB[8] <= registerFile:RF.dataOut_B[8]
regB[9] <= registerFile:RF.dataOut_B[9]
regB[10] <= registerFile:RF.dataOut_B[10]
regB[11] <= registerFile:RF.dataOut_B[11]
regB[12] <= registerFile:RF.dataOut_B[12]
regB[13] <= registerFile:RF.dataOut_B[13]
regB[14] <= registerFile:RF.dataOut_B[14]
regB[15] <= registerFile:RF.dataOut_B[15]
rf_dataIn_muxout[0] <= rf_dataIn_muxin[0].DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_muxout[1] <= rf_dataIn_muxin[1].DB_MAX_OUTPUT_PORT_TYPE
carryEnableout <= carryEnablein.DB_MAX_OUTPUT_PORT_TYPE
zeroEnableout <= zeroEnablein.DB_MAX_OUTPUT_PORT_TYPE
signExtout[0] <= signExtin[0].DB_MAX_OUTPUT_PORT_TYPE
signExtout[1] <= signExtin[1].DB_MAX_OUTPUT_PORT_TYPE
signExtout[2] <= signExtin[2].DB_MAX_OUTPUT_PORT_TYPE
signExtout[3] <= signExtin[3].DB_MAX_OUTPUT_PORT_TYPE
signExtout[4] <= signExtin[4].DB_MAX_OUTPUT_PORT_TYPE
signExtout[5] <= signExtin[5].DB_MAX_OUTPUT_PORT_TYPE
signExtout[6] <= signExtin[6].DB_MAX_OUTPUT_PORT_TYPE
signExtout[7] <= signExtin[7].DB_MAX_OUTPUT_PORT_TYPE
signExtout[8] <= signExtin[8].DB_MAX_OUTPUT_PORT_TYPE
signExtout[9] <= signExtin[9].DB_MAX_OUTPUT_PORT_TYPE
signExtout[10] <= signExtin[10].DB_MAX_OUTPUT_PORT_TYPE
signExtout[11] <= signExtin[11].DB_MAX_OUTPUT_PORT_TYPE
signExtout[12] <= signExtin[12].DB_MAX_OUTPUT_PORT_TYPE
signExtout[13] <= signExtin[13].DB_MAX_OUTPUT_PORT_TYPE
signExtout[14] <= signExtin[14].DB_MAX_OUTPUT_PORT_TYPE
signExtout[15] <= signExtin[15].DB_MAX_OUTPUT_PORT_TYPE
alu_a_muxCrtlout <= alu_a_muxCrtlin.DB_MAX_OUTPUT_PORT_TYPE
alu_b_muxCrtlout[0] <= alu_b_muxCrtlin[0].DB_MAX_OUTPUT_PORT_TYPE
alu_b_muxCrtlout[1] <= alu_b_muxCrtlin[1].DB_MAX_OUTPUT_PORT_TYPE
r7_enableout <= r7_enablein.DB_MAX_OUTPUT_PORT_TYPE
memWrite_enout <= memWrite_enin.DB_MAX_OUTPUT_PORT_TYPE
beq_pc_crtlout <= beq_pc_crtlin.DB_MAX_OUTPUT_PORT_TYPE
rf_wren_muxout <= rf_wren_muxin.DB_MAX_OUTPUT_PORT_TYPE
rf_wrenout <= rf_wrenin.DB_MAX_OUTPUT_PORT_TYPE
counter_muxout <= counter_muxin.DB_MAX_OUTPUT_PORT_TYPE
mem_muxout <= mem_muxin.DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_selout[0] <= rf_dataIn_selin[0].DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_selout[1] <= rf_dataIn_selin[1].DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_selout[2] <= rf_dataIn_selin[2].DB_MAX_OUTPUT_PORT_TYPE
alu_crtlout[0] <= alu_crtlin[0].DB_MAX_OUTPUT_PORT_TYPE
alu_crtlout[1] <= alu_crtlin[1].DB_MAX_OUTPUT_PORT_TYPE
op2inout[0] <= op2inin[0].DB_MAX_OUTPUT_PORT_TYPE
op2inout[1] <= op2inin[1].DB_MAX_OUTPUT_PORT_TYPE
pcRegMux_crtl <= pcRegMux_crtl_in.DB_MAX_OUTPUT_PORT_TYPE
conditional_out <= conditional_in.DB_MAX_OUTPUT_PORT_TYPE
NOP_out <= NOP_in.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|registerRead:RR|registerFile:RF
dataOut_A[0] <= mux8:muxA.output[0]
dataOut_A[1] <= mux8:muxA.output[1]
dataOut_A[2] <= mux8:muxA.output[2]
dataOut_A[3] <= mux8:muxA.output[3]
dataOut_A[4] <= mux8:muxA.output[4]
dataOut_A[5] <= mux8:muxA.output[5]
dataOut_A[6] <= mux8:muxA.output[6]
dataOut_A[7] <= mux8:muxA.output[7]
dataOut_A[8] <= mux8:muxA.output[8]
dataOut_A[9] <= mux8:muxA.output[9]
dataOut_A[10] <= mux8:muxA.output[10]
dataOut_A[11] <= mux8:muxA.output[11]
dataOut_A[12] <= mux8:muxA.output[12]
dataOut_A[13] <= mux8:muxA.output[13]
dataOut_A[14] <= mux8:muxA.output[14]
dataOut_A[15] <= mux8:muxA.output[15]
dataOut_B[0] <= mux8:muxb.output[0]
dataOut_B[1] <= mux8:muxb.output[1]
dataOut_B[2] <= mux8:muxb.output[2]
dataOut_B[3] <= mux8:muxb.output[3]
dataOut_B[4] <= mux8:muxb.output[4]
dataOut_B[5] <= mux8:muxb.output[5]
dataOut_B[6] <= mux8:muxb.output[6]
dataOut_B[7] <= mux8:muxb.output[7]
dataOut_B[8] <= mux8:muxb.output[8]
dataOut_B[9] <= mux8:muxb.output[9]
dataOut_B[10] <= mux8:muxb.output[10]
dataOut_B[11] <= mux8:muxb.output[11]
dataOut_B[12] <= mux8:muxb.output[12]
dataOut_B[13] <= mux8:muxb.output[13]
dataOut_B[14] <= mux8:muxb.output[14]
dataOut_B[15] <= mux8:muxb.output[15]
clock_rb => register16:register_0.clock
clock_rb => register16:register_1.clock
clock_rb => register16:register_2.clock
clock_rb => register16:register_3.clock
clock_rb => register16:register_4.clock
clock_rb => register16:register_5.clock
clock_rb => register16:register_6.clock
clock_rb => register16:register_7.clock
regSel_A[0] => mux8:muxA.sel[0]
regSel_A[1] => mux8:muxA.sel[1]
regSel_A[2] => mux8:muxA.sel[2]
regSel_B[0] => mux8:muxb.sel[0]
regSel_B[1] => mux8:muxb.sel[1]
regSel_B[2] => mux8:muxb.sel[2]
dataIn[0] => register16:register_0.dataIn[0]
dataIn[0] => register16:register_1.dataIn[0]
dataIn[0] => register16:register_2.dataIn[0]
dataIn[0] => register16:register_3.dataIn[0]
dataIn[0] => register16:register_4.dataIn[0]
dataIn[0] => register16:register_5.dataIn[0]
dataIn[0] => register16:register_6.dataIn[0]
dataIn[0] => mux2:r7_mux.in1[0]
dataIn[1] => register16:register_0.dataIn[1]
dataIn[1] => register16:register_1.dataIn[1]
dataIn[1] => register16:register_2.dataIn[1]
dataIn[1] => register16:register_3.dataIn[1]
dataIn[1] => register16:register_4.dataIn[1]
dataIn[1] => register16:register_5.dataIn[1]
dataIn[1] => register16:register_6.dataIn[1]
dataIn[1] => mux2:r7_mux.in1[1]
dataIn[2] => register16:register_0.dataIn[2]
dataIn[2] => register16:register_1.dataIn[2]
dataIn[2] => register16:register_2.dataIn[2]
dataIn[2] => register16:register_3.dataIn[2]
dataIn[2] => register16:register_4.dataIn[2]
dataIn[2] => register16:register_5.dataIn[2]
dataIn[2] => register16:register_6.dataIn[2]
dataIn[2] => mux2:r7_mux.in1[2]
dataIn[3] => register16:register_0.dataIn[3]
dataIn[3] => register16:register_1.dataIn[3]
dataIn[3] => register16:register_2.dataIn[3]
dataIn[3] => register16:register_3.dataIn[3]
dataIn[3] => register16:register_4.dataIn[3]
dataIn[3] => register16:register_5.dataIn[3]
dataIn[3] => register16:register_6.dataIn[3]
dataIn[3] => mux2:r7_mux.in1[3]
dataIn[4] => register16:register_0.dataIn[4]
dataIn[4] => register16:register_1.dataIn[4]
dataIn[4] => register16:register_2.dataIn[4]
dataIn[4] => register16:register_3.dataIn[4]
dataIn[4] => register16:register_4.dataIn[4]
dataIn[4] => register16:register_5.dataIn[4]
dataIn[4] => register16:register_6.dataIn[4]
dataIn[4] => mux2:r7_mux.in1[4]
dataIn[5] => register16:register_0.dataIn[5]
dataIn[5] => register16:register_1.dataIn[5]
dataIn[5] => register16:register_2.dataIn[5]
dataIn[5] => register16:register_3.dataIn[5]
dataIn[5] => register16:register_4.dataIn[5]
dataIn[5] => register16:register_5.dataIn[5]
dataIn[5] => register16:register_6.dataIn[5]
dataIn[5] => mux2:r7_mux.in1[5]
dataIn[6] => register16:register_0.dataIn[6]
dataIn[6] => register16:register_1.dataIn[6]
dataIn[6] => register16:register_2.dataIn[6]
dataIn[6] => register16:register_3.dataIn[6]
dataIn[6] => register16:register_4.dataIn[6]
dataIn[6] => register16:register_5.dataIn[6]
dataIn[6] => register16:register_6.dataIn[6]
dataIn[6] => mux2:r7_mux.in1[6]
dataIn[7] => register16:register_0.dataIn[7]
dataIn[7] => register16:register_1.dataIn[7]
dataIn[7] => register16:register_2.dataIn[7]
dataIn[7] => register16:register_3.dataIn[7]
dataIn[7] => register16:register_4.dataIn[7]
dataIn[7] => register16:register_5.dataIn[7]
dataIn[7] => register16:register_6.dataIn[7]
dataIn[7] => mux2:r7_mux.in1[7]
dataIn[8] => register16:register_0.dataIn[8]
dataIn[8] => register16:register_1.dataIn[8]
dataIn[8] => register16:register_2.dataIn[8]
dataIn[8] => register16:register_3.dataIn[8]
dataIn[8] => register16:register_4.dataIn[8]
dataIn[8] => register16:register_5.dataIn[8]
dataIn[8] => register16:register_6.dataIn[8]
dataIn[8] => mux2:r7_mux.in1[8]
dataIn[9] => register16:register_0.dataIn[9]
dataIn[9] => register16:register_1.dataIn[9]
dataIn[9] => register16:register_2.dataIn[9]
dataIn[9] => register16:register_3.dataIn[9]
dataIn[9] => register16:register_4.dataIn[9]
dataIn[9] => register16:register_5.dataIn[9]
dataIn[9] => register16:register_6.dataIn[9]
dataIn[9] => mux2:r7_mux.in1[9]
dataIn[10] => register16:register_0.dataIn[10]
dataIn[10] => register16:register_1.dataIn[10]
dataIn[10] => register16:register_2.dataIn[10]
dataIn[10] => register16:register_3.dataIn[10]
dataIn[10] => register16:register_4.dataIn[10]
dataIn[10] => register16:register_5.dataIn[10]
dataIn[10] => register16:register_6.dataIn[10]
dataIn[10] => mux2:r7_mux.in1[10]
dataIn[11] => register16:register_0.dataIn[11]
dataIn[11] => register16:register_1.dataIn[11]
dataIn[11] => register16:register_2.dataIn[11]
dataIn[11] => register16:register_3.dataIn[11]
dataIn[11] => register16:register_4.dataIn[11]
dataIn[11] => register16:register_5.dataIn[11]
dataIn[11] => register16:register_6.dataIn[11]
dataIn[11] => mux2:r7_mux.in1[11]
dataIn[12] => register16:register_0.dataIn[12]
dataIn[12] => register16:register_1.dataIn[12]
dataIn[12] => register16:register_2.dataIn[12]
dataIn[12] => register16:register_3.dataIn[12]
dataIn[12] => register16:register_4.dataIn[12]
dataIn[12] => register16:register_5.dataIn[12]
dataIn[12] => register16:register_6.dataIn[12]
dataIn[12] => mux2:r7_mux.in1[12]
dataIn[13] => register16:register_0.dataIn[13]
dataIn[13] => register16:register_1.dataIn[13]
dataIn[13] => register16:register_2.dataIn[13]
dataIn[13] => register16:register_3.dataIn[13]
dataIn[13] => register16:register_4.dataIn[13]
dataIn[13] => register16:register_5.dataIn[13]
dataIn[13] => register16:register_6.dataIn[13]
dataIn[13] => mux2:r7_mux.in1[13]
dataIn[14] => register16:register_0.dataIn[14]
dataIn[14] => register16:register_1.dataIn[14]
dataIn[14] => register16:register_2.dataIn[14]
dataIn[14] => register16:register_3.dataIn[14]
dataIn[14] => register16:register_4.dataIn[14]
dataIn[14] => register16:register_5.dataIn[14]
dataIn[14] => register16:register_6.dataIn[14]
dataIn[14] => mux2:r7_mux.in1[14]
dataIn[15] => register16:register_0.dataIn[15]
dataIn[15] => register16:register_1.dataIn[15]
dataIn[15] => register16:register_2.dataIn[15]
dataIn[15] => register16:register_3.dataIn[15]
dataIn[15] => register16:register_4.dataIn[15]
dataIn[15] => register16:register_5.dataIn[15]
dataIn[15] => register16:register_6.dataIn[15]
dataIn[15] => mux2:r7_mux.in1[15]
dataInsel[0] => decoderRF:inSel.input[0]
dataInsel[1] => decoderRF:inSel.input[1]
dataInsel[2] => decoderRF:inSel.input[2]
reset => register16:register_0.reset
reset => register16:register_1.reset
reset => register16:register_2.reset
reset => register16:register_3.reset
reset => register16:register_4.reset
reset => register16:register_5.reset
reset => register16:register_6.reset
reset => register16:register_7.reset
regWrite => en[6].IN1
regWrite => en[5].IN1
regWrite => en[4].IN1
regWrite => en[3].IN1
regWrite => en[2].IN1
regWrite => en[1].IN1
regWrite => en[0].IN1
pc_in[0] => mux2:r7_mux.in0[0]
pc_in[1] => mux2:r7_mux.in0[1]
pc_in[2] => mux2:r7_mux.in0[2]
pc_in[3] => mux2:r7_mux.in0[3]
pc_in[4] => mux2:r7_mux.in0[4]
pc_in[5] => mux2:r7_mux.in0[5]
pc_in[6] => mux2:r7_mux.in0[6]
pc_in[7] => mux2:r7_mux.in0[7]
pc_in[8] => mux2:r7_mux.in0[8]
pc_in[9] => mux2:r7_mux.in0[9]
pc_in[10] => mux2:r7_mux.in0[10]
pc_in[11] => mux2:r7_mux.in0[11]
pc_in[12] => mux2:r7_mux.in0[12]
pc_in[13] => mux2:r7_mux.in0[13]
pc_in[14] => mux2:r7_mux.in0[14]
pc_in[15] => mux2:r7_mux.in0[15]
r7_select => mux2:r7_mux.sel
NOP => register16:register_7.enable


|microprocessor|registerRead:RR|registerFile:RF|decoderRF:inSel
input[0] => Equal0.IN2
input[0] => Equal1.IN2
input[0] => Equal2.IN1
input[0] => Equal3.IN2
input[0] => Equal4.IN1
input[0] => Equal5.IN2
input[0] => Equal6.IN0
input[1] => Equal0.IN1
input[1] => Equal1.IN1
input[1] => Equal2.IN2
input[1] => Equal3.IN1
input[1] => Equal4.IN0
input[1] => Equal5.IN0
input[1] => Equal6.IN2
input[2] => Equal0.IN0
input[2] => Equal1.IN0
input[2] => Equal2.IN0
input[2] => Equal3.IN0
input[2] => Equal4.IN2
input[2] => Equal5.IN1
input[2] => Equal6.IN1
output[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= inp.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|registerRead:RR|registerFile:RF|register16:register_0
dataIn[0] => data[0].DATAIN
dataIn[1] => data[1].DATAIN
dataIn[2] => data[2].DATAIN
dataIn[3] => data[3].DATAIN
dataIn[4] => data[4].DATAIN
dataIn[5] => data[5].DATAIN
dataIn[6] => data[6].DATAIN
dataIn[7] => data[7].DATAIN
dataIn[8] => data[8].DATAIN
dataIn[9] => data[9].DATAIN
dataIn[10] => data[10].DATAIN
dataIn[11] => data[11].DATAIN
dataIn[12] => data[12].DATAIN
dataIn[13] => data[13].DATAIN
dataIn[14] => data[14].DATAIN
dataIn[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
dataOut[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|microprocessor|registerRead:RR|registerFile:RF|register16:register_1
dataIn[0] => data[0].DATAIN
dataIn[1] => data[1].DATAIN
dataIn[2] => data[2].DATAIN
dataIn[3] => data[3].DATAIN
dataIn[4] => data[4].DATAIN
dataIn[5] => data[5].DATAIN
dataIn[6] => data[6].DATAIN
dataIn[7] => data[7].DATAIN
dataIn[8] => data[8].DATAIN
dataIn[9] => data[9].DATAIN
dataIn[10] => data[10].DATAIN
dataIn[11] => data[11].DATAIN
dataIn[12] => data[12].DATAIN
dataIn[13] => data[13].DATAIN
dataIn[14] => data[14].DATAIN
dataIn[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
dataOut[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|microprocessor|registerRead:RR|registerFile:RF|register16:register_2
dataIn[0] => data[0].DATAIN
dataIn[1] => data[1].DATAIN
dataIn[2] => data[2].DATAIN
dataIn[3] => data[3].DATAIN
dataIn[4] => data[4].DATAIN
dataIn[5] => data[5].DATAIN
dataIn[6] => data[6].DATAIN
dataIn[7] => data[7].DATAIN
dataIn[8] => data[8].DATAIN
dataIn[9] => data[9].DATAIN
dataIn[10] => data[10].DATAIN
dataIn[11] => data[11].DATAIN
dataIn[12] => data[12].DATAIN
dataIn[13] => data[13].DATAIN
dataIn[14] => data[14].DATAIN
dataIn[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
dataOut[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|microprocessor|registerRead:RR|registerFile:RF|register16:register_3
dataIn[0] => data[0].DATAIN
dataIn[1] => data[1].DATAIN
dataIn[2] => data[2].DATAIN
dataIn[3] => data[3].DATAIN
dataIn[4] => data[4].DATAIN
dataIn[5] => data[5].DATAIN
dataIn[6] => data[6].DATAIN
dataIn[7] => data[7].DATAIN
dataIn[8] => data[8].DATAIN
dataIn[9] => data[9].DATAIN
dataIn[10] => data[10].DATAIN
dataIn[11] => data[11].DATAIN
dataIn[12] => data[12].DATAIN
dataIn[13] => data[13].DATAIN
dataIn[14] => data[14].DATAIN
dataIn[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
dataOut[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|microprocessor|registerRead:RR|registerFile:RF|register16:register_4
dataIn[0] => data[0].DATAIN
dataIn[1] => data[1].DATAIN
dataIn[2] => data[2].DATAIN
dataIn[3] => data[3].DATAIN
dataIn[4] => data[4].DATAIN
dataIn[5] => data[5].DATAIN
dataIn[6] => data[6].DATAIN
dataIn[7] => data[7].DATAIN
dataIn[8] => data[8].DATAIN
dataIn[9] => data[9].DATAIN
dataIn[10] => data[10].DATAIN
dataIn[11] => data[11].DATAIN
dataIn[12] => data[12].DATAIN
dataIn[13] => data[13].DATAIN
dataIn[14] => data[14].DATAIN
dataIn[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
dataOut[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|microprocessor|registerRead:RR|registerFile:RF|register16:register_5
dataIn[0] => data[0].DATAIN
dataIn[1] => data[1].DATAIN
dataIn[2] => data[2].DATAIN
dataIn[3] => data[3].DATAIN
dataIn[4] => data[4].DATAIN
dataIn[5] => data[5].DATAIN
dataIn[6] => data[6].DATAIN
dataIn[7] => data[7].DATAIN
dataIn[8] => data[8].DATAIN
dataIn[9] => data[9].DATAIN
dataIn[10] => data[10].DATAIN
dataIn[11] => data[11].DATAIN
dataIn[12] => data[12].DATAIN
dataIn[13] => data[13].DATAIN
dataIn[14] => data[14].DATAIN
dataIn[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
dataOut[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|microprocessor|registerRead:RR|registerFile:RF|register16:register_6
dataIn[0] => data[0].DATAIN
dataIn[1] => data[1].DATAIN
dataIn[2] => data[2].DATAIN
dataIn[3] => data[3].DATAIN
dataIn[4] => data[4].DATAIN
dataIn[5] => data[5].DATAIN
dataIn[6] => data[6].DATAIN
dataIn[7] => data[7].DATAIN
dataIn[8] => data[8].DATAIN
dataIn[9] => data[9].DATAIN
dataIn[10] => data[10].DATAIN
dataIn[11] => data[11].DATAIN
dataIn[12] => data[12].DATAIN
dataIn[13] => data[13].DATAIN
dataIn[14] => data[14].DATAIN
dataIn[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
dataOut[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|microprocessor|registerRead:RR|registerFile:RF|register16:register_7
dataIn[0] => data[0].DATAIN
dataIn[1] => data[1].DATAIN
dataIn[2] => data[2].DATAIN
dataIn[3] => data[3].DATAIN
dataIn[4] => data[4].DATAIN
dataIn[5] => data[5].DATAIN
dataIn[6] => data[6].DATAIN
dataIn[7] => data[7].DATAIN
dataIn[8] => data[8].DATAIN
dataIn[9] => data[9].DATAIN
dataIn[10] => data[10].DATAIN
dataIn[11] => data[11].DATAIN
dataIn[12] => data[12].DATAIN
dataIn[13] => data[13].DATAIN
dataIn[14] => data[14].DATAIN
dataIn[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[15].ENA
enable => data[14].ENA
enable => data[13].ENA
enable => data[12].ENA
enable => data[11].ENA
enable => data[10].ENA
enable => data[9].ENA
enable => data[8].ENA
enable => data[7].ENA
enable => data[6].ENA
enable => data[5].ENA
enable => data[4].ENA
enable => data[3].ENA
enable => data[2].ENA
enable => data[1].ENA
dataOut[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|microprocessor|registerRead:RR|registerFile:RF|mux2:r7_mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|registerRead:RR|registerFile:RF|mux8:muxA
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
in3[0] => output.IN1
in3[1] => output.IN1
in3[2] => output.IN1
in3[3] => output.IN1
in3[4] => output.IN1
in3[5] => output.IN1
in3[6] => output.IN1
in3[7] => output.IN1
in3[8] => output.IN1
in3[9] => output.IN1
in3[10] => output.IN1
in3[11] => output.IN1
in3[12] => output.IN1
in3[13] => output.IN1
in3[14] => output.IN1
in3[15] => output.IN1
in4[0] => output.IN1
in4[1] => output.IN1
in4[2] => output.IN1
in4[3] => output.IN1
in4[4] => output.IN1
in4[5] => output.IN1
in4[6] => output.IN1
in4[7] => output.IN1
in4[8] => output.IN1
in4[9] => output.IN1
in4[10] => output.IN1
in4[11] => output.IN1
in4[12] => output.IN1
in4[13] => output.IN1
in4[14] => output.IN1
in4[15] => output.IN1
in5[0] => output.IN1
in5[1] => output.IN1
in5[2] => output.IN1
in5[3] => output.IN1
in5[4] => output.IN1
in5[5] => output.IN1
in5[6] => output.IN1
in5[7] => output.IN1
in5[8] => output.IN1
in5[9] => output.IN1
in5[10] => output.IN1
in5[11] => output.IN1
in5[12] => output.IN1
in5[13] => output.IN1
in5[14] => output.IN1
in5[15] => output.IN1
in6[0] => output.IN1
in6[1] => output.IN1
in6[2] => output.IN1
in6[3] => output.IN1
in6[4] => output.IN1
in6[5] => output.IN1
in6[6] => output.IN1
in6[7] => output.IN1
in6[8] => output.IN1
in6[9] => output.IN1
in6[10] => output.IN1
in6[11] => output.IN1
in6[12] => output.IN1
in6[13] => output.IN1
in6[14] => output.IN1
in6[15] => output.IN1
in7[0] => output.IN1
in7[1] => output.IN1
in7[2] => output.IN1
in7[3] => output.IN1
in7[4] => output.IN1
in7[5] => output.IN1
in7[6] => output.IN1
in7[7] => output.IN1
in7[8] => output.IN1
in7[9] => output.IN1
in7[10] => output.IN1
in7[11] => output.IN1
in7[12] => output.IN1
in7[13] => output.IN1
in7[14] => output.IN1
in7[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|registerRead:RR|registerFile:RF|mux8:muxb
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
in3[0] => output.IN1
in3[1] => output.IN1
in3[2] => output.IN1
in3[3] => output.IN1
in3[4] => output.IN1
in3[5] => output.IN1
in3[6] => output.IN1
in3[7] => output.IN1
in3[8] => output.IN1
in3[9] => output.IN1
in3[10] => output.IN1
in3[11] => output.IN1
in3[12] => output.IN1
in3[13] => output.IN1
in3[14] => output.IN1
in3[15] => output.IN1
in4[0] => output.IN1
in4[1] => output.IN1
in4[2] => output.IN1
in4[3] => output.IN1
in4[4] => output.IN1
in4[5] => output.IN1
in4[6] => output.IN1
in4[7] => output.IN1
in4[8] => output.IN1
in4[9] => output.IN1
in4[10] => output.IN1
in4[11] => output.IN1
in4[12] => output.IN1
in4[13] => output.IN1
in4[14] => output.IN1
in4[15] => output.IN1
in5[0] => output.IN1
in5[1] => output.IN1
in5[2] => output.IN1
in5[3] => output.IN1
in5[4] => output.IN1
in5[5] => output.IN1
in5[6] => output.IN1
in5[7] => output.IN1
in5[8] => output.IN1
in5[9] => output.IN1
in5[10] => output.IN1
in5[11] => output.IN1
in5[12] => output.IN1
in5[13] => output.IN1
in5[14] => output.IN1
in5[15] => output.IN1
in6[0] => output.IN1
in6[1] => output.IN1
in6[2] => output.IN1
in6[3] => output.IN1
in6[4] => output.IN1
in6[5] => output.IN1
in6[6] => output.IN1
in6[7] => output.IN1
in6[8] => output.IN1
in6[9] => output.IN1
in6[10] => output.IN1
in6[11] => output.IN1
in6[12] => output.IN1
in6[13] => output.IN1
in6[14] => output.IN1
in6[15] => output.IN1
in7[0] => output.IN1
in7[1] => output.IN1
in7[2] => output.IN1
in7[3] => output.IN1
in7[4] => output.IN1
in7[5] => output.IN1
in7[6] => output.IN1
in7[7] => output.IN1
in7[8] => output.IN1
in7[9] => output.IN1
in7[10] => output.IN1
in7[11] => output.IN1
in7[12] => output.IN1
in7[13] => output.IN1
in7[14] => output.IN1
in7[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed
clock => counter:counter2.clock
clock => alu:alu1.clock
reset => alu:alu1.reset
counter_reset => counter:counter2.aclr
beq_mux_ctrl => var_pc_mux_ctrl_out.OUTPUTSELECT
beq_mux_ctrl => var_pcRegMux_crtl_in.OUTPUTSELECT
pcPlusOneIn[0] => adder:add2.data0x[0]
pcPlusOneIn[0] => pcPlusOneOut[0].DATAIN
pcPlusOneIn[1] => adder:add2.data0x[1]
pcPlusOneIn[1] => pcPlusOneOut[1].DATAIN
pcPlusOneIn[2] => adder:add2.data0x[2]
pcPlusOneIn[2] => pcPlusOneOut[2].DATAIN
pcPlusOneIn[3] => adder:add2.data0x[3]
pcPlusOneIn[3] => pcPlusOneOut[3].DATAIN
pcPlusOneIn[4] => adder:add2.data0x[4]
pcPlusOneIn[4] => pcPlusOneOut[4].DATAIN
pcPlusOneIn[5] => adder:add2.data0x[5]
pcPlusOneIn[5] => pcPlusOneOut[5].DATAIN
pcPlusOneIn[6] => adder:add2.data0x[6]
pcPlusOneIn[6] => pcPlusOneOut[6].DATAIN
pcPlusOneIn[7] => adder:add2.data0x[7]
pcPlusOneIn[7] => pcPlusOneOut[7].DATAIN
pcPlusOneIn[8] => adder:add2.data0x[8]
pcPlusOneIn[8] => pcPlusOneOut[8].DATAIN
pcPlusOneIn[9] => adder:add2.data0x[9]
pcPlusOneIn[9] => pcPlusOneOut[9].DATAIN
pcPlusOneIn[10] => adder:add2.data0x[10]
pcPlusOneIn[10] => pcPlusOneOut[10].DATAIN
pcPlusOneIn[11] => adder:add2.data0x[11]
pcPlusOneIn[11] => pcPlusOneOut[11].DATAIN
pcPlusOneIn[12] => adder:add2.data0x[12]
pcPlusOneIn[12] => pcPlusOneOut[12].DATAIN
pcPlusOneIn[13] => adder:add2.data0x[13]
pcPlusOneIn[13] => pcPlusOneOut[13].DATAIN
pcPlusOneIn[14] => adder:add2.data0x[14]
pcPlusOneIn[14] => pcPlusOneOut[14].DATAIN
pcPlusOneIn[15] => adder:add2.data0x[15]
pcPlusOneIn[15] => pcPlusOneOut[15].DATAIN
regA[0] => mux2:alu_a_mux.in0[0]
regA[0] => regA_out[0].DATAIN
regA[1] => mux2:alu_a_mux.in0[1]
regA[1] => regA_out[1].DATAIN
regA[2] => mux2:alu_a_mux.in0[2]
regA[2] => regA_out[2].DATAIN
regA[3] => mux2:alu_a_mux.in0[3]
regA[3] => regA_out[3].DATAIN
regA[4] => mux2:alu_a_mux.in0[4]
regA[4] => regA_out[4].DATAIN
regA[5] => mux2:alu_a_mux.in0[5]
regA[5] => regA_out[5].DATAIN
regA[6] => mux2:alu_a_mux.in0[6]
regA[6] => regA_out[6].DATAIN
regA[7] => mux2:alu_a_mux.in0[7]
regA[7] => regA_out[7].DATAIN
regA[8] => mux2:alu_a_mux.in0[8]
regA[8] => regA_out[8].DATAIN
regA[9] => mux2:alu_a_mux.in0[9]
regA[9] => regA_out[9].DATAIN
regA[10] => mux2:alu_a_mux.in0[10]
regA[10] => regA_out[10].DATAIN
regA[11] => mux2:alu_a_mux.in0[11]
regA[11] => regA_out[11].DATAIN
regA[12] => mux2:alu_a_mux.in0[12]
regA[12] => regA_out[12].DATAIN
regA[13] => mux2:alu_a_mux.in0[13]
regA[13] => regA_out[13].DATAIN
regA[14] => mux2:alu_a_mux.in0[14]
regA[14] => regA_out[14].DATAIN
regA[15] => mux2:alu_a_mux.in0[15]
regA[15] => regA_out[15].DATAIN
regB[0] => mux3:alu_b_mux.in1[0]
regB[0] => regB_out[0].DATAIN
regB[1] => mux3:alu_b_mux.in1[1]
regB[1] => regB_out[1].DATAIN
regB[2] => mux3:alu_b_mux.in1[2]
regB[2] => regB_out[2].DATAIN
regB[3] => mux3:alu_b_mux.in1[3]
regB[3] => regB_out[3].DATAIN
regB[4] => mux3:alu_b_mux.in1[4]
regB[4] => regB_out[4].DATAIN
regB[5] => mux3:alu_b_mux.in1[5]
regB[5] => regB_out[5].DATAIN
regB[6] => mux3:alu_b_mux.in1[6]
regB[6] => regB_out[6].DATAIN
regB[7] => mux3:alu_b_mux.in1[7]
regB[7] => regB_out[7].DATAIN
regB[8] => mux3:alu_b_mux.in1[8]
regB[8] => regB_out[8].DATAIN
regB[9] => mux3:alu_b_mux.in1[9]
regB[9] => regB_out[9].DATAIN
regB[10] => mux3:alu_b_mux.in1[10]
regB[10] => regB_out[10].DATAIN
regB[11] => mux3:alu_b_mux.in1[11]
regB[11] => regB_out[11].DATAIN
regB[12] => mux3:alu_b_mux.in1[12]
regB[12] => regB_out[12].DATAIN
regB[13] => mux3:alu_b_mux.in1[13]
regB[13] => regB_out[13].DATAIN
regB[14] => mux3:alu_b_mux.in1[14]
regB[14] => regB_out[14].DATAIN
regB[15] => mux3:alu_b_mux.in1[15]
regB[15] => regB_out[15].DATAIN
signExtend[0] => adder:add2.data1x[0]
signExtend[0] => mux2:alu_a_mux.in1[0]
signExtend[0] => mux3:alu_b_mux.in0[0]
signExtend[0] => signExtendOut[0].DATAIN
signExtend[1] => adder:add2.data1x[1]
signExtend[1] => mux2:alu_a_mux.in1[1]
signExtend[1] => mux3:alu_b_mux.in0[1]
signExtend[1] => signExtendOut[1].DATAIN
signExtend[2] => adder:add2.data1x[2]
signExtend[2] => mux2:alu_a_mux.in1[2]
signExtend[2] => mux3:alu_b_mux.in0[2]
signExtend[2] => signExtendOut[2].DATAIN
signExtend[3] => adder:add2.data1x[3]
signExtend[3] => mux2:alu_a_mux.in1[3]
signExtend[3] => mux3:alu_b_mux.in0[3]
signExtend[3] => signExtendOut[3].DATAIN
signExtend[4] => adder:add2.data1x[4]
signExtend[4] => mux2:alu_a_mux.in1[4]
signExtend[4] => mux3:alu_b_mux.in0[4]
signExtend[4] => signExtendOut[4].DATAIN
signExtend[5] => adder:add2.data1x[5]
signExtend[5] => mux2:alu_a_mux.in1[5]
signExtend[5] => mux3:alu_b_mux.in0[5]
signExtend[5] => signExtendOut[5].DATAIN
signExtend[6] => adder:add2.data1x[6]
signExtend[6] => mux2:alu_a_mux.in1[6]
signExtend[6] => mux3:alu_b_mux.in0[6]
signExtend[6] => signExtendOut[6].DATAIN
signExtend[7] => adder:add2.data1x[7]
signExtend[7] => mux2:alu_a_mux.in1[7]
signExtend[7] => mux3:alu_b_mux.in0[7]
signExtend[7] => signExtendOut[7].DATAIN
signExtend[8] => adder:add2.data1x[8]
signExtend[8] => mux2:alu_a_mux.in1[8]
signExtend[8] => mux3:alu_b_mux.in0[8]
signExtend[8] => signExtendOut[8].DATAIN
signExtend[9] => adder:add2.data1x[9]
signExtend[9] => mux2:alu_a_mux.in1[9]
signExtend[9] => mux3:alu_b_mux.in0[9]
signExtend[9] => signExtendOut[9].DATAIN
signExtend[10] => adder:add2.data1x[10]
signExtend[10] => mux2:alu_a_mux.in1[10]
signExtend[10] => mux3:alu_b_mux.in0[10]
signExtend[10] => signExtendOut[10].DATAIN
signExtend[11] => adder:add2.data1x[11]
signExtend[11] => mux2:alu_a_mux.in1[11]
signExtend[11] => mux3:alu_b_mux.in0[11]
signExtend[11] => signExtendOut[11].DATAIN
signExtend[12] => adder:add2.data1x[12]
signExtend[12] => mux2:alu_a_mux.in1[12]
signExtend[12] => mux3:alu_b_mux.in0[12]
signExtend[12] => signExtendOut[12].DATAIN
signExtend[13] => adder:add2.data1x[13]
signExtend[13] => mux2:alu_a_mux.in1[13]
signExtend[13] => mux3:alu_b_mux.in0[13]
signExtend[13] => signExtendOut[13].DATAIN
signExtend[14] => adder:add2.data1x[14]
signExtend[14] => mux2:alu_a_mux.in1[14]
signExtend[14] => mux3:alu_b_mux.in0[14]
signExtend[14] => signExtendOut[14].DATAIN
signExtend[15] => adder:add2.data1x[15]
signExtend[15] => mux2:alu_a_mux.in1[15]
signExtend[15] => mux3:alu_b_mux.in0[15]
signExtend[15] => signExtendOut[15].DATAIN
counter_ctrl => counter:counter2.cnt_en
counter_ctrl => counter_mux_out.DATAIN
A_mux_sel => mux2:alu_a_mux.sel
B_mux_sel[0] => mux3:alu_b_mux.sel[0]
B_mux_sel[1] => mux3:alu_b_mux.sel[1]
alu_ctrl[0] => alu:alu1.alu_ctrl[0]
alu_ctrl[1] => alu:alu1.alu_ctrl[1]
op2in[0] => rf_wren_out_out.IN0
op2in[0] => rf_wren_out_out.IN0
op2in[0] => alu:alu1.op_2in[0]
op2in[0] => rf_wren_out_out.IN0
op2in[1] => rf_wren_out_out.IN1
op2in[1] => rf_wren_out_out.IN1
op2in[1] => alu:alu1.op_2in[1]
op2in[1] => rf_wren_out_out.IN1
carryEnable => carry_en.IN0
zeroEnable => zero_en.IN0
rf_dataIn_mux[0] => rf_dataIn_mux_out[0].DATAIN
rf_dataIn_mux[1] => rf_dataIn_mux_out[1].DATAIN
r7_enable => r7_enable_out.DATAIN
memWrite_en => memWrite_en_out.DATAIN
rf_wren_mux => rf_wren_mux_out.DATAIN
mem_mux => mem_mux_out.DATAIN
rf_dataIn_sel[0] => rf_dataIn_sel_out[0].DATAIN
rf_dataIn_sel[1] => rf_dataIn_sel_out[1].DATAIN
rf_dataIn_sel[2] => rf_dataIn_sel_out[2].DATAIN
pc_mux_ctrl => var_pc_mux_ctrl_out.DATAA
rf_wren_out => rf_wren_out_out.IN1
pcRegMux_crtl_in => var_pcRegMux_crtl_in.DATAA
conditional => rf_wren_out_out.IN1
NOP_in => carry_en.IN1
NOP_in => zero_en.IN1
NOP_in => NOP_out.DATAIN
pcPlusOneOut[0] <= pcPlusOneIn[0].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[1] <= pcPlusOneIn[1].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[2] <= pcPlusOneIn[2].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[3] <= pcPlusOneIn[3].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[4] <= pcPlusOneIn[4].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[5] <= pcPlusOneIn[5].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[6] <= pcPlusOneIn[6].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[7] <= pcPlusOneIn[7].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[8] <= pcPlusOneIn[8].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[9] <= pcPlusOneIn[9].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[10] <= pcPlusOneIn[10].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[11] <= pcPlusOneIn[11].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[12] <= pcPlusOneIn[12].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[13] <= pcPlusOneIn[13].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[14] <= pcPlusOneIn[14].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOneOut[15] <= pcPlusOneIn[15].DB_MAX_OUTPUT_PORT_TYPE
regA_out[0] <= regA[0].DB_MAX_OUTPUT_PORT_TYPE
regA_out[1] <= regA[1].DB_MAX_OUTPUT_PORT_TYPE
regA_out[2] <= regA[2].DB_MAX_OUTPUT_PORT_TYPE
regA_out[3] <= regA[3].DB_MAX_OUTPUT_PORT_TYPE
regA_out[4] <= regA[4].DB_MAX_OUTPUT_PORT_TYPE
regA_out[5] <= regA[5].DB_MAX_OUTPUT_PORT_TYPE
regA_out[6] <= regA[6].DB_MAX_OUTPUT_PORT_TYPE
regA_out[7] <= regA[7].DB_MAX_OUTPUT_PORT_TYPE
regA_out[8] <= regA[8].DB_MAX_OUTPUT_PORT_TYPE
regA_out[9] <= regA[9].DB_MAX_OUTPUT_PORT_TYPE
regA_out[10] <= regA[10].DB_MAX_OUTPUT_PORT_TYPE
regA_out[11] <= regA[11].DB_MAX_OUTPUT_PORT_TYPE
regA_out[12] <= regA[12].DB_MAX_OUTPUT_PORT_TYPE
regA_out[13] <= regA[13].DB_MAX_OUTPUT_PORT_TYPE
regA_out[14] <= regA[14].DB_MAX_OUTPUT_PORT_TYPE
regA_out[15] <= regA[15].DB_MAX_OUTPUT_PORT_TYPE
regB_out[0] <= regB[0].DB_MAX_OUTPUT_PORT_TYPE
regB_out[1] <= regB[1].DB_MAX_OUTPUT_PORT_TYPE
regB_out[2] <= regB[2].DB_MAX_OUTPUT_PORT_TYPE
regB_out[3] <= regB[3].DB_MAX_OUTPUT_PORT_TYPE
regB_out[4] <= regB[4].DB_MAX_OUTPUT_PORT_TYPE
regB_out[5] <= regB[5].DB_MAX_OUTPUT_PORT_TYPE
regB_out[6] <= regB[6].DB_MAX_OUTPUT_PORT_TYPE
regB_out[7] <= regB[7].DB_MAX_OUTPUT_PORT_TYPE
regB_out[8] <= regB[8].DB_MAX_OUTPUT_PORT_TYPE
regB_out[9] <= regB[9].DB_MAX_OUTPUT_PORT_TYPE
regB_out[10] <= regB[10].DB_MAX_OUTPUT_PORT_TYPE
regB_out[11] <= regB[11].DB_MAX_OUTPUT_PORT_TYPE
regB_out[12] <= regB[12].DB_MAX_OUTPUT_PORT_TYPE
regB_out[13] <= regB[13].DB_MAX_OUTPUT_PORT_TYPE
regB_out[14] <= regB[14].DB_MAX_OUTPUT_PORT_TYPE
regB_out[15] <= regB[15].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[0] <= alu:alu1.rc[0]
ALUresult_out[1] <= alu:alu1.rc[1]
ALUresult_out[2] <= alu:alu1.rc[2]
ALUresult_out[3] <= alu:alu1.rc[3]
ALUresult_out[4] <= alu:alu1.rc[4]
ALUresult_out[5] <= alu:alu1.rc[5]
ALUresult_out[6] <= alu:alu1.rc[6]
ALUresult_out[7] <= alu:alu1.rc[7]
ALUresult_out[8] <= alu:alu1.rc[8]
ALUresult_out[9] <= alu:alu1.rc[9]
ALUresult_out[10] <= alu:alu1.rc[10]
ALUresult_out[11] <= alu:alu1.rc[11]
ALUresult_out[12] <= alu:alu1.rc[12]
ALUresult_out[13] <= alu:alu1.rc[13]
ALUresult_out[14] <= alu:alu1.rc[14]
ALUresult_out[15] <= alu:alu1.rc[15]
signExtendOut[0] <= signExtend[0].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[1] <= signExtend[1].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[2] <= signExtend[2].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[3] <= signExtend[3].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[4] <= signExtend[4].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[5] <= signExtend[5].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[6] <= signExtend[6].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[7] <= signExtend[7].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[8] <= signExtend[8].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[9] <= signExtend[9].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[10] <= signExtend[10].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[11] <= signExtend[11].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[12] <= signExtend[12].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[13] <= signExtend[13].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[14] <= signExtend[14].DB_MAX_OUTPUT_PORT_TYPE
signExtendOut[15] <= signExtend[15].DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_mux_out[0] <= rf_dataIn_mux[0].DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_mux_out[1] <= rf_dataIn_mux[1].DB_MAX_OUTPUT_PORT_TYPE
r7_enable_out <= r7_enable.DB_MAX_OUTPUT_PORT_TYPE
memWrite_en_out <= memWrite_en.DB_MAX_OUTPUT_PORT_TYPE
rf_wren_mux_out <= rf_wren_mux.DB_MAX_OUTPUT_PORT_TYPE
mem_mux_out <= mem_mux.DB_MAX_OUTPUT_PORT_TYPE
pc_mux_ctrl_out <= var_pc_mux_ctrl_out.DB_MAX_OUTPUT_PORT_TYPE
rf_wren_out_out <= rf_wren_out_out.DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_sel_out[0] <= rf_dataIn_sel[0].DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_sel_out[1] <= rf_dataIn_sel[1].DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_sel_out[2] <= rf_dataIn_sel[2].DB_MAX_OUTPUT_PORT_TYPE
pcALUresult[0] <= adder:add2.result[0]
pcALUresult[1] <= adder:add2.result[1]
pcALUresult[2] <= adder:add2.result[2]
pcALUresult[3] <= adder:add2.result[3]
pcALUresult[4] <= adder:add2.result[4]
pcALUresult[5] <= adder:add2.result[5]
pcALUresult[6] <= adder:add2.result[6]
pcALUresult[7] <= adder:add2.result[7]
pcALUresult[8] <= adder:add2.result[8]
pcALUresult[9] <= adder:add2.result[9]
pcALUresult[10] <= adder:add2.result[10]
pcALUresult[11] <= adder:add2.result[11]
pcALUresult[12] <= adder:add2.result[12]
pcALUresult[13] <= adder:add2.result[13]
pcALUresult[14] <= adder:add2.result[14]
pcALUresult[15] <= adder:add2.result[15]
counter_mux_out <= counter_ctrl.DB_MAX_OUTPUT_PORT_TYPE
pcRegMux_crtl <= var_pcRegMux_crtl_in.DB_MAX_OUTPUT_PORT_TYPE
NOP_out <= NOP_in.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed|adder:add2
data0x[0] => parallel_add:parallel_add_component.data[0][0]
data0x[1] => parallel_add:parallel_add_component.data[0][1]
data0x[2] => parallel_add:parallel_add_component.data[0][2]
data0x[3] => parallel_add:parallel_add_component.data[0][3]
data0x[4] => parallel_add:parallel_add_component.data[0][4]
data0x[5] => parallel_add:parallel_add_component.data[0][5]
data0x[6] => parallel_add:parallel_add_component.data[0][6]
data0x[7] => parallel_add:parallel_add_component.data[0][7]
data0x[8] => parallel_add:parallel_add_component.data[0][8]
data0x[9] => parallel_add:parallel_add_component.data[0][9]
data0x[10] => parallel_add:parallel_add_component.data[0][10]
data0x[11] => parallel_add:parallel_add_component.data[0][11]
data0x[12] => parallel_add:parallel_add_component.data[0][12]
data0x[13] => parallel_add:parallel_add_component.data[0][13]
data0x[14] => parallel_add:parallel_add_component.data[0][14]
data0x[15] => parallel_add:parallel_add_component.data[0][15]
data1x[0] => parallel_add:parallel_add_component.data[1][0]
data1x[1] => parallel_add:parallel_add_component.data[1][1]
data1x[2] => parallel_add:parallel_add_component.data[1][2]
data1x[3] => parallel_add:parallel_add_component.data[1][3]
data1x[4] => parallel_add:parallel_add_component.data[1][4]
data1x[5] => parallel_add:parallel_add_component.data[1][5]
data1x[6] => parallel_add:parallel_add_component.data[1][6]
data1x[7] => parallel_add:parallel_add_component.data[1][7]
data1x[8] => parallel_add:parallel_add_component.data[1][8]
data1x[9] => parallel_add:parallel_add_component.data[1][9]
data1x[10] => parallel_add:parallel_add_component.data[1][10]
data1x[11] => parallel_add:parallel_add_component.data[1][11]
data1x[12] => parallel_add:parallel_add_component.data[1][12]
data1x[13] => parallel_add:parallel_add_component.data[1][13]
data1x[14] => parallel_add:parallel_add_component.data[1][14]
data1x[15] => parallel_add:parallel_add_component.data[1][15]
result[0] <= parallel_add:parallel_add_component.result[0]
result[1] <= parallel_add:parallel_add_component.result[1]
result[2] <= parallel_add:parallel_add_component.result[2]
result[3] <= parallel_add:parallel_add_component.result[3]
result[4] <= parallel_add:parallel_add_component.result[4]
result[5] <= parallel_add:parallel_add_component.result[5]
result[6] <= parallel_add:parallel_add_component.result[6]
result[7] <= parallel_add:parallel_add_component.result[7]
result[8] <= parallel_add:parallel_add_component.result[8]
result[9] <= parallel_add:parallel_add_component.result[9]
result[10] <= parallel_add:parallel_add_component.result[10]
result[11] <= parallel_add:parallel_add_component.result[11]
result[12] <= parallel_add:parallel_add_component.result[12]
result[13] <= parallel_add:parallel_add_component.result[13]
result[14] <= parallel_add:parallel_add_component.result[14]
result[15] <= parallel_add:parallel_add_component.result[15]
result[16] <= parallel_add:parallel_add_component.result[16]
zero_flag <= zero_flag.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed|adder:add2|parallel_add:parallel_add_component
data[0][0] => par_add_gve:auto_generated.data[0]
data[0][1] => par_add_gve:auto_generated.data[1]
data[0][2] => par_add_gve:auto_generated.data[2]
data[0][3] => par_add_gve:auto_generated.data[3]
data[0][4] => par_add_gve:auto_generated.data[4]
data[0][5] => par_add_gve:auto_generated.data[5]
data[0][6] => par_add_gve:auto_generated.data[6]
data[0][7] => par_add_gve:auto_generated.data[7]
data[0][8] => par_add_gve:auto_generated.data[8]
data[0][9] => par_add_gve:auto_generated.data[9]
data[0][10] => par_add_gve:auto_generated.data[10]
data[0][11] => par_add_gve:auto_generated.data[11]
data[0][12] => par_add_gve:auto_generated.data[12]
data[0][13] => par_add_gve:auto_generated.data[13]
data[0][14] => par_add_gve:auto_generated.data[14]
data[0][15] => par_add_gve:auto_generated.data[15]
data[1][0] => par_add_gve:auto_generated.data[16]
data[1][1] => par_add_gve:auto_generated.data[17]
data[1][2] => par_add_gve:auto_generated.data[18]
data[1][3] => par_add_gve:auto_generated.data[19]
data[1][4] => par_add_gve:auto_generated.data[20]
data[1][5] => par_add_gve:auto_generated.data[21]
data[1][6] => par_add_gve:auto_generated.data[22]
data[1][7] => par_add_gve:auto_generated.data[23]
data[1][8] => par_add_gve:auto_generated.data[24]
data[1][9] => par_add_gve:auto_generated.data[25]
data[1][10] => par_add_gve:auto_generated.data[26]
data[1][11] => par_add_gve:auto_generated.data[27]
data[1][12] => par_add_gve:auto_generated.data[28]
data[1][13] => par_add_gve:auto_generated.data[29]
data[1][14] => par_add_gve:auto_generated.data[30]
data[1][15] => par_add_gve:auto_generated.data[31]
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_gve:auto_generated.result[0]
result[1] <= par_add_gve:auto_generated.result[1]
result[2] <= par_add_gve:auto_generated.result[2]
result[3] <= par_add_gve:auto_generated.result[3]
result[4] <= par_add_gve:auto_generated.result[4]
result[5] <= par_add_gve:auto_generated.result[5]
result[6] <= par_add_gve:auto_generated.result[6]
result[7] <= par_add_gve:auto_generated.result[7]
result[8] <= par_add_gve:auto_generated.result[8]
result[9] <= par_add_gve:auto_generated.result[9]
result[10] <= par_add_gve:auto_generated.result[10]
result[11] <= par_add_gve:auto_generated.result[11]
result[12] <= par_add_gve:auto_generated.result[12]
result[13] <= par_add_gve:auto_generated.result[13]
result[14] <= par_add_gve:auto_generated.result[14]
result[15] <= par_add_gve:auto_generated.result[15]
result[16] <= par_add_gve:auto_generated.result[16]


|microprocessor|execute:executed|adder:add2|parallel_add:parallel_add_component|par_add_gve:auto_generated
data[0] => sft2a[0].DATAIN
data[1] => sft2a[1].DATAIN
data[2] => sft2a[2].DATAIN
data[3] => sft2a[3].DATAIN
data[4] => sft2a[4].DATAIN
data[5] => sft2a[5].DATAIN
data[6] => sft2a[6].DATAIN
data[7] => sft2a[7].DATAIN
data[8] => sft2a[8].DATAIN
data[9] => sft2a[9].DATAIN
data[10] => sft2a[10].DATAIN
data[11] => sft2a[11].DATAIN
data[12] => sft2a[12].DATAIN
data[13] => sft2a[13].DATAIN
data[14] => sft2a[14].DATAIN
data[15] => sft2a[15].DATAIN
data[16] => sft3a[0].DATAIN
data[17] => sft3a[1].DATAIN
data[18] => sft3a[2].DATAIN
data[19] => sft3a[3].DATAIN
data[20] => sft3a[4].DATAIN
data[21] => sft3a[5].DATAIN
data[22] => sft3a[6].DATAIN
data[23] => sft3a[7].DATAIN
data[24] => sft3a[8].DATAIN
data[25] => sft3a[9].DATAIN
data[26] => sft3a[10].DATAIN
data[27] => sft3a[11].DATAIN
data[28] => sft3a[12].DATAIN
data[29] => sft3a[13].DATAIN
data[30] => sft3a[14].DATAIN
data[31] => sft3a[15].DATAIN
result[0] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed|counter:counter2
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]


|microprocessor|execute:executed|counter:counter2|lpm_counter:LPM_COUNTER_component
clock => cntr_2si:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2si:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_2si:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_2si:auto_generated.q[0]
q[1] <= cntr_2si:auto_generated.q[1]
q[2] <= cntr_2si:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|microprocessor|execute:executed|counter:counter2|lpm_counter:LPM_COUNTER_component|cntr_2si:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed|mux2:alu_a_mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed|mux3:alu_b_mux
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed|alu:alu1
ra[0] => adder:add1.data0x[0]
ra[0] => subtractor:sub1.ra[0]
ra[0] => nand_logic:nnd1.ra[0]
ra[1] => adder:add1.data0x[1]
ra[1] => subtractor:sub1.ra[1]
ra[1] => nand_logic:nnd1.ra[1]
ra[2] => adder:add1.data0x[2]
ra[2] => subtractor:sub1.ra[2]
ra[2] => nand_logic:nnd1.ra[2]
ra[3] => adder:add1.data0x[3]
ra[3] => subtractor:sub1.ra[3]
ra[3] => nand_logic:nnd1.ra[3]
ra[4] => adder:add1.data0x[4]
ra[4] => subtractor:sub1.ra[4]
ra[4] => nand_logic:nnd1.ra[4]
ra[5] => adder:add1.data0x[5]
ra[5] => subtractor:sub1.ra[5]
ra[5] => nand_logic:nnd1.ra[5]
ra[6] => adder:add1.data0x[6]
ra[6] => subtractor:sub1.ra[6]
ra[6] => nand_logic:nnd1.ra[6]
ra[7] => adder:add1.data0x[7]
ra[7] => subtractor:sub1.ra[7]
ra[7] => nand_logic:nnd1.ra[7]
ra[8] => adder:add1.data0x[8]
ra[8] => subtractor:sub1.ra[8]
ra[8] => nand_logic:nnd1.ra[8]
ra[9] => adder:add1.data0x[9]
ra[9] => subtractor:sub1.ra[9]
ra[9] => nand_logic:nnd1.ra[9]
ra[10] => adder:add1.data0x[10]
ra[10] => subtractor:sub1.ra[10]
ra[10] => nand_logic:nnd1.ra[10]
ra[11] => adder:add1.data0x[11]
ra[11] => subtractor:sub1.ra[11]
ra[11] => nand_logic:nnd1.ra[11]
ra[12] => adder:add1.data0x[12]
ra[12] => subtractor:sub1.ra[12]
ra[12] => nand_logic:nnd1.ra[12]
ra[13] => adder:add1.data0x[13]
ra[13] => subtractor:sub1.ra[13]
ra[13] => nand_logic:nnd1.ra[13]
ra[14] => adder:add1.data0x[14]
ra[14] => subtractor:sub1.ra[14]
ra[14] => nand_logic:nnd1.ra[14]
ra[15] => adder:add1.data0x[15]
ra[15] => subtractor:sub1.ra[15]
ra[15] => nand_logic:nnd1.ra[15]
rb[0] => adder:add1.data1x[0]
rb[0] => subtractor:sub1.rb[0]
rb[0] => nand_logic:nnd1.rb[0]
rb[1] => adder:add1.data1x[1]
rb[1] => subtractor:sub1.rb[1]
rb[1] => nand_logic:nnd1.rb[1]
rb[2] => adder:add1.data1x[2]
rb[2] => subtractor:sub1.rb[2]
rb[2] => nand_logic:nnd1.rb[2]
rb[3] => adder:add1.data1x[3]
rb[3] => subtractor:sub1.rb[3]
rb[3] => nand_logic:nnd1.rb[3]
rb[4] => adder:add1.data1x[4]
rb[4] => subtractor:sub1.rb[4]
rb[4] => nand_logic:nnd1.rb[4]
rb[5] => adder:add1.data1x[5]
rb[5] => subtractor:sub1.rb[5]
rb[5] => nand_logic:nnd1.rb[5]
rb[6] => adder:add1.data1x[6]
rb[6] => subtractor:sub1.rb[6]
rb[6] => nand_logic:nnd1.rb[6]
rb[7] => adder:add1.data1x[7]
rb[7] => subtractor:sub1.rb[7]
rb[7] => nand_logic:nnd1.rb[7]
rb[8] => adder:add1.data1x[8]
rb[8] => subtractor:sub1.rb[8]
rb[8] => nand_logic:nnd1.rb[8]
rb[9] => adder:add1.data1x[9]
rb[9] => subtractor:sub1.rb[9]
rb[9] => nand_logic:nnd1.rb[9]
rb[10] => adder:add1.data1x[10]
rb[10] => subtractor:sub1.rb[10]
rb[10] => nand_logic:nnd1.rb[10]
rb[11] => adder:add1.data1x[11]
rb[11] => subtractor:sub1.rb[11]
rb[11] => nand_logic:nnd1.rb[11]
rb[12] => adder:add1.data1x[12]
rb[12] => subtractor:sub1.rb[12]
rb[12] => nand_logic:nnd1.rb[12]
rb[13] => adder:add1.data1x[13]
rb[13] => subtractor:sub1.rb[13]
rb[13] => nand_logic:nnd1.rb[13]
rb[14] => adder:add1.data1x[14]
rb[14] => subtractor:sub1.rb[14]
rb[14] => nand_logic:nnd1.rb[14]
rb[15] => adder:add1.data1x[15]
rb[15] => subtractor:sub1.rb[15]
rb[15] => nand_logic:nnd1.rb[15]
rc[0] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[1] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[2] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[3] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[4] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[5] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[6] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[7] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[8] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[9] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[10] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[11] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[12] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[13] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[14] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[15] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[0] => zero_temp.IN1
alu_ctrl[0] => carry_temp.IN1
alu_ctrl[0] => zero_temp.IN1
alu_ctrl[0] => zero_temp.IN1
alu_ctrl[0] => Equal0.IN1
alu_ctrl[0] => Equal1.IN1
alu_ctrl[1] => zero_temp.IN1
alu_ctrl[1] => carry_temp.IN1
alu_ctrl[1] => zero_temp.IN1
alu_ctrl[1] => zero_temp.IN1
alu_ctrl[1] => Equal0.IN0
alu_ctrl[1] => Equal1.IN0
op_2in[0] => temp_carry_en.IN0
op_2in[0] => temp_carry_en.IN0
op_2in[0] => temp_zero_en.IN0
op_2in[0] => temp_zero_en.IN0
op_2in[0] => temp_carry_en.IN0
op_2in[0] => temp_zero_en.IN0
op_2in[0] => Equal2.IN1
op_2in[0] => Equal3.IN1
op_2in[0] => Equal4.IN0
op_2in[1] => temp_carry_en.IN1
op_2in[1] => temp_carry_en.IN1
op_2in[1] => temp_zero_en.IN1
op_2in[1] => temp_zero_en.IN1
op_2in[1] => temp_carry_en.IN1
op_2in[1] => temp_zero_en.IN1
op_2in[1] => Equal2.IN0
op_2in[1] => Equal3.IN0
op_2in[1] => Equal4.IN1
enable_carry => temp_carry_en.IN1
enable_zero => temp_zero_en.IN1
clock => register_1bit:reg1.clock
clock => register_1bit:reg2.clock
reset => register_1bit:reg1.reset
reset => register_1bit:reg2.reset
carry_flag <= carry_temp.DB_MAX_OUTPUT_PORT_TYPE
zero_flag_in <= zero_temp.DB_MAX_OUTPUT_PORT_TYPE
zero_flag_out <= register_1bit:reg2.dataOut


|microprocessor|execute:executed|alu:alu1|adder:add1
data0x[0] => parallel_add:parallel_add_component.data[0][0]
data0x[1] => parallel_add:parallel_add_component.data[0][1]
data0x[2] => parallel_add:parallel_add_component.data[0][2]
data0x[3] => parallel_add:parallel_add_component.data[0][3]
data0x[4] => parallel_add:parallel_add_component.data[0][4]
data0x[5] => parallel_add:parallel_add_component.data[0][5]
data0x[6] => parallel_add:parallel_add_component.data[0][6]
data0x[7] => parallel_add:parallel_add_component.data[0][7]
data0x[8] => parallel_add:parallel_add_component.data[0][8]
data0x[9] => parallel_add:parallel_add_component.data[0][9]
data0x[10] => parallel_add:parallel_add_component.data[0][10]
data0x[11] => parallel_add:parallel_add_component.data[0][11]
data0x[12] => parallel_add:parallel_add_component.data[0][12]
data0x[13] => parallel_add:parallel_add_component.data[0][13]
data0x[14] => parallel_add:parallel_add_component.data[0][14]
data0x[15] => parallel_add:parallel_add_component.data[0][15]
data1x[0] => parallel_add:parallel_add_component.data[1][0]
data1x[1] => parallel_add:parallel_add_component.data[1][1]
data1x[2] => parallel_add:parallel_add_component.data[1][2]
data1x[3] => parallel_add:parallel_add_component.data[1][3]
data1x[4] => parallel_add:parallel_add_component.data[1][4]
data1x[5] => parallel_add:parallel_add_component.data[1][5]
data1x[6] => parallel_add:parallel_add_component.data[1][6]
data1x[7] => parallel_add:parallel_add_component.data[1][7]
data1x[8] => parallel_add:parallel_add_component.data[1][8]
data1x[9] => parallel_add:parallel_add_component.data[1][9]
data1x[10] => parallel_add:parallel_add_component.data[1][10]
data1x[11] => parallel_add:parallel_add_component.data[1][11]
data1x[12] => parallel_add:parallel_add_component.data[1][12]
data1x[13] => parallel_add:parallel_add_component.data[1][13]
data1x[14] => parallel_add:parallel_add_component.data[1][14]
data1x[15] => parallel_add:parallel_add_component.data[1][15]
result[0] <= parallel_add:parallel_add_component.result[0]
result[1] <= parallel_add:parallel_add_component.result[1]
result[2] <= parallel_add:parallel_add_component.result[2]
result[3] <= parallel_add:parallel_add_component.result[3]
result[4] <= parallel_add:parallel_add_component.result[4]
result[5] <= parallel_add:parallel_add_component.result[5]
result[6] <= parallel_add:parallel_add_component.result[6]
result[7] <= parallel_add:parallel_add_component.result[7]
result[8] <= parallel_add:parallel_add_component.result[8]
result[9] <= parallel_add:parallel_add_component.result[9]
result[10] <= parallel_add:parallel_add_component.result[10]
result[11] <= parallel_add:parallel_add_component.result[11]
result[12] <= parallel_add:parallel_add_component.result[12]
result[13] <= parallel_add:parallel_add_component.result[13]
result[14] <= parallel_add:parallel_add_component.result[14]
result[15] <= parallel_add:parallel_add_component.result[15]
result[16] <= parallel_add:parallel_add_component.result[16]
zero_flag <= zero_flag.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed|alu:alu1|adder:add1|parallel_add:parallel_add_component
data[0][0] => par_add_gve:auto_generated.data[0]
data[0][1] => par_add_gve:auto_generated.data[1]
data[0][2] => par_add_gve:auto_generated.data[2]
data[0][3] => par_add_gve:auto_generated.data[3]
data[0][4] => par_add_gve:auto_generated.data[4]
data[0][5] => par_add_gve:auto_generated.data[5]
data[0][6] => par_add_gve:auto_generated.data[6]
data[0][7] => par_add_gve:auto_generated.data[7]
data[0][8] => par_add_gve:auto_generated.data[8]
data[0][9] => par_add_gve:auto_generated.data[9]
data[0][10] => par_add_gve:auto_generated.data[10]
data[0][11] => par_add_gve:auto_generated.data[11]
data[0][12] => par_add_gve:auto_generated.data[12]
data[0][13] => par_add_gve:auto_generated.data[13]
data[0][14] => par_add_gve:auto_generated.data[14]
data[0][15] => par_add_gve:auto_generated.data[15]
data[1][0] => par_add_gve:auto_generated.data[16]
data[1][1] => par_add_gve:auto_generated.data[17]
data[1][2] => par_add_gve:auto_generated.data[18]
data[1][3] => par_add_gve:auto_generated.data[19]
data[1][4] => par_add_gve:auto_generated.data[20]
data[1][5] => par_add_gve:auto_generated.data[21]
data[1][6] => par_add_gve:auto_generated.data[22]
data[1][7] => par_add_gve:auto_generated.data[23]
data[1][8] => par_add_gve:auto_generated.data[24]
data[1][9] => par_add_gve:auto_generated.data[25]
data[1][10] => par_add_gve:auto_generated.data[26]
data[1][11] => par_add_gve:auto_generated.data[27]
data[1][12] => par_add_gve:auto_generated.data[28]
data[1][13] => par_add_gve:auto_generated.data[29]
data[1][14] => par_add_gve:auto_generated.data[30]
data[1][15] => par_add_gve:auto_generated.data[31]
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_gve:auto_generated.result[0]
result[1] <= par_add_gve:auto_generated.result[1]
result[2] <= par_add_gve:auto_generated.result[2]
result[3] <= par_add_gve:auto_generated.result[3]
result[4] <= par_add_gve:auto_generated.result[4]
result[5] <= par_add_gve:auto_generated.result[5]
result[6] <= par_add_gve:auto_generated.result[6]
result[7] <= par_add_gve:auto_generated.result[7]
result[8] <= par_add_gve:auto_generated.result[8]
result[9] <= par_add_gve:auto_generated.result[9]
result[10] <= par_add_gve:auto_generated.result[10]
result[11] <= par_add_gve:auto_generated.result[11]
result[12] <= par_add_gve:auto_generated.result[12]
result[13] <= par_add_gve:auto_generated.result[13]
result[14] <= par_add_gve:auto_generated.result[14]
result[15] <= par_add_gve:auto_generated.result[15]
result[16] <= par_add_gve:auto_generated.result[16]


|microprocessor|execute:executed|alu:alu1|adder:add1|parallel_add:parallel_add_component|par_add_gve:auto_generated
data[0] => sft2a[0].DATAIN
data[1] => sft2a[1].DATAIN
data[2] => sft2a[2].DATAIN
data[3] => sft2a[3].DATAIN
data[4] => sft2a[4].DATAIN
data[5] => sft2a[5].DATAIN
data[6] => sft2a[6].DATAIN
data[7] => sft2a[7].DATAIN
data[8] => sft2a[8].DATAIN
data[9] => sft2a[9].DATAIN
data[10] => sft2a[10].DATAIN
data[11] => sft2a[11].DATAIN
data[12] => sft2a[12].DATAIN
data[13] => sft2a[13].DATAIN
data[14] => sft2a[14].DATAIN
data[15] => sft2a[15].DATAIN
data[16] => sft3a[0].DATAIN
data[17] => sft3a[1].DATAIN
data[18] => sft3a[2].DATAIN
data[19] => sft3a[3].DATAIN
data[20] => sft3a[4].DATAIN
data[21] => sft3a[5].DATAIN
data[22] => sft3a[6].DATAIN
data[23] => sft3a[7].DATAIN
data[24] => sft3a[8].DATAIN
data[25] => sft3a[9].DATAIN
data[26] => sft3a[10].DATAIN
data[27] => sft3a[11].DATAIN
data[28] => sft3a[12].DATAIN
data[29] => sft3a[13].DATAIN
data[30] => sft3a[14].DATAIN
data[31] => sft3a[15].DATAIN
result[0] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed|alu:alu1|subtractor:sub1
ra[0] => temp.IN0
ra[1] => temp.IN0
ra[2] => temp.IN0
ra[3] => temp.IN0
ra[4] => temp.IN0
ra[5] => temp.IN0
ra[6] => temp.IN0
ra[7] => temp.IN0
ra[8] => temp.IN0
ra[9] => temp.IN0
ra[10] => temp.IN0
ra[11] => temp.IN0
ra[12] => temp.IN0
ra[13] => temp.IN0
ra[14] => temp.IN0
ra[15] => temp.IN0
rb[0] => temp.IN1
rb[1] => temp.IN1
rb[2] => temp.IN1
rb[3] => temp.IN1
rb[4] => temp.IN1
rb[5] => temp.IN1
rb[6] => temp.IN1
rb[7] => temp.IN1
rb[8] => temp.IN1
rb[9] => temp.IN1
rb[10] => temp.IN1
rb[11] => temp.IN1
rb[12] => temp.IN1
rb[13] => temp.IN1
rb[14] => temp.IN1
rb[15] => temp.IN1
rc[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE
zero_flag <= zero_flag.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed|alu:alu1|nand_logic:nnd1
ra[0] => rc1.IN0
ra[1] => rc1.IN0
ra[2] => rc1.IN0
ra[3] => rc1.IN0
ra[4] => rc1.IN0
ra[5] => rc1.IN0
ra[6] => rc1.IN0
ra[7] => rc1.IN0
ra[8] => rc1.IN0
ra[9] => rc1.IN0
ra[10] => rc1.IN0
ra[11] => rc1.IN0
ra[12] => rc1.IN0
ra[13] => rc1.IN0
ra[14] => rc1.IN0
ra[15] => rc1.IN0
rb[0] => rc1.IN1
rb[1] => rc1.IN1
rb[2] => rc1.IN1
rb[3] => rc1.IN1
rb[4] => rc1.IN1
rb[5] => rc1.IN1
rb[6] => rc1.IN1
rb[7] => rc1.IN1
rb[8] => rc1.IN1
rb[9] => rc1.IN1
rb[10] => rc1.IN1
rb[11] => rc1.IN1
rb[12] => rc1.IN1
rb[13] => rc1.IN1
rb[14] => rc1.IN1
rb[15] => rc1.IN1
rc[0] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[1] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[2] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[3] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[4] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[5] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[6] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[7] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[8] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[9] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[10] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[11] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[12] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[13] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[14] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[15] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
zero_flag <= zero_flag.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|execute:executed|alu:alu1|register_1bit:reg1
dataIn => data.DATAIN
enable => data.ENA
dataOut <= data.DB_MAX_OUTPUT_PORT_TYPE
clock => data.CLK
reset => data.ACLR


|microprocessor|execute:executed|alu:alu1|register_1bit:reg2
dataIn => data.DATAIN
enable => data.ENA
dataOut <= data.DB_MAX_OUTPUT_PORT_TYPE
clock => data.CLK
reset => data.ACLR


|microprocessor|mem_access:memory
clock => ~NO_FANOUT~
clock_mem => data_memory:data_mem.clock
reset => ~NO_FANOUT~
pcAlu_result[0] => mux2:pc_mux.in1[0]
pcAlu_result[1] => mux2:pc_mux.in1[1]
pcAlu_result[2] => mux2:pc_mux.in1[2]
pcAlu_result[3] => mux2:pc_mux.in1[3]
pcAlu_result[4] => mux2:pc_mux.in1[4]
pcAlu_result[5] => mux2:pc_mux.in1[5]
pcAlu_result[6] => mux2:pc_mux.in1[6]
pcAlu_result[7] => mux2:pc_mux.in1[7]
pcAlu_result[8] => mux2:pc_mux.in1[8]
pcAlu_result[9] => mux2:pc_mux.in1[9]
pcAlu_result[10] => mux2:pc_mux.in1[10]
pcAlu_result[11] => mux2:pc_mux.in1[11]
pcAlu_result[12] => mux2:pc_mux.in1[12]
pcAlu_result[13] => mux2:pc_mux.in1[13]
pcAlu_result[14] => mux2:pc_mux.in1[14]
pcAlu_result[15] => mux2:pc_mux.in1[15]
pcPlusOne[0] => pcPlusOne_out[0].DATAIN
pcPlusOne[1] => pcPlusOne_out[1].DATAIN
pcPlusOne[2] => pcPlusOne_out[2].DATAIN
pcPlusOne[3] => pcPlusOne_out[3].DATAIN
pcPlusOne[4] => pcPlusOne_out[4].DATAIN
pcPlusOne[5] => pcPlusOne_out[5].DATAIN
pcPlusOne[6] => pcPlusOne_out[6].DATAIN
pcPlusOne[7] => pcPlusOne_out[7].DATAIN
pcPlusOne[8] => pcPlusOne_out[8].DATAIN
pcPlusOne[9] => pcPlusOne_out[9].DATAIN
pcPlusOne[10] => pcPlusOne_out[10].DATAIN
pcPlusOne[11] => pcPlusOne_out[11].DATAIN
pcPlusOne[12] => pcPlusOne_out[12].DATAIN
pcPlusOne[13] => pcPlusOne_out[13].DATAIN
pcPlusOne[14] => pcPlusOne_out[14].DATAIN
pcPlusOne[15] => pcPlusOne_out[15].DATAIN
regA[0] => mux2:data_mem_mux.in0[0]
regA[1] => mux2:data_mem_mux.in0[1]
regA[2] => mux2:data_mem_mux.in0[2]
regA[3] => mux2:data_mem_mux.in0[3]
regA[4] => mux2:data_mem_mux.in0[4]
regA[5] => mux2:data_mem_mux.in0[5]
regA[6] => mux2:data_mem_mux.in0[6]
regA[7] => mux2:data_mem_mux.in0[7]
regA[8] => mux2:data_mem_mux.in0[8]
regA[9] => mux2:data_mem_mux.in0[9]
regA[10] => mux2:data_mem_mux.in0[10]
regA[11] => mux2:data_mem_mux.in0[11]
regA[12] => mux2:data_mem_mux.in0[12]
regA[13] => mux2:data_mem_mux.in0[13]
regA[14] => mux2:data_mem_mux.in0[14]
regA[15] => mux2:data_mem_mux.in0[15]
ALUresult[0] => data_memory:data_mem.address[0]
ALUresult[0] => ALUresult_out[0].DATAIN
ALUresult[1] => data_memory:data_mem.address[1]
ALUresult[1] => ALUresult_out[1].DATAIN
ALUresult[2] => data_memory:data_mem.address[2]
ALUresult[2] => ALUresult_out[2].DATAIN
ALUresult[3] => data_memory:data_mem.address[3]
ALUresult[3] => ALUresult_out[3].DATAIN
ALUresult[4] => data_memory:data_mem.address[4]
ALUresult[4] => ALUresult_out[4].DATAIN
ALUresult[5] => data_memory:data_mem.address[5]
ALUresult[5] => ALUresult_out[5].DATAIN
ALUresult[6] => data_memory:data_mem.address[6]
ALUresult[6] => ALUresult_out[6].DATAIN
ALUresult[7] => data_memory:data_mem.address[7]
ALUresult[7] => ALUresult_out[7].DATAIN
ALUresult[8] => data_memory:data_mem.address[8]
ALUresult[8] => ALUresult_out[8].DATAIN
ALUresult[9] => data_memory:data_mem.address[9]
ALUresult[9] => ALUresult_out[9].DATAIN
ALUresult[10] => data_memory:data_mem.address[10]
ALUresult[10] => ALUresult_out[10].DATAIN
ALUresult[11] => data_memory:data_mem.address[11]
ALUresult[11] => ALUresult_out[11].DATAIN
ALUresult[12] => data_memory:data_mem.address[12]
ALUresult[12] => ALUresult_out[12].DATAIN
ALUresult[13] => data_memory:data_mem.address[13]
ALUresult[13] => ALUresult_out[13].DATAIN
ALUresult[14] => data_memory:data_mem.address[14]
ALUresult[14] => ALUresult_out[14].DATAIN
ALUresult[15] => data_memory:data_mem.address[15]
ALUresult[15] => ALUresult_out[15].DATAIN
regB[0] => mux2:pc_mux.in0[0]
regB[0] => mux2:data_mem_mux.in1[0]
regB[1] => mux2:pc_mux.in0[1]
regB[1] => mux2:data_mem_mux.in1[1]
regB[2] => mux2:pc_mux.in0[2]
regB[2] => mux2:data_mem_mux.in1[2]
regB[3] => mux2:pc_mux.in0[3]
regB[3] => mux2:data_mem_mux.in1[3]
regB[4] => mux2:pc_mux.in0[4]
regB[4] => mux2:data_mem_mux.in1[4]
regB[5] => mux2:pc_mux.in0[5]
regB[5] => mux2:data_mem_mux.in1[5]
regB[6] => mux2:pc_mux.in0[6]
regB[6] => mux2:data_mem_mux.in1[6]
regB[7] => mux2:pc_mux.in0[7]
regB[7] => mux2:data_mem_mux.in1[7]
regB[8] => mux2:pc_mux.in0[8]
regB[8] => mux2:data_mem_mux.in1[8]
regB[9] => mux2:pc_mux.in0[9]
regB[9] => mux2:data_mem_mux.in1[9]
regB[10] => mux2:pc_mux.in0[10]
regB[10] => mux2:data_mem_mux.in1[10]
regB[11] => mux2:pc_mux.in0[11]
regB[11] => mux2:data_mem_mux.in1[11]
regB[12] => mux2:pc_mux.in0[12]
regB[12] => mux2:data_mem_mux.in1[12]
regB[13] => mux2:pc_mux.in0[13]
regB[13] => mux2:data_mem_mux.in1[13]
regB[14] => mux2:pc_mux.in0[14]
regB[14] => mux2:data_mem_mux.in1[14]
regB[15] => mux2:pc_mux.in0[15]
regB[15] => mux2:data_mem_mux.in1[15]
signExtend[0] => signExtend_out[0].DATAIN
signExtend[1] => signExtend_out[1].DATAIN
signExtend[2] => signExtend_out[2].DATAIN
signExtend[3] => signExtend_out[3].DATAIN
signExtend[4] => signExtend_out[4].DATAIN
signExtend[5] => signExtend_out[5].DATAIN
signExtend[6] => signExtend_out[6].DATAIN
signExtend[7] => signExtend_out[7].DATAIN
signExtend[8] => signExtend_out[8].DATAIN
signExtend[9] => signExtend_out[9].DATAIN
signExtend[10] => signExtend_out[10].DATAIN
signExtend[11] => signExtend_out[11].DATAIN
signExtend[12] => signExtend_out[12].DATAIN
signExtend[13] => signExtend_out[13].DATAIN
signExtend[14] => signExtend_out[14].DATAIN
signExtend[15] => signExtend_out[15].DATAIN
pcMux_ctrl => mux2:pc_mux.sel
mem_mux_ctrl => mux2:data_mem_mux.sel
memWrite_en => wren.IN0
rf_dataIn_mux_ctrl[0] => rf_dataIn_mux_ctrl_out[0].DATAIN
rf_dataIn_mux_ctrl[1] => rf_dataIn_mux_ctrl_out[1].DATAIN
rfDataInSel[0] => rfDataInSel_out[0].DATAIN
rfDataInSel[1] => rfDataInSel_out[1].DATAIN
rfDataInSel[2] => rfDataInSel_out[2].DATAIN
counterMuxIn => counterMuxOut.DATAIN
rf_wren_mux_ctrl => rf_wren_mux_ctrl_out.DATAIN
rf_wren => rf_wren_out.DATAIN
r7_enable => r7_enable_out.DATAIN
pcRegMux_crtl_in => pcRegMux_crtl.DATAIN
NOP_in => wren.IN1
NOP_in => NOP_out.DATAIN
pc_mux_out[0] <= mux2:pc_mux.output[0]
pc_mux_out[1] <= mux2:pc_mux.output[1]
pc_mux_out[2] <= mux2:pc_mux.output[2]
pc_mux_out[3] <= mux2:pc_mux.output[3]
pc_mux_out[4] <= mux2:pc_mux.output[4]
pc_mux_out[5] <= mux2:pc_mux.output[5]
pc_mux_out[6] <= mux2:pc_mux.output[6]
pc_mux_out[7] <= mux2:pc_mux.output[7]
pc_mux_out[8] <= mux2:pc_mux.output[8]
pc_mux_out[9] <= mux2:pc_mux.output[9]
pc_mux_out[10] <= mux2:pc_mux.output[10]
pc_mux_out[11] <= mux2:pc_mux.output[11]
pc_mux_out[12] <= mux2:pc_mux.output[12]
pc_mux_out[13] <= mux2:pc_mux.output[13]
pc_mux_out[14] <= mux2:pc_mux.output[14]
pc_mux_out[15] <= mux2:pc_mux.output[15]
pcPlusOne_out[0] <= pcPlusOne[0].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[1] <= pcPlusOne[1].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[2] <= pcPlusOne[2].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[3] <= pcPlusOne[3].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[4] <= pcPlusOne[4].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[5] <= pcPlusOne[5].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[6] <= pcPlusOne[6].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[7] <= pcPlusOne[7].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[8] <= pcPlusOne[8].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[9] <= pcPlusOne[9].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[10] <= pcPlusOne[10].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[11] <= pcPlusOne[11].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[12] <= pcPlusOne[12].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[13] <= pcPlusOne[13].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[14] <= pcPlusOne[14].DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne_out[15] <= pcPlusOne[15].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[0] <= data_memory:data_mem.q[0]
mem_data_out[1] <= data_memory:data_mem.q[1]
mem_data_out[2] <= data_memory:data_mem.q[2]
mem_data_out[3] <= data_memory:data_mem.q[3]
mem_data_out[4] <= data_memory:data_mem.q[4]
mem_data_out[5] <= data_memory:data_mem.q[5]
mem_data_out[6] <= data_memory:data_mem.q[6]
mem_data_out[7] <= data_memory:data_mem.q[7]
mem_data_out[8] <= data_memory:data_mem.q[8]
mem_data_out[9] <= data_memory:data_mem.q[9]
mem_data_out[10] <= data_memory:data_mem.q[10]
mem_data_out[11] <= data_memory:data_mem.q[11]
mem_data_out[12] <= data_memory:data_mem.q[12]
mem_data_out[13] <= data_memory:data_mem.q[13]
mem_data_out[14] <= data_memory:data_mem.q[14]
mem_data_out[15] <= data_memory:data_mem.q[15]
ALUresult_out[0] <= ALUresult[0].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[1] <= ALUresult[1].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[2] <= ALUresult[2].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[3] <= ALUresult[3].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[4] <= ALUresult[4].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[5] <= ALUresult[5].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[6] <= ALUresult[6].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[7] <= ALUresult[7].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[8] <= ALUresult[8].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[9] <= ALUresult[9].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[10] <= ALUresult[10].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[11] <= ALUresult[11].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[12] <= ALUresult[12].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[13] <= ALUresult[13].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[14] <= ALUresult[14].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[15] <= ALUresult[15].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[0] <= signExtend[0].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[1] <= signExtend[1].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[2] <= signExtend[2].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[3] <= signExtend[3].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[4] <= signExtend[4].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[5] <= signExtend[5].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[6] <= signExtend[6].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[7] <= signExtend[7].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[8] <= signExtend[8].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[9] <= signExtend[9].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[10] <= signExtend[10].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[11] <= signExtend[11].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[12] <= signExtend[12].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[13] <= signExtend[13].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[14] <= signExtend[14].DB_MAX_OUTPUT_PORT_TYPE
signExtend_out[15] <= signExtend[15].DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_mux_ctrl_out[0] <= rf_dataIn_mux_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
rf_dataIn_mux_ctrl_out[1] <= rf_dataIn_mux_ctrl[1].DB_MAX_OUTPUT_PORT_TYPE
rfDataInSel_out[0] <= rfDataInSel[0].DB_MAX_OUTPUT_PORT_TYPE
rfDataInSel_out[1] <= rfDataInSel[1].DB_MAX_OUTPUT_PORT_TYPE
rfDataInSel_out[2] <= rfDataInSel[2].DB_MAX_OUTPUT_PORT_TYPE
counterMuxOut <= counterMuxIn.DB_MAX_OUTPUT_PORT_TYPE
rf_wren_mux_ctrl_out <= rf_wren_mux_ctrl.DB_MAX_OUTPUT_PORT_TYPE
rf_wren_out <= rf_wren.DB_MAX_OUTPUT_PORT_TYPE
r7_enable_out <= r7_enable.DB_MAX_OUTPUT_PORT_TYPE
pcRegMux_crtl <= pcRegMux_crtl_in.DB_MAX_OUTPUT_PORT_TYPE
NOP_out <= NOP_in.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|mem_access:memory|mux2:pc_mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|mem_access:memory|mux2:data_mem_mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|mem_access:memory|data_memory:data_mem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|microprocessor|mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component
wren_a => altsyncram_jhs3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jhs3:auto_generated.data_a[0]
data_a[1] => altsyncram_jhs3:auto_generated.data_a[1]
data_a[2] => altsyncram_jhs3:auto_generated.data_a[2]
data_a[3] => altsyncram_jhs3:auto_generated.data_a[3]
data_a[4] => altsyncram_jhs3:auto_generated.data_a[4]
data_a[5] => altsyncram_jhs3:auto_generated.data_a[5]
data_a[6] => altsyncram_jhs3:auto_generated.data_a[6]
data_a[7] => altsyncram_jhs3:auto_generated.data_a[7]
data_a[8] => altsyncram_jhs3:auto_generated.data_a[8]
data_a[9] => altsyncram_jhs3:auto_generated.data_a[9]
data_a[10] => altsyncram_jhs3:auto_generated.data_a[10]
data_a[11] => altsyncram_jhs3:auto_generated.data_a[11]
data_a[12] => altsyncram_jhs3:auto_generated.data_a[12]
data_a[13] => altsyncram_jhs3:auto_generated.data_a[13]
data_a[14] => altsyncram_jhs3:auto_generated.data_a[14]
data_a[15] => altsyncram_jhs3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jhs3:auto_generated.address_a[0]
address_a[1] => altsyncram_jhs3:auto_generated.address_a[1]
address_a[2] => altsyncram_jhs3:auto_generated.address_a[2]
address_a[3] => altsyncram_jhs3:auto_generated.address_a[3]
address_a[4] => altsyncram_jhs3:auto_generated.address_a[4]
address_a[5] => altsyncram_jhs3:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jhs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jhs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_jhs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_jhs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_jhs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_jhs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_jhs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_jhs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_jhs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_jhs3:auto_generated.q_a[8]
q_a[9] <= altsyncram_jhs3:auto_generated.q_a[9]
q_a[10] <= altsyncram_jhs3:auto_generated.q_a[10]
q_a[11] <= altsyncram_jhs3:auto_generated.q_a[11]
q_a[12] <= altsyncram_jhs3:auto_generated.q_a[12]
q_a[13] <= altsyncram_jhs3:auto_generated.q_a[13]
q_a[14] <= altsyncram_jhs3:auto_generated.q_a[14]
q_a[15] <= altsyncram_jhs3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|microprocessor|mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|microprocessor|writeBack:writes
pc_mux_out[0] => mux2:mux.in0[0]
pc_mux_out[1] => mux2:mux.in0[1]
pc_mux_out[2] => mux2:mux.in0[2]
pc_mux_out[3] => mux2:mux.in0[3]
pc_mux_out[4] => mux2:mux.in0[4]
pc_mux_out[5] => mux2:mux.in0[5]
pc_mux_out[6] => mux2:mux.in0[6]
pc_mux_out[7] => mux2:mux.in0[7]
pc_mux_out[8] => mux2:mux.in0[8]
pc_mux_out[9] => mux2:mux.in0[9]
pc_mux_out[10] => mux2:mux.in0[10]
pc_mux_out[11] => mux2:mux.in0[11]
pc_mux_out[12] => mux2:mux.in0[12]
pc_mux_out[13] => mux2:mux.in0[13]
pc_mux_out[14] => mux2:mux.in0[14]
pc_mux_out[15] => mux2:mux.in0[15]
alu_out[0] => mux4:dataMux.in2[0]
alu_out[1] => mux4:dataMux.in2[1]
alu_out[2] => mux4:dataMux.in2[2]
alu_out[3] => mux4:dataMux.in2[3]
alu_out[4] => mux4:dataMux.in2[4]
alu_out[5] => mux4:dataMux.in2[5]
alu_out[6] => mux4:dataMux.in2[6]
alu_out[7] => mux4:dataMux.in2[7]
alu_out[8] => mux4:dataMux.in2[8]
alu_out[9] => mux4:dataMux.in2[9]
alu_out[10] => mux4:dataMux.in2[10]
alu_out[11] => mux4:dataMux.in2[11]
alu_out[12] => mux4:dataMux.in2[12]
alu_out[13] => mux4:dataMux.in2[13]
alu_out[14] => mux4:dataMux.in2[14]
alu_out[15] => mux4:dataMux.in2[15]
memData_out[0] => mux4:dataMux.in1[0]
memData_out[1] => mux4:dataMux.in1[1]
memData_out[2] => mux4:dataMux.in1[2]
memData_out[3] => mux4:dataMux.in1[3]
memData_out[4] => mux4:dataMux.in1[4]
memData_out[5] => mux4:dataMux.in1[5]
memData_out[6] => mux4:dataMux.in1[6]
memData_out[7] => mux4:dataMux.in1[7]
memData_out[8] => mux4:dataMux.in1[8]
memData_out[9] => mux4:dataMux.in1[9]
memData_out[10] => mux4:dataMux.in1[10]
memData_out[11] => mux4:dataMux.in1[11]
memData_out[12] => mux4:dataMux.in1[12]
memData_out[13] => mux4:dataMux.in1[13]
memData_out[14] => mux4:dataMux.in1[14]
memData_out[15] => mux4:dataMux.in1[15]
rf_dataIn_mux_crtl[0] => mux4:dataMux.sel[0]
rf_dataIn_mux_crtl[1] => mux4:dataMux.sel[1]
signExtender[0] => mux4:dataMux.in3[0]
signExtender[1] => mux4:dataMux.in3[1]
signExtender[2] => mux4:dataMux.in3[2]
signExtender[3] => mux4:dataMux.in3[3]
signExtender[4] => mux4:dataMux.in3[4]
signExtender[5] => mux4:dataMux.in3[5]
signExtender[6] => mux4:dataMux.in3[6]
signExtender[7] => mux4:dataMux.in3[7]
signExtender[8] => mux4:dataMux.in3[8]
signExtender[9] => mux4:dataMux.in3[9]
signExtender[10] => mux4:dataMux.in3[10]
signExtender[11] => mux4:dataMux.in3[11]
signExtender[12] => mux4:dataMux.in3[12]
signExtender[13] => mux4:dataMux.in3[13]
signExtender[14] => mux4:dataMux.in3[14]
signExtender[15] => mux4:dataMux.in3[15]
pcPlusOne[0] => mux4:dataMux.in0[0]
pcPlusOne[1] => mux4:dataMux.in0[1]
pcPlusOne[2] => mux4:dataMux.in0[2]
pcPlusOne[3] => mux4:dataMux.in0[3]
pcPlusOne[4] => mux4:dataMux.in0[4]
pcPlusOne[5] => mux4:dataMux.in0[5]
pcPlusOne[6] => mux4:dataMux.in0[6]
pcPlusOne[7] => mux4:dataMux.in0[7]
pcPlusOne[8] => mux4:dataMux.in0[8]
pcPlusOne[9] => mux4:dataMux.in0[9]
pcPlusOne[10] => mux4:dataMux.in0[10]
pcPlusOne[11] => mux4:dataMux.in0[11]
pcPlusOne[12] => mux4:dataMux.in0[12]
pcPlusOne[13] => mux4:dataMux.in0[13]
pcPlusOne[14] => mux4:dataMux.in0[14]
pcPlusOne[15] => mux4:dataMux.in0[15]
rfDataInsel[0] => pcMuxSel.IN0
rfDataInsel[0] => rfDataInsel_out[0].DATAIN
rfDataInsel[1] => pcMuxSel.IN1
rfDataInsel[1] => rfDataInsel_out[1].DATAIN
rfDataInsel[2] => pcMuxSel.IN1
rfDataInsel[2] => rfDataInsel_out[2].DATAIN
pcRegMux_crtl_in => pcRegMux_crtl.IN1
counterMuxOut => mux2:writeMux.in1[0]
rf_wren_mux_crtl => mux2:writeMux.sel
rf_wren => mux2:writeMux.in0[0]
r7_enable => r7_enable_out.IN0
NOP_in => r7_enable_out.IN1
NOP_in => pcRegMux_crtl.IN1
NOP_in => regWrite.IN1
pcRegMux_crtl <= pcRegMux_crtl.DB_MAX_OUTPUT_PORT_TYPE
r7_enable_out <= r7_enable_out.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= regWrite.DB_MAX_OUTPUT_PORT_TYPE
DataIn[0] <= mux4:dataMux.output[0]
DataIn[1] <= mux4:dataMux.output[1]
DataIn[2] <= mux4:dataMux.output[2]
DataIn[3] <= mux4:dataMux.output[3]
DataIn[4] <= mux4:dataMux.output[4]
DataIn[5] <= mux4:dataMux.output[5]
DataIn[6] <= mux4:dataMux.output[6]
DataIn[7] <= mux4:dataMux.output[7]
DataIn[8] <= mux4:dataMux.output[8]
DataIn[9] <= mux4:dataMux.output[9]
DataIn[10] <= mux4:dataMux.output[10]
DataIn[11] <= mux4:dataMux.output[11]
DataIn[12] <= mux4:dataMux.output[12]
DataIn[13] <= mux4:dataMux.output[13]
DataIn[14] <= mux4:dataMux.output[14]
DataIn[15] <= mux4:dataMux.output[15]
pcIn[0] <= mux2:mux.output[0]
pcIn[1] <= mux2:mux.output[1]
pcIn[2] <= mux2:mux.output[2]
pcIn[3] <= mux2:mux.output[3]
pcIn[4] <= mux2:mux.output[4]
pcIn[5] <= mux2:mux.output[5]
pcIn[6] <= mux2:mux.output[6]
pcIn[7] <= mux2:mux.output[7]
pcIn[8] <= mux2:mux.output[8]
pcIn[9] <= mux2:mux.output[9]
pcIn[10] <= mux2:mux.output[10]
pcIn[11] <= mux2:mux.output[11]
pcIn[12] <= mux2:mux.output[12]
pcIn[13] <= mux2:mux.output[13]
pcIn[14] <= mux2:mux.output[14]
pcIn[15] <= mux2:mux.output[15]
rfDataInsel_out[0] <= rfDataInsel[0].DB_MAX_OUTPUT_PORT_TYPE
rfDataInsel_out[1] <= rfDataInsel[1].DB_MAX_OUTPUT_PORT_TYPE
rfDataInsel_out[2] <= rfDataInsel[2].DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|writeBack:writes|mux2:mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|writeBack:writes|mux4:dataMux
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
in3[0] => output.IN1
in3[1] => output.IN1
in3[2] => output.IN1
in3[3] => output.IN1
in3[4] => output.IN1
in3[5] => output.IN1
in3[6] => output.IN1
in3[7] => output.IN1
in3[8] => output.IN1
in3[9] => output.IN1
in3[10] => output.IN1
in3[11] => output.IN1
in3[12] => output.IN1
in3[13] => output.IN1
in3[14] => output.IN1
in3[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|microprocessor|writeBack:writes|mux2:writeMux
in0[0] => output.IN0
in1[0] => output.IN0
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE


