read_verilog ../top.v
proc
memory_bram -rules uuu

design -reset
read_verilog ../top.v
synth -top top

