{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 20:35:31 2015 " "Info: Processing started: Wed Mar 18 20:35:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buffer4 -c buffer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off buffer4 -c buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file buffer4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer4-selector " "Info: Found design unit 1: buffer4-selector" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 buffer4 " "Info: Found entity 1: buffer4" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "buffer4 " "Info: Elaborating entity \"buffer4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(45) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(45): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(46) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(46): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(55) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(55): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(56) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(56): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(65) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(65): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(66) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(66): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(75) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(75): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_length buffer4.vhd(76) " "Warning (10492): VHDL Process Statement warning at buffer4.vhd(76): signal \"current_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output buffer4.vhd(32) " "Warning (10631): VHDL Process Statement warning at buffer4.vhd(32): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_length buffer4.vhd(32) " "Warning (10631): VHDL Process Statement warning at buffer4.vhd(32): inferring latch(es) for signal or variable \"current_length\", which holds its previous value in one or more paths through the process" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[0\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[0\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[1\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[1\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[2\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[2\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[3\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[3\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[4\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[4\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[5\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[5\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[6\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[6\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[7\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[7\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[8\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[8\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[9\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[9\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[10\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[10\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[11\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[11\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[12\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[12\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[13\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[13\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[14\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[14\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_length\[15\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"current_length\[15\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[0\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[1\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[2\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[3\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[4\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[5\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[6\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] buffer4.vhd(32) " "Info (10041): Inferred latch for \"output\[7\]\" at buffer4.vhd(32)" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Info: Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Info: Implemented 51 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 20:35:33 2015 " "Info: Processing ended: Wed Mar 18 20:35:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 20:35:34 2015 " "Info: Processing started: Wed Mar 18 20:35:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off buffer4 -c buffer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off buffer4 -c buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "buffer EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design buffer" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "Critical Warning: No exact pin location assignment(s) for 62 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[0] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[1] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[2] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[3] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[4] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[5] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[6] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output[7] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portNum\[0\] " "Info: Pin portNum\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portNum[0] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portNum[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portNum\[1\] " "Info: Pin portNum\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portNum[1] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portNum[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portNum\[2\] " "Info: Pin portNum\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portNum[2] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portNum[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOne\[0\] " "Info: Pin portOne\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portOne[0] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portOne[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portTwo\[0\] " "Info: Pin portTwo\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portTwo[0] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portTwo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portFour\[0\] " "Info: Pin portFour\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portFour[0] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portFour[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portThree\[0\] " "Info: Pin portThree\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portThree[0] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portThree[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOne\[1\] " "Info: Pin portOne\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portOne[1] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portOne[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portTwo\[1\] " "Info: Pin portTwo\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portTwo[1] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portTwo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portFour\[1\] " "Info: Pin portFour\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portFour[1] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portFour[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portThree\[1\] " "Info: Pin portThree\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portThree[1] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portThree[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOne\[2\] " "Info: Pin portOne\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portOne[2] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portOne[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portTwo\[2\] " "Info: Pin portTwo\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portTwo[2] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portTwo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portFour\[2\] " "Info: Pin portFour\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portFour[2] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portFour[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portThree\[2\] " "Info: Pin portThree\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portThree[2] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portThree[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOne\[3\] " "Info: Pin portOne\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portOne[3] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portOne[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portTwo\[3\] " "Info: Pin portTwo\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portTwo[3] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portTwo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portFour\[3\] " "Info: Pin portFour\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portFour[3] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portFour[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portThree\[3\] " "Info: Pin portThree\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portThree[3] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portThree[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOne\[4\] " "Info: Pin portOne\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portOne[4] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portOne[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portTwo\[4\] " "Info: Pin portTwo\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portTwo[4] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portTwo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portFour\[4\] " "Info: Pin portFour\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portFour[4] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portFour[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portThree\[4\] " "Info: Pin portThree\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portThree[4] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portThree[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOne\[5\] " "Info: Pin portOne\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portOne[5] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portOne[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portTwo\[5\] " "Info: Pin portTwo\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portTwo[5] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portTwo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portFour\[5\] " "Info: Pin portFour\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portFour[5] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portFour[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portThree\[5\] " "Info: Pin portThree\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portThree[5] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portThree[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOne\[6\] " "Info: Pin portOne\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portOne[6] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portOne[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portTwo\[6\] " "Info: Pin portTwo\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portTwo[6] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portTwo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portFour\[6\] " "Info: Pin portFour\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portFour[6] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portFour[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portThree\[6\] " "Info: Pin portThree\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portThree[6] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portThree[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOne\[7\] " "Info: Pin portOne\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portOne[7] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portOne[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portTwo\[7\] " "Info: Pin portTwo\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portTwo[7] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portTwo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portFour\[7\] " "Info: Pin portFour\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portFour[7] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portFour[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portThree\[7\] " "Info: Pin portThree\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portThree[7] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portThree[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Info: Pin enable not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { enable } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[15\] " "Info: Pin lngth_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[15] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[14\] " "Info: Pin lngth_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[14] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[12\] " "Info: Pin lngth_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[12] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[13\] " "Info: Pin lngth_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[13] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[11\] " "Info: Pin lngth_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[11] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[9\] " "Info: Pin lngth_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[9] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[10\] " "Info: Pin lngth_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[10] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[8\] " "Info: Pin lngth_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[8] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[6\] " "Info: Pin lngth_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[6] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[7\] " "Info: Pin lngth_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[7] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[2\] " "Info: Pin lngth_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[2] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[0\] " "Info: Pin lngth_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[0] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[1\] " "Info: Pin lngth_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[1] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[5\] " "Info: Pin lngth_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[5] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[3\] " "Info: Pin lngth_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[3] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lngth_in\[4\] " "Info: Pin lngth_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lngth_in[4] } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_reg.A " "Info: Destination node state_reg.A" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg.A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_reg.A  " "Info: Automatically promoted node state_reg.A " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector13~0 " "Info: Destination node Selector13~0" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_reg.A~0 " "Info: Destination node state_reg.A~0" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg.A~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg.A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~0  " "Info: Automatically promoted node process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "61 unused 3.3V 50 11 0 " "Info: Number of I/O pins in group: 61 (unused VREF, 3.3V VCCIO, 50 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.100 ns register register " "Info: Estimated most critical path is register to register delay of 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[8\] 1 REG LAB_X22_Y13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y13; Fanout = 3; REG Node = 'current_length\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.378 ns) 0.752 ns Equal0~3 2 COMB LAB_X26_Y13 1 " "Info: 2: + IC(0.374 ns) + CELL(0.378 ns) = 0.752 ns; Loc. = LAB_X26_Y13; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { current_length[8] Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 1.153 ns Equal0~6 3 COMB LAB_X26_Y13 20 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 1.153 ns; Loc. = LAB_X26_Y13; Fanout = 20; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Equal0~3 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.746 ns) 2.100 ns state_reg.E 4 REG LAB_X26_Y13 3 " "Info: 4: + IC(0.201 ns) + CELL(0.746 ns) = 2.100 ns; Loc. = LAB_X26_Y13; Fanout = 3; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { Equal0~6 state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.396 ns ( 66.48 % ) " "Info: Total cell delay = 1.396 ns ( 66.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.704 ns ( 33.52 % ) " "Info: Total interconnect delay = 0.704 ns ( 33.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { current_length[8] Equal0~3 Equal0~6 state_reg.E } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portNum\[0\] 0 " "Info: Pin \"portNum\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portNum\[1\] 0 " "Info: Pin \"portNum\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portNum\[2\] 0 " "Info: Pin \"portNum\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 20:35:39 2015 " "Info: Processing ended: Wed Mar 18 20:35:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 20:35:40 2015 " "Info: Processing started: Wed Mar 18 20:35:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off buffer4 -c buffer " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off buffer4 -c buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 20:35:42 2015 " "Info: Processing ended: Wed Mar 18 20:35:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 20:35:44 2015 " "Info: Processing started: Wed Mar 18 20:35:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off buffer4 -c buffer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off buffer4 -c buffer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[0\] " "Warning: Node \"current_length\[0\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[9\] " "Warning: Node \"current_length\[9\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[10\] " "Warning: Node \"current_length\[10\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[11\] " "Warning: Node \"current_length\[11\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[13\] " "Warning: Node \"current_length\[13\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[12\] " "Warning: Node \"current_length\[12\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[14\] " "Warning: Node \"current_length\[14\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[4\] " "Warning: Node \"current_length\[4\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[5\] " "Warning: Node \"current_length\[5\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[3\] " "Warning: Node \"current_length\[3\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[15\] " "Warning: Node \"current_length\[15\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[1\] " "Warning: Node \"current_length\[1\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[2\] " "Warning: Node \"current_length\[2\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[6\] " "Warning: Node \"current_length\[6\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[7\] " "Warning: Node \"current_length\[7\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[8\] " "Warning: Node \"current_length\[8\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[0\]\$latch " "Warning: Node \"output\[0\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[1\]\$latch " "Warning: Node \"output\[1\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[2\]\$latch " "Warning: Node \"output\[2\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[3\]\$latch " "Warning: Node \"output\[3\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[4\]\$latch " "Warning: Node \"output\[4\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[5\]\$latch " "Warning: Node \"output\[5\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[6\]\$latch " "Warning: Node \"output\[6\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[7\]\$latch " "Warning: Node \"output\[7\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "state_reg.A " "Info: Detected ripple clock \"state_reg.A\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_reg.A" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register current_length\[9\] register state_reg.E 91.83 MHz 10.89 ns Internal " "Info: Clock \"clk\" has Internal fmax of 91.83 MHz between source register \"current_length\[9\]\" and destination register \"state_reg.E\" (period= 10.89 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.257 ns + Longest register register " "Info: + Longest register to register delay is 2.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[9\] 1 REG LCCOMB_X27_Y13_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y13_N24; Fanout = 3; REG Node = 'current_length\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.272 ns) 0.632 ns Equal0~2 2 COMB LCCOMB_X26_Y13_N30 1 " "Info: 2: + IC(0.360 ns) + CELL(0.272 ns) = 0.632 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { current_length[9] Equal0~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.378 ns) 1.269 ns Equal0~6 3 COMB LCCOMB_X26_Y13_N14 20 " "Info: 3: + IC(0.259 ns) + CELL(0.378 ns) = 1.269 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 20; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Equal0~2 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.746 ns) 2.257 ns state_reg.E 4 REG LCFF_X26_Y13_N7 3 " "Info: 4: + IC(0.242 ns) + CELL(0.746 ns) = 2.257 ns; Loc. = LCFF_X26_Y13_N7; Fanout = 3; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { Equal0~6 state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.396 ns ( 61.85 % ) " "Info: Total cell delay = 1.396 ns ( 61.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.861 ns ( 38.15 % ) " "Info: Total interconnect delay = 0.861 ns ( 38.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { current_length[9] Equal0~2 Equal0~6 state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.257 ns" { current_length[9] {} Equal0~2 {} Equal0~6 {} state_reg.E {} } { 0.000ns 0.360ns 0.259ns 0.242ns } { 0.000ns 0.272ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.098 ns - Smallest " "Info: - Smallest clock skew is -3.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns state_reg.E 3 REG LCFF_X26_Y13_N7 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N7; Fanout = 3; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.E {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.589 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.712 ns) 2.934 ns state_reg.A 2 REG LCFF_X15_Y7_N19 3 " "Info: 2: + IC(1.368 ns) + CELL(0.712 ns) = 2.934 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'state_reg.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk state_reg.A } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.000 ns) 4.591 ns state_reg.A~clkctrl 3 COMB CLKCTRL_G4 24 " "Info: 3: + IC(1.657 ns) + CELL(0.000 ns) = 4.591 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'state_reg.A~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { state_reg.A state_reg.A~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.053 ns) 5.589 ns current_length\[9\] 4 REG LCCOMB_X27_Y13_N24 3 " "Info: 4: + IC(0.945 ns) + CELL(0.053 ns) = 5.589 ns; Loc. = LCCOMB_X27_Y13_N24; Fanout = 3; REG Node = 'current_length\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { state_reg.A~clkctrl current_length[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 28.97 % ) " "Info: Total cell delay = 1.619 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.970 ns ( 71.03 % ) " "Info: Total interconnect delay = 3.970 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.589 ns" { clk state_reg.A state_reg.A~clkctrl current_length[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.589 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} current_length[9] {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.945ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.E {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.589 ns" { clk state_reg.A state_reg.A~clkctrl current_length[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.589 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} current_length[9] {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.945ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { current_length[9] Equal0~2 Equal0~6 state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.257 ns" { current_length[9] {} Equal0~2 {} Equal0~6 {} state_reg.E {} } { 0.000ns 0.360ns 0.259ns 0.242ns } { 0.000ns 0.272ns 0.378ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.E {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.589 ns" { clk state_reg.A state_reg.A~clkctrl current_length[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.589 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} current_length[9] {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.945ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "state_reg.D output\[7\]\$latch clk 704 ps " "Info: Found hold time violation between source  pin or register \"state_reg.D\" and destination pin or register \"output\[7\]\$latch\" for clock \"clk\" (Hold time is 704 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.062 ns + Largest " "Info: + Largest clock skew is 3.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.553 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.712 ns) 2.934 ns state_reg.A 2 REG LCFF_X15_Y7_N19 3 " "Info: 2: + IC(1.368 ns) + CELL(0.712 ns) = 2.934 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'state_reg.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk state_reg.A } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.000 ns) 4.591 ns state_reg.A~clkctrl 3 COMB CLKCTRL_G4 24 " "Info: 3: + IC(1.657 ns) + CELL(0.000 ns) = 4.591 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'state_reg.A~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { state_reg.A state_reg.A~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.053 ns) 5.553 ns output\[7\]\$latch 4 REG LCCOMB_X39_Y8_N30 1 " "Info: 4: + IC(0.909 ns) + CELL(0.053 ns) = 5.553 ns; Loc. = LCCOMB_X39_Y8_N30; Fanout = 1; REG Node = 'output\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 29.16 % ) " "Info: Total cell delay = 1.619 ns ( 29.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 70.84 % ) " "Info: Total interconnect delay = 3.934 ns ( 70.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { clk state_reg.A state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns state_reg.D 3 REG LCFF_X26_Y13_N5 5 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N5; Fanout = 5; REG Node = 'state_reg.D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl state_reg.D } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.D {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { clk state_reg.A state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.D {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.264 ns - Shortest register register " "Info: - Shortest register to register delay is 2.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_reg.D 1 REG LCFF_X26_Y13_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N5; Fanout = 5; REG Node = 'state_reg.D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg.D } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 0.289 ns Selector21~1 2 COMB LCCOMB_X26_Y13_N6 8 " "Info: 2: + IC(0.236 ns) + CELL(0.053 ns) = 0.289 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 8; COMB Node = 'Selector21~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { state_reg.D Selector21~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.154 ns) 1.902 ns Selector28~0 3 COMB LCCOMB_X39_Y8_N22 1 " "Info: 3: + IC(1.459 ns) + CELL(0.154 ns) = 1.902 ns; Loc. = LCCOMB_X39_Y8_N22; Fanout = 1; COMB Node = 'Selector28~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { Selector21~1 Selector28~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.154 ns) 2.264 ns output\[7\]\$latch 4 REG LCCOMB_X39_Y8_N30 1 " "Info: 4: + IC(0.208 ns) + CELL(0.154 ns) = 2.264 ns; Loc. = LCCOMB_X39_Y8_N30; Fanout = 1; REG Node = 'output\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.362 ns" { Selector28~0 output[7]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.361 ns ( 15.95 % ) " "Info: Total cell delay = 0.361 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 84.05 % ) " "Info: Total interconnect delay = 1.903 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { state_reg.D Selector21~1 Selector28~0 output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.264 ns" { state_reg.D {} Selector21~1 {} Selector28~0 {} output[7]$latch {} } { 0.000ns 0.236ns 1.459ns 0.208ns } { 0.000ns 0.053ns 0.154ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { clk state_reg.A state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.D {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { state_reg.D Selector21~1 Selector28~0 output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.264 ns" { state_reg.D {} Selector21~1 {} Selector28~0 {} output[7]$latch {} } { 0.000ns 0.236ns 1.459ns 0.208ns } { 0.000ns 0.053ns 0.154ns 0.154ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state_reg.E lngth_in\[12\] clk 4.903 ns register " "Info: tsu for register \"state_reg.E\" (data pin = \"lngth_in\[12\]\", clock pin = \"clk\") is 4.903 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.304 ns + Longest pin register " "Info: + Longest pin to register delay is 7.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_in\[12\] 1 PIN PIN_K4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K4; Fanout = 1; PIN Node = 'lngth_in\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_in[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.530 ns) + CELL(0.357 ns) 5.697 ns Equal0~1 2 COMB LCCOMB_X26_Y13_N10 1 " "Info: 2: + IC(4.530 ns) + CELL(0.357 ns) = 5.697 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { lngth_in[12] Equal0~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.357 ns) 6.316 ns Equal0~6 3 COMB LCCOMB_X26_Y13_N14 20 " "Info: 3: + IC(0.262 ns) + CELL(0.357 ns) = 6.316 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 20; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { Equal0~1 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.746 ns) 7.304 ns state_reg.E 4 REG LCFF_X26_Y13_N7 3 " "Info: 4: + IC(0.242 ns) + CELL(0.746 ns) = 7.304 ns; Loc. = LCFF_X26_Y13_N7; Fanout = 3; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { Equal0~6 state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.270 ns ( 31.08 % ) " "Info: Total cell delay = 2.270 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.034 ns ( 68.92 % ) " "Info: Total interconnect delay = 5.034 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.304 ns" { lngth_in[12] Equal0~1 Equal0~6 state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.304 ns" { lngth_in[12] {} lngth_in[12]~combout {} Equal0~1 {} Equal0~6 {} state_reg.E {} } { 0.000ns 0.000ns 4.530ns 0.262ns 0.242ns } { 0.000ns 0.810ns 0.357ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns state_reg.E 3 REG LCFF_X26_Y13_N7 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N7; Fanout = 3; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.E {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.304 ns" { lngth_in[12] Equal0~1 Equal0~6 state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.304 ns" { lngth_in[12] {} lngth_in[12]~combout {} Equal0~1 {} Equal0~6 {} state_reg.E {} } { 0.000ns 0.000ns 4.530ns 0.262ns 0.242ns } { 0.000ns 0.810ns 0.357ns 0.357ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.E {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[5\] output\[5\]\$latch 9.803 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[5\]\" through register \"output\[5\]\$latch\" is 9.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.513 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.712 ns) 2.934 ns state_reg.A 2 REG LCFF_X15_Y7_N19 3 " "Info: 2: + IC(1.368 ns) + CELL(0.712 ns) = 2.934 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'state_reg.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk state_reg.A } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.000 ns) 4.591 ns state_reg.A~clkctrl 3 COMB CLKCTRL_G4 24 " "Info: 3: + IC(1.657 ns) + CELL(0.000 ns) = 4.591 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'state_reg.A~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { state_reg.A state_reg.A~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.053 ns) 5.513 ns output\[5\]\$latch 4 REG LCCOMB_X15_Y2_N16 1 " "Info: 4: + IC(0.869 ns) + CELL(0.053 ns) = 5.513 ns; Loc. = LCCOMB_X15_Y2_N16; Fanout = 1; REG Node = 'output\[5\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { state_reg.A~clkctrl output[5]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 29.37 % ) " "Info: Total cell delay = 1.619 ns ( 29.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 70.63 % ) " "Info: Total interconnect delay = 3.894 ns ( 70.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { clk state_reg.A state_reg.A~clkctrl output[5]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[5]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.869ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.290 ns + Longest register pin " "Info: + Longest register to pin delay is 4.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[5\]\$latch 1 REG LCCOMB_X15_Y2_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y2_N16; Fanout = 1; REG Node = 'output\[5\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(1.932 ns) 4.290 ns output\[5\] 2 PIN PIN_H12 0 " "Info: 2: + IC(2.358 ns) + CELL(1.932 ns) = 4.290 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'output\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { output[5]$latch output[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 45.03 % ) " "Info: Total cell delay = 1.932 ns ( 45.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.358 ns ( 54.97 % ) " "Info: Total interconnect delay = 2.358 ns ( 54.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { output[5]$latch output[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { output[5]$latch {} output[5] {} } { 0.000ns 2.358ns } { 0.000ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { clk state_reg.A state_reg.A~clkctrl output[5]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[5]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.869ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { output[5]$latch output[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { output[5]$latch {} output[5] {} } { 0.000ns 2.358ns } { 0.000ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "output\[7\]\$latch portThree\[7\] clk 0.508 ns register " "Info: th for register \"output\[7\]\$latch\" (data pin = \"portThree\[7\]\", clock pin = \"clk\") is 0.508 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.553 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.712 ns) 2.934 ns state_reg.A 2 REG LCFF_X15_Y7_N19 3 " "Info: 2: + IC(1.368 ns) + CELL(0.712 ns) = 2.934 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'state_reg.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk state_reg.A } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.000 ns) 4.591 ns state_reg.A~clkctrl 3 COMB CLKCTRL_G4 24 " "Info: 3: + IC(1.657 ns) + CELL(0.000 ns) = 4.591 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'state_reg.A~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { state_reg.A state_reg.A~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.053 ns) 5.553 ns output\[7\]\$latch 4 REG LCCOMB_X39_Y8_N30 1 " "Info: 4: + IC(0.909 ns) + CELL(0.053 ns) = 5.553 ns; Loc. = LCCOMB_X39_Y8_N30; Fanout = 1; REG Node = 'output\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 29.16 % ) " "Info: Total cell delay = 1.619 ns ( 29.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 70.84 % ) " "Info: Total interconnect delay = 3.934 ns ( 70.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { clk state_reg.A state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.045 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns portThree\[7\] 1 PIN PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 1; PIN Node = 'portThree\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portThree[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.496 ns) + CELL(0.357 ns) 4.683 ns Selector28~0 2 COMB LCCOMB_X39_Y8_N22 1 " "Info: 2: + IC(3.496 ns) + CELL(0.357 ns) = 4.683 ns; Loc. = LCCOMB_X39_Y8_N22; Fanout = 1; COMB Node = 'Selector28~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.853 ns" { portThree[7] Selector28~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.154 ns) 5.045 ns output\[7\]\$latch 3 REG LCCOMB_X39_Y8_N30 1 " "Info: 3: + IC(0.208 ns) + CELL(0.154 ns) = 5.045 ns; Loc. = LCCOMB_X39_Y8_N30; Fanout = 1; REG Node = 'output\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.362 ns" { Selector28~0 output[7]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 26.58 % ) " "Info: Total cell delay = 1.341 ns ( 26.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.704 ns ( 73.42 % ) " "Info: Total interconnect delay = 3.704 ns ( 73.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.045 ns" { portThree[7] Selector28~0 output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.045 ns" { portThree[7] {} portThree[7]~combout {} Selector28~0 {} output[7]$latch {} } { 0.000ns 0.000ns 3.496ns 0.208ns } { 0.000ns 0.830ns 0.357ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { clk state_reg.A state_reg.A~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { clk {} clk~combout {} state_reg.A {} state_reg.A~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.368ns 1.657ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.045 ns" { portThree[7] Selector28~0 output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.045 ns" { portThree[7] {} portThree[7]~combout {} Selector28~0 {} output[7]$latch {} } { 0.000ns 0.000ns 3.496ns 0.208ns } { 0.000ns 0.830ns 0.357ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 20:35:44 2015 " "Info: Processing ended: Wed Mar 18 20:35:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Info: Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
