
RRC_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d44  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005fdc  08005fdc  00015fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006014  08006014  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08006014  08006014  00016014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800601c  0800601c  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800601c  0800601c  0001601c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006020  08006020  00016020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08006024  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000010  08006034  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000070  08006094  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000006ac  240000d0  080060f4  000200d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2400077c  080060f4  0002077c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001912d  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000028c6  00000000  00000000  0003922b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001030  00000000  00000000  0003baf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000f48  00000000  00000000  0003cb28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003a2d4  00000000  00000000  0003da70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000146b6  00000000  00000000  00077d44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001800e8  00000000  00000000  0008c3fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0020c4e2  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000044a0  00000000  00000000  0020c534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005fc4 	.word	0x08005fc4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	08005fc4 	.word	0x08005fc4

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b974 	b.w	80005d8 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468e      	mov	lr, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14d      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000316:	428a      	cmp	r2, r1
 8000318:	4694      	mov	ip, r2
 800031a:	d969      	bls.n	80003f0 <__udivmoddi4+0xe8>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b152      	cbz	r2, 8000338 <__udivmoddi4+0x30>
 8000322:	fa01 f302 	lsl.w	r3, r1, r2
 8000326:	f1c2 0120 	rsb	r1, r2, #32
 800032a:	fa20 f101 	lsr.w	r1, r0, r1
 800032e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000332:	ea41 0e03 	orr.w	lr, r1, r3
 8000336:	4094      	lsls	r4, r2
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	0c21      	lsrs	r1, r4, #16
 800033e:	fbbe f6f8 	udiv	r6, lr, r8
 8000342:	fa1f f78c 	uxth.w	r7, ip
 8000346:	fb08 e316 	mls	r3, r8, r6, lr
 800034a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034e:	fb06 f107 	mul.w	r1, r6, r7
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f106 30ff 	add.w	r0, r6, #4294967295
 800035e:	f080 811f 	bcs.w	80005a0 <__udivmoddi4+0x298>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 811c 	bls.w	80005a0 <__udivmoddi4+0x298>
 8000368:	3e02      	subs	r6, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a5b      	subs	r3, r3, r1
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb3 f0f8 	udiv	r0, r3, r8
 8000374:	fb08 3310 	mls	r3, r8, r0, r3
 8000378:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800037c:	fb00 f707 	mul.w	r7, r0, r7
 8000380:	42a7      	cmp	r7, r4
 8000382:	d90a      	bls.n	800039a <__udivmoddi4+0x92>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 33ff 	add.w	r3, r0, #4294967295
 800038c:	f080 810a 	bcs.w	80005a4 <__udivmoddi4+0x29c>
 8000390:	42a7      	cmp	r7, r4
 8000392:	f240 8107 	bls.w	80005a4 <__udivmoddi4+0x29c>
 8000396:	4464      	add	r4, ip
 8000398:	3802      	subs	r0, #2
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	1be4      	subs	r4, r4, r7
 80003a0:	2600      	movs	r6, #0
 80003a2:	b11d      	cbz	r5, 80003ac <__udivmoddi4+0xa4>
 80003a4:	40d4      	lsrs	r4, r2
 80003a6:	2300      	movs	r3, #0
 80003a8:	e9c5 4300 	strd	r4, r3, [r5]
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0xc2>
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	f000 80ef 	beq.w	800059a <__udivmoddi4+0x292>
 80003bc:	2600      	movs	r6, #0
 80003be:	e9c5 0100 	strd	r0, r1, [r5]
 80003c2:	4630      	mov	r0, r6
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	fab3 f683 	clz	r6, r3
 80003ce:	2e00      	cmp	r6, #0
 80003d0:	d14a      	bne.n	8000468 <__udivmoddi4+0x160>
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xd4>
 80003d6:	4282      	cmp	r2, r0
 80003d8:	f200 80f9 	bhi.w	80005ce <__udivmoddi4+0x2c6>
 80003dc:	1a84      	subs	r4, r0, r2
 80003de:	eb61 0303 	sbc.w	r3, r1, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	469e      	mov	lr, r3
 80003e6:	2d00      	cmp	r5, #0
 80003e8:	d0e0      	beq.n	80003ac <__udivmoddi4+0xa4>
 80003ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ee:	e7dd      	b.n	80003ac <__udivmoddi4+0xa4>
 80003f0:	b902      	cbnz	r2, 80003f4 <__udivmoddi4+0xec>
 80003f2:	deff      	udf	#255	; 0xff
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	f040 8092 	bne.w	8000522 <__udivmoddi4+0x21a>
 80003fe:	eba1 010c 	sub.w	r1, r1, ip
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2601      	movs	r6, #1
 800040c:	0c20      	lsrs	r0, r4, #16
 800040e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000412:	fb07 1113 	mls	r1, r7, r3, r1
 8000416:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800041a:	fb0e f003 	mul.w	r0, lr, r3
 800041e:	4288      	cmp	r0, r1
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x12c>
 8000422:	eb1c 0101 	adds.w	r1, ip, r1
 8000426:	f103 38ff 	add.w	r8, r3, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x12a>
 800042c:	4288      	cmp	r0, r1
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2c0>
 8000432:	4643      	mov	r3, r8
 8000434:	1a09      	subs	r1, r1, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb1 f0f7 	udiv	r0, r1, r7
 800043c:	fb07 1110 	mls	r1, r7, r0, r1
 8000440:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x156>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 31ff 	add.w	r1, r0, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x154>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 800045c:	4608      	mov	r0, r1
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000466:	e79c      	b.n	80003a2 <__udivmoddi4+0x9a>
 8000468:	f1c6 0720 	rsb	r7, r6, #32
 800046c:	40b3      	lsls	r3, r6
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa20 f407 	lsr.w	r4, r0, r7
 800047a:	fa01 f306 	lsl.w	r3, r1, r6
 800047e:	431c      	orrs	r4, r3
 8000480:	40f9      	lsrs	r1, r7
 8000482:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000486:	fa00 f306 	lsl.w	r3, r0, r6
 800048a:	fbb1 f8f9 	udiv	r8, r1, r9
 800048e:	0c20      	lsrs	r0, r4, #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fb09 1118 	mls	r1, r9, r8, r1
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	fb08 f00e 	mul.w	r0, r8, lr
 80004a0:	4288      	cmp	r0, r1
 80004a2:	fa02 f206 	lsl.w	r2, r2, r6
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b8>
 80004a8:	eb1c 0101 	adds.w	r1, ip, r1
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2bc>
 80004b4:	4288      	cmp	r0, r1
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2bc>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4461      	add	r1, ip
 80004c0:	1a09      	subs	r1, r1, r0
 80004c2:	b2a4      	uxth	r4, r4
 80004c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c8:	fb09 1110 	mls	r1, r9, r0, r1
 80004cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d4:	458e      	cmp	lr, r1
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1e2>
 80004d8:	eb1c 0101 	adds.w	r1, ip, r1
 80004dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2b4>
 80004e2:	458e      	cmp	lr, r1
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2b4>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4461      	add	r1, ip
 80004ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ee:	fba0 9402 	umull	r9, r4, r0, r2
 80004f2:	eba1 010e 	sub.w	r1, r1, lr
 80004f6:	42a1      	cmp	r1, r4
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46a6      	mov	lr, r4
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x2a4>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x2a0>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x212>
 8000502:	ebb3 0208 	subs.w	r2, r3, r8
 8000506:	eb61 010e 	sbc.w	r1, r1, lr
 800050a:	fa01 f707 	lsl.w	r7, r1, r7
 800050e:	fa22 f306 	lsr.w	r3, r2, r6
 8000512:	40f1      	lsrs	r1, r6
 8000514:	431f      	orrs	r7, r3
 8000516:	e9c5 7100 	strd	r7, r1, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	40d8      	lsrs	r0, r3
 8000528:	fa0c fc02 	lsl.w	ip, ip, r2
 800052c:	fa21 f303 	lsr.w	r3, r1, r3
 8000530:	4091      	lsls	r1, r2
 8000532:	4301      	orrs	r1, r0
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000540:	fb07 3610 	mls	r6, r7, r0, r3
 8000544:	0c0b      	lsrs	r3, r1, #16
 8000546:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800054a:	fb00 f60e 	mul.w	r6, r0, lr
 800054e:	429e      	cmp	r6, r3
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x260>
 8000556:	eb1c 0303 	adds.w	r3, ip, r3
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b8>
 8000560:	429e      	cmp	r6, r3
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b8>
 8000564:	3802      	subs	r0, #2
 8000566:	4463      	add	r3, ip
 8000568:	1b9b      	subs	r3, r3, r6
 800056a:	b289      	uxth	r1, r1
 800056c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000570:	fb07 3316 	mls	r3, r7, r6, r3
 8000574:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000578:	fb06 f30e 	mul.w	r3, r6, lr
 800057c:	428b      	cmp	r3, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x28a>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f106 38ff 	add.w	r8, r6, #4294967295
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 800058a:	428b      	cmp	r3, r1
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800058e:	3e02      	subs	r6, #2
 8000590:	4461      	add	r1, ip
 8000592:	1ac9      	subs	r1, r1, r3
 8000594:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0x104>
 800059a:	462e      	mov	r6, r5
 800059c:	4628      	mov	r0, r5
 800059e:	e705      	b.n	80003ac <__udivmoddi4+0xa4>
 80005a0:	4606      	mov	r6, r0
 80005a2:	e6e3      	b.n	800036c <__udivmoddi4+0x64>
 80005a4:	4618      	mov	r0, r3
 80005a6:	e6f8      	b.n	800039a <__udivmoddi4+0x92>
 80005a8:	454b      	cmp	r3, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f8>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b4:	3801      	subs	r0, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f8>
 80005b8:	4646      	mov	r6, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x28a>
 80005bc:	4620      	mov	r0, r4
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1e2>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x260>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b8>
 80005c8:	3b02      	subs	r3, #2
 80005ca:	4461      	add	r1, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x12c>
 80005ce:	4630      	mov	r0, r6
 80005d0:	e709      	b.n	80003e6 <__udivmoddi4+0xde>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x156>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005e0:	4b3d      	ldr	r3, [pc, #244]	; (80006d8 <SystemInit+0xfc>)
 80005e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e6:	4a3c      	ldr	r2, [pc, #240]	; (80006d8 <SystemInit+0xfc>)
 80005e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0xfc>)
 80005f2:	691b      	ldr	r3, [r3, #16]
 80005f4:	4a38      	ldr	r2, [pc, #224]	; (80006d8 <SystemInit+0xfc>)
 80005f6:	f043 0310 	orr.w	r3, r3, #16
 80005fa:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005fc:	4b37      	ldr	r3, [pc, #220]	; (80006dc <SystemInit+0x100>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f003 030f 	and.w	r3, r3, #15
 8000604:	2b06      	cmp	r3, #6
 8000606:	d807      	bhi.n	8000618 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000608:	4b34      	ldr	r3, [pc, #208]	; (80006dc <SystemInit+0x100>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f023 030f 	bic.w	r3, r3, #15
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x100>)
 8000612:	f043 0307 	orr.w	r3, r3, #7
 8000616:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000618:	4b31      	ldr	r3, [pc, #196]	; (80006e0 <SystemInit+0x104>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a30      	ldr	r2, [pc, #192]	; (80006e0 <SystemInit+0x104>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x104>)
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800062a:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <SystemInit+0x104>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	492c      	ldr	r1, [pc, #176]	; (80006e0 <SystemInit+0x104>)
 8000630:	4b2c      	ldr	r3, [pc, #176]	; (80006e4 <SystemInit+0x108>)
 8000632:	4013      	ands	r3, r2
 8000634:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000636:	4b29      	ldr	r3, [pc, #164]	; (80006dc <SystemInit+0x100>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f003 0308 	and.w	r3, r3, #8
 800063e:	2b00      	cmp	r3, #0
 8000640:	d007      	beq.n	8000652 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemInit+0x100>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f023 030f 	bic.w	r3, r3, #15
 800064a:	4a24      	ldr	r2, [pc, #144]	; (80006dc <SystemInit+0x100>)
 800064c:	f043 0307 	orr.w	r3, r3, #7
 8000650:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000652:	4b23      	ldr	r3, [pc, #140]	; (80006e0 <SystemInit+0x104>)
 8000654:	2200      	movs	r2, #0
 8000656:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000658:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <SystemInit+0x104>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800065e:	4b20      	ldr	r3, [pc, #128]	; (80006e0 <SystemInit+0x104>)
 8000660:	2200      	movs	r2, #0
 8000662:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000664:	4b1e      	ldr	r3, [pc, #120]	; (80006e0 <SystemInit+0x104>)
 8000666:	4a20      	ldr	r2, [pc, #128]	; (80006e8 <SystemInit+0x10c>)
 8000668:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800066a:	4b1d      	ldr	r3, [pc, #116]	; (80006e0 <SystemInit+0x104>)
 800066c:	4a1f      	ldr	r2, [pc, #124]	; (80006ec <SystemInit+0x110>)
 800066e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <SystemInit+0x104>)
 8000672:	4a1f      	ldr	r2, [pc, #124]	; (80006f0 <SystemInit+0x114>)
 8000674:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <SystemInit+0x104>)
 8000678:	2200      	movs	r2, #0
 800067a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <SystemInit+0x104>)
 800067e:	4a1c      	ldr	r2, [pc, #112]	; (80006f0 <SystemInit+0x114>)
 8000680:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000682:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <SystemInit+0x104>)
 8000684:	2200      	movs	r2, #0
 8000686:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <SystemInit+0x104>)
 800068a:	4a19      	ldr	r2, [pc, #100]	; (80006f0 <SystemInit+0x114>)
 800068c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800068e:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <SystemInit+0x104>)
 8000690:	2200      	movs	r2, #0
 8000692:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <SystemInit+0x104>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <SystemInit+0x104>)
 800069a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800069e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <SystemInit+0x104>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x118>)
 80006a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006aa:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <SystemInit+0x118>)
 80006ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b0:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <SystemInit+0x11c>)
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x120>)
 80006b8:	4013      	ands	r3, r2
 80006ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006be:	d202      	bcs.n	80006c6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <SystemInit+0x124>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006c6:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <SystemInit+0x128>)
 80006c8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006cc:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006ce:	bf00      	nop
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00
 80006dc:	52002000 	.word	0x52002000
 80006e0:	58024400 	.word	0x58024400
 80006e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e8:	02020200 	.word	0x02020200
 80006ec:	01ff0000 	.word	0x01ff0000
 80006f0:	01010280 	.word	0x01010280
 80006f4:	580000c0 	.word	0x580000c0
 80006f8:	5c001000 	.word	0x5c001000
 80006fc:	ffff0000 	.word	0xffff0000
 8000700:	51008108 	.word	0x51008108
 8000704:	52004000 	.word	0x52004000

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
#ifdef DEBUG
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET);
 800070e:	bf00      	nop
 8000710:	4b1e      	ldr	r3, [pc, #120]	; (800078c <main+0x84>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000718:	2b00      	cmp	r3, #0
 800071a:	d1f9      	bne.n	8000710 <main+0x8>
#endif
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800071c:	f000 fc1c 	bl	8000f58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000720:	f000 f836 	bl	8000790 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000724:	4b19      	ldr	r3, [pc, #100]	; (800078c <main+0x84>)
 8000726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800072a:	4a18      	ldr	r2, [pc, #96]	; (800078c <main+0x84>)
 800072c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000730:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000734:	4b15      	ldr	r3, [pc, #84]	; (800078c <main+0x84>)
 8000736:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800073a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800073e:	603b      	str	r3, [r7, #0]
 8000740:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000742:	2000      	movs	r0, #0
 8000744:	f001 fb96 	bl	8001e74 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000748:	2100      	movs	r1, #0
 800074a:	2000      	movs	r0, #0
 800074c:	f001 fbac 	bl	8001ea8 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000750:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000754:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000756:	bf00      	nop
 8000758:	4b0c      	ldr	r3, [pc, #48]	; (800078c <main+0x84>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000760:	2b00      	cmp	r3, #0
 8000762:	d104      	bne.n	800076e <main+0x66>
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	1e5a      	subs	r2, r3, #1
 8000768:	607a      	str	r2, [r7, #4]
 800076a:	2b00      	cmp	r3, #0
 800076c:	dcf4      	bgt.n	8000758 <main+0x50>
if ( timeout < 0 )
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b00      	cmp	r3, #0
 8000772:	da01      	bge.n	8000778 <main+0x70>
{
Error_Handler();
 8000774:	f000 f9c0 	bl	8000af8 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000778:	f000 f958 	bl	8000a2c <MX_GPIO_Init>
  MX_ETH_Init();
 800077c:	f000 f88c 	bl	8000898 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000780:	f000 f8d6 	bl	8000930 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000784:	f000 f920 	bl	80009c8 <MX_USB_OTG_FS_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000788:	e7fe      	b.n	8000788 <main+0x80>
 800078a:	bf00      	nop
 800078c:	58024400 	.word	0x58024400

08000790 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b09c      	sub	sp, #112	; 0x70
 8000794:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000796:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800079a:	224c      	movs	r2, #76	; 0x4c
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f005 fc08 	bl	8005fb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a4:	1d3b      	adds	r3, r7, #4
 80007a6:	2220      	movs	r2, #32
 80007a8:	2100      	movs	r1, #0
 80007aa:	4618      	mov	r0, r3
 80007ac:	f005 fc02 	bl	8005fb4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007b0:	2004      	movs	r0, #4
 80007b2:	f001 fcd5 	bl	8002160 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007b6:	2300      	movs	r3, #0
 80007b8:	603b      	str	r3, [r7, #0]
 80007ba:	4b34      	ldr	r3, [pc, #208]	; (800088c <SystemClock_Config+0xfc>)
 80007bc:	699b      	ldr	r3, [r3, #24]
 80007be:	4a33      	ldr	r2, [pc, #204]	; (800088c <SystemClock_Config+0xfc>)
 80007c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007c4:	6193      	str	r3, [r2, #24]
 80007c6:	4b31      	ldr	r3, [pc, #196]	; (800088c <SystemClock_Config+0xfc>)
 80007c8:	699b      	ldr	r3, [r3, #24]
 80007ca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007ce:	603b      	str	r3, [r7, #0]
 80007d0:	4b2f      	ldr	r3, [pc, #188]	; (8000890 <SystemClock_Config+0x100>)
 80007d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007d4:	4a2e      	ldr	r2, [pc, #184]	; (8000890 <SystemClock_Config+0x100>)
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	62d3      	str	r3, [r2, #44]	; 0x2c
 80007dc:	4b2c      	ldr	r3, [pc, #176]	; (8000890 <SystemClock_Config+0x100>)
 80007de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007e0:	f003 0301 	and.w	r3, r3, #1
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007e8:	bf00      	nop
 80007ea:	4b28      	ldr	r3, [pc, #160]	; (800088c <SystemClock_Config+0xfc>)
 80007ec:	699b      	ldr	r3, [r3, #24]
 80007ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80007f6:	d1f8      	bne.n	80007ea <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80007f8:	4b26      	ldr	r3, [pc, #152]	; (8000894 <SystemClock_Config+0x104>)
 80007fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007fc:	f023 0303 	bic.w	r3, r3, #3
 8000800:	4a24      	ldr	r2, [pc, #144]	; (8000894 <SystemClock_Config+0x104>)
 8000802:	f043 0302 	orr.w	r3, r3, #2
 8000806:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000808:	2301      	movs	r3, #1
 800080a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800080c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000812:	2302      	movs	r3, #2
 8000814:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000816:	2302      	movs	r3, #2
 8000818:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800081a:	2301      	movs	r3, #1
 800081c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 800081e:	2378      	movs	r3, #120	; 0x78
 8000820:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000822:	2302      	movs	r3, #2
 8000824:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000826:	2302      	movs	r3, #2
 8000828:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800082a:	2302      	movs	r3, #2
 800082c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800082e:	230c      	movs	r3, #12
 8000830:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000832:	2300      	movs	r3, #0
 8000834:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800083a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800083e:	4618      	mov	r0, r3
 8000840:	f001 fcf8 	bl	8002234 <HAL_RCC_OscConfig>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800084a:	f000 f955 	bl	8000af8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084e:	233f      	movs	r3, #63	; 0x3f
 8000850:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000852:	2303      	movs	r3, #3
 8000854:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000856:	2300      	movs	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800085a:	2308      	movs	r3, #8
 800085c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800085e:	2340      	movs	r3, #64	; 0x40
 8000860:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000862:	2340      	movs	r3, #64	; 0x40
 8000864:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000866:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800086a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800086c:	2340      	movs	r3, #64	; 0x40
 800086e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000870:	1d3b      	adds	r3, r7, #4
 8000872:	2104      	movs	r1, #4
 8000874:	4618      	mov	r0, r3
 8000876:	f002 f90b 	bl	8002a90 <HAL_RCC_ClockConfig>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000880:	f000 f93a 	bl	8000af8 <Error_Handler>
  }
}
 8000884:	bf00      	nop
 8000886:	3770      	adds	r7, #112	; 0x70
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	58024800 	.word	0x58024800
 8000890:	58000400 	.word	0x58000400
 8000894:	58024400 	.word	0x58024400

08000898 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800089c:	4b1e      	ldr	r3, [pc, #120]	; (8000918 <MX_ETH_Init+0x80>)
 800089e:	4a1f      	ldr	r2, [pc, #124]	; (800091c <MX_ETH_Init+0x84>)
 80008a0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80008a2:	4b1f      	ldr	r3, [pc, #124]	; (8000920 <MX_ETH_Init+0x88>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008a8:	4b1d      	ldr	r3, [pc, #116]	; (8000920 <MX_ETH_Init+0x88>)
 80008aa:	2280      	movs	r2, #128	; 0x80
 80008ac:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008ae:	4b1c      	ldr	r3, [pc, #112]	; (8000920 <MX_ETH_Init+0x88>)
 80008b0:	22e1      	movs	r2, #225	; 0xe1
 80008b2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008b4:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <MX_ETH_Init+0x88>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008ba:	4b19      	ldr	r3, [pc, #100]	; (8000920 <MX_ETH_Init+0x88>)
 80008bc:	2200      	movs	r2, #0
 80008be:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008c0:	4b17      	ldr	r3, [pc, #92]	; (8000920 <MX_ETH_Init+0x88>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008c6:	4b14      	ldr	r3, [pc, #80]	; (8000918 <MX_ETH_Init+0x80>)
 80008c8:	4a15      	ldr	r2, [pc, #84]	; (8000920 <MX_ETH_Init+0x88>)
 80008ca:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008cc:	4b12      	ldr	r3, [pc, #72]	; (8000918 <MX_ETH_Init+0x80>)
 80008ce:	2201      	movs	r2, #1
 80008d0:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008d2:	4b11      	ldr	r3, [pc, #68]	; (8000918 <MX_ETH_Init+0x80>)
 80008d4:	4a13      	ldr	r2, [pc, #76]	; (8000924 <MX_ETH_Init+0x8c>)
 80008d6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	; (8000918 <MX_ETH_Init+0x80>)
 80008da:	4a13      	ldr	r2, [pc, #76]	; (8000928 <MX_ETH_Init+0x90>)
 80008dc:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008de:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <MX_ETH_Init+0x80>)
 80008e0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80008e4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008e6:	480c      	ldr	r0, [pc, #48]	; (8000918 <MX_ETH_Init+0x80>)
 80008e8:	f000 fcf0 	bl	80012cc <HAL_ETH_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80008f2:	f000 f901 	bl	8000af8 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80008f6:	2238      	movs	r2, #56	; 0x38
 80008f8:	2100      	movs	r1, #0
 80008fa:	480c      	ldr	r0, [pc, #48]	; (800092c <MX_ETH_Init+0x94>)
 80008fc:	f005 fb5a 	bl	8005fb4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000900:	4b0a      	ldr	r3, [pc, #40]	; (800092c <MX_ETH_Init+0x94>)
 8000902:	2221      	movs	r2, #33	; 0x21
 8000904:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000906:	4b09      	ldr	r3, [pc, #36]	; (800092c <MX_ETH_Init+0x94>)
 8000908:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800090c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800090e:	4b07      	ldr	r3, [pc, #28]	; (800092c <MX_ETH_Init+0x94>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}
 8000918:	24000124 	.word	0x24000124
 800091c:	40028000 	.word	0x40028000
 8000920:	24000770 	.word	0x24000770
 8000924:	24000070 	.word	0x24000070
 8000928:	24000010 	.word	0x24000010
 800092c:	240000ec 	.word	0x240000ec

08000930 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000934:	4b22      	ldr	r3, [pc, #136]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000936:	4a23      	ldr	r2, [pc, #140]	; (80009c4 <MX_USART3_UART_Init+0x94>)
 8000938:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800093a:	4b21      	ldr	r3, [pc, #132]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800093c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000940:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000942:	4b1f      	ldr	r3, [pc, #124]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000948:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800094e:	4b1c      	ldr	r3, [pc, #112]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000954:	4b1a      	ldr	r3, [pc, #104]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000956:	220c      	movs	r2, #12
 8000958:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095a:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000960:	4b17      	ldr	r3, [pc, #92]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000966:	4b16      	ldr	r3, [pc, #88]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000968:	2200      	movs	r2, #0
 800096a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800096c:	4b14      	ldr	r3, [pc, #80]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800096e:	2200      	movs	r2, #0
 8000970:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000972:	4b13      	ldr	r3, [pc, #76]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000974:	2200      	movs	r2, #0
 8000976:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000978:	4811      	ldr	r0, [pc, #68]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800097a:	f003 ff7d 	bl	8004878 <HAL_UART_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000984:	f000 f8b8 	bl	8000af8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000988:	2100      	movs	r1, #0
 800098a:	480d      	ldr	r0, [pc, #52]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800098c:	f004 ff1a 	bl	80057c4 <HAL_UARTEx_SetTxFifoThreshold>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000996:	f000 f8af 	bl	8000af8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800099a:	2100      	movs	r1, #0
 800099c:	4808      	ldr	r0, [pc, #32]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800099e:	f004 ff4f 	bl	8005840 <HAL_UARTEx_SetRxFifoThreshold>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009a8:	f000 f8a6 	bl	8000af8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009ac:	4804      	ldr	r0, [pc, #16]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 80009ae:	f004 fed0 	bl	8005752 <HAL_UARTEx_DisableFifoMode>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009b8:	f000 f89e 	bl	8000af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	240001d4 	.word	0x240001d4
 80009c4:	40004800 	.word	0x40004800

080009c8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009cc:	4b15      	ldr	r3, [pc, #84]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009ce:	4a16      	ldr	r2, [pc, #88]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80009d0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80009d2:	4b14      	ldr	r3, [pc, #80]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009d4:	2209      	movs	r2, #9
 80009d6:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009d8:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009da:	2202      	movs	r2, #2
 80009dc:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009de:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009e4:	4b0f      	ldr	r3, [pc, #60]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009e6:	2202      	movs	r2, #2
 80009e8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80009ea:	4b0e      	ldr	r3, [pc, #56]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009f0:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009f6:	4b0b      	ldr	r3, [pc, #44]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80009fc:	4b09      	ldr	r3, [pc, #36]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a02:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a08:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a0e:	4805      	ldr	r0, [pc, #20]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a10:	f001 fa5e 	bl	8001ed0 <HAL_PCD_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000a1a:	f000 f86d 	bl	8000af8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	24000264 	.word	0x24000264
 8000a28:	40080000 	.word	0x40080000

08000a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b087      	sub	sp, #28
 8000a30:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	4b30      	ldr	r3, [pc, #192]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a38:	4a2e      	ldr	r2, [pc, #184]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a3a:	f043 0304 	orr.w	r3, r3, #4
 8000a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a42:	4b2c      	ldr	r3, [pc, #176]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a48:	f003 0304 	and.w	r3, r3, #4
 8000a4c:	617b      	str	r3, [r7, #20]
 8000a4e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a50:	4b28      	ldr	r3, [pc, #160]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a56:	4a27      	ldr	r2, [pc, #156]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a5c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a60:	4b24      	ldr	r3, [pc, #144]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a6a:	613b      	str	r3, [r7, #16]
 8000a6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	4b21      	ldr	r3, [pc, #132]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a74:	4a1f      	ldr	r2, [pc, #124]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a76:	f043 0301 	orr.w	r3, r3, #1
 8000a7a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a7e:	4b1d      	ldr	r3, [pc, #116]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a84:	f003 0301 	and.w	r3, r3, #1
 8000a88:	60fb      	str	r3, [r7, #12]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8c:	4b19      	ldr	r3, [pc, #100]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a92:	4a18      	ldr	r2, [pc, #96]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a94:	f043 0302 	orr.w	r3, r3, #2
 8000a98:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a9c:	4b15      	ldr	r3, [pc, #84]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aaa:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000aac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab0:	4a10      	ldr	r2, [pc, #64]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000ab2:	f043 0308 	orr.w	r3, r3, #8
 8000ab6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aba:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000abc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac0:	f003 0308 	and.w	r3, r3, #8
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000aca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ace:	4a09      	ldr	r2, [pc, #36]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000ad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ad4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ad8:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <MX_GPIO_Init+0xc8>)
 8000ada:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ae2:	603b      	str	r3, [r7, #0]
 8000ae4:	683b      	ldr	r3, [r7, #0]

}
 8000ae6:	bf00      	nop
 8000ae8:	371c      	adds	r7, #28
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	58024400 	.word	0x58024400

08000af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000afc:	b672      	cpsid	i
}
 8000afe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <Error_Handler+0x8>
	...

08000b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0a:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <HAL_MspInit+0x30>)
 8000b0c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000b10:	4a08      	ldr	r2, [pc, #32]	; (8000b34 <HAL_MspInit+0x30>)
 8000b12:	f043 0302 	orr.w	r3, r3, #2
 8000b16:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000b1a:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <HAL_MspInit+0x30>)
 8000b1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000b20:	f003 0302 	and.w	r3, r3, #2
 8000b24:	607b      	str	r3, [r7, #4]
 8000b26:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b28:	bf00      	nop
 8000b2a:	370c      	adds	r7, #12
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr
 8000b34:	58024400 	.word	0x58024400

08000b38 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08e      	sub	sp, #56	; 0x38
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	605a      	str	r2, [r3, #4]
 8000b4a:	609a      	str	r2, [r3, #8]
 8000b4c:	60da      	str	r2, [r3, #12]
 8000b4e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a59      	ldr	r2, [pc, #356]	; (8000cbc <HAL_ETH_MspInit+0x184>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	f040 80ab 	bne.w	8000cb2 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000b5c:	4b58      	ldr	r3, [pc, #352]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000b5e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b62:	4a57      	ldr	r2, [pc, #348]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000b64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b68:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000b6c:	4b54      	ldr	r3, [pc, #336]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000b6e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b76:	623b      	str	r3, [r7, #32]
 8000b78:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000b7a:	4b51      	ldr	r3, [pc, #324]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000b7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b80:	4a4f      	ldr	r2, [pc, #316]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000b82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b86:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000b8a:	4b4d      	ldr	r3, [pc, #308]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000b8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b94:	61fb      	str	r3, [r7, #28]
 8000b96:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000b98:	4b49      	ldr	r3, [pc, #292]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000b9a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b9e:	4a48      	ldr	r2, [pc, #288]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ba4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000ba8:	4b45      	ldr	r3, [pc, #276]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000baa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bb2:	61bb      	str	r3, [r7, #24]
 8000bb4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb6:	4b42      	ldr	r3, [pc, #264]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000bb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bbc:	4a40      	ldr	r2, [pc, #256]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000bbe:	f043 0304 	orr.w	r3, r3, #4
 8000bc2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bc6:	4b3e      	ldr	r3, [pc, #248]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bcc:	f003 0304 	and.w	r3, r3, #4
 8000bd0:	617b      	str	r3, [r7, #20]
 8000bd2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd4:	4b3a      	ldr	r3, [pc, #232]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bda:	4a39      	ldr	r2, [pc, #228]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000be4:	4b36      	ldr	r3, [pc, #216]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	613b      	str	r3, [r7, #16]
 8000bf0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf2:	4b33      	ldr	r3, [pc, #204]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bf8:	4a31      	ldr	r2, [pc, #196]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000bfa:	f043 0302 	orr.w	r3, r3, #2
 8000bfe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c02:	4b2f      	ldr	r3, [pc, #188]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000c04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c08:	f003 0302 	and.w	r3, r3, #2
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c10:	4b2b      	ldr	r3, [pc, #172]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c16:	4a2a      	ldr	r2, [pc, #168]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c1c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c20:	4b27      	ldr	r3, [pc, #156]	; (8000cc0 <HAL_ETH_MspInit+0x188>)
 8000c22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000c2e:	2332      	movs	r3, #50	; 0x32
 8000c30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c3e:	230b      	movs	r3, #11
 8000c40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c46:	4619      	mov	r1, r3
 8000c48:	481e      	ldr	r0, [pc, #120]	; (8000cc4 <HAL_ETH_MspInit+0x18c>)
 8000c4a:	f000 ff63 	bl	8001b14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000c4e:	2386      	movs	r3, #134	; 0x86
 8000c50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c52:	2302      	movs	r3, #2
 8000c54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c5e:	230b      	movs	r3, #11
 8000c60:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c66:	4619      	mov	r1, r3
 8000c68:	4817      	ldr	r0, [pc, #92]	; (8000cc8 <HAL_ETH_MspInit+0x190>)
 8000c6a:	f000 ff53 	bl	8001b14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c74:	2302      	movs	r3, #2
 8000c76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c80:	230b      	movs	r3, #11
 8000c82:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4810      	ldr	r0, [pc, #64]	; (8000ccc <HAL_ETH_MspInit+0x194>)
 8000c8c:	f000 ff42 	bl	8001b14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000c90:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000c94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c96:	2302      	movs	r3, #2
 8000c98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ca2:	230b      	movs	r3, #11
 8000ca4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ca6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000caa:	4619      	mov	r1, r3
 8000cac:	4808      	ldr	r0, [pc, #32]	; (8000cd0 <HAL_ETH_MspInit+0x198>)
 8000cae:	f000 ff31 	bl	8001b14 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000cb2:	bf00      	nop
 8000cb4:	3738      	adds	r7, #56	; 0x38
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40028000 	.word	0x40028000
 8000cc0:	58024400 	.word	0x58024400
 8000cc4:	58020800 	.word	0x58020800
 8000cc8:	58020000 	.word	0x58020000
 8000ccc:	58020400 	.word	0x58020400
 8000cd0:	58021800 	.word	0x58021800

08000cd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b0b8      	sub	sp, #224	; 0xe0
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cdc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
 8000ce8:	60da      	str	r2, [r3, #12]
 8000cea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cec:	f107 0310 	add.w	r3, r7, #16
 8000cf0:	22bc      	movs	r2, #188	; 0xbc
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f005 f95d 	bl	8005fb4 <memset>
  if(huart->Instance==USART3)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a25      	ldr	r2, [pc, #148]	; (8000d94 <HAL_UART_MspInit+0xc0>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d142      	bne.n	8000d8a <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d04:	2302      	movs	r3, #2
 8000d06:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d0e:	f107 0310 	add.w	r3, r7, #16
 8000d12:	4618      	mov	r0, r3
 8000d14:	f002 fa48 	bl	80031a8 <HAL_RCCEx_PeriphCLKConfig>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d1e:	f7ff feeb 	bl	8000af8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d22:	4b1d      	ldr	r3, [pc, #116]	; (8000d98 <HAL_UART_MspInit+0xc4>)
 8000d24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000d28:	4a1b      	ldr	r2, [pc, #108]	; (8000d98 <HAL_UART_MspInit+0xc4>)
 8000d2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d2e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000d32:	4b19      	ldr	r3, [pc, #100]	; (8000d98 <HAL_UART_MspInit+0xc4>)
 8000d34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000d38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d3c:	60fb      	str	r3, [r7, #12]
 8000d3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d40:	4b15      	ldr	r3, [pc, #84]	; (8000d98 <HAL_UART_MspInit+0xc4>)
 8000d42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d46:	4a14      	ldr	r2, [pc, #80]	; (8000d98 <HAL_UART_MspInit+0xc4>)
 8000d48:	f043 0308 	orr.w	r3, r3, #8
 8000d4c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d50:	4b11      	ldr	r3, [pc, #68]	; (8000d98 <HAL_UART_MspInit+0xc4>)
 8000d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d56:	f003 0308 	and.w	r3, r3, #8
 8000d5a:	60bb      	str	r3, [r7, #8]
 8000d5c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000d5e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d62:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d66:	2302      	movs	r3, #2
 8000d68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d72:	2300      	movs	r3, #0
 8000d74:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d78:	2307      	movs	r3, #7
 8000d7a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d7e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d82:	4619      	mov	r1, r3
 8000d84:	4805      	ldr	r0, [pc, #20]	; (8000d9c <HAL_UART_MspInit+0xc8>)
 8000d86:	f000 fec5 	bl	8001b14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d8a:	bf00      	nop
 8000d8c:	37e0      	adds	r7, #224	; 0xe0
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40004800 	.word	0x40004800
 8000d98:	58024400 	.word	0x58024400
 8000d9c:	58020c00 	.word	0x58020c00

08000da0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b0b8      	sub	sp, #224	; 0xe0
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000db8:	f107 0310 	add.w	r3, r7, #16
 8000dbc:	22bc      	movs	r2, #188	; 0xbc
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f005 f8f7 	bl	8005fb4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a36      	ldr	r2, [pc, #216]	; (8000ea4 <HAL_PCD_MspInit+0x104>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d165      	bne.n	8000e9c <HAL_PCD_MspInit+0xfc>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000dd0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000dd4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 24;
 8000dda:	2318      	movs	r3, #24
 8000ddc:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000dde:	2302      	movs	r3, #2
 8000de0:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8000de2:	2304      	movs	r3, #4
 8000de4:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000de6:	2302      	movs	r3, #2
 8000de8:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000dea:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000dee:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000df0:	2300      	movs	r3, #0
 8000df2:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000df4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000df8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dfc:	f107 0310 	add.w	r3, r7, #16
 8000e00:	4618      	mov	r0, r3
 8000e02:	f002 f9d1 	bl	80031a8 <HAL_RCCEx_PeriphCLKConfig>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8000e0c:	f7ff fe74 	bl	8000af8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000e10:	f001 fa00 	bl	8002214 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e14:	4b24      	ldr	r3, [pc, #144]	; (8000ea8 <HAL_PCD_MspInit+0x108>)
 8000e16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e1a:	4a23      	ldr	r2, [pc, #140]	; (8000ea8 <HAL_PCD_MspInit+0x108>)
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e24:	4b20      	ldr	r3, [pc, #128]	; (8000ea8 <HAL_PCD_MspInit+0x108>)
 8000e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000e32:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000e36:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e46:	2300      	movs	r3, #0
 8000e48:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000e4c:	230a      	movs	r3, #10
 8000e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e52:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e56:	4619      	mov	r1, r3
 8000e58:	4814      	ldr	r0, [pc, #80]	; (8000eac <HAL_PCD_MspInit+0x10c>)
 8000e5a:	f000 fe5b 	bl	8001b14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e62:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e66:	2300      	movs	r3, #0
 8000e68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e72:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e76:	4619      	mov	r1, r3
 8000e78:	480c      	ldr	r0, [pc, #48]	; (8000eac <HAL_PCD_MspInit+0x10c>)
 8000e7a:	f000 fe4b 	bl	8001b14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000e7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <HAL_PCD_MspInit+0x108>)
 8000e80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e84:	4a08      	ldr	r2, [pc, #32]	; (8000ea8 <HAL_PCD_MspInit+0x108>)
 8000e86:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000e8a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e8e:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <HAL_PCD_MspInit+0x108>)
 8000e90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000e98:	60bb      	str	r3, [r7, #8]
 8000e9a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000e9c:	bf00      	nop
 8000e9e:	37e0      	adds	r7, #224	; 0xe0
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40080000 	.word	0x40080000
 8000ea8:	58024400 	.word	0x58024400
 8000eac:	58020000 	.word	0x58020000

08000eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <NMI_Handler+0x4>

08000eb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eba:	e7fe      	b.n	8000eba <HardFault_Handler+0x4>

08000ebc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <MemManage_Handler+0x4>

08000ec2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec6:	e7fe      	b.n	8000ec6 <BusFault_Handler+0x4>

08000ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ecc:	e7fe      	b.n	8000ecc <UsageFault_Handler+0x4>

08000ece <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr

08000eea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000efc:	f000 f89e 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f3c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f08:	f7ff fb68 	bl	80005dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f0c:	480c      	ldr	r0, [pc, #48]	; (8000f40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f0e:	490d      	ldr	r1, [pc, #52]	; (8000f44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f10:	4a0d      	ldr	r2, [pc, #52]	; (8000f48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f14:	e002      	b.n	8000f1c <LoopCopyDataInit>

08000f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f1a:	3304      	adds	r3, #4

08000f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f20:	d3f9      	bcc.n	8000f16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f22:	4a0a      	ldr	r2, [pc, #40]	; (8000f4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f24:	4c0a      	ldr	r4, [pc, #40]	; (8000f50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f28:	e001      	b.n	8000f2e <LoopFillZerobss>

08000f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f2c:	3204      	adds	r2, #4

08000f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f30:	d3fb      	bcc.n	8000f2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f32:	f005 f81b 	bl	8005f6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f36:	f7ff fbe7 	bl	8000708 <main>
  bx  lr
 8000f3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f3c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f40:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f44:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000f48:	08006024 	.word	0x08006024
  ldr r2, =_sbss
 8000f4c:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8000f50:	2400077c 	.word	0x2400077c

08000f54 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f54:	e7fe      	b.n	8000f54 <ADC3_IRQHandler>
	...

08000f58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f5e:	2003      	movs	r0, #3
 8000f60:	f000 f982 	bl	8001268 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f64:	f001 ff4a 	bl	8002dfc <HAL_RCC_GetSysClockFreq>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <HAL_Init+0x68>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	f003 030f 	and.w	r3, r3, #15
 8000f74:	4913      	ldr	r1, [pc, #76]	; (8000fc4 <HAL_Init+0x6c>)
 8000f76:	5ccb      	ldrb	r3, [r1, r3]
 8000f78:	f003 031f 	and.w	r3, r3, #31
 8000f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f80:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f82:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <HAL_Init+0x68>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	f003 030f 	and.w	r3, r3, #15
 8000f8a:	4a0e      	ldr	r2, [pc, #56]	; (8000fc4 <HAL_Init+0x6c>)
 8000f8c:	5cd3      	ldrb	r3, [r2, r3]
 8000f8e:	f003 031f 	and.w	r3, r3, #31
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	fa22 f303 	lsr.w	r3, r2, r3
 8000f98:	4a0b      	ldr	r2, [pc, #44]	; (8000fc8 <HAL_Init+0x70>)
 8000f9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f9c:	4a0b      	ldr	r2, [pc, #44]	; (8000fcc <HAL_Init+0x74>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 f814 	bl	8000fd0 <HAL_InitTick>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e002      	b.n	8000fb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fb2:	f7ff fda7 	bl	8000b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	58024400 	.word	0x58024400
 8000fc4:	08005fdc 	.word	0x08005fdc
 8000fc8:	24000004 	.word	0x24000004
 8000fcc:	24000000 	.word	0x24000000

08000fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000fd8:	4b15      	ldr	r3, [pc, #84]	; (8001030 <HAL_InitTick+0x60>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e021      	b.n	8001028 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000fe4:	4b13      	ldr	r3, [pc, #76]	; (8001034 <HAL_InitTick+0x64>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b11      	ldr	r3, [pc, #68]	; (8001030 <HAL_InitTick+0x60>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f959 	bl	80012b2 <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f000 f931 	bl	800127e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	; (8001038 <HAL_InitTick+0x68>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	2400000c 	.word	0x2400000c
 8001034:	24000000 	.word	0x24000000
 8001038:	24000008 	.word	0x24000008

0800103c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <HAL_IncTick+0x20>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	; (8001060 <HAL_IncTick+0x24>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a04      	ldr	r2, [pc, #16]	; (8001060 <HAL_IncTick+0x24>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2400000c 	.word	0x2400000c
 8001060:	24000778 	.word	0x24000778

08001064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b03      	ldr	r3, [pc, #12]	; (8001078 <HAL_GetTick+0x14>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	24000778 	.word	0x24000778

0800107c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001084:	f7ff ffee 	bl	8001064 <HAL_GetTick>
 8001088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001094:	d005      	beq.n	80010a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001096:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <HAL_Delay+0x44>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	461a      	mov	r2, r3
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	4413      	add	r3, r2
 80010a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010a2:	bf00      	nop
 80010a4:	f7ff ffde 	bl	8001064 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d8f7      	bhi.n	80010a4 <HAL_Delay+0x28>
  {
  }
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	2400000c 	.word	0x2400000c

080010c4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80010c8:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <HAL_GetREVID+0x14>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	0c1b      	lsrs	r3, r3, #16
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	5c001000 	.word	0x5c001000

080010dc <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80010ec:	4904      	ldr	r1, [pc, #16]	; (8001100 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	604b      	str	r3, [r1, #4]
}
 80010f4:	bf00      	nop
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	58000400 	.word	0x58000400

08001104 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001114:	4b0b      	ldr	r3, [pc, #44]	; (8001144 <__NVIC_SetPriorityGrouping+0x40>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001120:	4013      	ands	r3, r2
 8001122:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800112c:	4b06      	ldr	r3, [pc, #24]	; (8001148 <__NVIC_SetPriorityGrouping+0x44>)
 800112e:	4313      	orrs	r3, r2
 8001130:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001132:	4a04      	ldr	r2, [pc, #16]	; (8001144 <__NVIC_SetPriorityGrouping+0x40>)
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	60d3      	str	r3, [r2, #12]
}
 8001138:	bf00      	nop
 800113a:	3714      	adds	r7, #20
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	e000ed00 	.word	0xe000ed00
 8001148:	05fa0000 	.word	0x05fa0000

0800114c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001150:	4b04      	ldr	r3, [pc, #16]	; (8001164 <__NVIC_GetPriorityGrouping+0x18>)
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	0a1b      	lsrs	r3, r3, #8
 8001156:	f003 0307 	and.w	r3, r3, #7
}
 800115a:	4618      	mov	r0, r3
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	6039      	str	r1, [r7, #0]
 8001172:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001174:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001178:	2b00      	cmp	r3, #0
 800117a:	db0a      	blt.n	8001192 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	b2da      	uxtb	r2, r3
 8001180:	490c      	ldr	r1, [pc, #48]	; (80011b4 <__NVIC_SetPriority+0x4c>)
 8001182:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001186:	0112      	lsls	r2, r2, #4
 8001188:	b2d2      	uxtb	r2, r2
 800118a:	440b      	add	r3, r1
 800118c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001190:	e00a      	b.n	80011a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4908      	ldr	r1, [pc, #32]	; (80011b8 <__NVIC_SetPriority+0x50>)
 8001198:	88fb      	ldrh	r3, [r7, #6]
 800119a:	f003 030f 	and.w	r3, r3, #15
 800119e:	3b04      	subs	r3, #4
 80011a0:	0112      	lsls	r2, r2, #4
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	440b      	add	r3, r1
 80011a6:	761a      	strb	r2, [r3, #24]
}
 80011a8:	bf00      	nop
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	e000e100 	.word	0xe000e100
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011bc:	b480      	push	{r7}
 80011be:	b089      	sub	sp, #36	; 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f1c3 0307 	rsb	r3, r3, #7
 80011d6:	2b04      	cmp	r3, #4
 80011d8:	bf28      	it	cs
 80011da:	2304      	movcs	r3, #4
 80011dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3304      	adds	r3, #4
 80011e2:	2b06      	cmp	r3, #6
 80011e4:	d902      	bls.n	80011ec <NVIC_EncodePriority+0x30>
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	3b03      	subs	r3, #3
 80011ea:	e000      	b.n	80011ee <NVIC_EncodePriority+0x32>
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f0:	f04f 32ff 	mov.w	r2, #4294967295
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	43da      	mvns	r2, r3
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	401a      	ands	r2, r3
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001204:	f04f 31ff 	mov.w	r1, #4294967295
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	43d9      	mvns	r1, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001214:	4313      	orrs	r3, r2
         );
}
 8001216:	4618      	mov	r0, r3
 8001218:	3724      	adds	r7, #36	; 0x24
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
	...

08001224 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3b01      	subs	r3, #1
 8001230:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001234:	d301      	bcc.n	800123a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001236:	2301      	movs	r3, #1
 8001238:	e00f      	b.n	800125a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800123a:	4a0a      	ldr	r2, [pc, #40]	; (8001264 <SysTick_Config+0x40>)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	3b01      	subs	r3, #1
 8001240:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001242:	210f      	movs	r1, #15
 8001244:	f04f 30ff 	mov.w	r0, #4294967295
 8001248:	f7ff ff8e 	bl	8001168 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800124c:	4b05      	ldr	r3, [pc, #20]	; (8001264 <SysTick_Config+0x40>)
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001252:	4b04      	ldr	r3, [pc, #16]	; (8001264 <SysTick_Config+0x40>)
 8001254:	2207      	movs	r2, #7
 8001256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	e000e010 	.word	0xe000e010

08001268 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff ff47 	bl	8001104 <__NVIC_SetPriorityGrouping>
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b086      	sub	sp, #24
 8001282:	af00      	add	r7, sp, #0
 8001284:	4603      	mov	r3, r0
 8001286:	60b9      	str	r1, [r7, #8]
 8001288:	607a      	str	r2, [r7, #4]
 800128a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800128c:	f7ff ff5e 	bl	800114c <__NVIC_GetPriorityGrouping>
 8001290:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	68b9      	ldr	r1, [r7, #8]
 8001296:	6978      	ldr	r0, [r7, #20]
 8001298:	f7ff ff90 	bl	80011bc <NVIC_EncodePriority>
 800129c:	4602      	mov	r2, r0
 800129e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012a2:	4611      	mov	r1, r2
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff ff5f 	bl	8001168 <__NVIC_SetPriority>
}
 80012aa:	bf00      	nop
 80012ac:	3718      	adds	r7, #24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b082      	sub	sp, #8
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f7ff ffb2 	bl	8001224 <SysTick_Config>
 80012c0:	4603      	mov	r3, r0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d101      	bne.n	80012de <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e0cf      	b.n	800147e <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d106      	bne.n	80012f6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2223      	movs	r2, #35	; 0x23
 80012ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f7ff fc21 	bl	8000b38 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f6:	4b64      	ldr	r3, [pc, #400]	; (8001488 <HAL_ETH_Init+0x1bc>)
 80012f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80012fc:	4a62      	ldr	r2, [pc, #392]	; (8001488 <HAL_ETH_Init+0x1bc>)
 80012fe:	f043 0302 	orr.w	r3, r3, #2
 8001302:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001306:	4b60      	ldr	r3, [pc, #384]	; (8001488 <HAL_ETH_Init+0x1bc>)
 8001308:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800130c:	f003 0302 	and.w	r3, r3, #2
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	7a1b      	ldrb	r3, [r3, #8]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d103      	bne.n	8001324 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff fedd 	bl	80010dc <HAL_SYSCFG_ETHInterfaceSelect>
 8001322:	e003      	b.n	800132c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001324:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001328:	f7ff fed8 	bl	80010dc <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800132c:	4b57      	ldr	r3, [pc, #348]	; (800148c <HAL_ETH_Init+0x1c0>)
 800132e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	6812      	ldr	r2, [r2, #0]
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001346:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001348:	f7ff fe8c 	bl	8001064 <HAL_GetTick>
 800134c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800134e:	e011      	b.n	8001374 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001350:	f7ff fe88 	bl	8001064 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800135e:	d909      	bls.n	8001374 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2204      	movs	r2, #4
 8001364:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	22e0      	movs	r2, #224	; 0xe0
 800136c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e084      	b.n	800147e <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1e4      	bne.n	8001350 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f000 f886 	bl	8001498 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 800138c:	f001 feb0 	bl	80030f0 <HAL_RCC_GetHCLKFreq>
 8001390:	4603      	mov	r3, r0
 8001392:	4a3f      	ldr	r2, [pc, #252]	; (8001490 <HAL_ETH_Init+0x1c4>)
 8001394:	fba2 2303 	umull	r2, r3, r2, r3
 8001398:	0c9a      	lsrs	r2, r3, #18
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	3a01      	subs	r2, #1
 80013a0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f000 fa71 	bl	800188c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013b2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80013b6:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	6812      	ldr	r2, [r2, #0]
 80013be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80013c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80013c6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	f003 0303 	and.w	r3, r3, #3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d009      	beq.n	80013ea <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2201      	movs	r2, #1
 80013da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	22e0      	movs	r2, #224	; 0xe0
 80013e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e049      	b.n	800147e <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013f2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80013f6:	4b27      	ldr	r3, [pc, #156]	; (8001494 <HAL_ETH_Init+0x1c8>)
 80013f8:	4013      	ands	r3, r2
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	6952      	ldr	r2, [r2, #20]
 80013fe:	0051      	lsls	r1, r2, #1
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	6812      	ldr	r2, [r2, #0]
 8001404:	430b      	orrs	r3, r1
 8001406:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800140a:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f000 fad9 	bl	80019c6 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f000 fb1f 	bl	8001a58 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	3305      	adds	r3, #5
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	021a      	lsls	r2, r3, #8
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	3304      	adds	r3, #4
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	4619      	mov	r1, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	430a      	orrs	r2, r1
 8001434:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	3303      	adds	r3, #3
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	061a      	lsls	r2, r3, #24
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	3302      	adds	r3, #2
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	041b      	lsls	r3, r3, #16
 800144c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	3301      	adds	r3, #1
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001458:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001466:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001468:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2210      	movs	r2, #16
 8001478:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800147c:	2300      	movs	r3, #0
}
 800147e:	4618      	mov	r0, r3
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	58024400 	.word	0x58024400
 800148c:	58000400 	.word	0x58000400
 8001490:	431bde83 	.word	0x431bde83
 8001494:	ffff8001 	.word	0xffff8001

08001498 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80014a8:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80014b0:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80014b2:	f001 fe1d 	bl	80030f0 <HAL_RCC_GetHCLKFreq>
 80014b6:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	4a1e      	ldr	r2, [pc, #120]	; (8001534 <HAL_ETH_SetMDIOClockRange+0x9c>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d908      	bls.n	80014d2 <HAL_ETH_SetMDIOClockRange+0x3a>
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	4a1d      	ldr	r2, [pc, #116]	; (8001538 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d804      	bhi.n	80014d2 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	e027      	b.n	8001522 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	4a18      	ldr	r2, [pc, #96]	; (8001538 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d908      	bls.n	80014ec <HAL_ETH_SetMDIOClockRange+0x54>
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	4a17      	ldr	r2, [pc, #92]	; (800153c <HAL_ETH_SetMDIOClockRange+0xa4>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d204      	bcs.n	80014ec <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	e01a      	b.n	8001522 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	4a13      	ldr	r2, [pc, #76]	; (800153c <HAL_ETH_SetMDIOClockRange+0xa4>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d303      	bcc.n	80014fc <HAL_ETH_SetMDIOClockRange+0x64>
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	4a12      	ldr	r2, [pc, #72]	; (8001540 <HAL_ETH_SetMDIOClockRange+0xa8>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d911      	bls.n	8001520 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	4a10      	ldr	r2, [pc, #64]	; (8001540 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d908      	bls.n	8001516 <HAL_ETH_SetMDIOClockRange+0x7e>
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	4a0f      	ldr	r2, [pc, #60]	; (8001544 <HAL_ETH_SetMDIOClockRange+0xac>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d804      	bhi.n	8001516 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	e005      	b.n	8001522 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	e000      	b.n	8001522 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8001520:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800152c:	bf00      	nop
 800152e:	3710      	adds	r7, #16
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	01312cff 	.word	0x01312cff
 8001538:	02160ebf 	.word	0x02160ebf
 800153c:	03938700 	.word	0x03938700
 8001540:	05f5e0ff 	.word	0x05f5e0ff
 8001544:	08f0d17f 	.word	0x08f0d17f

08001548 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800155a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	791b      	ldrb	r3, [r3, #4]
 8001560:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001562:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	7b1b      	ldrb	r3, [r3, #12]
 8001568:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800156a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	7b5b      	ldrb	r3, [r3, #13]
 8001570:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001572:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	7b9b      	ldrb	r3, [r3, #14]
 8001578:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800157a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	7bdb      	ldrb	r3, [r3, #15]
 8001580:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001582:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001584:	683a      	ldr	r2, [r7, #0]
 8001586:	7c12      	ldrb	r2, [r2, #16]
 8001588:	2a00      	cmp	r2, #0
 800158a:	d102      	bne.n	8001592 <ETH_SetMACConfig+0x4a>
 800158c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001590:	e000      	b.n	8001594 <ETH_SetMACConfig+0x4c>
 8001592:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001594:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001596:	683a      	ldr	r2, [r7, #0]
 8001598:	7c52      	ldrb	r2, [r2, #17]
 800159a:	2a00      	cmp	r2, #0
 800159c:	d102      	bne.n	80015a4 <ETH_SetMACConfig+0x5c>
 800159e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015a2:	e000      	b.n	80015a6 <ETH_SetMACConfig+0x5e>
 80015a4:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80015a6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	7c9b      	ldrb	r3, [r3, #18]
 80015ac:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80015ae:	431a      	orrs	r2, r3
               macconf->Speed |
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80015b4:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80015ba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	7f1b      	ldrb	r3, [r3, #28]
 80015c0:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80015c2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	7f5b      	ldrb	r3, [r3, #29]
 80015c8:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80015ca:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80015cc:	683a      	ldr	r2, [r7, #0]
 80015ce:	7f92      	ldrb	r2, [r2, #30]
 80015d0:	2a00      	cmp	r2, #0
 80015d2:	d102      	bne.n	80015da <ETH_SetMACConfig+0x92>
 80015d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015d8:	e000      	b.n	80015dc <ETH_SetMACConfig+0x94>
 80015da:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80015dc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	7fdb      	ldrb	r3, [r3, #31]
 80015e2:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80015e4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	f892 2020 	ldrb.w	r2, [r2, #32]
 80015ec:	2a00      	cmp	r2, #0
 80015ee:	d102      	bne.n	80015f6 <ETH_SetMACConfig+0xae>
 80015f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015f4:	e000      	b.n	80015f8 <ETH_SetMACConfig+0xb0>
 80015f6:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80015f8:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80015fe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001606:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001608:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 800160e:	4313      	orrs	r3, r2
 8001610:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	4b56      	ldr	r3, [pc, #344]	; (8001774 <ETH_SetMACConfig+0x22c>)
 800161a:	4013      	ands	r3, r2
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	6812      	ldr	r2, [r2, #0]
 8001620:	68f9      	ldr	r1, [r7, #12]
 8001622:	430b      	orrs	r3, r1
 8001624:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800162a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001632:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001634:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800163c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800163e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001646:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001648:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8001650:	2a00      	cmp	r2, #0
 8001652:	d102      	bne.n	800165a <ETH_SetMACConfig+0x112>
 8001654:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001658:	e000      	b.n	800165c <ETH_SetMACConfig+0x114>
 800165a:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800165c:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001662:	4313      	orrs	r3, r2
 8001664:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	685a      	ldr	r2, [r3, #4]
 800166c:	4b42      	ldr	r3, [pc, #264]	; (8001778 <ETH_SetMACConfig+0x230>)
 800166e:	4013      	ands	r3, r2
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	6812      	ldr	r2, [r2, #0]
 8001674:	68f9      	ldr	r1, [r7, #12]
 8001676:	430b      	orrs	r3, r1
 8001678:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001680:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001686:	4313      	orrs	r3, r2
 8001688:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	68da      	ldr	r2, [r3, #12]
 8001690:	4b3a      	ldr	r3, [pc, #232]	; (800177c <ETH_SetMACConfig+0x234>)
 8001692:	4013      	ands	r3, r2
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	6812      	ldr	r2, [r2, #0]
 8001698:	68f9      	ldr	r1, [r7, #12]
 800169a:	430b      	orrs	r3, r1
 800169c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80016a4:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80016aa:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 80016ac:	683a      	ldr	r2, [r7, #0]
 80016ae:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80016b2:	2a00      	cmp	r2, #0
 80016b4:	d101      	bne.n	80016ba <ETH_SetMACConfig+0x172>
 80016b6:	2280      	movs	r2, #128	; 0x80
 80016b8:	e000      	b.n	80016bc <ETH_SetMACConfig+0x174>
 80016ba:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80016bc:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016c2:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80016c4:	4313      	orrs	r3, r2
 80016c6:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80016ce:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80016d2:	4013      	ands	r3, r2
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	6812      	ldr	r2, [r2, #0]
 80016d8:	68f9      	ldr	r1, [r7, #12]
 80016da:	430b      	orrs	r3, r1
 80016dc:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80016e4:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80016ec:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80016ee:	4313      	orrs	r3, r2
 80016f0:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016fa:	f023 0103 	bic.w	r1, r3, #3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	68fa      	ldr	r2, [r7, #12]
 8001704:	430a      	orrs	r2, r1
 8001706:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001712:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	430a      	orrs	r2, r1
 8001720:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001728:	683a      	ldr	r2, [r7, #0]
 800172a:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 800172e:	2a00      	cmp	r2, #0
 8001730:	d101      	bne.n	8001736 <ETH_SetMACConfig+0x1ee>
 8001732:	2240      	movs	r2, #64	; 0x40
 8001734:	e000      	b.n	8001738 <ETH_SetMACConfig+0x1f0>
 8001736:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001738:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001740:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001742:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800174a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800174c:	4313      	orrs	r3, r2
 800174e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001758:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	430a      	orrs	r2, r1
 8001764:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8001768:	bf00      	nop
 800176a:	3714      	adds	r7, #20
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	00048083 	.word	0x00048083
 8001778:	c0f88000 	.word	0xc0f88000
 800177c:	fffffef0 	.word	0xfffffef0

08001780 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	4b38      	ldr	r3, [pc, #224]	; (8001878 <ETH_SetDMAConfig+0xf8>)
 8001796:	4013      	ands	r3, r2
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	6811      	ldr	r1, [r2, #0]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	6812      	ldr	r2, [r2, #0]
 80017a0:	430b      	orrs	r3, r1
 80017a2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80017a6:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	791b      	ldrb	r3, [r3, #4]
 80017ac:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80017b2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	7b1b      	ldrb	r3, [r3, #12]
 80017b8:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80017ba:	4313      	orrs	r3, r2
 80017bc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	4b2c      	ldr	r3, [pc, #176]	; (800187c <ETH_SetDMAConfig+0xfc>)
 80017ca:	4013      	ands	r3, r2
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	6812      	ldr	r2, [r2, #0]
 80017d0:	68f9      	ldr	r1, [r7, #12]
 80017d2:	430b      	orrs	r3, r1
 80017d4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80017d8:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	7b5b      	ldrb	r3, [r3, #13]
 80017de:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80017e4:	4313      	orrs	r3, r2
 80017e6:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017f0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80017f4:	4b22      	ldr	r3, [pc, #136]	; (8001880 <ETH_SetDMAConfig+0x100>)
 80017f6:	4013      	ands	r3, r2
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	6812      	ldr	r2, [r2, #0]
 80017fc:	68f9      	ldr	r1, [r7, #12]
 80017fe:	430b      	orrs	r3, r1
 8001800:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001804:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	7d1b      	ldrb	r3, [r3, #20]
 8001810:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001812:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	7f5b      	ldrb	r3, [r3, #29]
 8001818:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800181a:	4313      	orrs	r3, r2
 800181c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001826:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800182a:	4b16      	ldr	r3, [pc, #88]	; (8001884 <ETH_SetDMAConfig+0x104>)
 800182c:	4013      	ands	r3, r2
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	6812      	ldr	r2, [r2, #0]
 8001832:	68f9      	ldr	r1, [r7, #12]
 8001834:	430b      	orrs	r3, r1
 8001836:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800183a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	7f1b      	ldrb	r3, [r3, #28]
 8001842:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001848:	4313      	orrs	r3, r2
 800184a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001854:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001858:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <ETH_SetDMAConfig+0x108>)
 800185a:	4013      	ands	r3, r2
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	6812      	ldr	r2, [r2, #0]
 8001860:	68f9      	ldr	r1, [r7, #12]
 8001862:	430b      	orrs	r3, r1
 8001864:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001868:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 800186c:	bf00      	nop
 800186e:	3714      	adds	r7, #20
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	ffff87fd 	.word	0xffff87fd
 800187c:	ffff2ffe 	.word	0xffff2ffe
 8001880:	fffec000 	.word	0xfffec000
 8001884:	ffc0efef 	.word	0xffc0efef
 8001888:	7fc0ffff 	.word	0x7fc0ffff

0800188c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b0a4      	sub	sp, #144	; 0x90
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001894:	2301      	movs	r3, #1
 8001896:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800189a:	2300      	movs	r3, #0
 800189c:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800189e:	2300      	movs	r3, #0
 80018a0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80018aa:	2301      	movs	r3, #1
 80018ac:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80018b0:	2301      	movs	r3, #1
 80018b2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80018b6:	2301      	movs	r3, #1
 80018b8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80018c2:	2301      	movs	r3, #1
 80018c4:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80018c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018cc:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80018ce:	2300      	movs	r3, #0
 80018d0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80018d4:	2300      	movs	r3, #0
 80018d6:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80018d8:	2300      	movs	r3, #0
 80018da:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80018e4:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80018e8:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80018ea:	2300      	movs	r3, #0
 80018ec:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80018f0:	2300      	movs	r3, #0
 80018f2:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80018f4:	2301      	movs	r3, #1
 80018f6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80018fa:	2300      	movs	r3, #0
 80018fc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001900:	2300      	movs	r3, #0
 8001902:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001906:	2300      	movs	r3, #0
 8001908:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800190a:	2300      	movs	r3, #0
 800190c:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800190e:	2300      	movs	r3, #0
 8001910:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001912:	2300      	movs	r3, #0
 8001914:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001918:	2300      	movs	r3, #0
 800191a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800191e:	2301      	movs	r3, #1
 8001920:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001924:	2320      	movs	r3, #32
 8001926:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800192a:	2301      	movs	r3, #1
 800192c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001930:	2300      	movs	r3, #0
 8001932:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001936:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800193a:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 800193c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001940:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001942:	2300      	movs	r3, #0
 8001944:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001948:	2302      	movs	r3, #2
 800194a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800194e:	2300      	movs	r3, #0
 8001950:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001954:	2300      	movs	r3, #0
 8001956:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800195a:	2300      	movs	r3, #0
 800195c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001960:	2301      	movs	r3, #1
 8001962:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001966:	2300      	movs	r3, #0
 8001968:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800196a:	2301      	movs	r3, #1
 800196c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001970:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001974:	4619      	mov	r1, r3
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff fde6 	bl	8001548 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800197c:	2301      	movs	r3, #1
 800197e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001980:	2301      	movs	r3, #1
 8001982:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001984:	2300      	movs	r3, #0
 8001986:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001988:	2300      	movs	r3, #0
 800198a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800198e:	2300      	movs	r3, #0
 8001990:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001992:	2300      	movs	r3, #0
 8001994:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001996:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800199a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800199c:	2300      	movs	r3, #0
 800199e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80019a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80019a4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80019a6:	2300      	movs	r3, #0
 80019a8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 80019ac:	f44f 7306 	mov.w	r3, #536	; 0x218
 80019b0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80019b2:	f107 0308 	add.w	r3, r7, #8
 80019b6:	4619      	mov	r1, r3
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f7ff fee1 	bl	8001780 <ETH_SetDMAConfig>
}
 80019be:	bf00      	nop
 80019c0:	3790      	adds	r7, #144	; 0x90
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80019c6:	b480      	push	{r7}
 80019c8:	b085      	sub	sp, #20
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	e01d      	b.n	8001a10 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68d9      	ldr	r1, [r3, #12]
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	4613      	mov	r3, r2
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	4413      	add	r3, r2
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	440b      	add	r3, r1
 80019e4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	2200      	movs	r2, #0
 80019f0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	2200      	movs	r2, #0
 80019fc:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80019fe:	68b9      	ldr	r1, [r7, #8]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	68fa      	ldr	r2, [r7, #12]
 8001a04:	3206      	adds	r2, #6
 8001a06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2b03      	cmp	r3, #3
 8001a14:	d9de      	bls.n	80019d4 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a24:	461a      	mov	r2, r3
 8001a26:	2303      	movs	r3, #3
 8001a28:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	68da      	ldr	r2, [r3, #12]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a38:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	68da      	ldr	r2, [r3, #12]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a48:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8001a4c:	bf00      	nop
 8001a4e:	3714      	adds	r7, #20
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a60:	2300      	movs	r3, #0
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	e023      	b.n	8001aae <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6919      	ldr	r1, [r3, #16]
 8001a6a:	68fa      	ldr	r2, [r7, #12]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	4413      	add	r3, r2
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	440b      	add	r3, r1
 8001a76:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	2200      	movs	r2, #0
 8001a82:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	2200      	movs	r2, #0
 8001a94:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001a9c:	68b9      	ldr	r1, [r7, #8]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	68fa      	ldr	r2, [r7, #12]
 8001aa2:	3212      	adds	r2, #18
 8001aa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2b03      	cmp	r3, #3
 8001ab2:	d9d8      	bls.n	8001a66 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ada:	461a      	mov	r2, r3
 8001adc:	2303      	movs	r3, #3
 8001ade:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	691a      	ldr	r2, [r3, #16]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001aee:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b02:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8001b06:	bf00      	nop
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
	...

08001b14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b089      	sub	sp, #36	; 0x24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001b22:	4b89      	ldr	r3, [pc, #548]	; (8001d48 <HAL_GPIO_Init+0x234>)
 8001b24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b26:	e194      	b.n	8001e52 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	fa01 f303 	lsl.w	r3, r1, r3
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	f000 8186 	beq.w	8001e4c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f003 0303 	and.w	r3, r3, #3
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d005      	beq.n	8001b58 <HAL_GPIO_Init+0x44>
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f003 0303 	and.w	r3, r3, #3
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d130      	bne.n	8001bba <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	2203      	movs	r2, #3
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	68da      	ldr	r2, [r3, #12]
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b8e:	2201      	movs	r2, #1
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	43db      	mvns	r3, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	091b      	lsrs	r3, r3, #4
 8001ba4:	f003 0201 	and.w	r2, r3, #1
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	69ba      	ldr	r2, [r7, #24]
 8001bb8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f003 0303 	and.w	r3, r3, #3
 8001bc2:	2b03      	cmp	r3, #3
 8001bc4:	d017      	beq.n	8001bf6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	2203      	movs	r2, #3
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	689a      	ldr	r2, [r3, #8]
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f003 0303 	and.w	r3, r3, #3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d123      	bne.n	8001c4a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	08da      	lsrs	r2, r3, #3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	3208      	adds	r2, #8
 8001c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f003 0307 	and.w	r3, r3, #7
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	220f      	movs	r2, #15
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	43db      	mvns	r3, r3
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	4013      	ands	r3, r2
 8001c24:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	691a      	ldr	r2, [r3, #16]
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	f003 0307 	and.w	r3, r3, #7
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	08da      	lsrs	r2, r3, #3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3208      	adds	r2, #8
 8001c44:	69b9      	ldr	r1, [r7, #24]
 8001c46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	2203      	movs	r2, #3
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f003 0203 	and.w	r2, r3, #3
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69ba      	ldr	r2, [r7, #24]
 8001c7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	f000 80e0 	beq.w	8001e4c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c8c:	4b2f      	ldr	r3, [pc, #188]	; (8001d4c <HAL_GPIO_Init+0x238>)
 8001c8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c92:	4a2e      	ldr	r2, [pc, #184]	; (8001d4c <HAL_GPIO_Init+0x238>)
 8001c94:	f043 0302 	orr.w	r3, r3, #2
 8001c98:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001c9c:	4b2b      	ldr	r3, [pc, #172]	; (8001d4c <HAL_GPIO_Init+0x238>)
 8001c9e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001caa:	4a29      	ldr	r2, [pc, #164]	; (8001d50 <HAL_GPIO_Init+0x23c>)
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	089b      	lsrs	r3, r3, #2
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	f003 0303 	and.w	r3, r3, #3
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	220f      	movs	r2, #15
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a20      	ldr	r2, [pc, #128]	; (8001d54 <HAL_GPIO_Init+0x240>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d052      	beq.n	8001d7c <HAL_GPIO_Init+0x268>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a1f      	ldr	r2, [pc, #124]	; (8001d58 <HAL_GPIO_Init+0x244>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d031      	beq.n	8001d42 <HAL_GPIO_Init+0x22e>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a1e      	ldr	r2, [pc, #120]	; (8001d5c <HAL_GPIO_Init+0x248>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d02b      	beq.n	8001d3e <HAL_GPIO_Init+0x22a>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a1d      	ldr	r2, [pc, #116]	; (8001d60 <HAL_GPIO_Init+0x24c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d025      	beq.n	8001d3a <HAL_GPIO_Init+0x226>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a1c      	ldr	r2, [pc, #112]	; (8001d64 <HAL_GPIO_Init+0x250>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d01f      	beq.n	8001d36 <HAL_GPIO_Init+0x222>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a1b      	ldr	r2, [pc, #108]	; (8001d68 <HAL_GPIO_Init+0x254>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d019      	beq.n	8001d32 <HAL_GPIO_Init+0x21e>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a1a      	ldr	r2, [pc, #104]	; (8001d6c <HAL_GPIO_Init+0x258>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d013      	beq.n	8001d2e <HAL_GPIO_Init+0x21a>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a19      	ldr	r2, [pc, #100]	; (8001d70 <HAL_GPIO_Init+0x25c>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d00d      	beq.n	8001d2a <HAL_GPIO_Init+0x216>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a18      	ldr	r2, [pc, #96]	; (8001d74 <HAL_GPIO_Init+0x260>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d007      	beq.n	8001d26 <HAL_GPIO_Init+0x212>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a17      	ldr	r2, [pc, #92]	; (8001d78 <HAL_GPIO_Init+0x264>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d101      	bne.n	8001d22 <HAL_GPIO_Init+0x20e>
 8001d1e:	2309      	movs	r3, #9
 8001d20:	e02d      	b.n	8001d7e <HAL_GPIO_Init+0x26a>
 8001d22:	230a      	movs	r3, #10
 8001d24:	e02b      	b.n	8001d7e <HAL_GPIO_Init+0x26a>
 8001d26:	2308      	movs	r3, #8
 8001d28:	e029      	b.n	8001d7e <HAL_GPIO_Init+0x26a>
 8001d2a:	2307      	movs	r3, #7
 8001d2c:	e027      	b.n	8001d7e <HAL_GPIO_Init+0x26a>
 8001d2e:	2306      	movs	r3, #6
 8001d30:	e025      	b.n	8001d7e <HAL_GPIO_Init+0x26a>
 8001d32:	2305      	movs	r3, #5
 8001d34:	e023      	b.n	8001d7e <HAL_GPIO_Init+0x26a>
 8001d36:	2304      	movs	r3, #4
 8001d38:	e021      	b.n	8001d7e <HAL_GPIO_Init+0x26a>
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e01f      	b.n	8001d7e <HAL_GPIO_Init+0x26a>
 8001d3e:	2302      	movs	r3, #2
 8001d40:	e01d      	b.n	8001d7e <HAL_GPIO_Init+0x26a>
 8001d42:	2301      	movs	r3, #1
 8001d44:	e01b      	b.n	8001d7e <HAL_GPIO_Init+0x26a>
 8001d46:	bf00      	nop
 8001d48:	58000080 	.word	0x58000080
 8001d4c:	58024400 	.word	0x58024400
 8001d50:	58000400 	.word	0x58000400
 8001d54:	58020000 	.word	0x58020000
 8001d58:	58020400 	.word	0x58020400
 8001d5c:	58020800 	.word	0x58020800
 8001d60:	58020c00 	.word	0x58020c00
 8001d64:	58021000 	.word	0x58021000
 8001d68:	58021400 	.word	0x58021400
 8001d6c:	58021800 	.word	0x58021800
 8001d70:	58021c00 	.word	0x58021c00
 8001d74:	58022000 	.word	0x58022000
 8001d78:	58022400 	.word	0x58022400
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	69fa      	ldr	r2, [r7, #28]
 8001d80:	f002 0203 	and.w	r2, r2, #3
 8001d84:	0092      	lsls	r2, r2, #2
 8001d86:	4093      	lsls	r3, r2
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d8e:	4938      	ldr	r1, [pc, #224]	; (8001e70 <HAL_GPIO_Init+0x35c>)
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	089b      	lsrs	r3, r3, #2
 8001d94:	3302      	adds	r3, #2
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	43db      	mvns	r3, r3
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	4013      	ands	r3, r2
 8001dac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001dc2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001dca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d003      	beq.n	8001df0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001df0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	43db      	mvns	r3, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4013      	ands	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d003      	beq.n	8001e1c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	fa22 f303 	lsr.w	r3, r2, r3
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	f47f ae63 	bne.w	8001b28 <HAL_GPIO_Init+0x14>
  }
}
 8001e62:	bf00      	nop
 8001e64:	bf00      	nop
 8001e66:	3724      	adds	r7, #36	; 0x24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	58000400 	.word	0x58000400

08001e74 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001e7c:	4a08      	ldr	r2, [pc, #32]	; (8001ea0 <HAL_HSEM_FastTake+0x2c>)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	3320      	adds	r3, #32
 8001e82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e86:	4a07      	ldr	r2, [pc, #28]	; (8001ea4 <HAL_HSEM_FastTake+0x30>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d101      	bne.n	8001e90 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	e000      	b.n	8001e92 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	58026400 	.word	0x58026400
 8001ea4:	80000300 	.word	0x80000300

08001ea8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001eb2:	4906      	ldr	r1, [pc, #24]	; (8001ecc <HAL_HSEM_Release+0x24>)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	58026400 	.word	0x58026400

08001ed0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ed2:	b08f      	sub	sp, #60	; 0x3c
 8001ed4:	af0a      	add	r7, sp, #40	; 0x28
 8001ed6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e116      	b.n	8002110 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d106      	bne.n	8001f02 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f7fe ff4f 	bl	8000da0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2203      	movs	r2, #3
 8001f06:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d102      	bne.n	8001f1c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f003 fd87 	bl	8005a34 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	603b      	str	r3, [r7, #0]
 8001f2c:	687e      	ldr	r6, [r7, #4]
 8001f2e:	466d      	mov	r5, sp
 8001f30:	f106 0410 	add.w	r4, r6, #16
 8001f34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f3c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f40:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f44:	1d33      	adds	r3, r6, #4
 8001f46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f48:	6838      	ldr	r0, [r7, #0]
 8001f4a:	f003 fd05 	bl	8005958 <USB_CoreInit>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d005      	beq.n	8001f60 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2202      	movs	r2, #2
 8001f58:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e0d7      	b.n	8002110 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2100      	movs	r1, #0
 8001f66:	4618      	mov	r0, r3
 8001f68:	f003 fd75 	bl	8005a56 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	73fb      	strb	r3, [r7, #15]
 8001f70:	e04a      	b.n	8002008 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f72:	7bfa      	ldrb	r2, [r7, #15]
 8001f74:	6879      	ldr	r1, [r7, #4]
 8001f76:	4613      	mov	r3, r2
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	4413      	add	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	440b      	add	r3, r1
 8001f80:	333d      	adds	r3, #61	; 0x3d
 8001f82:	2201      	movs	r2, #1
 8001f84:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f86:	7bfa      	ldrb	r2, [r7, #15]
 8001f88:	6879      	ldr	r1, [r7, #4]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	4413      	add	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	440b      	add	r3, r1
 8001f94:	333c      	adds	r3, #60	; 0x3c
 8001f96:	7bfa      	ldrb	r2, [r7, #15]
 8001f98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f9a:	7bfa      	ldrb	r2, [r7, #15]
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
 8001f9e:	b298      	uxth	r0, r3
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	00db      	lsls	r3, r3, #3
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	3344      	adds	r3, #68	; 0x44
 8001fae:	4602      	mov	r2, r0
 8001fb0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001fb2:	7bfa      	ldrb	r2, [r7, #15]
 8001fb4:	6879      	ldr	r1, [r7, #4]
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	00db      	lsls	r3, r3, #3
 8001fba:	4413      	add	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	440b      	add	r3, r1
 8001fc0:	3340      	adds	r3, #64	; 0x40
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001fc6:	7bfa      	ldrb	r2, [r7, #15]
 8001fc8:	6879      	ldr	r1, [r7, #4]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	4413      	add	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	3348      	adds	r3, #72	; 0x48
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001fda:	7bfa      	ldrb	r2, [r7, #15]
 8001fdc:	6879      	ldr	r1, [r7, #4]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	4413      	add	r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	334c      	adds	r3, #76	; 0x4c
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001fee:	7bfa      	ldrb	r2, [r7, #15]
 8001ff0:	6879      	ldr	r1, [r7, #4]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	00db      	lsls	r3, r3, #3
 8001ff6:	4413      	add	r3, r2
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	440b      	add	r3, r1
 8001ffc:	3354      	adds	r3, #84	; 0x54
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002002:	7bfb      	ldrb	r3, [r7, #15]
 8002004:	3301      	adds	r3, #1
 8002006:	73fb      	strb	r3, [r7, #15]
 8002008:	7bfa      	ldrb	r2, [r7, #15]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	429a      	cmp	r2, r3
 8002010:	d3af      	bcc.n	8001f72 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002012:	2300      	movs	r3, #0
 8002014:	73fb      	strb	r3, [r7, #15]
 8002016:	e044      	b.n	80020a2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002018:	7bfa      	ldrb	r2, [r7, #15]
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	4613      	mov	r3, r2
 800201e:	00db      	lsls	r3, r3, #3
 8002020:	4413      	add	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	440b      	add	r3, r1
 8002026:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800202a:	2200      	movs	r2, #0
 800202c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800202e:	7bfa      	ldrb	r2, [r7, #15]
 8002030:	6879      	ldr	r1, [r7, #4]
 8002032:	4613      	mov	r3, r2
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	4413      	add	r3, r2
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	440b      	add	r3, r1
 800203c:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002040:	7bfa      	ldrb	r2, [r7, #15]
 8002042:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002044:	7bfa      	ldrb	r2, [r7, #15]
 8002046:	6879      	ldr	r1, [r7, #4]
 8002048:	4613      	mov	r3, r2
 800204a:	00db      	lsls	r3, r3, #3
 800204c:	4413      	add	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	440b      	add	r3, r1
 8002052:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800205a:	7bfa      	ldrb	r2, [r7, #15]
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	4613      	mov	r3, r2
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	4413      	add	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	440b      	add	r3, r1
 8002068:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002070:	7bfa      	ldrb	r2, [r7, #15]
 8002072:	6879      	ldr	r1, [r7, #4]
 8002074:	4613      	mov	r3, r2
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	4413      	add	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	440b      	add	r3, r1
 800207e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002086:	7bfa      	ldrb	r2, [r7, #15]
 8002088:	6879      	ldr	r1, [r7, #4]
 800208a:	4613      	mov	r3, r2
 800208c:	00db      	lsls	r3, r3, #3
 800208e:	4413      	add	r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	440b      	add	r3, r1
 8002094:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800209c:	7bfb      	ldrb	r3, [r7, #15]
 800209e:	3301      	adds	r3, #1
 80020a0:	73fb      	strb	r3, [r7, #15]
 80020a2:	7bfa      	ldrb	r2, [r7, #15]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d3b5      	bcc.n	8002018 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	603b      	str	r3, [r7, #0]
 80020b2:	687e      	ldr	r6, [r7, #4]
 80020b4:	466d      	mov	r5, sp
 80020b6:	f106 0410 	add.w	r4, r6, #16
 80020ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020c2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020c6:	e885 0003 	stmia.w	r5, {r0, r1}
 80020ca:	1d33      	adds	r3, r6, #4
 80020cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020ce:	6838      	ldr	r0, [r7, #0]
 80020d0:	f003 fd0e 	bl	8005af0 <USB_DevInit>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d005      	beq.n	80020e6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2202      	movs	r2, #2
 80020de:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e014      	b.n	8002110 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d102      	bne.n	8002104 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f80a 	bl	8002118 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4618      	mov	r0, r3
 800210a:	f003 fecc 	bl	8005ea6 <USB_DevDisconnect>

  return HAL_OK;
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	3714      	adds	r7, #20
 8002114:	46bd      	mov	sp, r7
 8002116:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002118 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002146:	4b05      	ldr	r3, [pc, #20]	; (800215c <HAL_PCDEx_ActivateLPM+0x44>)
 8002148:	4313      	orrs	r3, r2
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3714      	adds	r7, #20
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr
 800215c:	10000003 	.word	0x10000003

08002160 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002168:	4b29      	ldr	r3, [pc, #164]	; (8002210 <HAL_PWREx_ConfigSupply+0xb0>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	f003 0307 	and.w	r3, r3, #7
 8002170:	2b06      	cmp	r3, #6
 8002172:	d00a      	beq.n	800218a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002174:	4b26      	ldr	r3, [pc, #152]	; (8002210 <HAL_PWREx_ConfigSupply+0xb0>)
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	429a      	cmp	r2, r3
 8002180:	d001      	beq.n	8002186 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e040      	b.n	8002208 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002186:	2300      	movs	r3, #0
 8002188:	e03e      	b.n	8002208 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800218a:	4b21      	ldr	r3, [pc, #132]	; (8002210 <HAL_PWREx_ConfigSupply+0xb0>)
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002192:	491f      	ldr	r1, [pc, #124]	; (8002210 <HAL_PWREx_ConfigSupply+0xb0>)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	4313      	orrs	r3, r2
 8002198:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800219a:	f7fe ff63 	bl	8001064 <HAL_GetTick>
 800219e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80021a0:	e009      	b.n	80021b6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80021a2:	f7fe ff5f 	bl	8001064 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021b0:	d901      	bls.n	80021b6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e028      	b.n	8002208 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80021b6:	4b16      	ldr	r3, [pc, #88]	; (8002210 <HAL_PWREx_ConfigSupply+0xb0>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021c2:	d1ee      	bne.n	80021a2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b1e      	cmp	r3, #30
 80021c8:	d008      	beq.n	80021dc <HAL_PWREx_ConfigSupply+0x7c>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2b2e      	cmp	r3, #46	; 0x2e
 80021ce:	d005      	beq.n	80021dc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b1d      	cmp	r3, #29
 80021d4:	d002      	beq.n	80021dc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b2d      	cmp	r3, #45	; 0x2d
 80021da:	d114      	bne.n	8002206 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80021dc:	f7fe ff42 	bl	8001064 <HAL_GetTick>
 80021e0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80021e2:	e009      	b.n	80021f8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80021e4:	f7fe ff3e 	bl	8001064 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021f2:	d901      	bls.n	80021f8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e007      	b.n	8002208 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80021f8:	4b05      	ldr	r3, [pc, #20]	; (8002210 <HAL_PWREx_ConfigSupply+0xb0>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002204:	d1ee      	bne.n	80021e4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002206:	2300      	movs	r3, #0
}
 8002208:	4618      	mov	r0, r3
 800220a:	3710      	adds	r7, #16
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	58024800 	.word	0x58024800

08002214 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002218:	4b05      	ldr	r3, [pc, #20]	; (8002230 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	4a04      	ldr	r2, [pc, #16]	; (8002230 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800221e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002222:	60d3      	str	r3, [r2, #12]
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	58024800 	.word	0x58024800

08002234 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08c      	sub	sp, #48	; 0x30
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d102      	bne.n	8002248 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	f000 bc1d 	b.w	8002a82 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	2b00      	cmp	r3, #0
 8002252:	f000 8087 	beq.w	8002364 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002256:	4b99      	ldr	r3, [pc, #612]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800225e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002260:	4b96      	ldr	r3, [pc, #600]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002264:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002268:	2b10      	cmp	r3, #16
 800226a:	d007      	beq.n	800227c <HAL_RCC_OscConfig+0x48>
 800226c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800226e:	2b18      	cmp	r3, #24
 8002270:	d110      	bne.n	8002294 <HAL_RCC_OscConfig+0x60>
 8002272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d10b      	bne.n	8002294 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800227c:	4b8f      	ldr	r3, [pc, #572]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d06c      	beq.n	8002362 <HAL_RCC_OscConfig+0x12e>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d168      	bne.n	8002362 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e3f6      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800229c:	d106      	bne.n	80022ac <HAL_RCC_OscConfig+0x78>
 800229e:	4b87      	ldr	r3, [pc, #540]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a86      	ldr	r2, [pc, #536]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022a8:	6013      	str	r3, [r2, #0]
 80022aa:	e02e      	b.n	800230a <HAL_RCC_OscConfig+0xd6>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d10c      	bne.n	80022ce <HAL_RCC_OscConfig+0x9a>
 80022b4:	4b81      	ldr	r3, [pc, #516]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a80      	ldr	r2, [pc, #512]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022be:	6013      	str	r3, [r2, #0]
 80022c0:	4b7e      	ldr	r3, [pc, #504]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a7d      	ldr	r2, [pc, #500]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	e01d      	b.n	800230a <HAL_RCC_OscConfig+0xd6>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022d6:	d10c      	bne.n	80022f2 <HAL_RCC_OscConfig+0xbe>
 80022d8:	4b78      	ldr	r3, [pc, #480]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a77      	ldr	r2, [pc, #476]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	4b75      	ldr	r3, [pc, #468]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a74      	ldr	r2, [pc, #464]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022ee:	6013      	str	r3, [r2, #0]
 80022f0:	e00b      	b.n	800230a <HAL_RCC_OscConfig+0xd6>
 80022f2:	4b72      	ldr	r3, [pc, #456]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a71      	ldr	r2, [pc, #452]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80022f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	4b6f      	ldr	r3, [pc, #444]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a6e      	ldr	r2, [pc, #440]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002304:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002308:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d013      	beq.n	800233a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002312:	f7fe fea7 	bl	8001064 <HAL_GetTick>
 8002316:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002318:	e008      	b.n	800232c <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800231a:	f7fe fea3 	bl	8001064 <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b64      	cmp	r3, #100	; 0x64
 8002326:	d901      	bls.n	800232c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e3aa      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800232c:	4b63      	ldr	r3, [pc, #396]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0f0      	beq.n	800231a <HAL_RCC_OscConfig+0xe6>
 8002338:	e014      	b.n	8002364 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233a:	f7fe fe93 	bl	8001064 <HAL_GetTick>
 800233e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002340:	e008      	b.n	8002354 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002342:	f7fe fe8f 	bl	8001064 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b64      	cmp	r3, #100	; 0x64
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e396      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002354:	4b59      	ldr	r3, [pc, #356]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1f0      	bne.n	8002342 <HAL_RCC_OscConfig+0x10e>
 8002360:	e000      	b.n	8002364 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002362:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0302 	and.w	r3, r3, #2
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 80cb 	beq.w	8002508 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002372:	4b52      	ldr	r3, [pc, #328]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800237a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800237c:	4b4f      	ldr	r3, [pc, #316]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 800237e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002380:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002382:	6a3b      	ldr	r3, [r7, #32]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d007      	beq.n	8002398 <HAL_RCC_OscConfig+0x164>
 8002388:	6a3b      	ldr	r3, [r7, #32]
 800238a:	2b18      	cmp	r3, #24
 800238c:	d156      	bne.n	800243c <HAL_RCC_OscConfig+0x208>
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	2b00      	cmp	r3, #0
 8002396:	d151      	bne.n	800243c <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002398:	4b48      	ldr	r3, [pc, #288]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d005      	beq.n	80023b0 <HAL_RCC_OscConfig+0x17c>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e368      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80023b0:	4b42      	ldr	r3, [pc, #264]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f023 0219 	bic.w	r2, r3, #25
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	493f      	ldr	r1, [pc, #252]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80023c2:	f7fe fe4f 	bl	8001064 <HAL_GetTick>
 80023c6:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023c8:	e008      	b.n	80023dc <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023ca:	f7fe fe4b 	bl	8001064 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d901      	bls.n	80023dc <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	e352      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023dc:	4b37      	ldr	r3, [pc, #220]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d0f0      	beq.n	80023ca <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e8:	f7fe fe6c 	bl	80010c4 <HAL_GetREVID>
 80023ec:	4603      	mov	r3, r0
 80023ee:	f241 0203 	movw	r2, #4099	; 0x1003
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d817      	bhi.n	8002426 <HAL_RCC_OscConfig+0x1f2>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	2b40      	cmp	r3, #64	; 0x40
 80023fc:	d108      	bne.n	8002410 <HAL_RCC_OscConfig+0x1dc>
 80023fe:	4b2f      	ldr	r3, [pc, #188]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002406:	4a2d      	ldr	r2, [pc, #180]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800240c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800240e:	e07b      	b.n	8002508 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002410:	4b2a      	ldr	r3, [pc, #168]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	691b      	ldr	r3, [r3, #16]
 800241c:	031b      	lsls	r3, r3, #12
 800241e:	4927      	ldr	r1, [pc, #156]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002420:	4313      	orrs	r3, r2
 8002422:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002424:	e070      	b.n	8002508 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002426:	4b25      	ldr	r3, [pc, #148]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	061b      	lsls	r3, r3, #24
 8002434:	4921      	ldr	r1, [pc, #132]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002436:	4313      	orrs	r3, r2
 8002438:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800243a:	e065      	b.n	8002508 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d048      	beq.n	80024d6 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002444:	4b1d      	ldr	r3, [pc, #116]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f023 0219 	bic.w	r2, r3, #25
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	491a      	ldr	r1, [pc, #104]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002452:	4313      	orrs	r3, r2
 8002454:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002456:	f7fe fe05 	bl	8001064 <HAL_GetTick>
 800245a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800245c:	e008      	b.n	8002470 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800245e:	f7fe fe01 	bl	8001064 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e308      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002470:	4b12      	ldr	r3, [pc, #72]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	d0f0      	beq.n	800245e <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800247c:	f7fe fe22 	bl	80010c4 <HAL_GetREVID>
 8002480:	4603      	mov	r3, r0
 8002482:	f241 0203 	movw	r2, #4099	; 0x1003
 8002486:	4293      	cmp	r3, r2
 8002488:	d81a      	bhi.n	80024c0 <HAL_RCC_OscConfig+0x28c>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	2b40      	cmp	r3, #64	; 0x40
 8002490:	d108      	bne.n	80024a4 <HAL_RCC_OscConfig+0x270>
 8002492:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800249a:	4a08      	ldr	r2, [pc, #32]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 800249c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024a0:	6053      	str	r3, [r2, #4]
 80024a2:	e031      	b.n	8002508 <HAL_RCC_OscConfig+0x2d4>
 80024a4:	4b05      	ldr	r3, [pc, #20]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	031b      	lsls	r3, r3, #12
 80024b2:	4902      	ldr	r1, [pc, #8]	; (80024bc <HAL_RCC_OscConfig+0x288>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	604b      	str	r3, [r1, #4]
 80024b8:	e026      	b.n	8002508 <HAL_RCC_OscConfig+0x2d4>
 80024ba:	bf00      	nop
 80024bc:	58024400 	.word	0x58024400
 80024c0:	4b9a      	ldr	r3, [pc, #616]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	061b      	lsls	r3, r3, #24
 80024ce:	4997      	ldr	r1, [pc, #604]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	604b      	str	r3, [r1, #4]
 80024d4:	e018      	b.n	8002508 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024d6:	4b95      	ldr	r3, [pc, #596]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a94      	ldr	r2, [pc, #592]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80024dc:	f023 0301 	bic.w	r3, r3, #1
 80024e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e2:	f7fe fdbf 	bl	8001064 <HAL_GetTick>
 80024e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024e8:	e008      	b.n	80024fc <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024ea:	f7fe fdbb 	bl	8001064 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e2c2      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024fc:	4b8b      	ldr	r3, [pc, #556]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0304 	and.w	r3, r3, #4
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1f0      	bne.n	80024ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0310 	and.w	r3, r3, #16
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 80a9 	beq.w	8002668 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002516:	4b85      	ldr	r3, [pc, #532]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800251e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002520:	4b82      	ldr	r3, [pc, #520]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 8002522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002524:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	2b08      	cmp	r3, #8
 800252a:	d007      	beq.n	800253c <HAL_RCC_OscConfig+0x308>
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	2b18      	cmp	r3, #24
 8002530:	d13a      	bne.n	80025a8 <HAL_RCC_OscConfig+0x374>
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	2b01      	cmp	r3, #1
 800253a:	d135      	bne.n	80025a8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800253c:	4b7b      	ldr	r3, [pc, #492]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002544:	2b00      	cmp	r3, #0
 8002546:	d005      	beq.n	8002554 <HAL_RCC_OscConfig+0x320>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69db      	ldr	r3, [r3, #28]
 800254c:	2b80      	cmp	r3, #128	; 0x80
 800254e:	d001      	beq.n	8002554 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e296      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002554:	f7fe fdb6 	bl	80010c4 <HAL_GetREVID>
 8002558:	4603      	mov	r3, r0
 800255a:	f241 0203 	movw	r2, #4099	; 0x1003
 800255e:	4293      	cmp	r3, r2
 8002560:	d817      	bhi.n	8002592 <HAL_RCC_OscConfig+0x35e>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	2b20      	cmp	r3, #32
 8002568:	d108      	bne.n	800257c <HAL_RCC_OscConfig+0x348>
 800256a:	4b70      	ldr	r3, [pc, #448]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002572:	4a6e      	ldr	r2, [pc, #440]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 8002574:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002578:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800257a:	e075      	b.n	8002668 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800257c:	4b6b      	ldr	r3, [pc, #428]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a1b      	ldr	r3, [r3, #32]
 8002588:	069b      	lsls	r3, r3, #26
 800258a:	4968      	ldr	r1, [pc, #416]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 800258c:	4313      	orrs	r3, r2
 800258e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002590:	e06a      	b.n	8002668 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002592:	4b66      	ldr	r3, [pc, #408]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	061b      	lsls	r3, r3, #24
 80025a0:	4962      	ldr	r1, [pc, #392]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025a6:	e05f      	b.n	8002668 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	69db      	ldr	r3, [r3, #28]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d042      	beq.n	8002636 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80025b0:	4b5e      	ldr	r3, [pc, #376]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a5d      	ldr	r2, [pc, #372]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80025b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025bc:	f7fe fd52 	bl	8001064 <HAL_GetTick>
 80025c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80025c4:	f7fe fd4e 	bl	8001064 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e255      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80025d6:	4b55      	ldr	r3, [pc, #340]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d0f0      	beq.n	80025c4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025e2:	f7fe fd6f 	bl	80010c4 <HAL_GetREVID>
 80025e6:	4603      	mov	r3, r0
 80025e8:	f241 0203 	movw	r2, #4099	; 0x1003
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d817      	bhi.n	8002620 <HAL_RCC_OscConfig+0x3ec>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	2b20      	cmp	r3, #32
 80025f6:	d108      	bne.n	800260a <HAL_RCC_OscConfig+0x3d6>
 80025f8:	4b4c      	ldr	r3, [pc, #304]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002600:	4a4a      	ldr	r2, [pc, #296]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 8002602:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002606:	6053      	str	r3, [r2, #4]
 8002608:	e02e      	b.n	8002668 <HAL_RCC_OscConfig+0x434>
 800260a:	4b48      	ldr	r3, [pc, #288]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a1b      	ldr	r3, [r3, #32]
 8002616:	069b      	lsls	r3, r3, #26
 8002618:	4944      	ldr	r1, [pc, #272]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 800261a:	4313      	orrs	r3, r2
 800261c:	604b      	str	r3, [r1, #4]
 800261e:	e023      	b.n	8002668 <HAL_RCC_OscConfig+0x434>
 8002620:	4b42      	ldr	r3, [pc, #264]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	061b      	lsls	r3, r3, #24
 800262e:	493f      	ldr	r1, [pc, #252]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 8002630:	4313      	orrs	r3, r2
 8002632:	60cb      	str	r3, [r1, #12]
 8002634:	e018      	b.n	8002668 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002636:	4b3d      	ldr	r3, [pc, #244]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a3c      	ldr	r2, [pc, #240]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 800263c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002640:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002642:	f7fe fd0f 	bl	8001064 <HAL_GetTick>
 8002646:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002648:	e008      	b.n	800265c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800264a:	f7fe fd0b 	bl	8001064 <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d901      	bls.n	800265c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e212      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800265c:	4b33      	ldr	r3, [pc, #204]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1f0      	bne.n	800264a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0308 	and.w	r3, r3, #8
 8002670:	2b00      	cmp	r3, #0
 8002672:	d036      	beq.n	80026e2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d019      	beq.n	80026b0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800267c:	4b2b      	ldr	r3, [pc, #172]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 800267e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002680:	4a2a      	ldr	r2, [pc, #168]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 8002682:	f043 0301 	orr.w	r3, r3, #1
 8002686:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002688:	f7fe fcec 	bl	8001064 <HAL_GetTick>
 800268c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002690:	f7fe fce8 	bl	8001064 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e1ef      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026a2:	4b22      	ldr	r3, [pc, #136]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80026a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d0f0      	beq.n	8002690 <HAL_RCC_OscConfig+0x45c>
 80026ae:	e018      	b.n	80026e2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026b0:	4b1e      	ldr	r3, [pc, #120]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80026b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026b4:	4a1d      	ldr	r2, [pc, #116]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80026b6:	f023 0301 	bic.w	r3, r3, #1
 80026ba:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026bc:	f7fe fcd2 	bl	8001064 <HAL_GetTick>
 80026c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026c4:	f7fe fcce 	bl	8001064 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e1d5      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026d6:	4b15      	ldr	r3, [pc, #84]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80026d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1f0      	bne.n	80026c4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0320 	and.w	r3, r3, #32
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d039      	beq.n	8002762 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d01c      	beq.n	8002730 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80026f6:	4b0d      	ldr	r3, [pc, #52]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a0c      	ldr	r2, [pc, #48]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 80026fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002700:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002702:	f7fe fcaf 	bl	8001064 <HAL_GetTick>
 8002706:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002708:	e008      	b.n	800271c <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800270a:	f7fe fcab 	bl	8001064 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e1b2      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800271c:	4b03      	ldr	r3, [pc, #12]	; (800272c <HAL_RCC_OscConfig+0x4f8>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d0f0      	beq.n	800270a <HAL_RCC_OscConfig+0x4d6>
 8002728:	e01b      	b.n	8002762 <HAL_RCC_OscConfig+0x52e>
 800272a:	bf00      	nop
 800272c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002730:	4b9b      	ldr	r3, [pc, #620]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a9a      	ldr	r2, [pc, #616]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002736:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800273a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800273c:	f7fe fc92 	bl	8001064 <HAL_GetTick>
 8002740:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002744:	f7fe fc8e 	bl	8001064 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e195      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002756:	4b92      	ldr	r3, [pc, #584]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1f0      	bne.n	8002744 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0304 	and.w	r3, r3, #4
 800276a:	2b00      	cmp	r3, #0
 800276c:	f000 8081 	beq.w	8002872 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002770:	4b8c      	ldr	r3, [pc, #560]	; (80029a4 <HAL_RCC_OscConfig+0x770>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a8b      	ldr	r2, [pc, #556]	; (80029a4 <HAL_RCC_OscConfig+0x770>)
 8002776:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800277a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800277c:	f7fe fc72 	bl	8001064 <HAL_GetTick>
 8002780:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002784:	f7fe fc6e 	bl	8001064 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b64      	cmp	r3, #100	; 0x64
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e175      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002796:	4b83      	ldr	r3, [pc, #524]	; (80029a4 <HAL_RCC_OscConfig+0x770>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d0f0      	beq.n	8002784 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d106      	bne.n	80027b8 <HAL_RCC_OscConfig+0x584>
 80027aa:	4b7d      	ldr	r3, [pc, #500]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ae:	4a7c      	ldr	r2, [pc, #496]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027b0:	f043 0301 	orr.w	r3, r3, #1
 80027b4:	6713      	str	r3, [r2, #112]	; 0x70
 80027b6:	e02d      	b.n	8002814 <HAL_RCC_OscConfig+0x5e0>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d10c      	bne.n	80027da <HAL_RCC_OscConfig+0x5a6>
 80027c0:	4b77      	ldr	r3, [pc, #476]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c4:	4a76      	ldr	r2, [pc, #472]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027c6:	f023 0301 	bic.w	r3, r3, #1
 80027ca:	6713      	str	r3, [r2, #112]	; 0x70
 80027cc:	4b74      	ldr	r3, [pc, #464]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d0:	4a73      	ldr	r2, [pc, #460]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027d2:	f023 0304 	bic.w	r3, r3, #4
 80027d6:	6713      	str	r3, [r2, #112]	; 0x70
 80027d8:	e01c      	b.n	8002814 <HAL_RCC_OscConfig+0x5e0>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	2b05      	cmp	r3, #5
 80027e0:	d10c      	bne.n	80027fc <HAL_RCC_OscConfig+0x5c8>
 80027e2:	4b6f      	ldr	r3, [pc, #444]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e6:	4a6e      	ldr	r2, [pc, #440]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027e8:	f043 0304 	orr.w	r3, r3, #4
 80027ec:	6713      	str	r3, [r2, #112]	; 0x70
 80027ee:	4b6c      	ldr	r3, [pc, #432]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f2:	4a6b      	ldr	r2, [pc, #428]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027f4:	f043 0301 	orr.w	r3, r3, #1
 80027f8:	6713      	str	r3, [r2, #112]	; 0x70
 80027fa:	e00b      	b.n	8002814 <HAL_RCC_OscConfig+0x5e0>
 80027fc:	4b68      	ldr	r3, [pc, #416]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80027fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002800:	4a67      	ldr	r2, [pc, #412]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002802:	f023 0301 	bic.w	r3, r3, #1
 8002806:	6713      	str	r3, [r2, #112]	; 0x70
 8002808:	4b65      	ldr	r3, [pc, #404]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 800280a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800280c:	4a64      	ldr	r2, [pc, #400]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 800280e:	f023 0304 	bic.w	r3, r3, #4
 8002812:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d015      	beq.n	8002848 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800281c:	f7fe fc22 	bl	8001064 <HAL_GetTick>
 8002820:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002822:	e00a      	b.n	800283a <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002824:	f7fe fc1e 	bl	8001064 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002832:	4293      	cmp	r3, r2
 8002834:	d901      	bls.n	800283a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e123      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800283a:	4b59      	ldr	r3, [pc, #356]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 800283c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d0ee      	beq.n	8002824 <HAL_RCC_OscConfig+0x5f0>
 8002846:	e014      	b.n	8002872 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002848:	f7fe fc0c 	bl	8001064 <HAL_GetTick>
 800284c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800284e:	e00a      	b.n	8002866 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002850:	f7fe fc08 	bl	8001064 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	f241 3288 	movw	r2, #5000	; 0x1388
 800285e:	4293      	cmp	r3, r2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e10d      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002866:	4b4e      	ldr	r3, [pc, #312]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002868:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1ee      	bne.n	8002850 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002876:	2b00      	cmp	r3, #0
 8002878:	f000 8102 	beq.w	8002a80 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800287c:	4b48      	ldr	r3, [pc, #288]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002884:	2b18      	cmp	r3, #24
 8002886:	f000 80bd 	beq.w	8002a04 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288e:	2b02      	cmp	r3, #2
 8002890:	f040 809e 	bne.w	80029d0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002894:	4b42      	ldr	r3, [pc, #264]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a41      	ldr	r2, [pc, #260]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 800289a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800289e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a0:	f7fe fbe0 	bl	8001064 <HAL_GetTick>
 80028a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028a8:	f7fe fbdc 	bl	8001064 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e0e3      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028ba:	4b39      	ldr	r3, [pc, #228]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1f0      	bne.n	80028a8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028c6:	4b36      	ldr	r3, [pc, #216]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80028c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028ca:	4b37      	ldr	r3, [pc, #220]	; (80029a8 <HAL_RCC_OscConfig+0x774>)
 80028cc:	4013      	ands	r3, r2
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80028d6:	0112      	lsls	r2, r2, #4
 80028d8:	430a      	orrs	r2, r1
 80028da:	4931      	ldr	r1, [pc, #196]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	628b      	str	r3, [r1, #40]	; 0x28
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	3b01      	subs	r3, #1
 80028e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ee:	3b01      	subs	r3, #1
 80028f0:	025b      	lsls	r3, r3, #9
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	431a      	orrs	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fa:	3b01      	subs	r3, #1
 80028fc:	041b      	lsls	r3, r3, #16
 80028fe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002908:	3b01      	subs	r3, #1
 800290a:	061b      	lsls	r3, r3, #24
 800290c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002910:	4923      	ldr	r1, [pc, #140]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002912:	4313      	orrs	r3, r2
 8002914:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002916:	4b22      	ldr	r3, [pc, #136]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291a:	4a21      	ldr	r2, [pc, #132]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 800291c:	f023 0301 	bic.w	r3, r3, #1
 8002920:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002922:	4b1f      	ldr	r3, [pc, #124]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002924:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002926:	4b21      	ldr	r3, [pc, #132]	; (80029ac <HAL_RCC_OscConfig+0x778>)
 8002928:	4013      	ands	r3, r2
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800292e:	00d2      	lsls	r2, r2, #3
 8002930:	491b      	ldr	r1, [pc, #108]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002932:	4313      	orrs	r3, r2
 8002934:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002936:	4b1a      	ldr	r3, [pc, #104]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800293a:	f023 020c 	bic.w	r2, r3, #12
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	4917      	ldr	r1, [pc, #92]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002944:	4313      	orrs	r3, r2
 8002946:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002948:	4b15      	ldr	r3, [pc, #84]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 800294a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800294c:	f023 0202 	bic.w	r2, r3, #2
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002954:	4912      	ldr	r1, [pc, #72]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002956:	4313      	orrs	r3, r2
 8002958:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800295a:	4b11      	ldr	r3, [pc, #68]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 800295c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295e:	4a10      	ldr	r2, [pc, #64]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002960:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002964:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002966:	4b0e      	ldr	r3, [pc, #56]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800296a:	4a0d      	ldr	r2, [pc, #52]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 800296c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002970:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002972:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002976:	4a0a      	ldr	r2, [pc, #40]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002978:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800297c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800297e:	4b08      	ldr	r3, [pc, #32]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002982:	4a07      	ldr	r2, [pc, #28]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002984:	f043 0301 	orr.w	r3, r3, #1
 8002988:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800298a:	4b05      	ldr	r3, [pc, #20]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a04      	ldr	r2, [pc, #16]	; (80029a0 <HAL_RCC_OscConfig+0x76c>)
 8002990:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002994:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002996:	f7fe fb65 	bl	8001064 <HAL_GetTick>
 800299a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800299c:	e011      	b.n	80029c2 <HAL_RCC_OscConfig+0x78e>
 800299e:	bf00      	nop
 80029a0:	58024400 	.word	0x58024400
 80029a4:	58024800 	.word	0x58024800
 80029a8:	fffffc0c 	.word	0xfffffc0c
 80029ac:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029b0:	f7fe fb58 	bl	8001064 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d901      	bls.n	80029c2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e05f      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80029c2:	4b32      	ldr	r3, [pc, #200]	; (8002a8c <HAL_RCC_OscConfig+0x858>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d0f0      	beq.n	80029b0 <HAL_RCC_OscConfig+0x77c>
 80029ce:	e057      	b.n	8002a80 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029d0:	4b2e      	ldr	r3, [pc, #184]	; (8002a8c <HAL_RCC_OscConfig+0x858>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a2d      	ldr	r2, [pc, #180]	; (8002a8c <HAL_RCC_OscConfig+0x858>)
 80029d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029dc:	f7fe fb42 	bl	8001064 <HAL_GetTick>
 80029e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029e2:	e008      	b.n	80029f6 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e4:	f7fe fb3e 	bl	8001064 <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d901      	bls.n	80029f6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e045      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029f6:	4b25      	ldr	r3, [pc, #148]	; (8002a8c <HAL_RCC_OscConfig+0x858>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1f0      	bne.n	80029e4 <HAL_RCC_OscConfig+0x7b0>
 8002a02:	e03d      	b.n	8002a80 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002a04:	4b21      	ldr	r3, [pc, #132]	; (8002a8c <HAL_RCC_OscConfig+0x858>)
 8002a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a08:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002a0a:	4b20      	ldr	r3, [pc, #128]	; (8002a8c <HAL_RCC_OscConfig+0x858>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d031      	beq.n	8002a7c <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	f003 0203 	and.w	r2, r3, #3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d12a      	bne.n	8002a7c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	091b      	lsrs	r3, r3, #4
 8002a2a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d122      	bne.n	8002a7c <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a40:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d11a      	bne.n	8002a7c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	0a5b      	lsrs	r3, r3, #9
 8002a4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a52:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d111      	bne.n	8002a7c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	0c1b      	lsrs	r3, r3, #16
 8002a5c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a64:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d108      	bne.n	8002a7c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	0e1b      	lsrs	r3, r3, #24
 8002a6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a76:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d001      	beq.n	8002a80 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e000      	b.n	8002a82 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3730      	adds	r7, #48	; 0x30
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	58024400 	.word	0x58024400

08002a90 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e19c      	b.n	8002dde <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002aa4:	4b8a      	ldr	r3, [pc, #552]	; (8002cd0 <HAL_RCC_ClockConfig+0x240>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 030f 	and.w	r3, r3, #15
 8002aac:	683a      	ldr	r2, [r7, #0]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d910      	bls.n	8002ad4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ab2:	4b87      	ldr	r3, [pc, #540]	; (8002cd0 <HAL_RCC_ClockConfig+0x240>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f023 020f 	bic.w	r2, r3, #15
 8002aba:	4985      	ldr	r1, [pc, #532]	; (8002cd0 <HAL_RCC_ClockConfig+0x240>)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac2:	4b83      	ldr	r3, [pc, #524]	; (8002cd0 <HAL_RCC_ClockConfig+0x240>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	683a      	ldr	r2, [r7, #0]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d001      	beq.n	8002ad4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e184      	b.n	8002dde <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0304 	and.w	r3, r3, #4
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d010      	beq.n	8002b02 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	691a      	ldr	r2, [r3, #16]
 8002ae4:	4b7b      	ldr	r3, [pc, #492]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d908      	bls.n	8002b02 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002af0:	4b78      	ldr	r3, [pc, #480]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	4975      	ldr	r1, [pc, #468]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0308 	and.w	r3, r3, #8
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d010      	beq.n	8002b30 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	695a      	ldr	r2, [r3, #20]
 8002b12:	4b70      	ldr	r3, [pc, #448]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002b14:	69db      	ldr	r3, [r3, #28]
 8002b16:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d908      	bls.n	8002b30 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b1e:	4b6d      	ldr	r3, [pc, #436]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	695b      	ldr	r3, [r3, #20]
 8002b2a:	496a      	ldr	r1, [pc, #424]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0310 	and.w	r3, r3, #16
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d010      	beq.n	8002b5e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	699a      	ldr	r2, [r3, #24]
 8002b40:	4b64      	ldr	r3, [pc, #400]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002b42:	69db      	ldr	r3, [r3, #28]
 8002b44:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d908      	bls.n	8002b5e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002b4c:	4b61      	ldr	r3, [pc, #388]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002b4e:	69db      	ldr	r3, [r3, #28]
 8002b50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	495e      	ldr	r1, [pc, #376]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0320 	and.w	r3, r3, #32
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d010      	beq.n	8002b8c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69da      	ldr	r2, [r3, #28]
 8002b6e:	4b59      	ldr	r3, [pc, #356]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d908      	bls.n	8002b8c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002b7a:	4b56      	ldr	r3, [pc, #344]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	4953      	ldr	r1, [pc, #332]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d010      	beq.n	8002bba <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	68da      	ldr	r2, [r3, #12]
 8002b9c:	4b4d      	ldr	r3, [pc, #308]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d908      	bls.n	8002bba <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ba8:	4b4a      	ldr	r3, [pc, #296]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	f023 020f 	bic.w	r2, r3, #15
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	4947      	ldr	r1, [pc, #284]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d055      	beq.n	8002c72 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002bc6:	4b43      	ldr	r3, [pc, #268]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	4940      	ldr	r1, [pc, #256]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d107      	bne.n	8002bf0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002be0:	4b3c      	ldr	r3, [pc, #240]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d121      	bne.n	8002c30 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e0f6      	b.n	8002dde <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d107      	bne.n	8002c08 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bf8:	4b36      	ldr	r3, [pc, #216]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d115      	bne.n	8002c30 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e0ea      	b.n	8002dde <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d107      	bne.n	8002c20 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c10:	4b30      	ldr	r3, [pc, #192]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d109      	bne.n	8002c30 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e0de      	b.n	8002dde <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c20:	4b2c      	ldr	r3, [pc, #176]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d101      	bne.n	8002c30 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e0d6      	b.n	8002dde <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c30:	4b28      	ldr	r3, [pc, #160]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	f023 0207 	bic.w	r2, r3, #7
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	4925      	ldr	r1, [pc, #148]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c42:	f7fe fa0f 	bl	8001064 <HAL_GetTick>
 8002c46:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c48:	e00a      	b.n	8002c60 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c4a:	f7fe fa0b 	bl	8001064 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d901      	bls.n	8002c60 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e0be      	b.n	8002dde <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c60:	4b1c      	ldr	r3, [pc, #112]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d1eb      	bne.n	8002c4a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d010      	beq.n	8002ca0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68da      	ldr	r2, [r3, #12]
 8002c82:	4b14      	ldr	r3, [pc, #80]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	f003 030f 	and.w	r3, r3, #15
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d208      	bcs.n	8002ca0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c8e:	4b11      	ldr	r3, [pc, #68]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	f023 020f 	bic.w	r2, r3, #15
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	490e      	ldr	r1, [pc, #56]	; (8002cd4 <HAL_RCC_ClockConfig+0x244>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	; (8002cd0 <HAL_RCC_ClockConfig+0x240>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 030f 	and.w	r3, r3, #15
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d214      	bcs.n	8002cd8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cae:	4b08      	ldr	r3, [pc, #32]	; (8002cd0 <HAL_RCC_ClockConfig+0x240>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f023 020f 	bic.w	r2, r3, #15
 8002cb6:	4906      	ldr	r1, [pc, #24]	; (8002cd0 <HAL_RCC_ClockConfig+0x240>)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cbe:	4b04      	ldr	r3, [pc, #16]	; (8002cd0 <HAL_RCC_ClockConfig+0x240>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d005      	beq.n	8002cd8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e086      	b.n	8002dde <HAL_RCC_ClockConfig+0x34e>
 8002cd0:	52002000 	.word	0x52002000
 8002cd4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0304 	and.w	r3, r3, #4
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d010      	beq.n	8002d06 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	691a      	ldr	r2, [r3, #16]
 8002ce8:	4b3f      	ldr	r3, [pc, #252]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d208      	bcs.n	8002d06 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002cf4:	4b3c      	ldr	r3, [pc, #240]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	4939      	ldr	r1, [pc, #228]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0308 	and.w	r3, r3, #8
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d010      	beq.n	8002d34 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	695a      	ldr	r2, [r3, #20]
 8002d16:	4b34      	ldr	r3, [pc, #208]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d208      	bcs.n	8002d34 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d22:	4b31      	ldr	r3, [pc, #196]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	492e      	ldr	r1, [pc, #184]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0310 	and.w	r3, r3, #16
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d010      	beq.n	8002d62 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	699a      	ldr	r2, [r3, #24]
 8002d44:	4b28      	ldr	r3, [pc, #160]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d46:	69db      	ldr	r3, [r3, #28]
 8002d48:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d208      	bcs.n	8002d62 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d50:	4b25      	ldr	r3, [pc, #148]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d52:	69db      	ldr	r3, [r3, #28]
 8002d54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	4922      	ldr	r1, [pc, #136]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0320 	and.w	r3, r3, #32
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d010      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69da      	ldr	r2, [r3, #28]
 8002d72:	4b1d      	ldr	r3, [pc, #116]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d74:	6a1b      	ldr	r3, [r3, #32]
 8002d76:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d208      	bcs.n	8002d90 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002d7e:	4b1a      	ldr	r3, [pc, #104]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d80:	6a1b      	ldr	r3, [r3, #32]
 8002d82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	4917      	ldr	r1, [pc, #92]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002d90:	f000 f834 	bl	8002dfc <HAL_RCC_GetSysClockFreq>
 8002d94:	4602      	mov	r2, r0
 8002d96:	4b14      	ldr	r3, [pc, #80]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	0a1b      	lsrs	r3, r3, #8
 8002d9c:	f003 030f 	and.w	r3, r3, #15
 8002da0:	4912      	ldr	r1, [pc, #72]	; (8002dec <HAL_RCC_ClockConfig+0x35c>)
 8002da2:	5ccb      	ldrb	r3, [r1, r3]
 8002da4:	f003 031f 	and.w	r3, r3, #31
 8002da8:	fa22 f303 	lsr.w	r3, r2, r3
 8002dac:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002dae:	4b0e      	ldr	r3, [pc, #56]	; (8002de8 <HAL_RCC_ClockConfig+0x358>)
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	f003 030f 	and.w	r3, r3, #15
 8002db6:	4a0d      	ldr	r2, [pc, #52]	; (8002dec <HAL_RCC_ClockConfig+0x35c>)
 8002db8:	5cd3      	ldrb	r3, [r2, r3]
 8002dba:	f003 031f 	and.w	r3, r3, #31
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002dc4:	4a0a      	ldr	r2, [pc, #40]	; (8002df0 <HAL_RCC_ClockConfig+0x360>)
 8002dc6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002dc8:	4a0a      	ldr	r2, [pc, #40]	; (8002df4 <HAL_RCC_ClockConfig+0x364>)
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002dce:	4b0a      	ldr	r3, [pc, #40]	; (8002df8 <HAL_RCC_ClockConfig+0x368>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fe f8fc 	bl	8000fd0 <HAL_InitTick>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3718      	adds	r7, #24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	58024400 	.word	0x58024400
 8002dec:	08005fdc 	.word	0x08005fdc
 8002df0:	24000004 	.word	0x24000004
 8002df4:	24000000 	.word	0x24000000
 8002df8:	24000008 	.word	0x24000008

08002dfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b089      	sub	sp, #36	; 0x24
 8002e00:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e02:	4bb3      	ldr	r3, [pc, #716]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e0a:	2b18      	cmp	r3, #24
 8002e0c:	f200 8155 	bhi.w	80030ba <HAL_RCC_GetSysClockFreq+0x2be>
 8002e10:	a201      	add	r2, pc, #4	; (adr r2, 8002e18 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e16:	bf00      	nop
 8002e18:	08002e7d 	.word	0x08002e7d
 8002e1c:	080030bb 	.word	0x080030bb
 8002e20:	080030bb 	.word	0x080030bb
 8002e24:	080030bb 	.word	0x080030bb
 8002e28:	080030bb 	.word	0x080030bb
 8002e2c:	080030bb 	.word	0x080030bb
 8002e30:	080030bb 	.word	0x080030bb
 8002e34:	080030bb 	.word	0x080030bb
 8002e38:	08002ea3 	.word	0x08002ea3
 8002e3c:	080030bb 	.word	0x080030bb
 8002e40:	080030bb 	.word	0x080030bb
 8002e44:	080030bb 	.word	0x080030bb
 8002e48:	080030bb 	.word	0x080030bb
 8002e4c:	080030bb 	.word	0x080030bb
 8002e50:	080030bb 	.word	0x080030bb
 8002e54:	080030bb 	.word	0x080030bb
 8002e58:	08002ea9 	.word	0x08002ea9
 8002e5c:	080030bb 	.word	0x080030bb
 8002e60:	080030bb 	.word	0x080030bb
 8002e64:	080030bb 	.word	0x080030bb
 8002e68:	080030bb 	.word	0x080030bb
 8002e6c:	080030bb 	.word	0x080030bb
 8002e70:	080030bb 	.word	0x080030bb
 8002e74:	080030bb 	.word	0x080030bb
 8002e78:	08002eaf 	.word	0x08002eaf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e7c:	4b94      	ldr	r3, [pc, #592]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0320 	and.w	r3, r3, #32
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d009      	beq.n	8002e9c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002e88:	4b91      	ldr	r3, [pc, #580]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	08db      	lsrs	r3, r3, #3
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	4a90      	ldr	r2, [pc, #576]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e94:	fa22 f303 	lsr.w	r3, r2, r3
 8002e98:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002e9a:	e111      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002e9c:	4b8d      	ldr	r3, [pc, #564]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e9e:	61bb      	str	r3, [r7, #24]
    break;
 8002ea0:	e10e      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002ea2:	4b8d      	ldr	r3, [pc, #564]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002ea4:	61bb      	str	r3, [r7, #24]
    break;
 8002ea6:	e10b      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002ea8:	4b8c      	ldr	r3, [pc, #560]	; (80030dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002eaa:	61bb      	str	r3, [r7, #24]
    break;
 8002eac:	e108      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002eae:	4b88      	ldr	r3, [pc, #544]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002eb8:	4b85      	ldr	r3, [pc, #532]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebc:	091b      	lsrs	r3, r3, #4
 8002ebe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ec2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002ec4:	4b82      	ldr	r3, [pc, #520]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002ece:	4b80      	ldr	r3, [pc, #512]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed2:	08db      	lsrs	r3, r3, #3
 8002ed4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ed8:	68fa      	ldr	r2, [r7, #12]
 8002eda:	fb02 f303 	mul.w	r3, r2, r3
 8002ede:	ee07 3a90 	vmov	s15, r3
 8002ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ee6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f000 80e1 	beq.w	80030b4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	f000 8083 	beq.w	8003000 <HAL_RCC_GetSysClockFreq+0x204>
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	f200 80a1 	bhi.w	8003044 <HAL_RCC_GetSysClockFreq+0x248>
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d003      	beq.n	8002f10 <HAL_RCC_GetSysClockFreq+0x114>
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d056      	beq.n	8002fbc <HAL_RCC_GetSysClockFreq+0x1c0>
 8002f0e:	e099      	b.n	8003044 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f10:	4b6f      	ldr	r3, [pc, #444]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0320 	and.w	r3, r3, #32
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d02d      	beq.n	8002f78 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002f1c:	4b6c      	ldr	r3, [pc, #432]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	08db      	lsrs	r3, r3, #3
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	4a6b      	ldr	r2, [pc, #428]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f28:	fa22 f303 	lsr.w	r3, r2, r3
 8002f2c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	ee07 3a90 	vmov	s15, r3
 8002f34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	ee07 3a90 	vmov	s15, r3
 8002f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f46:	4b62      	ldr	r3, [pc, #392]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f4e:	ee07 3a90 	vmov	s15, r3
 8002f52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f56:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f5a:	eddf 5a61 	vldr	s11, [pc, #388]	; 80030e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002f6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f72:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8002f76:	e087      	b.n	8003088 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	ee07 3a90 	vmov	s15, r3
 8002f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f82:	eddf 6a58 	vldr	s13, [pc, #352]	; 80030e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002f86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f8a:	4b51      	ldr	r3, [pc, #324]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f92:	ee07 3a90 	vmov	s15, r3
 8002f96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f9e:	eddf 5a50 	vldr	s11, [pc, #320]	; 80030e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002faa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002fae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002fba:	e065      	b.n	8003088 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	ee07 3a90 	vmov	s15, r3
 8002fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fc6:	eddf 6a48 	vldr	s13, [pc, #288]	; 80030e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002fca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fce:	4b40      	ldr	r3, [pc, #256]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fd6:	ee07 3a90 	vmov	s15, r3
 8002fda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fde:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fe2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80030e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002ff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ffa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002ffe:	e043      	b.n	8003088 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	ee07 3a90 	vmov	s15, r3
 8003006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800300a:	eddf 6a38 	vldr	s13, [pc, #224]	; 80030ec <HAL_RCC_GetSysClockFreq+0x2f0>
 800300e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003012:	4b2f      	ldr	r3, [pc, #188]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800301a:	ee07 3a90 	vmov	s15, r3
 800301e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003022:	ed97 6a02 	vldr	s12, [r7, #8]
 8003026:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80030e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800302a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800302e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003032:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003036:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800303a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800303e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003042:	e021      	b.n	8003088 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	ee07 3a90 	vmov	s15, r3
 800304a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800304e:	eddf 6a26 	vldr	s13, [pc, #152]	; 80030e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003056:	4b1e      	ldr	r3, [pc, #120]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800305e:	ee07 3a90 	vmov	s15, r3
 8003062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003066:	ed97 6a02 	vldr	s12, [r7, #8]
 800306a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80030e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800306e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003076:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800307a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800307e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003082:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003086:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003088:	4b11      	ldr	r3, [pc, #68]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800308a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308c:	0a5b      	lsrs	r3, r3, #9
 800308e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003092:	3301      	adds	r3, #1
 8003094:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	ee07 3a90 	vmov	s15, r3
 800309c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80030a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80030a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030ac:	ee17 3a90 	vmov	r3, s15
 80030b0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80030b2:	e005      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	61bb      	str	r3, [r7, #24]
    break;
 80030b8:	e002      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80030ba:	4b07      	ldr	r3, [pc, #28]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80030bc:	61bb      	str	r3, [r7, #24]
    break;
 80030be:	bf00      	nop
  }

  return sysclockfreq;
 80030c0:	69bb      	ldr	r3, [r7, #24]
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3724      	adds	r7, #36	; 0x24
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	58024400 	.word	0x58024400
 80030d4:	03d09000 	.word	0x03d09000
 80030d8:	003d0900 	.word	0x003d0900
 80030dc:	007a1200 	.word	0x007a1200
 80030e0:	46000000 	.word	0x46000000
 80030e4:	4c742400 	.word	0x4c742400
 80030e8:	4a742400 	.word	0x4a742400
 80030ec:	4af42400 	.word	0x4af42400

080030f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80030f6:	f7ff fe81 	bl	8002dfc <HAL_RCC_GetSysClockFreq>
 80030fa:	4602      	mov	r2, r0
 80030fc:	4b10      	ldr	r3, [pc, #64]	; (8003140 <HAL_RCC_GetHCLKFreq+0x50>)
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	0a1b      	lsrs	r3, r3, #8
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	490f      	ldr	r1, [pc, #60]	; (8003144 <HAL_RCC_GetHCLKFreq+0x54>)
 8003108:	5ccb      	ldrb	r3, [r1, r3]
 800310a:	f003 031f 	and.w	r3, r3, #31
 800310e:	fa22 f303 	lsr.w	r3, r2, r3
 8003112:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003114:	4b0a      	ldr	r3, [pc, #40]	; (8003140 <HAL_RCC_GetHCLKFreq+0x50>)
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	f003 030f 	and.w	r3, r3, #15
 800311c:	4a09      	ldr	r2, [pc, #36]	; (8003144 <HAL_RCC_GetHCLKFreq+0x54>)
 800311e:	5cd3      	ldrb	r3, [r2, r3]
 8003120:	f003 031f 	and.w	r3, r3, #31
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	fa22 f303 	lsr.w	r3, r2, r3
 800312a:	4a07      	ldr	r2, [pc, #28]	; (8003148 <HAL_RCC_GetHCLKFreq+0x58>)
 800312c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800312e:	4a07      	ldr	r2, [pc, #28]	; (800314c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003134:	4b04      	ldr	r3, [pc, #16]	; (8003148 <HAL_RCC_GetHCLKFreq+0x58>)
 8003136:	681b      	ldr	r3, [r3, #0]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3708      	adds	r7, #8
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	58024400 	.word	0x58024400
 8003144:	08005fdc 	.word	0x08005fdc
 8003148:	24000004 	.word	0x24000004
 800314c:	24000000 	.word	0x24000000

08003150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003154:	f7ff ffcc 	bl	80030f0 <HAL_RCC_GetHCLKFreq>
 8003158:	4602      	mov	r2, r0
 800315a:	4b06      	ldr	r3, [pc, #24]	; (8003174 <HAL_RCC_GetPCLK1Freq+0x24>)
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	091b      	lsrs	r3, r3, #4
 8003160:	f003 0307 	and.w	r3, r3, #7
 8003164:	4904      	ldr	r1, [pc, #16]	; (8003178 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003166:	5ccb      	ldrb	r3, [r1, r3]
 8003168:	f003 031f 	and.w	r3, r3, #31
 800316c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003170:	4618      	mov	r0, r3
 8003172:	bd80      	pop	{r7, pc}
 8003174:	58024400 	.word	0x58024400
 8003178:	08005fdc 	.word	0x08005fdc

0800317c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003180:	f7ff ffb6 	bl	80030f0 <HAL_RCC_GetHCLKFreq>
 8003184:	4602      	mov	r2, r0
 8003186:	4b06      	ldr	r3, [pc, #24]	; (80031a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	0a1b      	lsrs	r3, r3, #8
 800318c:	f003 0307 	and.w	r3, r3, #7
 8003190:	4904      	ldr	r1, [pc, #16]	; (80031a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003192:	5ccb      	ldrb	r3, [r1, r3]
 8003194:	f003 031f 	and.w	r3, r3, #31
 8003198:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800319c:	4618      	mov	r0, r3
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	58024400 	.word	0x58024400
 80031a4:	08005fdc 	.word	0x08005fdc

080031a8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031b0:	2300      	movs	r3, #0
 80031b2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031b4:	2300      	movs	r3, #0
 80031b6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d03f      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031c8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80031cc:	d02a      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80031ce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80031d2:	d824      	bhi.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031d8:	d018      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80031da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031de:	d81e      	bhi.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d003      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x44>
 80031e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031e8:	d007      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x52>
 80031ea:	e018      	b.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031ec:	4ba3      	ldr	r3, [pc, #652]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80031ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f0:	4aa2      	ldr	r2, [pc, #648]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80031f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80031f8:	e015      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3304      	adds	r3, #4
 80031fe:	2102      	movs	r1, #2
 8003200:	4618      	mov	r0, r3
 8003202:	f001 f9d5 	bl	80045b0 <RCCEx_PLL2_Config>
 8003206:	4603      	mov	r3, r0
 8003208:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800320a:	e00c      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	3324      	adds	r3, #36	; 0x24
 8003210:	2102      	movs	r1, #2
 8003212:	4618      	mov	r0, r3
 8003214:	f001 fa7e 	bl	8004714 <RCCEx_PLL3_Config>
 8003218:	4603      	mov	r3, r0
 800321a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800321c:	e003      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	75fb      	strb	r3, [r7, #23]
      break;
 8003222:	e000      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003224:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003226:	7dfb      	ldrb	r3, [r7, #23]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d109      	bne.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800322c:	4b93      	ldr	r3, [pc, #588]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800322e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003230:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003238:	4990      	ldr	r1, [pc, #576]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800323a:	4313      	orrs	r3, r2
 800323c:	650b      	str	r3, [r1, #80]	; 0x50
 800323e:	e001      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003240:	7dfb      	ldrb	r3, [r7, #23]
 8003242:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800324c:	2b00      	cmp	r3, #0
 800324e:	d03d      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003254:	2b04      	cmp	r3, #4
 8003256:	d826      	bhi.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003258:	a201      	add	r2, pc, #4	; (adr r2, 8003260 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800325a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800325e:	bf00      	nop
 8003260:	08003275 	.word	0x08003275
 8003264:	08003283 	.word	0x08003283
 8003268:	08003295 	.word	0x08003295
 800326c:	080032ad 	.word	0x080032ad
 8003270:	080032ad 	.word	0x080032ad
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003274:	4b81      	ldr	r3, [pc, #516]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003278:	4a80      	ldr	r2, [pc, #512]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800327a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800327e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003280:	e015      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	3304      	adds	r3, #4
 8003286:	2100      	movs	r1, #0
 8003288:	4618      	mov	r0, r3
 800328a:	f001 f991 	bl	80045b0 <RCCEx_PLL2_Config>
 800328e:	4603      	mov	r3, r0
 8003290:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003292:	e00c      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3324      	adds	r3, #36	; 0x24
 8003298:	2100      	movs	r1, #0
 800329a:	4618      	mov	r0, r3
 800329c:	f001 fa3a 	bl	8004714 <RCCEx_PLL3_Config>
 80032a0:	4603      	mov	r3, r0
 80032a2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80032a4:	e003      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	75fb      	strb	r3, [r7, #23]
      break;
 80032aa:	e000      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80032ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032ae:	7dfb      	ldrb	r3, [r7, #23]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d109      	bne.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80032b4:	4b71      	ldr	r3, [pc, #452]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80032b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032b8:	f023 0207 	bic.w	r2, r3, #7
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c0:	496e      	ldr	r1, [pc, #440]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	650b      	str	r3, [r1, #80]	; 0x50
 80032c6:	e001      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032c8:	7dfb      	ldrb	r3, [r7, #23]
 80032ca:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d042      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032e0:	d02b      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x192>
 80032e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032e6:	d825      	bhi.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80032e8:	2bc0      	cmp	r3, #192	; 0xc0
 80032ea:	d028      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x196>
 80032ec:	2bc0      	cmp	r3, #192	; 0xc0
 80032ee:	d821      	bhi.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80032f0:	2b80      	cmp	r3, #128	; 0x80
 80032f2:	d016      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80032f4:	2b80      	cmp	r3, #128	; 0x80
 80032f6:	d81d      	bhi.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d002      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80032fc:	2b40      	cmp	r3, #64	; 0x40
 80032fe:	d007      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003300:	e018      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003302:	4b5e      	ldr	r3, [pc, #376]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003306:	4a5d      	ldr	r2, [pc, #372]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003308:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800330c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800330e:	e017      	b.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3304      	adds	r3, #4
 8003314:	2100      	movs	r1, #0
 8003316:	4618      	mov	r0, r3
 8003318:	f001 f94a 	bl	80045b0 <RCCEx_PLL2_Config>
 800331c:	4603      	mov	r3, r0
 800331e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003320:	e00e      	b.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	3324      	adds	r3, #36	; 0x24
 8003326:	2100      	movs	r1, #0
 8003328:	4618      	mov	r0, r3
 800332a:	f001 f9f3 	bl	8004714 <RCCEx_PLL3_Config>
 800332e:	4603      	mov	r3, r0
 8003330:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003332:	e005      	b.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	75fb      	strb	r3, [r7, #23]
      break;
 8003338:	e002      	b.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800333a:	bf00      	nop
 800333c:	e000      	b.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800333e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003340:	7dfb      	ldrb	r3, [r7, #23]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d109      	bne.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003346:	4b4d      	ldr	r3, [pc, #308]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800334a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003352:	494a      	ldr	r1, [pc, #296]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003354:	4313      	orrs	r3, r2
 8003356:	650b      	str	r3, [r1, #80]	; 0x50
 8003358:	e001      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800335a:	7dfb      	ldrb	r3, [r7, #23]
 800335c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003366:	2b00      	cmp	r3, #0
 8003368:	d049      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003370:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003374:	d030      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003376:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800337a:	d82a      	bhi.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800337c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003380:	d02c      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x234>
 8003382:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003386:	d824      	bhi.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003388:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800338c:	d018      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800338e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003392:	d81e      	bhi.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003394:	2b00      	cmp	r3, #0
 8003396:	d003      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003398:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800339c:	d007      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x206>
 800339e:	e018      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033a0:	4b36      	ldr	r3, [pc, #216]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a4:	4a35      	ldr	r2, [pc, #212]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80033ac:	e017      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	3304      	adds	r3, #4
 80033b2:	2100      	movs	r1, #0
 80033b4:	4618      	mov	r0, r3
 80033b6:	f001 f8fb 	bl	80045b0 <RCCEx_PLL2_Config>
 80033ba:	4603      	mov	r3, r0
 80033bc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80033be:	e00e      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3324      	adds	r3, #36	; 0x24
 80033c4:	2100      	movs	r1, #0
 80033c6:	4618      	mov	r0, r3
 80033c8:	f001 f9a4 	bl	8004714 <RCCEx_PLL3_Config>
 80033cc:	4603      	mov	r3, r0
 80033ce:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80033d0:	e005      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	75fb      	strb	r3, [r7, #23]
      break;
 80033d6:	e002      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80033d8:	bf00      	nop
 80033da:	e000      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80033dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033de:	7dfb      	ldrb	r3, [r7, #23]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d10a      	bne.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80033e4:	4b25      	ldr	r3, [pc, #148]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e8:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80033f2:	4922      	ldr	r1, [pc, #136]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	658b      	str	r3, [r1, #88]	; 0x58
 80033f8:	e001      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033fa:	7dfb      	ldrb	r3, [r7, #23]
 80033fc:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003406:	2b00      	cmp	r3, #0
 8003408:	d04b      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003410:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003414:	d030      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8003416:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800341a:	d82a      	bhi.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800341c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003420:	d02e      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8003422:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003426:	d824      	bhi.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003428:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800342c:	d018      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800342e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003432:	d81e      	bhi.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003438:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800343c:	d007      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800343e:	e018      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003440:	4b0e      	ldr	r3, [pc, #56]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003444:	4a0d      	ldr	r2, [pc, #52]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003446:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800344a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800344c:	e019      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	3304      	adds	r3, #4
 8003452:	2100      	movs	r1, #0
 8003454:	4618      	mov	r0, r3
 8003456:	f001 f8ab 	bl	80045b0 <RCCEx_PLL2_Config>
 800345a:	4603      	mov	r3, r0
 800345c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800345e:	e010      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	3324      	adds	r3, #36	; 0x24
 8003464:	2100      	movs	r1, #0
 8003466:	4618      	mov	r0, r3
 8003468:	f001 f954 	bl	8004714 <RCCEx_PLL3_Config>
 800346c:	4603      	mov	r3, r0
 800346e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003470:	e007      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	75fb      	strb	r3, [r7, #23]
      break;
 8003476:	e004      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8003478:	bf00      	nop
 800347a:	e002      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800347c:	58024400 	.word	0x58024400
      break;
 8003480:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003482:	7dfb      	ldrb	r3, [r7, #23]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10a      	bne.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003488:	4b99      	ldr	r3, [pc, #612]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800348a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003496:	4996      	ldr	r1, [pc, #600]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003498:	4313      	orrs	r3, r2
 800349a:	658b      	str	r3, [r1, #88]	; 0x58
 800349c:	e001      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800349e:	7dfb      	ldrb	r3, [r7, #23]
 80034a0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d032      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034b2:	2b30      	cmp	r3, #48	; 0x30
 80034b4:	d01c      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x348>
 80034b6:	2b30      	cmp	r3, #48	; 0x30
 80034b8:	d817      	bhi.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x342>
 80034ba:	2b20      	cmp	r3, #32
 80034bc:	d00c      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x330>
 80034be:	2b20      	cmp	r3, #32
 80034c0:	d813      	bhi.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x342>
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d016      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80034c6:	2b10      	cmp	r3, #16
 80034c8:	d10f      	bne.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034ca:	4b89      	ldr	r3, [pc, #548]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80034cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ce:	4a88      	ldr	r2, [pc, #544]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80034d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034d4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80034d6:	e00e      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	3304      	adds	r3, #4
 80034dc:	2102      	movs	r1, #2
 80034de:	4618      	mov	r0, r3
 80034e0:	f001 f866 	bl	80045b0 <RCCEx_PLL2_Config>
 80034e4:	4603      	mov	r3, r0
 80034e6:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80034e8:	e005      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	75fb      	strb	r3, [r7, #23]
      break;
 80034ee:	e002      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80034f0:	bf00      	nop
 80034f2:	e000      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80034f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034f6:	7dfb      	ldrb	r3, [r7, #23]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d109      	bne.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80034fc:	4b7c      	ldr	r3, [pc, #496]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80034fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003500:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003508:	4979      	ldr	r1, [pc, #484]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800350a:	4313      	orrs	r3, r2
 800350c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800350e:	e001      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003510:	7dfb      	ldrb	r3, [r7, #23]
 8003512:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d047      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003524:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003528:	d030      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800352a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800352e:	d82a      	bhi.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003530:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003534:	d02c      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003536:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800353a:	d824      	bhi.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800353c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003540:	d018      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8003542:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003546:	d81e      	bhi.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800354c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003550:	d007      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8003552:	e018      	b.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003554:	4b66      	ldr	r3, [pc, #408]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003558:	4a65      	ldr	r2, [pc, #404]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800355a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800355e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003560:	e017      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	3304      	adds	r3, #4
 8003566:	2100      	movs	r1, #0
 8003568:	4618      	mov	r0, r3
 800356a:	f001 f821 	bl	80045b0 <RCCEx_PLL2_Config>
 800356e:	4603      	mov	r3, r0
 8003570:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003572:	e00e      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3324      	adds	r3, #36	; 0x24
 8003578:	2100      	movs	r1, #0
 800357a:	4618      	mov	r0, r3
 800357c:	f001 f8ca 	bl	8004714 <RCCEx_PLL3_Config>
 8003580:	4603      	mov	r3, r0
 8003582:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003584:	e005      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	75fb      	strb	r3, [r7, #23]
      break;
 800358a:	e002      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800358c:	bf00      	nop
 800358e:	e000      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8003590:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003592:	7dfb      	ldrb	r3, [r7, #23]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d109      	bne.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003598:	4b55      	ldr	r3, [pc, #340]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800359a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800359c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a4:	4952      	ldr	r1, [pc, #328]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	650b      	str	r3, [r1, #80]	; 0x50
 80035aa:	e001      	b.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ac:	7dfb      	ldrb	r3, [r7, #23]
 80035ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d049      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035c4:	d02e      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80035c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035ca:	d828      	bhi.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80035cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80035d0:	d02a      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x480>
 80035d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80035d6:	d822      	bhi.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80035d8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80035dc:	d026      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x484>
 80035de:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80035e2:	d81c      	bhi.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80035e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80035e8:	d010      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x464>
 80035ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80035ee:	d816      	bhi.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d01d      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x488>
 80035f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035f8:	d111      	bne.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	3304      	adds	r3, #4
 80035fe:	2101      	movs	r1, #1
 8003600:	4618      	mov	r0, r3
 8003602:	f000 ffd5 	bl	80045b0 <RCCEx_PLL2_Config>
 8003606:	4603      	mov	r3, r0
 8003608:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800360a:	e012      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	3324      	adds	r3, #36	; 0x24
 8003610:	2101      	movs	r1, #1
 8003612:	4618      	mov	r0, r3
 8003614:	f001 f87e 	bl	8004714 <RCCEx_PLL3_Config>
 8003618:	4603      	mov	r3, r0
 800361a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800361c:	e009      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	75fb      	strb	r3, [r7, #23]
      break;
 8003622:	e006      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003624:	bf00      	nop
 8003626:	e004      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003628:	bf00      	nop
 800362a:	e002      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800362c:	bf00      	nop
 800362e:	e000      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003630:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003632:	7dfb      	ldrb	r3, [r7, #23]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d109      	bne.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003638:	4b2d      	ldr	r3, [pc, #180]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800363a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800363c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003644:	492a      	ldr	r1, [pc, #168]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003646:	4313      	orrs	r3, r2
 8003648:	650b      	str	r3, [r1, #80]	; 0x50
 800364a:	e001      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800364c:	7dfb      	ldrb	r3, [r7, #23]
 800364e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d04d      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003662:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003666:	d02e      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8003668:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800366c:	d828      	bhi.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800366e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003672:	d02a      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x522>
 8003674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003678:	d822      	bhi.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800367a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800367e:	d026      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x526>
 8003680:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003684:	d81c      	bhi.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003686:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800368a:	d010      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x506>
 800368c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003690:	d816      	bhi.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003692:	2b00      	cmp	r3, #0
 8003694:	d01d      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8003696:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800369a:	d111      	bne.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	3304      	adds	r3, #4
 80036a0:	2101      	movs	r1, #1
 80036a2:	4618      	mov	r0, r3
 80036a4:	f000 ff84 	bl	80045b0 <RCCEx_PLL2_Config>
 80036a8:	4603      	mov	r3, r0
 80036aa:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80036ac:	e012      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	3324      	adds	r3, #36	; 0x24
 80036b2:	2101      	movs	r1, #1
 80036b4:	4618      	mov	r0, r3
 80036b6:	f001 f82d 	bl	8004714 <RCCEx_PLL3_Config>
 80036ba:	4603      	mov	r3, r0
 80036bc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80036be:	e009      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	75fb      	strb	r3, [r7, #23]
      break;
 80036c4:	e006      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80036c6:	bf00      	nop
 80036c8:	e004      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80036ca:	bf00      	nop
 80036cc:	e002      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80036ce:	bf00      	nop
 80036d0:	e000      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80036d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036d4:	7dfb      	ldrb	r3, [r7, #23]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10c      	bne.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80036da:	4b05      	ldr	r3, [pc, #20]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80036dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036de:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80036e8:	4901      	ldr	r1, [pc, #4]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	658b      	str	r3, [r1, #88]	; 0x58
 80036ee:	e003      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80036f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036f4:	7dfb      	ldrb	r3, [r7, #23]
 80036f6:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d02f      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003708:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800370c:	d00e      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x584>
 800370e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003712:	d814      	bhi.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x596>
 8003714:	2b00      	cmp	r3, #0
 8003716:	d015      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8003718:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800371c:	d10f      	bne.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800371e:	4baf      	ldr	r3, [pc, #700]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003722:	4aae      	ldr	r2, [pc, #696]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003724:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003728:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800372a:	e00c      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3304      	adds	r3, #4
 8003730:	2101      	movs	r1, #1
 8003732:	4618      	mov	r0, r3
 8003734:	f000 ff3c 	bl	80045b0 <RCCEx_PLL2_Config>
 8003738:	4603      	mov	r3, r0
 800373a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800373c:	e003      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	75fb      	strb	r3, [r7, #23]
      break;
 8003742:	e000      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8003744:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003746:	7dfb      	ldrb	r3, [r7, #23]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d109      	bne.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800374c:	4ba3      	ldr	r3, [pc, #652]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800374e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003750:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003758:	49a0      	ldr	r1, [pc, #640]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800375a:	4313      	orrs	r3, r2
 800375c:	650b      	str	r3, [r1, #80]	; 0x50
 800375e:	e001      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003760:	7dfb      	ldrb	r3, [r7, #23]
 8003762:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d032      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003774:	2b03      	cmp	r3, #3
 8003776:	d81b      	bhi.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003778:	a201      	add	r2, pc, #4	; (adr r2, 8003780 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800377a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800377e:	bf00      	nop
 8003780:	080037b7 	.word	0x080037b7
 8003784:	08003791 	.word	0x08003791
 8003788:	0800379f 	.word	0x0800379f
 800378c:	080037b7 	.word	0x080037b7
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003790:	4b92      	ldr	r3, [pc, #584]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003794:	4a91      	ldr	r2, [pc, #580]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003796:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800379a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800379c:	e00c      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	3304      	adds	r3, #4
 80037a2:	2102      	movs	r1, #2
 80037a4:	4618      	mov	r0, r3
 80037a6:	f000 ff03 	bl	80045b0 <RCCEx_PLL2_Config>
 80037aa:	4603      	mov	r3, r0
 80037ac:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80037ae:	e003      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	75fb      	strb	r3, [r7, #23]
      break;
 80037b4:	e000      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 80037b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037b8:	7dfb      	ldrb	r3, [r7, #23]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d109      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80037be:	4b87      	ldr	r3, [pc, #540]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80037c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c2:	f023 0203 	bic.w	r2, r3, #3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ca:	4984      	ldr	r1, [pc, #528]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	64cb      	str	r3, [r1, #76]	; 0x4c
 80037d0:	e001      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d2:	7dfb      	ldrb	r3, [r7, #23]
 80037d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f000 8086 	beq.w	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037e4:	4b7e      	ldr	r3, [pc, #504]	; (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a7d      	ldr	r2, [pc, #500]	; (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80037ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037f0:	f7fd fc38 	bl	8001064 <HAL_GetTick>
 80037f4:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80037f6:	e009      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037f8:	f7fd fc34 	bl	8001064 <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	2b64      	cmp	r3, #100	; 0x64
 8003804:	d902      	bls.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	75fb      	strb	r3, [r7, #23]
        break;
 800380a:	e005      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800380c:	4b74      	ldr	r3, [pc, #464]	; (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003814:	2b00      	cmp	r3, #0
 8003816:	d0ef      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003818:	7dfb      	ldrb	r3, [r7, #23]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d166      	bne.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800381e:	4b6f      	ldr	r3, [pc, #444]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003820:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003828:	4053      	eors	r3, r2
 800382a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800382e:	2b00      	cmp	r3, #0
 8003830:	d013      	beq.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003832:	4b6a      	ldr	r3, [pc, #424]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003836:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800383a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800383c:	4b67      	ldr	r3, [pc, #412]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800383e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003840:	4a66      	ldr	r2, [pc, #408]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003842:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003846:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003848:	4b64      	ldr	r3, [pc, #400]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800384a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800384c:	4a63      	ldr	r2, [pc, #396]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800384e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003852:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003854:	4a61      	ldr	r2, [pc, #388]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003860:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003864:	d115      	bne.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003866:	f7fd fbfd 	bl	8001064 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800386c:	e00b      	b.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800386e:	f7fd fbf9 	bl	8001064 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	f241 3288 	movw	r2, #5000	; 0x1388
 800387c:	4293      	cmp	r3, r2
 800387e:	d902      	bls.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	75fb      	strb	r3, [r7, #23]
            break;
 8003884:	e005      	b.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003886:	4b55      	ldr	r3, [pc, #340]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d0ed      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8003892:	7dfb      	ldrb	r3, [r7, #23]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d126      	bne.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800389e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038a6:	d10d      	bne.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 80038a8:	4b4c      	ldr	r3, [pc, #304]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038aa:	691b      	ldr	r3, [r3, #16]
 80038ac:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80038b6:	0919      	lsrs	r1, r3, #4
 80038b8:	4b4a      	ldr	r3, [pc, #296]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 80038ba:	400b      	ands	r3, r1
 80038bc:	4947      	ldr	r1, [pc, #284]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	610b      	str	r3, [r1, #16]
 80038c2:	e005      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x728>
 80038c4:	4b45      	ldr	r3, [pc, #276]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	4a44      	ldr	r2, [pc, #272]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038ca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80038ce:	6113      	str	r3, [r2, #16]
 80038d0:	4b42      	ldr	r3, [pc, #264]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80038da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038de:	493f      	ldr	r1, [pc, #252]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	670b      	str	r3, [r1, #112]	; 0x70
 80038e4:	e004      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038e6:	7dfb      	ldrb	r3, [r7, #23]
 80038e8:	75bb      	strb	r3, [r7, #22]
 80038ea:	e001      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ec:	7dfb      	ldrb	r3, [r7, #23]
 80038ee:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f000 8085 	beq.w	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003902:	2b28      	cmp	r3, #40	; 0x28
 8003904:	d866      	bhi.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003906:	a201      	add	r2, pc, #4	; (adr r2, 800390c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800390c:	080039e9 	.word	0x080039e9
 8003910:	080039d5 	.word	0x080039d5
 8003914:	080039d5 	.word	0x080039d5
 8003918:	080039d5 	.word	0x080039d5
 800391c:	080039d5 	.word	0x080039d5
 8003920:	080039d5 	.word	0x080039d5
 8003924:	080039d5 	.word	0x080039d5
 8003928:	080039d5 	.word	0x080039d5
 800392c:	080039b1 	.word	0x080039b1
 8003930:	080039d5 	.word	0x080039d5
 8003934:	080039d5 	.word	0x080039d5
 8003938:	080039d5 	.word	0x080039d5
 800393c:	080039d5 	.word	0x080039d5
 8003940:	080039d5 	.word	0x080039d5
 8003944:	080039d5 	.word	0x080039d5
 8003948:	080039d5 	.word	0x080039d5
 800394c:	080039c3 	.word	0x080039c3
 8003950:	080039d5 	.word	0x080039d5
 8003954:	080039d5 	.word	0x080039d5
 8003958:	080039d5 	.word	0x080039d5
 800395c:	080039d5 	.word	0x080039d5
 8003960:	080039d5 	.word	0x080039d5
 8003964:	080039d5 	.word	0x080039d5
 8003968:	080039d5 	.word	0x080039d5
 800396c:	080039e9 	.word	0x080039e9
 8003970:	080039d5 	.word	0x080039d5
 8003974:	080039d5 	.word	0x080039d5
 8003978:	080039d5 	.word	0x080039d5
 800397c:	080039d5 	.word	0x080039d5
 8003980:	080039d5 	.word	0x080039d5
 8003984:	080039d5 	.word	0x080039d5
 8003988:	080039d5 	.word	0x080039d5
 800398c:	080039e9 	.word	0x080039e9
 8003990:	080039d5 	.word	0x080039d5
 8003994:	080039d5 	.word	0x080039d5
 8003998:	080039d5 	.word	0x080039d5
 800399c:	080039d5 	.word	0x080039d5
 80039a0:	080039d5 	.word	0x080039d5
 80039a4:	080039d5 	.word	0x080039d5
 80039a8:	080039d5 	.word	0x080039d5
 80039ac:	080039e9 	.word	0x080039e9
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	3304      	adds	r3, #4
 80039b4:	2101      	movs	r1, #1
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 fdfa 	bl	80045b0 <RCCEx_PLL2_Config>
 80039bc:	4603      	mov	r3, r0
 80039be:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80039c0:	e013      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	3324      	adds	r3, #36	; 0x24
 80039c6:	2101      	movs	r1, #1
 80039c8:	4618      	mov	r0, r3
 80039ca:	f000 fea3 	bl	8004714 <RCCEx_PLL3_Config>
 80039ce:	4603      	mov	r3, r0
 80039d0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80039d2:	e00a      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	75fb      	strb	r3, [r7, #23]
      break;
 80039d8:	e007      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x842>
 80039da:	bf00      	nop
 80039dc:	58024400 	.word	0x58024400
 80039e0:	58024800 	.word	0x58024800
 80039e4:	00ffffcf 	.word	0x00ffffcf
      break;
 80039e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039ea:	7dfb      	ldrb	r3, [r7, #23]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d109      	bne.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80039f0:	4b96      	ldr	r3, [pc, #600]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80039f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f4:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039fc:	4993      	ldr	r1, [pc, #588]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	654b      	str	r3, [r1, #84]	; 0x54
 8003a02:	e001      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a04:	7dfb      	ldrb	r3, [r7, #23]
 8003a06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d038      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a18:	2b05      	cmp	r3, #5
 8003a1a:	d821      	bhi.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8003a1c:	a201      	add	r2, pc, #4	; (adr r2, 8003a24 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8003a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a22:	bf00      	nop
 8003a24:	08003a67 	.word	0x08003a67
 8003a28:	08003a3d 	.word	0x08003a3d
 8003a2c:	08003a4f 	.word	0x08003a4f
 8003a30:	08003a67 	.word	0x08003a67
 8003a34:	08003a67 	.word	0x08003a67
 8003a38:	08003a67 	.word	0x08003a67
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	3304      	adds	r3, #4
 8003a40:	2101      	movs	r1, #1
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 fdb4 	bl	80045b0 <RCCEx_PLL2_Config>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003a4c:	e00c      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	3324      	adds	r3, #36	; 0x24
 8003a52:	2101      	movs	r1, #1
 8003a54:	4618      	mov	r0, r3
 8003a56:	f000 fe5d 	bl	8004714 <RCCEx_PLL3_Config>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003a5e:	e003      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	75fb      	strb	r3, [r7, #23]
      break;
 8003a64:	e000      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8003a66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a68:	7dfb      	ldrb	r3, [r7, #23]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d109      	bne.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003a6e:	4b77      	ldr	r3, [pc, #476]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a72:	f023 0207 	bic.w	r2, r3, #7
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a7a:	4974      	ldr	r1, [pc, #464]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	654b      	str	r3, [r1, #84]	; 0x54
 8003a80:	e001      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a82:	7dfb      	ldrb	r3, [r7, #23]
 8003a84:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0304 	and.w	r3, r3, #4
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d03a      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a98:	2b05      	cmp	r3, #5
 8003a9a:	d821      	bhi.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8003a9c:	a201      	add	r2, pc, #4	; (adr r2, 8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8003a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa2:	bf00      	nop
 8003aa4:	08003ae7 	.word	0x08003ae7
 8003aa8:	08003abd 	.word	0x08003abd
 8003aac:	08003acf 	.word	0x08003acf
 8003ab0:	08003ae7 	.word	0x08003ae7
 8003ab4:	08003ae7 	.word	0x08003ae7
 8003ab8:	08003ae7 	.word	0x08003ae7
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	3304      	adds	r3, #4
 8003ac0:	2101      	movs	r1, #1
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 fd74 	bl	80045b0 <RCCEx_PLL2_Config>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003acc:	e00c      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	3324      	adds	r3, #36	; 0x24
 8003ad2:	2101      	movs	r1, #1
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f000 fe1d 	bl	8004714 <RCCEx_PLL3_Config>
 8003ada:	4603      	mov	r3, r0
 8003adc:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003ade:	e003      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	75fb      	strb	r3, [r7, #23]
      break;
 8003ae4:	e000      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8003ae6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ae8:	7dfb      	ldrb	r3, [r7, #23]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10a      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003aee:	4b57      	ldr	r3, [pc, #348]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af2:	f023 0207 	bic.w	r2, r3, #7
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003afc:	4953      	ldr	r1, [pc, #332]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	658b      	str	r3, [r1, #88]	; 0x58
 8003b02:	e001      	b.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b04:	7dfb      	ldrb	r3, [r7, #23]
 8003b06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0320 	and.w	r3, r3, #32
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d04b      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b1e:	d02e      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8003b20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b24:	d828      	bhi.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003b26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b2a:	d02a      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8003b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b30:	d822      	bhi.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003b32:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003b36:	d026      	beq.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8003b38:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003b3c:	d81c      	bhi.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003b3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b42:	d010      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8003b44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b48:	d816      	bhi.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d01d      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8003b4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b52:	d111      	bne.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3304      	adds	r3, #4
 8003b58:	2100      	movs	r1, #0
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 fd28 	bl	80045b0 <RCCEx_PLL2_Config>
 8003b60:	4603      	mov	r3, r0
 8003b62:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003b64:	e012      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	3324      	adds	r3, #36	; 0x24
 8003b6a:	2102      	movs	r1, #2
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f000 fdd1 	bl	8004714 <RCCEx_PLL3_Config>
 8003b72:	4603      	mov	r3, r0
 8003b74:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003b76:	e009      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	75fb      	strb	r3, [r7, #23]
      break;
 8003b7c:	e006      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003b7e:	bf00      	nop
 8003b80:	e004      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003b82:	bf00      	nop
 8003b84:	e002      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003b86:	bf00      	nop
 8003b88:	e000      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003b8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b8c:	7dfb      	ldrb	r3, [r7, #23]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d10a      	bne.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b92:	4b2e      	ldr	r3, [pc, #184]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b96:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ba0:	492a      	ldr	r1, [pc, #168]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	654b      	str	r3, [r1, #84]	; 0x54
 8003ba6:	e001      	b.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ba8:	7dfb      	ldrb	r3, [r7, #23]
 8003baa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d04d      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003bbe:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003bc2:	d02e      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8003bc4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003bc8:	d828      	bhi.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003bca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bce:	d02a      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003bd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bd4:	d822      	bhi.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003bd6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003bda:	d026      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8003bdc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003be0:	d81c      	bhi.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003be2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003be6:	d010      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8003be8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bec:	d816      	bhi.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d01d      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8003bf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bf6:	d111      	bne.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3304      	adds	r3, #4
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 fcd6 	bl	80045b0 <RCCEx_PLL2_Config>
 8003c04:	4603      	mov	r3, r0
 8003c06:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003c08:	e012      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	3324      	adds	r3, #36	; 0x24
 8003c0e:	2102      	movs	r1, #2
 8003c10:	4618      	mov	r0, r3
 8003c12:	f000 fd7f 	bl	8004714 <RCCEx_PLL3_Config>
 8003c16:	4603      	mov	r3, r0
 8003c18:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003c1a:	e009      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	75fb      	strb	r3, [r7, #23]
      break;
 8003c20:	e006      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003c22:	bf00      	nop
 8003c24:	e004      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003c26:	bf00      	nop
 8003c28:	e002      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003c2a:	bf00      	nop
 8003c2c:	e000      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003c2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c30:	7dfb      	ldrb	r3, [r7, #23]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10c      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c36:	4b05      	ldr	r3, [pc, #20]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c3a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c44:	4901      	ldr	r1, [pc, #4]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	658b      	str	r3, [r1, #88]	; 0x58
 8003c4a:	e003      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8003c4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c50:	7dfb      	ldrb	r3, [r7, #23]
 8003c52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d04b      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c66:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003c6a:	d02e      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8003c6c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003c70:	d828      	bhi.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003c72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c76:	d02a      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8003c78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c7c:	d822      	bhi.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003c7e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003c82:	d026      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8003c84:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003c88:	d81c      	bhi.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003c8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c8e:	d010      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8003c90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c94:	d816      	bhi.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d01d      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8003c9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c9e:	d111      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	3304      	adds	r3, #4
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 fc82 	bl	80045b0 <RCCEx_PLL2_Config>
 8003cac:	4603      	mov	r3, r0
 8003cae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003cb0:	e012      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	3324      	adds	r3, #36	; 0x24
 8003cb6:	2102      	movs	r1, #2
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f000 fd2b 	bl	8004714 <RCCEx_PLL3_Config>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003cc2:	e009      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	75fb      	strb	r3, [r7, #23]
      break;
 8003cc8:	e006      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003cca:	bf00      	nop
 8003ccc:	e004      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003cce:	bf00      	nop
 8003cd0:	e002      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003cd2:	bf00      	nop
 8003cd4:	e000      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003cd6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cd8:	7dfb      	ldrb	r3, [r7, #23]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10a      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003cde:	4b9d      	ldr	r3, [pc, #628]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003cec:	4999      	ldr	r1, [pc, #612]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	658b      	str	r3, [r1, #88]	; 0x58
 8003cf2:	e001      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cf4:	7dfb      	ldrb	r3, [r7, #23]
 8003cf6:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0308 	and.w	r3, r3, #8
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d01a      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d0e:	d10a      	bne.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	3324      	adds	r3, #36	; 0x24
 8003d14:	2102      	movs	r1, #2
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 fcfc 	bl	8004714 <RCCEx_PLL3_Config>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003d26:	4b8b      	ldr	r3, [pc, #556]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d2a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d34:	4987      	ldr	r1, [pc, #540]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0310 	and.w	r3, r3, #16
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d01a      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d50:	d10a      	bne.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	3324      	adds	r3, #36	; 0x24
 8003d56:	2102      	movs	r1, #2
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f000 fcdb 	bl	8004714 <RCCEx_PLL3_Config>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d68:	4b7a      	ldr	r3, [pc, #488]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d76:	4977      	ldr	r1, [pc, #476]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d034      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003d8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d92:	d01d      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8003d94:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d98:	d817      	bhi.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8003d9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003da2:	d009      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8003da4:	e011      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	3304      	adds	r3, #4
 8003daa:	2100      	movs	r1, #0
 8003dac:	4618      	mov	r0, r3
 8003dae:	f000 fbff 	bl	80045b0 <RCCEx_PLL2_Config>
 8003db2:	4603      	mov	r3, r0
 8003db4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003db6:	e00c      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	3324      	adds	r3, #36	; 0x24
 8003dbc:	2102      	movs	r1, #2
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f000 fca8 	bl	8004714 <RCCEx_PLL3_Config>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003dc8:	e003      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	75fb      	strb	r3, [r7, #23]
      break;
 8003dce:	e000      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8003dd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dd2:	7dfb      	ldrb	r3, [r7, #23]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d10a      	bne.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dd8:	4b5e      	ldr	r3, [pc, #376]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ddc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003de6:	495b      	ldr	r1, [pc, #364]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003de8:	4313      	orrs	r3, r2
 8003dea:	658b      	str	r3, [r1, #88]	; 0x58
 8003dec:	e001      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dee:	7dfb      	ldrb	r3, [r7, #23]
 8003df0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d033      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e04:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e08:	d01c      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8003e0a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e0e:	d816      	bhi.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8003e10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e14:	d003      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8003e16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e1a:	d007      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8003e1c:	e00f      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e1e:	4b4d      	ldr	r3, [pc, #308]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e22:	4a4c      	ldr	r2, [pc, #304]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e28:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003e2a:	e00c      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	3324      	adds	r3, #36	; 0x24
 8003e30:	2101      	movs	r1, #1
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 fc6e 	bl	8004714 <RCCEx_PLL3_Config>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003e3c:	e003      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	75fb      	strb	r3, [r7, #23]
      break;
 8003e42:	e000      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8003e44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e46:	7dfb      	ldrb	r3, [r7, #23]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d10a      	bne.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e4c:	4b41      	ldr	r3, [pc, #260]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e50:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e5a:	493e      	ldr	r1, [pc, #248]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	654b      	str	r3, [r1, #84]	; 0x54
 8003e60:	e001      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e62:	7dfb      	ldrb	r3, [r7, #23]
 8003e64:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d029      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8003e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e7e:	d007      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8003e80:	e00f      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e82:	4b34      	ldr	r3, [pc, #208]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e86:	4a33      	ldr	r2, [pc, #204]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e8c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003e8e:	e00b      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3304      	adds	r3, #4
 8003e94:	2102      	movs	r1, #2
 8003e96:	4618      	mov	r0, r3
 8003e98:	f000 fb8a 	bl	80045b0 <RCCEx_PLL2_Config>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003ea0:	e002      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	75fb      	strb	r3, [r7, #23]
      break;
 8003ea6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ea8:	7dfb      	ldrb	r3, [r7, #23]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d109      	bne.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003eae:	4b29      	ldr	r3, [pc, #164]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eb2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eba:	4926      	ldr	r1, [pc, #152]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003ec0:	e001      	b.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec2:	7dfb      	ldrb	r3, [r7, #23]
 8003ec4:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00a      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	3324      	adds	r3, #36	; 0x24
 8003ed6:	2102      	movs	r1, #2
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f000 fc1b 	bl	8004714 <RCCEx_PLL3_Config>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d033      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ef8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003efc:	d017      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8003efe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f02:	d811      	bhi.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003f04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f08:	d013      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8003f0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f0e:	d80b      	bhi.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d010      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8003f14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f18:	d106      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f1a:	4b0e      	ldr	r3, [pc, #56]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1e:	4a0d      	ldr	r2, [pc, #52]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f24:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003f26:	e007      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	75fb      	strb	r3, [r7, #23]
      break;
 8003f2c:	e004      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003f2e:	bf00      	nop
 8003f30:	e002      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003f32:	bf00      	nop
 8003f34:	e000      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003f36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f38:	7dfb      	ldrb	r3, [r7, #23]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10c      	bne.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f3e:	4b05      	ldr	r3, [pc, #20]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f4a:	4902      	ldr	r1, [pc, #8]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	654b      	str	r3, [r1, #84]	; 0x54
 8003f50:	e004      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8003f52:	bf00      	nop
 8003f54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f58:	7dfb      	ldrb	r3, [r7, #23]
 8003f5a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d008      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f68:	4b31      	ldr	r3, [pc, #196]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f6c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f74:	492e      	ldr	r1, [pc, #184]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d009      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003f86:	4b2a      	ldr	r3, [pc, #168]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003f94:	4926      	ldr	r1, [pc, #152]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d008      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fa6:	4b22      	ldr	r3, [pc, #136]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003fa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003faa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fb2:	491f      	ldr	r1, [pc, #124]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d00d      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003fc4:	4b1a      	ldr	r3, [pc, #104]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	4a19      	ldr	r2, [pc, #100]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003fca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fce:	6113      	str	r3, [r2, #16]
 8003fd0:	4b17      	ldr	r3, [pc, #92]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003fd2:	691a      	ldr	r2, [r3, #16]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003fda:	4915      	ldr	r1, [pc, #84]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	da08      	bge.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003fe8:	4b11      	ldr	r3, [pc, #68]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fec:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ff4:	490e      	ldr	r1, [pc, #56]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d009      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004006:	4b0a      	ldr	r3, [pc, #40]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800400a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004014:	4906      	ldr	r1, [pc, #24]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004016:	4313      	orrs	r3, r2
 8004018:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800401a:	7dbb      	ldrb	r3, [r7, #22]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8004020:	2300      	movs	r3, #0
 8004022:	e000      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
}
 8004026:	4618      	mov	r0, r3
 8004028:	3718      	adds	r7, #24
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	58024400 	.word	0x58024400

08004034 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004038:	f7ff f85a 	bl	80030f0 <HAL_RCC_GetHCLKFreq>
 800403c:	4602      	mov	r2, r0
 800403e:	4b06      	ldr	r3, [pc, #24]	; (8004058 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004040:	6a1b      	ldr	r3, [r3, #32]
 8004042:	091b      	lsrs	r3, r3, #4
 8004044:	f003 0307 	and.w	r3, r3, #7
 8004048:	4904      	ldr	r1, [pc, #16]	; (800405c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800404a:	5ccb      	ldrb	r3, [r1, r3]
 800404c:	f003 031f 	and.w	r3, r3, #31
 8004050:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004054:	4618      	mov	r0, r3
 8004056:	bd80      	pop	{r7, pc}
 8004058:	58024400 	.word	0x58024400
 800405c:	08005fdc 	.word	0x08005fdc

08004060 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8004060:	b480      	push	{r7}
 8004062:	b089      	sub	sp, #36	; 0x24
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004068:	4ba1      	ldr	r3, [pc, #644]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800406a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406c:	f003 0303 	and.w	r3, r3, #3
 8004070:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8004072:	4b9f      	ldr	r3, [pc, #636]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004076:	0b1b      	lsrs	r3, r3, #12
 8004078:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800407c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800407e:	4b9c      	ldr	r3, [pc, #624]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004082:	091b      	lsrs	r3, r3, #4
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800408a:	4b99      	ldr	r3, [pc, #612]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800408c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800408e:	08db      	lsrs	r3, r3, #3
 8004090:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	fb02 f303 	mul.w	r3, r2, r3
 800409a:	ee07 3a90 	vmov	s15, r3
 800409e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f000 8111 	beq.w	80042d0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	f000 8083 	beq.w	80041bc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80040b6:	69bb      	ldr	r3, [r7, #24]
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	f200 80a1 	bhi.w	8004200 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d056      	beq.n	8004178 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80040ca:	e099      	b.n	8004200 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80040cc:	4b88      	ldr	r3, [pc, #544]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0320 	and.w	r3, r3, #32
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d02d      	beq.n	8004134 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80040d8:	4b85      	ldr	r3, [pc, #532]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	08db      	lsrs	r3, r3, #3
 80040de:	f003 0303 	and.w	r3, r3, #3
 80040e2:	4a84      	ldr	r2, [pc, #528]	; (80042f4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80040e4:	fa22 f303 	lsr.w	r3, r2, r3
 80040e8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	ee07 3a90 	vmov	s15, r3
 80040f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	ee07 3a90 	vmov	s15, r3
 80040fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004102:	4b7b      	ldr	r3, [pc, #492]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800410a:	ee07 3a90 	vmov	s15, r3
 800410e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004112:	ed97 6a03 	vldr	s12, [r7, #12]
 8004116:	eddf 5a78 	vldr	s11, [pc, #480]	; 80042f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800411a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800411e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004122:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800412a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800412e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004132:	e087      	b.n	8004244 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	ee07 3a90 	vmov	s15, r3
 800413a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800413e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80042fc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004146:	4b6a      	ldr	r3, [pc, #424]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800414a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800414e:	ee07 3a90 	vmov	s15, r3
 8004152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004156:	ed97 6a03 	vldr	s12, [r7, #12]
 800415a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80042f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800415e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004166:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800416a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800416e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004172:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004176:	e065      	b.n	8004244 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	ee07 3a90 	vmov	s15, r3
 800417e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004182:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004300 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800418a:	4b59      	ldr	r3, [pc, #356]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800418c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004192:	ee07 3a90 	vmov	s15, r3
 8004196:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800419a:	ed97 6a03 	vldr	s12, [r7, #12]
 800419e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80042f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80041ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80041ba:	e043      	b.n	8004244 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	ee07 3a90 	vmov	s15, r3
 80041c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041c6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004304 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80041ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041ce:	4b48      	ldr	r3, [pc, #288]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041d6:	ee07 3a90 	vmov	s15, r3
 80041da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041de:	ed97 6a03 	vldr	s12, [r7, #12]
 80041e2:	eddf 5a45 	vldr	s11, [pc, #276]	; 80042f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80041f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041fa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80041fe:	e021      	b.n	8004244 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	ee07 3a90 	vmov	s15, r3
 8004206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800420a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004300 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800420e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004212:	4b37      	ldr	r3, [pc, #220]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004216:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800421a:	ee07 3a90 	vmov	s15, r3
 800421e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004222:	ed97 6a03 	vldr	s12, [r7, #12]
 8004226:	eddf 5a34 	vldr	s11, [pc, #208]	; 80042f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800422a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800422e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004232:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004236:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800423a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800423e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004242:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004244:	4b2a      	ldr	r3, [pc, #168]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004248:	0a5b      	lsrs	r3, r3, #9
 800424a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800424e:	ee07 3a90 	vmov	s15, r3
 8004252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004256:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800425a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800425e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004262:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004266:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800426a:	ee17 2a90 	vmov	r2, s15
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8004272:	4b1f      	ldr	r3, [pc, #124]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004276:	0c1b      	lsrs	r3, r3, #16
 8004278:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800427c:	ee07 3a90 	vmov	s15, r3
 8004280:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004284:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004288:	ee37 7a87 	vadd.f32	s14, s15, s14
 800428c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004290:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004294:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004298:	ee17 2a90 	vmov	r2, s15
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80042a0:	4b13      	ldr	r3, [pc, #76]	; (80042f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a4:	0e1b      	lsrs	r3, r3, #24
 80042a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042aa:	ee07 3a90 	vmov	s15, r3
 80042ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80042b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80042ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80042be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042c6:	ee17 2a90 	vmov	r2, s15
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80042ce:	e008      	b.n	80042e2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	609a      	str	r2, [r3, #8]
}
 80042e2:	bf00      	nop
 80042e4:	3724      	adds	r7, #36	; 0x24
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	58024400 	.word	0x58024400
 80042f4:	03d09000 	.word	0x03d09000
 80042f8:	46000000 	.word	0x46000000
 80042fc:	4c742400 	.word	0x4c742400
 8004300:	4a742400 	.word	0x4a742400
 8004304:	4af42400 	.word	0x4af42400

08004308 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8004308:	b480      	push	{r7}
 800430a:	b089      	sub	sp, #36	; 0x24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004310:	4ba1      	ldr	r3, [pc, #644]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004314:	f003 0303 	and.w	r3, r3, #3
 8004318:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800431a:	4b9f      	ldr	r3, [pc, #636]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800431c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800431e:	0d1b      	lsrs	r3, r3, #20
 8004320:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004324:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004326:	4b9c      	ldr	r3, [pc, #624]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432a:	0a1b      	lsrs	r3, r3, #8
 800432c:	f003 0301 	and.w	r3, r3, #1
 8004330:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004332:	4b99      	ldr	r3, [pc, #612]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004336:	08db      	lsrs	r3, r3, #3
 8004338:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800433c:	693a      	ldr	r2, [r7, #16]
 800433e:	fb02 f303 	mul.w	r3, r2, r3
 8004342:	ee07 3a90 	vmov	s15, r3
 8004346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800434a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	2b00      	cmp	r3, #0
 8004352:	f000 8111 	beq.w	8004578 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	2b02      	cmp	r3, #2
 800435a:	f000 8083 	beq.w	8004464 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	2b02      	cmp	r3, #2
 8004362:	f200 80a1 	bhi.w	80044a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d003      	beq.n	8004374 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d056      	beq.n	8004420 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004372:	e099      	b.n	80044a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004374:	4b88      	ldr	r3, [pc, #544]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0320 	and.w	r3, r3, #32
 800437c:	2b00      	cmp	r3, #0
 800437e:	d02d      	beq.n	80043dc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004380:	4b85      	ldr	r3, [pc, #532]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	08db      	lsrs	r3, r3, #3
 8004386:	f003 0303 	and.w	r3, r3, #3
 800438a:	4a84      	ldr	r2, [pc, #528]	; (800459c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800438c:	fa22 f303 	lsr.w	r3, r2, r3
 8004390:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	ee07 3a90 	vmov	s15, r3
 8004398:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	ee07 3a90 	vmov	s15, r3
 80043a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043aa:	4b7b      	ldr	r3, [pc, #492]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043b2:	ee07 3a90 	vmov	s15, r3
 80043b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80043be:	eddf 5a78 	vldr	s11, [pc, #480]	; 80045a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80043c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043d6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80043da:	e087      	b.n	80044ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	ee07 3a90 	vmov	s15, r3
 80043e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043e6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80045a4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80043ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043ee:	4b6a      	ldr	r3, [pc, #424]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043f6:	ee07 3a90 	vmov	s15, r3
 80043fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004402:	eddf 5a67 	vldr	s11, [pc, #412]	; 80045a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800440a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800440e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800441a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800441e:	e065      	b.n	80044ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	ee07 3a90 	vmov	s15, r3
 8004426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800442a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80045a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800442e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004432:	4b59      	ldr	r3, [pc, #356]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800443a:	ee07 3a90 	vmov	s15, r3
 800443e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004442:	ed97 6a03 	vldr	s12, [r7, #12]
 8004446:	eddf 5a56 	vldr	s11, [pc, #344]	; 80045a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800444a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800444e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004452:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800445a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800445e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004462:	e043      	b.n	80044ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	ee07 3a90 	vmov	s15, r3
 800446a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800446e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80045ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004476:	4b48      	ldr	r3, [pc, #288]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800447e:	ee07 3a90 	vmov	s15, r3
 8004482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004486:	ed97 6a03 	vldr	s12, [r7, #12]
 800448a:	eddf 5a45 	vldr	s11, [pc, #276]	; 80045a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800448e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004496:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800449a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800449e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80044a6:	e021      	b.n	80044ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	ee07 3a90 	vmov	s15, r3
 80044ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044b2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80045a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80044b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044ba:	4b37      	ldr	r3, [pc, #220]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044c2:	ee07 3a90 	vmov	s15, r3
 80044c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80044ce:	eddf 5a34 	vldr	s11, [pc, #208]	; 80045a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80044ea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80044ec:	4b2a      	ldr	r3, [pc, #168]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f0:	0a5b      	lsrs	r3, r3, #9
 80044f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044f6:	ee07 3a90 	vmov	s15, r3
 80044fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004502:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004506:	edd7 6a07 	vldr	s13, [r7, #28]
 800450a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800450e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004512:	ee17 2a90 	vmov	r2, s15
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800451a:	4b1f      	ldr	r3, [pc, #124]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	0c1b      	lsrs	r3, r3, #16
 8004520:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004524:	ee07 3a90 	vmov	s15, r3
 8004528:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800452c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004530:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004534:	edd7 6a07 	vldr	s13, [r7, #28]
 8004538:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800453c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004540:	ee17 2a90 	vmov	r2, s15
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8004548:	4b13      	ldr	r3, [pc, #76]	; (8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800454a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454c:	0e1b      	lsrs	r3, r3, #24
 800454e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004552:	ee07 3a90 	vmov	s15, r3
 8004556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800455a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800455e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004562:	edd7 6a07 	vldr	s13, [r7, #28]
 8004566:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800456a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800456e:	ee17 2a90 	vmov	r2, s15
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004576:	e008      	b.n	800458a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	609a      	str	r2, [r3, #8]
}
 800458a:	bf00      	nop
 800458c:	3724      	adds	r7, #36	; 0x24
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	58024400 	.word	0x58024400
 800459c:	03d09000 	.word	0x03d09000
 80045a0:	46000000 	.word	0x46000000
 80045a4:	4c742400 	.word	0x4c742400
 80045a8:	4a742400 	.word	0x4a742400
 80045ac:	4af42400 	.word	0x4af42400

080045b0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045ba:	2300      	movs	r3, #0
 80045bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80045be:	4b53      	ldr	r3, [pc, #332]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80045c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c2:	f003 0303 	and.w	r3, r3, #3
 80045c6:	2b03      	cmp	r3, #3
 80045c8:	d101      	bne.n	80045ce <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e099      	b.n	8004702 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80045ce:	4b4f      	ldr	r3, [pc, #316]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a4e      	ldr	r2, [pc, #312]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80045d4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80045d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045da:	f7fc fd43 	bl	8001064 <HAL_GetTick>
 80045de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80045e0:	e008      	b.n	80045f4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80045e2:	f7fc fd3f 	bl	8001064 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d901      	bls.n	80045f4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e086      	b.n	8004702 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80045f4:	4b45      	ldr	r3, [pc, #276]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1f0      	bne.n	80045e2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004600:	4b42      	ldr	r3, [pc, #264]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 8004602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004604:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	031b      	lsls	r3, r3, #12
 800460e:	493f      	ldr	r1, [pc, #252]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 8004610:	4313      	orrs	r3, r2
 8004612:	628b      	str	r3, [r1, #40]	; 0x28
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	3b01      	subs	r3, #1
 800461a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	3b01      	subs	r3, #1
 8004624:	025b      	lsls	r3, r3, #9
 8004626:	b29b      	uxth	r3, r3
 8004628:	431a      	orrs	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	3b01      	subs	r3, #1
 8004630:	041b      	lsls	r3, r3, #16
 8004632:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004636:	431a      	orrs	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	3b01      	subs	r3, #1
 800463e:	061b      	lsls	r3, r3, #24
 8004640:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004644:	4931      	ldr	r1, [pc, #196]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 8004646:	4313      	orrs	r3, r2
 8004648:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800464a:	4b30      	ldr	r3, [pc, #192]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 800464c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	492d      	ldr	r1, [pc, #180]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 8004658:	4313      	orrs	r3, r2
 800465a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800465c:	4b2b      	ldr	r3, [pc, #172]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 800465e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004660:	f023 0220 	bic.w	r2, r3, #32
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	699b      	ldr	r3, [r3, #24]
 8004668:	4928      	ldr	r1, [pc, #160]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 800466a:	4313      	orrs	r3, r2
 800466c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800466e:	4b27      	ldr	r3, [pc, #156]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 8004670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004672:	4a26      	ldr	r2, [pc, #152]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 8004674:	f023 0310 	bic.w	r3, r3, #16
 8004678:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800467a:	4b24      	ldr	r3, [pc, #144]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 800467c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800467e:	4b24      	ldr	r3, [pc, #144]	; (8004710 <RCCEx_PLL2_Config+0x160>)
 8004680:	4013      	ands	r3, r2
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	69d2      	ldr	r2, [r2, #28]
 8004686:	00d2      	lsls	r2, r2, #3
 8004688:	4920      	ldr	r1, [pc, #128]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 800468a:	4313      	orrs	r3, r2
 800468c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800468e:	4b1f      	ldr	r3, [pc, #124]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 8004690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004692:	4a1e      	ldr	r2, [pc, #120]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 8004694:	f043 0310 	orr.w	r3, r3, #16
 8004698:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d106      	bne.n	80046ae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80046a0:	4b1a      	ldr	r3, [pc, #104]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80046a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a4:	4a19      	ldr	r2, [pc, #100]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80046a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80046aa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80046ac:	e00f      	b.n	80046ce <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d106      	bne.n	80046c2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80046b4:	4b15      	ldr	r3, [pc, #84]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80046b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b8:	4a14      	ldr	r2, [pc, #80]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80046ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046be:	62d3      	str	r3, [r2, #44]	; 0x2c
 80046c0:	e005      	b.n	80046ce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80046c2:	4b12      	ldr	r3, [pc, #72]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80046c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c6:	4a11      	ldr	r2, [pc, #68]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80046c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80046cc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80046ce:	4b0f      	ldr	r3, [pc, #60]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a0e      	ldr	r2, [pc, #56]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80046d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80046d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046da:	f7fc fcc3 	bl	8001064 <HAL_GetTick>
 80046de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80046e0:	e008      	b.n	80046f4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80046e2:	f7fc fcbf 	bl	8001064 <HAL_GetTick>
 80046e6:	4602      	mov	r2, r0
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d901      	bls.n	80046f4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e006      	b.n	8004702 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80046f4:	4b05      	ldr	r3, [pc, #20]	; (800470c <RCCEx_PLL2_Config+0x15c>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0f0      	beq.n	80046e2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004700:	7bfb      	ldrb	r3, [r7, #15]
}
 8004702:	4618      	mov	r0, r3
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	58024400 	.word	0x58024400
 8004710:	ffff0007 	.word	0xffff0007

08004714 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800471e:	2300      	movs	r3, #0
 8004720:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004722:	4b53      	ldr	r3, [pc, #332]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 8004724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004726:	f003 0303 	and.w	r3, r3, #3
 800472a:	2b03      	cmp	r3, #3
 800472c:	d101      	bne.n	8004732 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e099      	b.n	8004866 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004732:	4b4f      	ldr	r3, [pc, #316]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a4e      	ldr	r2, [pc, #312]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 8004738:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800473c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800473e:	f7fc fc91 	bl	8001064 <HAL_GetTick>
 8004742:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004744:	e008      	b.n	8004758 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004746:	f7fc fc8d 	bl	8001064 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e086      	b.n	8004866 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004758:	4b45      	ldr	r3, [pc, #276]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1f0      	bne.n	8004746 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004764:	4b42      	ldr	r3, [pc, #264]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 8004766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004768:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	051b      	lsls	r3, r3, #20
 8004772:	493f      	ldr	r1, [pc, #252]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 8004774:	4313      	orrs	r3, r2
 8004776:	628b      	str	r3, [r1, #40]	; 0x28
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	3b01      	subs	r3, #1
 800477e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	3b01      	subs	r3, #1
 8004788:	025b      	lsls	r3, r3, #9
 800478a:	b29b      	uxth	r3, r3
 800478c:	431a      	orrs	r2, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	3b01      	subs	r3, #1
 8004794:	041b      	lsls	r3, r3, #16
 8004796:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800479a:	431a      	orrs	r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	3b01      	subs	r3, #1
 80047a2:	061b      	lsls	r3, r3, #24
 80047a4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80047a8:	4931      	ldr	r1, [pc, #196]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80047ae:	4b30      	ldr	r3, [pc, #192]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	492d      	ldr	r1, [pc, #180]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80047c0:	4b2b      	ldr	r3, [pc, #172]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	699b      	ldr	r3, [r3, #24]
 80047cc:	4928      	ldr	r1, [pc, #160]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80047d2:	4b27      	ldr	r3, [pc, #156]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d6:	4a26      	ldr	r2, [pc, #152]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047dc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80047de:	4b24      	ldr	r3, [pc, #144]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047e2:	4b24      	ldr	r3, [pc, #144]	; (8004874 <RCCEx_PLL3_Config+0x160>)
 80047e4:	4013      	ands	r3, r2
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	69d2      	ldr	r2, [r2, #28]
 80047ea:	00d2      	lsls	r2, r2, #3
 80047ec:	4920      	ldr	r1, [pc, #128]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80047f2:	4b1f      	ldr	r3, [pc, #124]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f6:	4a1e      	ldr	r2, [pc, #120]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 80047f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047fc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d106      	bne.n	8004812 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004804:	4b1a      	ldr	r3, [pc, #104]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 8004806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004808:	4a19      	ldr	r2, [pc, #100]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 800480a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800480e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004810:	e00f      	b.n	8004832 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2b01      	cmp	r3, #1
 8004816:	d106      	bne.n	8004826 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004818:	4b15      	ldr	r3, [pc, #84]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 800481a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481c:	4a14      	ldr	r2, [pc, #80]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 800481e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004822:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004824:	e005      	b.n	8004832 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004826:	4b12      	ldr	r3, [pc, #72]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 8004828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482a:	4a11      	ldr	r2, [pc, #68]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 800482c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004830:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004832:	4b0f      	ldr	r3, [pc, #60]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a0e      	ldr	r2, [pc, #56]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 8004838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800483c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800483e:	f7fc fc11 	bl	8001064 <HAL_GetTick>
 8004842:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004844:	e008      	b.n	8004858 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004846:	f7fc fc0d 	bl	8001064 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	2b02      	cmp	r3, #2
 8004852:	d901      	bls.n	8004858 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e006      	b.n	8004866 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004858:	4b05      	ldr	r3, [pc, #20]	; (8004870 <RCCEx_PLL3_Config+0x15c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d0f0      	beq.n	8004846 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004864:	7bfb      	ldrb	r3, [r7, #15]
}
 8004866:	4618      	mov	r0, r3
 8004868:	3710      	adds	r7, #16
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	58024400 	.word	0x58024400
 8004874:	ffff0007 	.word	0xffff0007

08004878 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e042      	b.n	8004910 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004890:	2b00      	cmp	r3, #0
 8004892:	d106      	bne.n	80048a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f7fc fa19 	bl	8000cd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2224      	movs	r2, #36	; 0x24
 80048a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 0201 	bic.w	r2, r2, #1
 80048b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 f82c 	bl	8004918 <UART_SetConfig>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d101      	bne.n	80048ca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e022      	b.n	8004910 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d002      	beq.n	80048d8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fd88 	bl	80053e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689a      	ldr	r2, [r3, #8]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 0201 	orr.w	r2, r2, #1
 8004906:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f000 fe0f 	bl	800552c <UART_CheckIdleState>
 800490e:	4603      	mov	r3, r0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3708      	adds	r7, #8
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800491c:	b092      	sub	sp, #72	; 0x48
 800491e:	af00      	add	r7, sp, #0
 8004920:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004922:	2300      	movs	r3, #0
 8004924:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	431a      	orrs	r2, r3
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	431a      	orrs	r2, r3
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	69db      	ldr	r3, [r3, #28]
 800493c:	4313      	orrs	r3, r2
 800493e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	4bbe      	ldr	r3, [pc, #760]	; (8004c40 <UART_SetConfig+0x328>)
 8004948:	4013      	ands	r3, r2
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	6812      	ldr	r2, [r2, #0]
 800494e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004950:	430b      	orrs	r3, r1
 8004952:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4ab3      	ldr	r2, [pc, #716]	; (8004c44 <UART_SetConfig+0x32c>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d004      	beq.n	8004984 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004980:	4313      	orrs	r3, r2
 8004982:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	689a      	ldr	r2, [r3, #8]
 800498a:	4baf      	ldr	r3, [pc, #700]	; (8004c48 <UART_SetConfig+0x330>)
 800498c:	4013      	ands	r3, r2
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	6812      	ldr	r2, [r2, #0]
 8004992:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004994:	430b      	orrs	r3, r1
 8004996:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800499e:	f023 010f 	bic.w	r1, r3, #15
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4aa6      	ldr	r2, [pc, #664]	; (8004c4c <UART_SetConfig+0x334>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d177      	bne.n	8004aa8 <UART_SetConfig+0x190>
 80049b8:	4ba5      	ldr	r3, [pc, #660]	; (8004c50 <UART_SetConfig+0x338>)
 80049ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049bc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80049c0:	2b28      	cmp	r3, #40	; 0x28
 80049c2:	d86d      	bhi.n	8004aa0 <UART_SetConfig+0x188>
 80049c4:	a201      	add	r2, pc, #4	; (adr r2, 80049cc <UART_SetConfig+0xb4>)
 80049c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ca:	bf00      	nop
 80049cc:	08004a71 	.word	0x08004a71
 80049d0:	08004aa1 	.word	0x08004aa1
 80049d4:	08004aa1 	.word	0x08004aa1
 80049d8:	08004aa1 	.word	0x08004aa1
 80049dc:	08004aa1 	.word	0x08004aa1
 80049e0:	08004aa1 	.word	0x08004aa1
 80049e4:	08004aa1 	.word	0x08004aa1
 80049e8:	08004aa1 	.word	0x08004aa1
 80049ec:	08004a79 	.word	0x08004a79
 80049f0:	08004aa1 	.word	0x08004aa1
 80049f4:	08004aa1 	.word	0x08004aa1
 80049f8:	08004aa1 	.word	0x08004aa1
 80049fc:	08004aa1 	.word	0x08004aa1
 8004a00:	08004aa1 	.word	0x08004aa1
 8004a04:	08004aa1 	.word	0x08004aa1
 8004a08:	08004aa1 	.word	0x08004aa1
 8004a0c:	08004a81 	.word	0x08004a81
 8004a10:	08004aa1 	.word	0x08004aa1
 8004a14:	08004aa1 	.word	0x08004aa1
 8004a18:	08004aa1 	.word	0x08004aa1
 8004a1c:	08004aa1 	.word	0x08004aa1
 8004a20:	08004aa1 	.word	0x08004aa1
 8004a24:	08004aa1 	.word	0x08004aa1
 8004a28:	08004aa1 	.word	0x08004aa1
 8004a2c:	08004a89 	.word	0x08004a89
 8004a30:	08004aa1 	.word	0x08004aa1
 8004a34:	08004aa1 	.word	0x08004aa1
 8004a38:	08004aa1 	.word	0x08004aa1
 8004a3c:	08004aa1 	.word	0x08004aa1
 8004a40:	08004aa1 	.word	0x08004aa1
 8004a44:	08004aa1 	.word	0x08004aa1
 8004a48:	08004aa1 	.word	0x08004aa1
 8004a4c:	08004a91 	.word	0x08004a91
 8004a50:	08004aa1 	.word	0x08004aa1
 8004a54:	08004aa1 	.word	0x08004aa1
 8004a58:	08004aa1 	.word	0x08004aa1
 8004a5c:	08004aa1 	.word	0x08004aa1
 8004a60:	08004aa1 	.word	0x08004aa1
 8004a64:	08004aa1 	.word	0x08004aa1
 8004a68:	08004aa1 	.word	0x08004aa1
 8004a6c:	08004a99 	.word	0x08004a99
 8004a70:	2301      	movs	r3, #1
 8004a72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a76:	e222      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004a78:	2304      	movs	r3, #4
 8004a7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a7e:	e21e      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004a80:	2308      	movs	r3, #8
 8004a82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a86:	e21a      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004a88:	2310      	movs	r3, #16
 8004a8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a8e:	e216      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004a90:	2320      	movs	r3, #32
 8004a92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a96:	e212      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004a98:	2340      	movs	r3, #64	; 0x40
 8004a9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a9e:	e20e      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004aa0:	2380      	movs	r3, #128	; 0x80
 8004aa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004aa6:	e20a      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a69      	ldr	r2, [pc, #420]	; (8004c54 <UART_SetConfig+0x33c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d130      	bne.n	8004b14 <UART_SetConfig+0x1fc>
 8004ab2:	4b67      	ldr	r3, [pc, #412]	; (8004c50 <UART_SetConfig+0x338>)
 8004ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ab6:	f003 0307 	and.w	r3, r3, #7
 8004aba:	2b05      	cmp	r3, #5
 8004abc:	d826      	bhi.n	8004b0c <UART_SetConfig+0x1f4>
 8004abe:	a201      	add	r2, pc, #4	; (adr r2, 8004ac4 <UART_SetConfig+0x1ac>)
 8004ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac4:	08004add 	.word	0x08004add
 8004ac8:	08004ae5 	.word	0x08004ae5
 8004acc:	08004aed 	.word	0x08004aed
 8004ad0:	08004af5 	.word	0x08004af5
 8004ad4:	08004afd 	.word	0x08004afd
 8004ad8:	08004b05 	.word	0x08004b05
 8004adc:	2300      	movs	r3, #0
 8004ade:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ae2:	e1ec      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004ae4:	2304      	movs	r3, #4
 8004ae6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004aea:	e1e8      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004aec:	2308      	movs	r3, #8
 8004aee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004af2:	e1e4      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004af4:	2310      	movs	r3, #16
 8004af6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004afa:	e1e0      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004afc:	2320      	movs	r3, #32
 8004afe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b02:	e1dc      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004b04:	2340      	movs	r3, #64	; 0x40
 8004b06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b0a:	e1d8      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004b0c:	2380      	movs	r3, #128	; 0x80
 8004b0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b12:	e1d4      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a4f      	ldr	r2, [pc, #316]	; (8004c58 <UART_SetConfig+0x340>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d130      	bne.n	8004b80 <UART_SetConfig+0x268>
 8004b1e:	4b4c      	ldr	r3, [pc, #304]	; (8004c50 <UART_SetConfig+0x338>)
 8004b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	2b05      	cmp	r3, #5
 8004b28:	d826      	bhi.n	8004b78 <UART_SetConfig+0x260>
 8004b2a:	a201      	add	r2, pc, #4	; (adr r2, 8004b30 <UART_SetConfig+0x218>)
 8004b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b30:	08004b49 	.word	0x08004b49
 8004b34:	08004b51 	.word	0x08004b51
 8004b38:	08004b59 	.word	0x08004b59
 8004b3c:	08004b61 	.word	0x08004b61
 8004b40:	08004b69 	.word	0x08004b69
 8004b44:	08004b71 	.word	0x08004b71
 8004b48:	2300      	movs	r3, #0
 8004b4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b4e:	e1b6      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004b50:	2304      	movs	r3, #4
 8004b52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b56:	e1b2      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004b58:	2308      	movs	r3, #8
 8004b5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b5e:	e1ae      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004b60:	2310      	movs	r3, #16
 8004b62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b66:	e1aa      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004b68:	2320      	movs	r3, #32
 8004b6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b6e:	e1a6      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004b70:	2340      	movs	r3, #64	; 0x40
 8004b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b76:	e1a2      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004b78:	2380      	movs	r3, #128	; 0x80
 8004b7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b7e:	e19e      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a35      	ldr	r2, [pc, #212]	; (8004c5c <UART_SetConfig+0x344>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d130      	bne.n	8004bec <UART_SetConfig+0x2d4>
 8004b8a:	4b31      	ldr	r3, [pc, #196]	; (8004c50 <UART_SetConfig+0x338>)
 8004b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b8e:	f003 0307 	and.w	r3, r3, #7
 8004b92:	2b05      	cmp	r3, #5
 8004b94:	d826      	bhi.n	8004be4 <UART_SetConfig+0x2cc>
 8004b96:	a201      	add	r2, pc, #4	; (adr r2, 8004b9c <UART_SetConfig+0x284>)
 8004b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b9c:	08004bb5 	.word	0x08004bb5
 8004ba0:	08004bbd 	.word	0x08004bbd
 8004ba4:	08004bc5 	.word	0x08004bc5
 8004ba8:	08004bcd 	.word	0x08004bcd
 8004bac:	08004bd5 	.word	0x08004bd5
 8004bb0:	08004bdd 	.word	0x08004bdd
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bba:	e180      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004bbc:	2304      	movs	r3, #4
 8004bbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bc2:	e17c      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004bc4:	2308      	movs	r3, #8
 8004bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bca:	e178      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004bcc:	2310      	movs	r3, #16
 8004bce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bd2:	e174      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004bd4:	2320      	movs	r3, #32
 8004bd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bda:	e170      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004bdc:	2340      	movs	r3, #64	; 0x40
 8004bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004be2:	e16c      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004be4:	2380      	movs	r3, #128	; 0x80
 8004be6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bea:	e168      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a1b      	ldr	r2, [pc, #108]	; (8004c60 <UART_SetConfig+0x348>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d142      	bne.n	8004c7c <UART_SetConfig+0x364>
 8004bf6:	4b16      	ldr	r3, [pc, #88]	; (8004c50 <UART_SetConfig+0x338>)
 8004bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bfa:	f003 0307 	and.w	r3, r3, #7
 8004bfe:	2b05      	cmp	r3, #5
 8004c00:	d838      	bhi.n	8004c74 <UART_SetConfig+0x35c>
 8004c02:	a201      	add	r2, pc, #4	; (adr r2, 8004c08 <UART_SetConfig+0x2f0>)
 8004c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c08:	08004c21 	.word	0x08004c21
 8004c0c:	08004c29 	.word	0x08004c29
 8004c10:	08004c31 	.word	0x08004c31
 8004c14:	08004c39 	.word	0x08004c39
 8004c18:	08004c65 	.word	0x08004c65
 8004c1c:	08004c6d 	.word	0x08004c6d
 8004c20:	2300      	movs	r3, #0
 8004c22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c26:	e14a      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004c28:	2304      	movs	r3, #4
 8004c2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c2e:	e146      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004c30:	2308      	movs	r3, #8
 8004c32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c36:	e142      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004c38:	2310      	movs	r3, #16
 8004c3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c3e:	e13e      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004c40:	cfff69f3 	.word	0xcfff69f3
 8004c44:	58000c00 	.word	0x58000c00
 8004c48:	11fff4ff 	.word	0x11fff4ff
 8004c4c:	40011000 	.word	0x40011000
 8004c50:	58024400 	.word	0x58024400
 8004c54:	40004400 	.word	0x40004400
 8004c58:	40004800 	.word	0x40004800
 8004c5c:	40004c00 	.word	0x40004c00
 8004c60:	40005000 	.word	0x40005000
 8004c64:	2320      	movs	r3, #32
 8004c66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c6a:	e128      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004c6c:	2340      	movs	r3, #64	; 0x40
 8004c6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c72:	e124      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004c74:	2380      	movs	r3, #128	; 0x80
 8004c76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c7a:	e120      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4acb      	ldr	r2, [pc, #812]	; (8004fb0 <UART_SetConfig+0x698>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d176      	bne.n	8004d74 <UART_SetConfig+0x45c>
 8004c86:	4bcb      	ldr	r3, [pc, #812]	; (8004fb4 <UART_SetConfig+0x69c>)
 8004c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c8a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c8e:	2b28      	cmp	r3, #40	; 0x28
 8004c90:	d86c      	bhi.n	8004d6c <UART_SetConfig+0x454>
 8004c92:	a201      	add	r2, pc, #4	; (adr r2, 8004c98 <UART_SetConfig+0x380>)
 8004c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c98:	08004d3d 	.word	0x08004d3d
 8004c9c:	08004d6d 	.word	0x08004d6d
 8004ca0:	08004d6d 	.word	0x08004d6d
 8004ca4:	08004d6d 	.word	0x08004d6d
 8004ca8:	08004d6d 	.word	0x08004d6d
 8004cac:	08004d6d 	.word	0x08004d6d
 8004cb0:	08004d6d 	.word	0x08004d6d
 8004cb4:	08004d6d 	.word	0x08004d6d
 8004cb8:	08004d45 	.word	0x08004d45
 8004cbc:	08004d6d 	.word	0x08004d6d
 8004cc0:	08004d6d 	.word	0x08004d6d
 8004cc4:	08004d6d 	.word	0x08004d6d
 8004cc8:	08004d6d 	.word	0x08004d6d
 8004ccc:	08004d6d 	.word	0x08004d6d
 8004cd0:	08004d6d 	.word	0x08004d6d
 8004cd4:	08004d6d 	.word	0x08004d6d
 8004cd8:	08004d4d 	.word	0x08004d4d
 8004cdc:	08004d6d 	.word	0x08004d6d
 8004ce0:	08004d6d 	.word	0x08004d6d
 8004ce4:	08004d6d 	.word	0x08004d6d
 8004ce8:	08004d6d 	.word	0x08004d6d
 8004cec:	08004d6d 	.word	0x08004d6d
 8004cf0:	08004d6d 	.word	0x08004d6d
 8004cf4:	08004d6d 	.word	0x08004d6d
 8004cf8:	08004d55 	.word	0x08004d55
 8004cfc:	08004d6d 	.word	0x08004d6d
 8004d00:	08004d6d 	.word	0x08004d6d
 8004d04:	08004d6d 	.word	0x08004d6d
 8004d08:	08004d6d 	.word	0x08004d6d
 8004d0c:	08004d6d 	.word	0x08004d6d
 8004d10:	08004d6d 	.word	0x08004d6d
 8004d14:	08004d6d 	.word	0x08004d6d
 8004d18:	08004d5d 	.word	0x08004d5d
 8004d1c:	08004d6d 	.word	0x08004d6d
 8004d20:	08004d6d 	.word	0x08004d6d
 8004d24:	08004d6d 	.word	0x08004d6d
 8004d28:	08004d6d 	.word	0x08004d6d
 8004d2c:	08004d6d 	.word	0x08004d6d
 8004d30:	08004d6d 	.word	0x08004d6d
 8004d34:	08004d6d 	.word	0x08004d6d
 8004d38:	08004d65 	.word	0x08004d65
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d42:	e0bc      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004d44:	2304      	movs	r3, #4
 8004d46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d4a:	e0b8      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004d4c:	2308      	movs	r3, #8
 8004d4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d52:	e0b4      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004d54:	2310      	movs	r3, #16
 8004d56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d5a:	e0b0      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004d5c:	2320      	movs	r3, #32
 8004d5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d62:	e0ac      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004d64:	2340      	movs	r3, #64	; 0x40
 8004d66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d6a:	e0a8      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004d6c:	2380      	movs	r3, #128	; 0x80
 8004d6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d72:	e0a4      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a8f      	ldr	r2, [pc, #572]	; (8004fb8 <UART_SetConfig+0x6a0>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d130      	bne.n	8004de0 <UART_SetConfig+0x4c8>
 8004d7e:	4b8d      	ldr	r3, [pc, #564]	; (8004fb4 <UART_SetConfig+0x69c>)
 8004d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d82:	f003 0307 	and.w	r3, r3, #7
 8004d86:	2b05      	cmp	r3, #5
 8004d88:	d826      	bhi.n	8004dd8 <UART_SetConfig+0x4c0>
 8004d8a:	a201      	add	r2, pc, #4	; (adr r2, 8004d90 <UART_SetConfig+0x478>)
 8004d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d90:	08004da9 	.word	0x08004da9
 8004d94:	08004db1 	.word	0x08004db1
 8004d98:	08004db9 	.word	0x08004db9
 8004d9c:	08004dc1 	.word	0x08004dc1
 8004da0:	08004dc9 	.word	0x08004dc9
 8004da4:	08004dd1 	.word	0x08004dd1
 8004da8:	2300      	movs	r3, #0
 8004daa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dae:	e086      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004db0:	2304      	movs	r3, #4
 8004db2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004db6:	e082      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004db8:	2308      	movs	r3, #8
 8004dba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dbe:	e07e      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004dc0:	2310      	movs	r3, #16
 8004dc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dc6:	e07a      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004dc8:	2320      	movs	r3, #32
 8004dca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dce:	e076      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004dd0:	2340      	movs	r3, #64	; 0x40
 8004dd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dd6:	e072      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004dd8:	2380      	movs	r3, #128	; 0x80
 8004dda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dde:	e06e      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a75      	ldr	r2, [pc, #468]	; (8004fbc <UART_SetConfig+0x6a4>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d130      	bne.n	8004e4c <UART_SetConfig+0x534>
 8004dea:	4b72      	ldr	r3, [pc, #456]	; (8004fb4 <UART_SetConfig+0x69c>)
 8004dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dee:	f003 0307 	and.w	r3, r3, #7
 8004df2:	2b05      	cmp	r3, #5
 8004df4:	d826      	bhi.n	8004e44 <UART_SetConfig+0x52c>
 8004df6:	a201      	add	r2, pc, #4	; (adr r2, 8004dfc <UART_SetConfig+0x4e4>)
 8004df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dfc:	08004e15 	.word	0x08004e15
 8004e00:	08004e1d 	.word	0x08004e1d
 8004e04:	08004e25 	.word	0x08004e25
 8004e08:	08004e2d 	.word	0x08004e2d
 8004e0c:	08004e35 	.word	0x08004e35
 8004e10:	08004e3d 	.word	0x08004e3d
 8004e14:	2300      	movs	r3, #0
 8004e16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e1a:	e050      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004e1c:	2304      	movs	r3, #4
 8004e1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e22:	e04c      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004e24:	2308      	movs	r3, #8
 8004e26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e2a:	e048      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004e2c:	2310      	movs	r3, #16
 8004e2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e32:	e044      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004e34:	2320      	movs	r3, #32
 8004e36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e3a:	e040      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004e3c:	2340      	movs	r3, #64	; 0x40
 8004e3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e42:	e03c      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004e44:	2380      	movs	r3, #128	; 0x80
 8004e46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e4a:	e038      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a5b      	ldr	r2, [pc, #364]	; (8004fc0 <UART_SetConfig+0x6a8>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d130      	bne.n	8004eb8 <UART_SetConfig+0x5a0>
 8004e56:	4b57      	ldr	r3, [pc, #348]	; (8004fb4 <UART_SetConfig+0x69c>)
 8004e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e5a:	f003 0307 	and.w	r3, r3, #7
 8004e5e:	2b05      	cmp	r3, #5
 8004e60:	d826      	bhi.n	8004eb0 <UART_SetConfig+0x598>
 8004e62:	a201      	add	r2, pc, #4	; (adr r2, 8004e68 <UART_SetConfig+0x550>)
 8004e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e68:	08004e81 	.word	0x08004e81
 8004e6c:	08004e89 	.word	0x08004e89
 8004e70:	08004e91 	.word	0x08004e91
 8004e74:	08004e99 	.word	0x08004e99
 8004e78:	08004ea1 	.word	0x08004ea1
 8004e7c:	08004ea9 	.word	0x08004ea9
 8004e80:	2302      	movs	r3, #2
 8004e82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e86:	e01a      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004e88:	2304      	movs	r3, #4
 8004e8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e8e:	e016      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004e90:	2308      	movs	r3, #8
 8004e92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e96:	e012      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004e98:	2310      	movs	r3, #16
 8004e9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e9e:	e00e      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004ea0:	2320      	movs	r3, #32
 8004ea2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ea6:	e00a      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004ea8:	2340      	movs	r3, #64	; 0x40
 8004eaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004eae:	e006      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004eb0:	2380      	movs	r3, #128	; 0x80
 8004eb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004eb6:	e002      	b.n	8004ebe <UART_SetConfig+0x5a6>
 8004eb8:	2380      	movs	r3, #128	; 0x80
 8004eba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a3f      	ldr	r2, [pc, #252]	; (8004fc0 <UART_SetConfig+0x6a8>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	f040 80f8 	bne.w	80050ba <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004eca:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004ece:	2b20      	cmp	r3, #32
 8004ed0:	dc46      	bgt.n	8004f60 <UART_SetConfig+0x648>
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	f2c0 8082 	blt.w	8004fdc <UART_SetConfig+0x6c4>
 8004ed8:	3b02      	subs	r3, #2
 8004eda:	2b1e      	cmp	r3, #30
 8004edc:	d87e      	bhi.n	8004fdc <UART_SetConfig+0x6c4>
 8004ede:	a201      	add	r2, pc, #4	; (adr r2, 8004ee4 <UART_SetConfig+0x5cc>)
 8004ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee4:	08004f67 	.word	0x08004f67
 8004ee8:	08004fdd 	.word	0x08004fdd
 8004eec:	08004f6f 	.word	0x08004f6f
 8004ef0:	08004fdd 	.word	0x08004fdd
 8004ef4:	08004fdd 	.word	0x08004fdd
 8004ef8:	08004fdd 	.word	0x08004fdd
 8004efc:	08004f7f 	.word	0x08004f7f
 8004f00:	08004fdd 	.word	0x08004fdd
 8004f04:	08004fdd 	.word	0x08004fdd
 8004f08:	08004fdd 	.word	0x08004fdd
 8004f0c:	08004fdd 	.word	0x08004fdd
 8004f10:	08004fdd 	.word	0x08004fdd
 8004f14:	08004fdd 	.word	0x08004fdd
 8004f18:	08004fdd 	.word	0x08004fdd
 8004f1c:	08004f8f 	.word	0x08004f8f
 8004f20:	08004fdd 	.word	0x08004fdd
 8004f24:	08004fdd 	.word	0x08004fdd
 8004f28:	08004fdd 	.word	0x08004fdd
 8004f2c:	08004fdd 	.word	0x08004fdd
 8004f30:	08004fdd 	.word	0x08004fdd
 8004f34:	08004fdd 	.word	0x08004fdd
 8004f38:	08004fdd 	.word	0x08004fdd
 8004f3c:	08004fdd 	.word	0x08004fdd
 8004f40:	08004fdd 	.word	0x08004fdd
 8004f44:	08004fdd 	.word	0x08004fdd
 8004f48:	08004fdd 	.word	0x08004fdd
 8004f4c:	08004fdd 	.word	0x08004fdd
 8004f50:	08004fdd 	.word	0x08004fdd
 8004f54:	08004fdd 	.word	0x08004fdd
 8004f58:	08004fdd 	.word	0x08004fdd
 8004f5c:	08004fcf 	.word	0x08004fcf
 8004f60:	2b40      	cmp	r3, #64	; 0x40
 8004f62:	d037      	beq.n	8004fd4 <UART_SetConfig+0x6bc>
 8004f64:	e03a      	b.n	8004fdc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004f66:	f7ff f865 	bl	8004034 <HAL_RCCEx_GetD3PCLK1Freq>
 8004f6a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004f6c:	e03c      	b.n	8004fe8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7ff f874 	bl	8004060 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004f7c:	e034      	b.n	8004fe8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f7e:	f107 0318 	add.w	r3, r7, #24
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7ff f9c0 	bl	8004308 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004f8c:	e02c      	b.n	8004fe8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f8e:	4b09      	ldr	r3, [pc, #36]	; (8004fb4 <UART_SetConfig+0x69c>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0320 	and.w	r3, r3, #32
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d016      	beq.n	8004fc8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004f9a:	4b06      	ldr	r3, [pc, #24]	; (8004fb4 <UART_SetConfig+0x69c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	08db      	lsrs	r3, r3, #3
 8004fa0:	f003 0303 	and.w	r3, r3, #3
 8004fa4:	4a07      	ldr	r2, [pc, #28]	; (8004fc4 <UART_SetConfig+0x6ac>)
 8004fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8004faa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004fac:	e01c      	b.n	8004fe8 <UART_SetConfig+0x6d0>
 8004fae:	bf00      	nop
 8004fb0:	40011400 	.word	0x40011400
 8004fb4:	58024400 	.word	0x58024400
 8004fb8:	40007800 	.word	0x40007800
 8004fbc:	40007c00 	.word	0x40007c00
 8004fc0:	58000c00 	.word	0x58000c00
 8004fc4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8004fc8:	4b9d      	ldr	r3, [pc, #628]	; (8005240 <UART_SetConfig+0x928>)
 8004fca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004fcc:	e00c      	b.n	8004fe8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004fce:	4b9d      	ldr	r3, [pc, #628]	; (8005244 <UART_SetConfig+0x92c>)
 8004fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004fd2:	e009      	b.n	8004fe8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fd4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fd8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004fda:	e005      	b.n	8004fe8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8004fe6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f000 81de 	beq.w	80053ac <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff4:	4a94      	ldr	r2, [pc, #592]	; (8005248 <UART_SetConfig+0x930>)
 8004ff6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ffe:	fbb3 f3f2 	udiv	r3, r3, r2
 8005002:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	685a      	ldr	r2, [r3, #4]
 8005008:	4613      	mov	r3, r2
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	4413      	add	r3, r2
 800500e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005010:	429a      	cmp	r2, r3
 8005012:	d305      	bcc.n	8005020 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800501a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800501c:	429a      	cmp	r2, r3
 800501e:	d903      	bls.n	8005028 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005026:	e1c1      	b.n	80053ac <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005028:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800502a:	2200      	movs	r2, #0
 800502c:	60bb      	str	r3, [r7, #8]
 800502e:	60fa      	str	r2, [r7, #12]
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005034:	4a84      	ldr	r2, [pc, #528]	; (8005248 <UART_SetConfig+0x930>)
 8005036:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800503a:	b29b      	uxth	r3, r3
 800503c:	2200      	movs	r2, #0
 800503e:	603b      	str	r3, [r7, #0]
 8005040:	607a      	str	r2, [r7, #4]
 8005042:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005046:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800504a:	f7fb f945 	bl	80002d8 <__aeabi_uldivmod>
 800504e:	4602      	mov	r2, r0
 8005050:	460b      	mov	r3, r1
 8005052:	4610      	mov	r0, r2
 8005054:	4619      	mov	r1, r3
 8005056:	f04f 0200 	mov.w	r2, #0
 800505a:	f04f 0300 	mov.w	r3, #0
 800505e:	020b      	lsls	r3, r1, #8
 8005060:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005064:	0202      	lsls	r2, r0, #8
 8005066:	6979      	ldr	r1, [r7, #20]
 8005068:	6849      	ldr	r1, [r1, #4]
 800506a:	0849      	lsrs	r1, r1, #1
 800506c:	2000      	movs	r0, #0
 800506e:	460c      	mov	r4, r1
 8005070:	4605      	mov	r5, r0
 8005072:	eb12 0804 	adds.w	r8, r2, r4
 8005076:	eb43 0905 	adc.w	r9, r3, r5
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	469a      	mov	sl, r3
 8005082:	4693      	mov	fp, r2
 8005084:	4652      	mov	r2, sl
 8005086:	465b      	mov	r3, fp
 8005088:	4640      	mov	r0, r8
 800508a:	4649      	mov	r1, r9
 800508c:	f7fb f924 	bl	80002d8 <__aeabi_uldivmod>
 8005090:	4602      	mov	r2, r0
 8005092:	460b      	mov	r3, r1
 8005094:	4613      	mov	r3, r2
 8005096:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800509a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800509e:	d308      	bcc.n	80050b2 <UART_SetConfig+0x79a>
 80050a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050a6:	d204      	bcs.n	80050b2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050ae:	60da      	str	r2, [r3, #12]
 80050b0:	e17c      	b.n	80053ac <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80050b8:	e178      	b.n	80053ac <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	69db      	ldr	r3, [r3, #28]
 80050be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050c2:	f040 80c5 	bne.w	8005250 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80050c6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80050ca:	2b20      	cmp	r3, #32
 80050cc:	dc48      	bgt.n	8005160 <UART_SetConfig+0x848>
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	db7b      	blt.n	80051ca <UART_SetConfig+0x8b2>
 80050d2:	2b20      	cmp	r3, #32
 80050d4:	d879      	bhi.n	80051ca <UART_SetConfig+0x8b2>
 80050d6:	a201      	add	r2, pc, #4	; (adr r2, 80050dc <UART_SetConfig+0x7c4>)
 80050d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050dc:	08005167 	.word	0x08005167
 80050e0:	0800516f 	.word	0x0800516f
 80050e4:	080051cb 	.word	0x080051cb
 80050e8:	080051cb 	.word	0x080051cb
 80050ec:	08005177 	.word	0x08005177
 80050f0:	080051cb 	.word	0x080051cb
 80050f4:	080051cb 	.word	0x080051cb
 80050f8:	080051cb 	.word	0x080051cb
 80050fc:	08005187 	.word	0x08005187
 8005100:	080051cb 	.word	0x080051cb
 8005104:	080051cb 	.word	0x080051cb
 8005108:	080051cb 	.word	0x080051cb
 800510c:	080051cb 	.word	0x080051cb
 8005110:	080051cb 	.word	0x080051cb
 8005114:	080051cb 	.word	0x080051cb
 8005118:	080051cb 	.word	0x080051cb
 800511c:	08005197 	.word	0x08005197
 8005120:	080051cb 	.word	0x080051cb
 8005124:	080051cb 	.word	0x080051cb
 8005128:	080051cb 	.word	0x080051cb
 800512c:	080051cb 	.word	0x080051cb
 8005130:	080051cb 	.word	0x080051cb
 8005134:	080051cb 	.word	0x080051cb
 8005138:	080051cb 	.word	0x080051cb
 800513c:	080051cb 	.word	0x080051cb
 8005140:	080051cb 	.word	0x080051cb
 8005144:	080051cb 	.word	0x080051cb
 8005148:	080051cb 	.word	0x080051cb
 800514c:	080051cb 	.word	0x080051cb
 8005150:	080051cb 	.word	0x080051cb
 8005154:	080051cb 	.word	0x080051cb
 8005158:	080051cb 	.word	0x080051cb
 800515c:	080051bd 	.word	0x080051bd
 8005160:	2b40      	cmp	r3, #64	; 0x40
 8005162:	d02e      	beq.n	80051c2 <UART_SetConfig+0x8aa>
 8005164:	e031      	b.n	80051ca <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005166:	f7fd fff3 	bl	8003150 <HAL_RCC_GetPCLK1Freq>
 800516a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800516c:	e033      	b.n	80051d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800516e:	f7fe f805 	bl	800317c <HAL_RCC_GetPCLK2Freq>
 8005172:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005174:	e02f      	b.n	80051d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005176:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800517a:	4618      	mov	r0, r3
 800517c:	f7fe ff70 	bl	8004060 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005182:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005184:	e027      	b.n	80051d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005186:	f107 0318 	add.w	r3, r7, #24
 800518a:	4618      	mov	r0, r3
 800518c:	f7ff f8bc 	bl	8004308 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005194:	e01f      	b.n	80051d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005196:	4b2d      	ldr	r3, [pc, #180]	; (800524c <UART_SetConfig+0x934>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0320 	and.w	r3, r3, #32
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d009      	beq.n	80051b6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80051a2:	4b2a      	ldr	r3, [pc, #168]	; (800524c <UART_SetConfig+0x934>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	08db      	lsrs	r3, r3, #3
 80051a8:	f003 0303 	and.w	r3, r3, #3
 80051ac:	4a24      	ldr	r2, [pc, #144]	; (8005240 <UART_SetConfig+0x928>)
 80051ae:	fa22 f303 	lsr.w	r3, r2, r3
 80051b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80051b4:	e00f      	b.n	80051d6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80051b6:	4b22      	ldr	r3, [pc, #136]	; (8005240 <UART_SetConfig+0x928>)
 80051b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80051ba:	e00c      	b.n	80051d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80051bc:	4b21      	ldr	r3, [pc, #132]	; (8005244 <UART_SetConfig+0x92c>)
 80051be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80051c0:	e009      	b.n	80051d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80051c8:	e005      	b.n	80051d6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80051ca:	2300      	movs	r3, #0
 80051cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80051d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051d8:	2b00      	cmp	r3, #0
 80051da:	f000 80e7 	beq.w	80053ac <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e2:	4a19      	ldr	r2, [pc, #100]	; (8005248 <UART_SetConfig+0x930>)
 80051e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051e8:	461a      	mov	r2, r3
 80051ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80051f0:	005a      	lsls	r2, r3, #1
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	085b      	lsrs	r3, r3, #1
 80051f8:	441a      	add	r2, r3
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005202:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005206:	2b0f      	cmp	r3, #15
 8005208:	d916      	bls.n	8005238 <UART_SetConfig+0x920>
 800520a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800520c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005210:	d212      	bcs.n	8005238 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005214:	b29b      	uxth	r3, r3
 8005216:	f023 030f 	bic.w	r3, r3, #15
 800521a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800521c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800521e:	085b      	lsrs	r3, r3, #1
 8005220:	b29b      	uxth	r3, r3
 8005222:	f003 0307 	and.w	r3, r3, #7
 8005226:	b29a      	uxth	r2, r3
 8005228:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800522a:	4313      	orrs	r3, r2
 800522c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8005234:	60da      	str	r2, [r3, #12]
 8005236:	e0b9      	b.n	80053ac <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800523e:	e0b5      	b.n	80053ac <UART_SetConfig+0xa94>
 8005240:	03d09000 	.word	0x03d09000
 8005244:	003d0900 	.word	0x003d0900
 8005248:	08005fec 	.word	0x08005fec
 800524c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005250:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005254:	2b20      	cmp	r3, #32
 8005256:	dc49      	bgt.n	80052ec <UART_SetConfig+0x9d4>
 8005258:	2b00      	cmp	r3, #0
 800525a:	db7c      	blt.n	8005356 <UART_SetConfig+0xa3e>
 800525c:	2b20      	cmp	r3, #32
 800525e:	d87a      	bhi.n	8005356 <UART_SetConfig+0xa3e>
 8005260:	a201      	add	r2, pc, #4	; (adr r2, 8005268 <UART_SetConfig+0x950>)
 8005262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005266:	bf00      	nop
 8005268:	080052f3 	.word	0x080052f3
 800526c:	080052fb 	.word	0x080052fb
 8005270:	08005357 	.word	0x08005357
 8005274:	08005357 	.word	0x08005357
 8005278:	08005303 	.word	0x08005303
 800527c:	08005357 	.word	0x08005357
 8005280:	08005357 	.word	0x08005357
 8005284:	08005357 	.word	0x08005357
 8005288:	08005313 	.word	0x08005313
 800528c:	08005357 	.word	0x08005357
 8005290:	08005357 	.word	0x08005357
 8005294:	08005357 	.word	0x08005357
 8005298:	08005357 	.word	0x08005357
 800529c:	08005357 	.word	0x08005357
 80052a0:	08005357 	.word	0x08005357
 80052a4:	08005357 	.word	0x08005357
 80052a8:	08005323 	.word	0x08005323
 80052ac:	08005357 	.word	0x08005357
 80052b0:	08005357 	.word	0x08005357
 80052b4:	08005357 	.word	0x08005357
 80052b8:	08005357 	.word	0x08005357
 80052bc:	08005357 	.word	0x08005357
 80052c0:	08005357 	.word	0x08005357
 80052c4:	08005357 	.word	0x08005357
 80052c8:	08005357 	.word	0x08005357
 80052cc:	08005357 	.word	0x08005357
 80052d0:	08005357 	.word	0x08005357
 80052d4:	08005357 	.word	0x08005357
 80052d8:	08005357 	.word	0x08005357
 80052dc:	08005357 	.word	0x08005357
 80052e0:	08005357 	.word	0x08005357
 80052e4:	08005357 	.word	0x08005357
 80052e8:	08005349 	.word	0x08005349
 80052ec:	2b40      	cmp	r3, #64	; 0x40
 80052ee:	d02e      	beq.n	800534e <UART_SetConfig+0xa36>
 80052f0:	e031      	b.n	8005356 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052f2:	f7fd ff2d 	bl	8003150 <HAL_RCC_GetPCLK1Freq>
 80052f6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80052f8:	e033      	b.n	8005362 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052fa:	f7fd ff3f 	bl	800317c <HAL_RCC_GetPCLK2Freq>
 80052fe:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005300:	e02f      	b.n	8005362 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005302:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005306:	4618      	mov	r0, r3
 8005308:	f7fe feaa 	bl	8004060 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800530c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800530e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005310:	e027      	b.n	8005362 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005312:	f107 0318 	add.w	r3, r7, #24
 8005316:	4618      	mov	r0, r3
 8005318:	f7fe fff6 	bl	8004308 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005320:	e01f      	b.n	8005362 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005322:	4b2d      	ldr	r3, [pc, #180]	; (80053d8 <UART_SetConfig+0xac0>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0320 	and.w	r3, r3, #32
 800532a:	2b00      	cmp	r3, #0
 800532c:	d009      	beq.n	8005342 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800532e:	4b2a      	ldr	r3, [pc, #168]	; (80053d8 <UART_SetConfig+0xac0>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	08db      	lsrs	r3, r3, #3
 8005334:	f003 0303 	and.w	r3, r3, #3
 8005338:	4a28      	ldr	r2, [pc, #160]	; (80053dc <UART_SetConfig+0xac4>)
 800533a:	fa22 f303 	lsr.w	r3, r2, r3
 800533e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005340:	e00f      	b.n	8005362 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005342:	4b26      	ldr	r3, [pc, #152]	; (80053dc <UART_SetConfig+0xac4>)
 8005344:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005346:	e00c      	b.n	8005362 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005348:	4b25      	ldr	r3, [pc, #148]	; (80053e0 <UART_SetConfig+0xac8>)
 800534a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800534c:	e009      	b.n	8005362 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800534e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005352:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005354:	e005      	b.n	8005362 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005356:	2300      	movs	r3, #0
 8005358:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005360:	bf00      	nop
    }

    if (pclk != 0U)
 8005362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005364:	2b00      	cmp	r3, #0
 8005366:	d021      	beq.n	80053ac <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536c:	4a1d      	ldr	r2, [pc, #116]	; (80053e4 <UART_SetConfig+0xacc>)
 800536e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005372:	461a      	mov	r2, r3
 8005374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005376:	fbb3 f2f2 	udiv	r2, r3, r2
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	085b      	lsrs	r3, r3, #1
 8005380:	441a      	add	r2, r3
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	fbb2 f3f3 	udiv	r3, r2, r3
 800538a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800538c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800538e:	2b0f      	cmp	r3, #15
 8005390:	d909      	bls.n	80053a6 <UART_SetConfig+0xa8e>
 8005392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005398:	d205      	bcs.n	80053a6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800539a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800539c:	b29a      	uxth	r2, r3
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	60da      	str	r2, [r3, #12]
 80053a4:	e002      	b.n	80053ac <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	2200      	movs	r2, #0
 80053c0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	2200      	movs	r2, #0
 80053c6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80053c8:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3748      	adds	r7, #72	; 0x48
 80053d0:	46bd      	mov	sp, r7
 80053d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053d6:	bf00      	nop
 80053d8:	58024400 	.word	0x58024400
 80053dc:	03d09000 	.word	0x03d09000
 80053e0:	003d0900 	.word	0x003d0900
 80053e4:	08005fec 	.word	0x08005fec

080053e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f4:	f003 0301 	and.w	r3, r3, #1
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d00a      	beq.n	8005412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	430a      	orrs	r2, r1
 8005410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005416:	f003 0302 	and.w	r3, r3, #2
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00a      	beq.n	8005434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	430a      	orrs	r2, r1
 8005432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005438:	f003 0304 	and.w	r3, r3, #4
 800543c:	2b00      	cmp	r3, #0
 800543e:	d00a      	beq.n	8005456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	430a      	orrs	r2, r1
 8005454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800545a:	f003 0308 	and.w	r3, r3, #8
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00a      	beq.n	8005478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	430a      	orrs	r2, r1
 8005476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800547c:	f003 0310 	and.w	r3, r3, #16
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00a      	beq.n	800549a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800549e:	f003 0320 	and.w	r3, r3, #32
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00a      	beq.n	80054bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d01a      	beq.n	80054fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054e6:	d10a      	bne.n	80054fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	430a      	orrs	r2, r1
 80054fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00a      	beq.n	8005520 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	430a      	orrs	r2, r1
 800551e:	605a      	str	r2, [r3, #4]
  }
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b086      	sub	sp, #24
 8005530:	af02      	add	r7, sp, #8
 8005532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800553c:	f7fb fd92 	bl	8001064 <HAL_GetTick>
 8005540:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0308 	and.w	r3, r3, #8
 800554c:	2b08      	cmp	r3, #8
 800554e:	d10e      	bne.n	800556e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005550:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005554:	9300      	str	r3, [sp, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f82f 	bl	80055c2 <UART_WaitOnFlagUntilTimeout>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d001      	beq.n	800556e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e025      	b.n	80055ba <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0304 	and.w	r3, r3, #4
 8005578:	2b04      	cmp	r3, #4
 800557a:	d10e      	bne.n	800559a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800557c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f819 	bl	80055c2 <UART_WaitOnFlagUntilTimeout>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d001      	beq.n	800559a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e00f      	b.n	80055ba <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2220      	movs	r2, #32
 800559e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2220      	movs	r2, #32
 80055a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3710      	adds	r7, #16
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b09c      	sub	sp, #112	; 0x70
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	60f8      	str	r0, [r7, #12]
 80055ca:	60b9      	str	r1, [r7, #8]
 80055cc:	603b      	str	r3, [r7, #0]
 80055ce:	4613      	mov	r3, r2
 80055d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055d2:	e0a9      	b.n	8005728 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055da:	f000 80a5 	beq.w	8005728 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055de:	f7fb fd41 	bl	8001064 <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d302      	bcc.n	80055f4 <UART_WaitOnFlagUntilTimeout+0x32>
 80055ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d140      	bne.n	8005676 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055fc:	e853 3f00 	ldrex	r3, [r3]
 8005600:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005602:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005604:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005608:	667b      	str	r3, [r7, #100]	; 0x64
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	461a      	mov	r2, r3
 8005610:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005612:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005614:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005616:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005618:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800561a:	e841 2300 	strex	r3, r2, [r1]
 800561e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005620:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1e6      	bne.n	80055f4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	3308      	adds	r3, #8
 800562c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005630:	e853 3f00 	ldrex	r3, [r3]
 8005634:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005638:	f023 0301 	bic.w	r3, r3, #1
 800563c:	663b      	str	r3, [r7, #96]	; 0x60
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	3308      	adds	r3, #8
 8005644:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005646:	64ba      	str	r2, [r7, #72]	; 0x48
 8005648:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800564c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800564e:	e841 2300 	strex	r3, r2, [r1]
 8005652:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005654:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1e5      	bne.n	8005626 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2220      	movs	r2, #32
 800565e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2220      	movs	r2, #32
 8005666:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e069      	b.n	800574a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0304 	and.w	r3, r3, #4
 8005680:	2b00      	cmp	r3, #0
 8005682:	d051      	beq.n	8005728 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	69db      	ldr	r3, [r3, #28]
 800568a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800568e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005692:	d149      	bne.n	8005728 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800569c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056a6:	e853 3f00 	ldrex	r3, [r3]
 80056aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80056b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	461a      	mov	r2, r3
 80056ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056bc:	637b      	str	r3, [r7, #52]	; 0x34
 80056be:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80056c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056c4:	e841 2300 	strex	r3, r2, [r1]
 80056c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80056ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d1e6      	bne.n	800569e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	3308      	adds	r3, #8
 80056d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	e853 3f00 	ldrex	r3, [r3]
 80056de:	613b      	str	r3, [r7, #16]
   return(result);
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	f023 0301 	bic.w	r3, r3, #1
 80056e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	3308      	adds	r3, #8
 80056ee:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80056f0:	623a      	str	r2, [r7, #32]
 80056f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f4:	69f9      	ldr	r1, [r7, #28]
 80056f6:	6a3a      	ldr	r2, [r7, #32]
 80056f8:	e841 2300 	strex	r3, r2, [r1]
 80056fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d1e5      	bne.n	80056d0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2220      	movs	r2, #32
 8005708:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2220      	movs	r2, #32
 8005710:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2220      	movs	r2, #32
 8005718:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e010      	b.n	800574a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	69da      	ldr	r2, [r3, #28]
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	4013      	ands	r3, r2
 8005732:	68ba      	ldr	r2, [r7, #8]
 8005734:	429a      	cmp	r2, r3
 8005736:	bf0c      	ite	eq
 8005738:	2301      	moveq	r3, #1
 800573a:	2300      	movne	r3, #0
 800573c:	b2db      	uxtb	r3, r3
 800573e:	461a      	mov	r2, r3
 8005740:	79fb      	ldrb	r3, [r7, #7]
 8005742:	429a      	cmp	r2, r3
 8005744:	f43f af46 	beq.w	80055d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3770      	adds	r7, #112	; 0x70
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005752:	b480      	push	{r7}
 8005754:	b085      	sub	sp, #20
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005760:	2b01      	cmp	r3, #1
 8005762:	d101      	bne.n	8005768 <HAL_UARTEx_DisableFifoMode+0x16>
 8005764:	2302      	movs	r3, #2
 8005766:	e027      	b.n	80057b8 <HAL_UARTEx_DisableFifoMode+0x66>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2224      	movs	r2, #36	; 0x24
 8005774:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f022 0201 	bic.w	r2, r2, #1
 800578e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005796:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2220      	movs	r2, #32
 80057aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3714      	adds	r7, #20
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d101      	bne.n	80057dc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80057d8:	2302      	movs	r3, #2
 80057da:	e02d      	b.n	8005838 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2224      	movs	r2, #36	; 0x24
 80057e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f022 0201 	bic.w	r2, r2, #1
 8005802:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	683a      	ldr	r2, [r7, #0]
 8005814:	430a      	orrs	r2, r1
 8005816:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 f84f 	bl	80058bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2220      	movs	r2, #32
 800582a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005836:	2300      	movs	r3, #0
}
 8005838:	4618      	mov	r0, r3
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005850:	2b01      	cmp	r3, #1
 8005852:	d101      	bne.n	8005858 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005854:	2302      	movs	r3, #2
 8005856:	e02d      	b.n	80058b4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2224      	movs	r2, #36	; 0x24
 8005864:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f022 0201 	bic.w	r2, r2, #1
 800587e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	683a      	ldr	r2, [r7, #0]
 8005890:	430a      	orrs	r2, r1
 8005892:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f811 	bl	80058bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d108      	bne.n	80058de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058dc:	e031      	b.n	8005942 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058de:	2310      	movs	r3, #16
 80058e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058e2:	2310      	movs	r3, #16
 80058e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	0e5b      	lsrs	r3, r3, #25
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	f003 0307 	and.w	r3, r3, #7
 80058f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	0f5b      	lsrs	r3, r3, #29
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	f003 0307 	and.w	r3, r3, #7
 8005904:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005906:	7bbb      	ldrb	r3, [r7, #14]
 8005908:	7b3a      	ldrb	r2, [r7, #12]
 800590a:	4911      	ldr	r1, [pc, #68]	; (8005950 <UARTEx_SetNbDataToProcess+0x94>)
 800590c:	5c8a      	ldrb	r2, [r1, r2]
 800590e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005912:	7b3a      	ldrb	r2, [r7, #12]
 8005914:	490f      	ldr	r1, [pc, #60]	; (8005954 <UARTEx_SetNbDataToProcess+0x98>)
 8005916:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005918:	fb93 f3f2 	sdiv	r3, r3, r2
 800591c:	b29a      	uxth	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005924:	7bfb      	ldrb	r3, [r7, #15]
 8005926:	7b7a      	ldrb	r2, [r7, #13]
 8005928:	4909      	ldr	r1, [pc, #36]	; (8005950 <UARTEx_SetNbDataToProcess+0x94>)
 800592a:	5c8a      	ldrb	r2, [r1, r2]
 800592c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005930:	7b7a      	ldrb	r2, [r7, #13]
 8005932:	4908      	ldr	r1, [pc, #32]	; (8005954 <UARTEx_SetNbDataToProcess+0x98>)
 8005934:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005936:	fb93 f3f2 	sdiv	r3, r3, r2
 800593a:	b29a      	uxth	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005942:	bf00      	nop
 8005944:	3714      	adds	r7, #20
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr
 800594e:	bf00      	nop
 8005950:	08006004 	.word	0x08006004
 8005954:	0800600c 	.word	0x0800600c

08005958 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005958:	b084      	sub	sp, #16
 800595a:	b580      	push	{r7, lr}
 800595c:	b084      	sub	sp, #16
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
 8005962:	f107 001c 	add.w	r0, r7, #28
 8005966:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800596a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800596c:	2b01      	cmp	r3, #1
 800596e:	d120      	bne.n	80059b2 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005974:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	68da      	ldr	r2, [r3, #12]
 8005980:	4b2a      	ldr	r3, [pc, #168]	; (8005a2c <USB_CoreInit+0xd4>)
 8005982:	4013      	ands	r3, r2
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005994:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005996:	2b01      	cmp	r3, #1
 8005998:	d105      	bne.n	80059a6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 faac 	bl	8005f04 <USB_CoreReset>
 80059ac:	4603      	mov	r3, r0
 80059ae:	73fb      	strb	r3, [r7, #15]
 80059b0:	e01a      	b.n	80059e8 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 faa0 	bl	8005f04 <USB_CoreReset>
 80059c4:	4603      	mov	r3, r0
 80059c6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80059c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d106      	bne.n	80059dc <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059d2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	639a      	str	r2, [r3, #56]	; 0x38
 80059da:	e005      	b.n	80059e8 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80059e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d116      	bne.n	8005a1c <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80059fc:	4b0c      	ldr	r3, [pc, #48]	; (8005a30 <USB_CoreInit+0xd8>)
 80059fe:	4313      	orrs	r3, r2
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f043 0206 	orr.w	r2, r3, #6
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f043 0220 	orr.w	r2, r3, #32
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3710      	adds	r7, #16
 8005a22:	46bd      	mov	sp, r7
 8005a24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a28:	b004      	add	sp, #16
 8005a2a:	4770      	bx	lr
 8005a2c:	ffbdffbf 	.word	0xffbdffbf
 8005a30:	03ee0000 	.word	0x03ee0000

08005a34 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	f023 0201 	bic.w	r2, r3, #1
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b084      	sub	sp, #16
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	460b      	mov	r3, r1
 8005a60:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005a62:	2300      	movs	r3, #0
 8005a64:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a72:	78fb      	ldrb	r3, [r7, #3]
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d115      	bne.n	8005aa4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005a84:	2001      	movs	r0, #1
 8005a86:	f7fb faf9 	bl	800107c <HAL_Delay>
      ms++;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f000 fa29 	bl	8005ee8 <USB_GetMode>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d01e      	beq.n	8005ada <USB_SetCurrentMode+0x84>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2b31      	cmp	r3, #49	; 0x31
 8005aa0:	d9f0      	bls.n	8005a84 <USB_SetCurrentMode+0x2e>
 8005aa2:	e01a      	b.n	8005ada <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005aa4:	78fb      	ldrb	r3, [r7, #3]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d115      	bne.n	8005ad6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005ab6:	2001      	movs	r0, #1
 8005ab8:	f7fb fae0 	bl	800107c <HAL_Delay>
      ms++;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	3301      	adds	r3, #1
 8005ac0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 fa10 	bl	8005ee8 <USB_GetMode>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d005      	beq.n	8005ada <USB_SetCurrentMode+0x84>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2b31      	cmp	r3, #49	; 0x31
 8005ad2:	d9f0      	bls.n	8005ab6 <USB_SetCurrentMode+0x60>
 8005ad4:	e001      	b.n	8005ada <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e005      	b.n	8005ae6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2b32      	cmp	r3, #50	; 0x32
 8005ade:	d101      	bne.n	8005ae4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e000      	b.n	8005ae6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
	...

08005af0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005af0:	b084      	sub	sp, #16
 8005af2:	b580      	push	{r7, lr}
 8005af4:	b086      	sub	sp, #24
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	6078      	str	r0, [r7, #4]
 8005afa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005afe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005b02:	2300      	movs	r3, #0
 8005b04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	613b      	str	r3, [r7, #16]
 8005b0e:	e009      	b.n	8005b24 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	3340      	adds	r3, #64	; 0x40
 8005b16:	009b      	lsls	r3, r3, #2
 8005b18:	4413      	add	r3, r2
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	3301      	adds	r3, #1
 8005b22:	613b      	str	r3, [r7, #16]
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	2b0e      	cmp	r3, #14
 8005b28:	d9f2      	bls.n	8005b10 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005b2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d11c      	bne.n	8005b6a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b3e:	f043 0302 	orr.w	r3, r3, #2
 8005b42:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b48:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	e005      	b.n	8005b76 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b6e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	2300      	movs	r3, #0
 8005b80:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b88:	4619      	mov	r1, r3
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b90:	461a      	mov	r2, r3
 8005b92:	680b      	ldr	r3, [r1, #0]
 8005b94:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d10c      	bne.n	8005bb6 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d104      	bne.n	8005bac <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005ba2:	2100      	movs	r1, #0
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f000 f965 	bl	8005e74 <USB_SetDevSpeed>
 8005baa:	e008      	b.n	8005bbe <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005bac:	2101      	movs	r1, #1
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 f960 	bl	8005e74 <USB_SetDevSpeed>
 8005bb4:	e003      	b.n	8005bbe <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005bb6:	2103      	movs	r1, #3
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 f95b 	bl	8005e74 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005bbe:	2110      	movs	r1, #16
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 f8f3 	bl	8005dac <USB_FlushTxFifo>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f000 f91f 	bl	8005e14 <USB_FlushRxFifo>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005be6:	461a      	mov	r2, r3
 8005be8:	2300      	movs	r3, #0
 8005bea:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bfe:	461a      	mov	r2, r3
 8005c00:	2300      	movs	r3, #0
 8005c02:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c04:	2300      	movs	r3, #0
 8005c06:	613b      	str	r3, [r7, #16]
 8005c08:	e043      	b.n	8005c92 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	015a      	lsls	r2, r3, #5
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	4413      	add	r3, r2
 8005c12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c20:	d118      	bne.n	8005c54 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10a      	bne.n	8005c3e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	015a      	lsls	r2, r3, #5
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	4413      	add	r3, r2
 8005c30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c34:	461a      	mov	r2, r3
 8005c36:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005c3a:	6013      	str	r3, [r2, #0]
 8005c3c:	e013      	b.n	8005c66 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	e008      	b.n	8005c66 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c60:	461a      	mov	r2, r3
 8005c62:	2300      	movs	r3, #0
 8005c64:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c72:	461a      	mov	r2, r3
 8005c74:	2300      	movs	r3, #0
 8005c76:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	015a      	lsls	r2, r3, #5
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	4413      	add	r3, r2
 8005c80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c84:	461a      	mov	r2, r3
 8005c86:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c8a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	3301      	adds	r3, #1
 8005c90:	613b      	str	r3, [r7, #16]
 8005c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d3b7      	bcc.n	8005c0a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	613b      	str	r3, [r7, #16]
 8005c9e:	e043      	b.n	8005d28 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	015a      	lsls	r2, r3, #5
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	4413      	add	r3, r2
 8005ca8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005cb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005cb6:	d118      	bne.n	8005cea <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10a      	bne.n	8005cd4 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	015a      	lsls	r2, r3, #5
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cca:	461a      	mov	r2, r3
 8005ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005cd0:	6013      	str	r3, [r2, #0]
 8005cd2:	e013      	b.n	8005cfc <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005ce6:	6013      	str	r3, [r2, #0]
 8005ce8:	e008      	b.n	8005cfc <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	015a      	lsls	r2, r3, #5
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	015a      	lsls	r2, r3, #5
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	4413      	add	r3, r2
 8005d04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d08:	461a      	mov	r2, r3
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	015a      	lsls	r2, r3, #5
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	4413      	add	r3, r2
 8005d16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005d20:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	3301      	adds	r3, #1
 8005d26:	613b      	str	r3, [r7, #16]
 8005d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d3b7      	bcc.n	8005ca0 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d42:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005d50:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d105      	bne.n	8005d64 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	699b      	ldr	r3, [r3, #24]
 8005d5c:	f043 0210 	orr.w	r2, r3, #16
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	699a      	ldr	r2, [r3, #24]
 8005d68:	4b0e      	ldr	r3, [pc, #56]	; (8005da4 <USB_DevInit+0x2b4>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005d70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d005      	beq.n	8005d82 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	f043 0208 	orr.w	r2, r3, #8
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005d82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d105      	bne.n	8005d94 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	699a      	ldr	r2, [r3, #24]
 8005d8c:	4b06      	ldr	r3, [pc, #24]	; (8005da8 <USB_DevInit+0x2b8>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005d94:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3718      	adds	r7, #24
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005da0:	b004      	add	sp, #16
 8005da2:	4770      	bx	lr
 8005da4:	803c3800 	.word	0x803c3800
 8005da8:	40000004 	.word	0x40000004

08005dac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b085      	sub	sp, #20
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005db6:	2300      	movs	r3, #0
 8005db8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4a13      	ldr	r2, [pc, #76]	; (8005e10 <USB_FlushTxFifo+0x64>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d901      	bls.n	8005dcc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e01b      	b.n	8005e04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	daf2      	bge.n	8005dba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	019b      	lsls	r3, r3, #6
 8005ddc:	f043 0220 	orr.w	r2, r3, #32
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	3301      	adds	r3, #1
 8005de8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	4a08      	ldr	r2, [pc, #32]	; (8005e10 <USB_FlushTxFifo+0x64>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d901      	bls.n	8005df6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e006      	b.n	8005e04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	f003 0320 	and.w	r3, r3, #32
 8005dfe:	2b20      	cmp	r3, #32
 8005e00:	d0f0      	beq.n	8005de4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3714      	adds	r7, #20
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr
 8005e10:	00030d40 	.word	0x00030d40

08005e14 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b085      	sub	sp, #20
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	3301      	adds	r3, #1
 8005e24:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	4a11      	ldr	r2, [pc, #68]	; (8005e70 <USB_FlushRxFifo+0x5c>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d901      	bls.n	8005e32 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005e2e:	2303      	movs	r3, #3
 8005e30:	e018      	b.n	8005e64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	daf2      	bge.n	8005e20 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2210      	movs	r2, #16
 8005e42:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	3301      	adds	r3, #1
 8005e48:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4a08      	ldr	r2, [pc, #32]	; (8005e70 <USB_FlushRxFifo+0x5c>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d901      	bls.n	8005e56 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e006      	b.n	8005e64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	f003 0310 	and.w	r3, r3, #16
 8005e5e:	2b10      	cmp	r3, #16
 8005e60:	d0f0      	beq.n	8005e44 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3714      	adds	r7, #20
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr
 8005e70:	00030d40 	.word	0x00030d40

08005e74 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	78fb      	ldrb	r3, [r7, #3]
 8005e8e:	68f9      	ldr	r1, [r7, #12]
 8005e90:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e94:	4313      	orrs	r3, r2
 8005e96:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3714      	adds	r7, #20
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr

08005ea6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b085      	sub	sp, #20
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005ec0:	f023 0303 	bic.w	r3, r3, #3
 8005ec4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ed4:	f043 0302 	orr.w	r3, r3, #2
 8005ed8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3714      	adds	r7, #20
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	695b      	ldr	r3, [r3, #20]
 8005ef4:	f003 0301 	and.w	r3, r3, #1
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b085      	sub	sp, #20
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	3301      	adds	r3, #1
 8005f14:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	4a13      	ldr	r2, [pc, #76]	; (8005f68 <USB_CoreReset+0x64>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d901      	bls.n	8005f22 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	e01b      	b.n	8005f5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	daf2      	bge.n	8005f10 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	f043 0201 	orr.w	r2, r3, #1
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	4a09      	ldr	r2, [pc, #36]	; (8005f68 <USB_CoreReset+0x64>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d901      	bls.n	8005f4c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e006      	b.n	8005f5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	f003 0301 	and.w	r3, r3, #1
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d0f0      	beq.n	8005f3a <USB_CoreReset+0x36>

  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3714      	adds	r7, #20
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	00030d40 	.word	0x00030d40

08005f6c <__libc_init_array>:
 8005f6c:	b570      	push	{r4, r5, r6, lr}
 8005f6e:	4d0d      	ldr	r5, [pc, #52]	; (8005fa4 <__libc_init_array+0x38>)
 8005f70:	4c0d      	ldr	r4, [pc, #52]	; (8005fa8 <__libc_init_array+0x3c>)
 8005f72:	1b64      	subs	r4, r4, r5
 8005f74:	10a4      	asrs	r4, r4, #2
 8005f76:	2600      	movs	r6, #0
 8005f78:	42a6      	cmp	r6, r4
 8005f7a:	d109      	bne.n	8005f90 <__libc_init_array+0x24>
 8005f7c:	4d0b      	ldr	r5, [pc, #44]	; (8005fac <__libc_init_array+0x40>)
 8005f7e:	4c0c      	ldr	r4, [pc, #48]	; (8005fb0 <__libc_init_array+0x44>)
 8005f80:	f000 f820 	bl	8005fc4 <_init>
 8005f84:	1b64      	subs	r4, r4, r5
 8005f86:	10a4      	asrs	r4, r4, #2
 8005f88:	2600      	movs	r6, #0
 8005f8a:	42a6      	cmp	r6, r4
 8005f8c:	d105      	bne.n	8005f9a <__libc_init_array+0x2e>
 8005f8e:	bd70      	pop	{r4, r5, r6, pc}
 8005f90:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f94:	4798      	blx	r3
 8005f96:	3601      	adds	r6, #1
 8005f98:	e7ee      	b.n	8005f78 <__libc_init_array+0xc>
 8005f9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f9e:	4798      	blx	r3
 8005fa0:	3601      	adds	r6, #1
 8005fa2:	e7f2      	b.n	8005f8a <__libc_init_array+0x1e>
 8005fa4:	0800601c 	.word	0x0800601c
 8005fa8:	0800601c 	.word	0x0800601c
 8005fac:	0800601c 	.word	0x0800601c
 8005fb0:	08006020 	.word	0x08006020

08005fb4 <memset>:
 8005fb4:	4402      	add	r2, r0
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d100      	bne.n	8005fbe <memset+0xa>
 8005fbc:	4770      	bx	lr
 8005fbe:	f803 1b01 	strb.w	r1, [r3], #1
 8005fc2:	e7f9      	b.n	8005fb8 <memset+0x4>

08005fc4 <_init>:
 8005fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fc6:	bf00      	nop
 8005fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fca:	bc08      	pop	{r3}
 8005fcc:	469e      	mov	lr, r3
 8005fce:	4770      	bx	lr

08005fd0 <_fini>:
 8005fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fd2:	bf00      	nop
 8005fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fd6:	bc08      	pop	{r3}
 8005fd8:	469e      	mov	lr, r3
 8005fda:	4770      	bx	lr
