
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003551                       # Number of seconds simulated
sim_ticks                                  3551041062                       # Number of ticks simulated
final_tick                               531478143057                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88411                       # Simulator instruction rate (inst/s)
host_op_rate                                   111897                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 310844                       # Simulator tick rate (ticks/s)
host_mem_usage                               16876492                       # Number of bytes of host memory used
host_seconds                                 11423.86                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278294209                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       175744                       # Number of bytes read from this memory
system.physmem.bytes_read::total               181504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       115584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            115584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1373                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1418                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             903                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  903                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1622060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     49490839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                51112898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1622060                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1622060                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32549328                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32549328                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32549328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1622060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     49490839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               83662226                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8515687                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3115936                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2536851                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       209073                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1277691                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1204954                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           329669                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9223                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3110875                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17204667                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3115936                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1534623                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3786415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1122879                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         617298                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1523707                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         89198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8424543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.526797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.309746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4638128     55.05%     55.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           332331      3.94%     59.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           267800      3.18%     62.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           649867      7.71%     69.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           172849      2.05%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           236127      2.80%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           163276      1.94%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            95427      1.13%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1868738     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8424543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.365905                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.020350                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3246977                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        603568                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3641231                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         23111                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         909649                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       529804                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           324                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20608528                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1649                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         909649                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3484436                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          109288                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       152059                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3421945                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        347158                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19878621                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           175                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         139375                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        112483                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     27801571                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92814669                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92814669                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17063746                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10737787                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4189                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2522                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            972349                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1868921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       969501                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        19452                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       318749                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18773224                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4199                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14893546                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        31095                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6457028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     19904408                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          803                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8424543                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.767876                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896584                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2930119     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1812052     21.51%     56.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1170487     13.89%     70.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       875557     10.39%     80.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       760976      9.03%     89.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       396099      4.70%     94.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       338793      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        66988      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        73472      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8424543                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88323     69.71%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          19225     15.17%     84.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19156     15.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12376829     83.10%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       207770      1.40%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1663      0.01%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1489957     10.00%     94.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       817327      5.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14893546                       # Type of FU issued
system.switch_cpus.iq.rate                   1.748954                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              126708                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008508                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38369434                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25234636                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14510051                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15020254                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        56561                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       738309                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          402                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       244552                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         909649                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           60887                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8192                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18777423                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        41951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1868921                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       969501                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2505                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126728                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       119154                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       245882                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14656883                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1395470                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       236659                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2191680                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2064583                       # Number of branches executed
system.switch_cpus.iew.exec_stores             796210                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.721163                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14520204                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14510051                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9435803                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26811740                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.703920                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351928                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12291256                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6486220                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       212459                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7514894                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.635586                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.147321                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2901784     38.61%     38.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2088305     27.79%     66.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       844174     11.23%     77.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       484818      6.45%     84.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       386529      5.14%     89.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       161749      2.15%     91.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       190284      2.53%     93.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        94424      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       362827      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7514894                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12291256                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1855558                       # Number of memory references committed
system.switch_cpus.commit.loads               1130609                       # Number of loads committed
system.switch_cpus.commit.membars                1688                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1763103                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11078280                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250613                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        362827                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25929374                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38465277                       # The number of ROB writes
system.switch_cpus.timesIdled                    3373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   91144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12291256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.851569                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.851569                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.174303                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.174303                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65943986                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20039521                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19005313                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3390                       # number of misc regfile writes
system.l2.replacements                           1418                       # number of replacements
system.l2.tagsinuse                       4094.344867                       # Cycle average of tags in use
system.l2.total_refs                           351032                       # Total number of references to valid blocks.
system.l2.sampled_refs                           5510                       # Sample count of references to valid blocks.
system.l2.avg_refs                          63.708167                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           159.081339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      39.601218                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     685.869594                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3209.792716                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.038838                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.009668                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.167449                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.783641                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999596                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4219                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4220                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2488                       # number of Writeback hits
system.l2.Writeback_hits::total                  2488                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4271                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4272                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4271                       # number of overall hits
system.l2.overall_hits::total                    4272                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1370                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1415                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1373                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1418                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1373                       # number of overall misses
system.l2.overall_misses::total                  1418                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1893080                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     49774230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        51667310                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       103108                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        103108                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1893080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     49877338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         51770418                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1893080                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     49877338                       # number of overall miss cycles
system.l2.overall_miss_latency::total        51770418                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5635                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2488                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2488                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                55                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5644                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5690                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5644                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5690                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.245124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.251109                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.054545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.054545                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.243267                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.249209                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.243267                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.249209                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 42068.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 36331.554745                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total        36514                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 34369.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 34369.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 42068.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 36327.267298                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 36509.462623                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 42068.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 36327.267298                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 36509.462623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  903                       # number of writebacks
system.l2.writebacks::total                       903                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1370                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1415                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1418                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1418                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1634780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     41799657                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43434437                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data        85910                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        85910                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1634780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     41885567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     43520347                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1634780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     41885567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     43520347                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.245124                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.251109                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.054545                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.243267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.249209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.243267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.249209                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 36328.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 30510.698540                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 30695.715194                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 28636.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 28636.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 36328.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 30506.603787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 30691.358956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 36328.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 30506.603787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 30691.358956                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                515.246155                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001532464                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    520                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1926023.969231                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    41.246155                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            474                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.066100                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.759615                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.825715                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1523654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1523654                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1523654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1523654                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1523654                       # number of overall hits
system.cpu.icache.overall_hits::total         1523654                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            53                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             53                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total            53                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2415254                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2415254                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2415254                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2415254                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2415254                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2415254                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1523707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1523707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1523707                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1523707                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1523707                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1523707                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 45570.830189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45570.830189                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 45570.830189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45570.830189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 45570.830189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45570.830189                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2032098                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2032098                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2032098                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2032098                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2032098                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2032098                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44176.043478                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44176.043478                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44176.043478                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44176.043478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44176.043478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44176.043478                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5644                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                157703201                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5900                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               26729.356102                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   225.020000                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      30.980000                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.878984                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.121016                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1060086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1060086                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       720885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         720885                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1872                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1872                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1695                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1695                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1780971                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1780971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1780971                       # number of overall hits
system.cpu.dcache.overall_hits::total         1780971                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        14185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14185                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          493                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        14678                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14678                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        14678                       # number of overall misses
system.cpu.dcache.overall_misses::total         14678                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    473864571                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    473864571                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     21278067                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21278067                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    495142638                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    495142638                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    495142638                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    495142638                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1074271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1074271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       721378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       721378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1695                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1695                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1795649                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1795649                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1795649                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1795649                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013204                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000683                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008174                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008174                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008174                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 33406.032499                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33406.032499                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 43160.379310                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43160.379310                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 33733.658400                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33733.658400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 33733.658400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33733.658400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        80686                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 26895.333333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2488                       # number of writebacks
system.cpu.dcache.writebacks::total              2488                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8596                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8596                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          438                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         9034                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9034                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         9034                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9034                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5589                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5644                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     87640502                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     87640502                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1196115                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1196115                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     88836617                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     88836617                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     88836617                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     88836617                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003143                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003143                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003143                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003143                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15680.891394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15680.891394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 21747.545455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21747.545455                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15740.010099                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15740.010099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15740.010099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15740.010099                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
