Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,843
design__instance__area,12432.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005671454127877951
power__switching__total,0.00021147883671801537
power__leakage__total,0.0000011531500376804615
power__total,0.0007797774160280824
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26095101818001354
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26133951298289293
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11153706052236662
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.32672332430981
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.111537
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.950552
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26781835840420537
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.268184287923471
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6250715122425962
timing__setup__ws__corner:nom_slow_1p08V_125C,12.28284619891267
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.625072
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.400007
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26353606154366077
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2639130377823339
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30271974672703467
timing__setup__ws__corner:nom_typ_1p20V_25C,13.565187579401766
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.302720
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.018696
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26095101818001354
clock__skew__worst_setup,0.26133951298289293
timing__hold__ws,0.11153706052236662
timing__setup__ws,12.28284619891267
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111537
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.400007
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,843
design__instance__area__stdcell,12432.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.429566
design__instance__utilization__stdcell,0.429566
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,10
design__instance__area__class:buffer,74.3904
design__instance__count__class:inverter,45
design__instance__area__class:inverter,252.202
design__instance__count__class:sequential_cell,85
design__instance__area__class:sequential_cell,4009.82
design__instance__count__class:multi_input_combinational_cell,473
design__instance__area__class:multi_input_combinational_cell,4973.27
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,202
design__instance__area__class:timing_repair_buffer,2908.48
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19544
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,59.8752
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,136
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,936
route__net__special,2
route__drc_errors__iter:0,499
route__wirelength__iter:0,21495
route__drc_errors__iter:1,300
route__wirelength__iter:1,21369
route__drc_errors__iter:2,325
route__wirelength__iter:2,21290
route__drc_errors__iter:3,38
route__wirelength__iter:3,21078
route__drc_errors__iter:4,11
route__wirelength__iter:4,21053
route__drc_errors__iter:5,0
route__wirelength__iter:5,21063
route__drc_errors,0
route__wirelength,21063
route__vias,5518
route__vias__singlecut,5518
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,421.045
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,62
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,62
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,62
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,62
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000263498
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000277666
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000724655
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000277666
design_powergrid__voltage__worst,0.0000277666
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000277666
design_powergrid__drop__worst__net:VPWR,0.0000263498
design_powergrid__voltage__worst__net:VGND,0.0000277666
design_powergrid__drop__worst__net:VGND,0.0000277666
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000008640000000000000286650043979097546298362431116402149200439453125
ir__drop__worst,0.00002629999999999999891575445942759614581518690101802349090576171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
