Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/workspace/ArquitecturaDeComputadoras/TP4/test_debugUnit_isim_beh.exe" -prj "D:/workspace/ArquitecturaDeComputadoras/TP4/test_debugUnit_beh.prj" "test_debugUnit" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/Tx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/Rx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/FIFO.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/BaudRateGen.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/UART.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/DebugUnit.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/test_debugUnit.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "D:/workspace/ArquitecturaDeComputadoras/TP4/test_debugUnit.v" Line 310: Target <I_TX_FULL> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:1016 - "D:/workspace/ArquitecturaDeComputadoras/TP4/test_debugUnit.v" Line 303: Port DOUT is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 116536 KB
Fuse CPU Usage: 405 ms
WARNING:HDLCompiler:1007 - "D:/workspace/ArquitecturaDeComputadoras/TP4/DebugUnit.v" Line 352: Element index 126 into datos is out of bounds
Compiling module DebugUnit
Compiling module BaudRateGen(N=8,M=163)
Compiling module Rx(N_BIT=8,N_TICK=16)
Compiling module FIFO(B=8,W=10)
Compiling module Tx(N_BIT=8,N_TICK=16)
Compiling module UART
Compiling module test_debugUnit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable D:/workspace/ArquitecturaDeComputadoras/TP4/test_debugUnit_isim_beh.exe
Fuse Memory Usage: 122152 KB
Fuse CPU Usage: 562 ms
