Jorge Albericio , Rubén Gran , Pablo Ibáñez , Víctor Viñals , Jose María Llabería, ABS: A low-cost adaptive controller for prefetching in a banked shared last-level cache, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-20, January 2012[doi>10.1145/2086696.2086698]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Burton H. Bloom, Space/time trade-offs in hash coding with allowable errors, Communications of the ACM, v.13 n.7, p.422-426, July 1970[doi>10.1145/362686.362692]
J. Doweck. 2006. Inside Intel Core Microarchitecture and Smart Memory Access. Intel technical white paper.
Eiman Ebrahimi , Chang Joo Lee , Onur Mutlu , Yale N. Patt, Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736058]
Eiman Ebrahimi , Chang Joo Lee , Onur Mutlu , Yale N. Patt, Prefetch-aware shared resource management for multi-core systems, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000081]
Eiman Ebrahimi , Onur Mutlu , Chang Joo Lee , Yale N. Patt, Coordinated control of multiple prefetchers in multi-core systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669154]
Stijn Eyerman , Lieven Eeckhout, System-Level Performance Metrics for Multiprogram Workloads, IEEE Micro, v.28 n.3, p.42-53, May 2008[doi>10.1109/MM.2008.44]
A. Glew. 1998. MLP yes&excl; ILP no&excl; wild and crazy idea session. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems.
Yasuo Ishii, Mary Inaba, and Kei Hiraki. 2011. Access map pattern matching for high performance data cache prefetch. J. Instruction-Level Parallelism 13 (2011).
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815971]
Victor Jiménez , Roberto Gioiosa , Francisco J. Cazorla , Alper Buyuktosunoglu , Pradip Bose , Francis P. O'Connell, Making data prefetch smarter: adaptive prefetching on POWER7, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370837]
Yoongu Kim , Michael Papamichael , Onur Mutlu , Mor Harchol-Balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.65-76, December 04-08, 2010[doi>10.1109/MICRO.2010.51]
Chang Joo Lee , Onur Mutlu , Veynu Narasiman , Yale N. Patt, Prefetch-Aware DRAM Controllers, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.200-209, November 08-12, 2008[doi>10.1109/MICRO.2008.4771791]
Fang Liu , Yan Solihin, Studying the impact of hardware prefetching and bandwidth partitioning in chip-multiprocessors, Proceedings of the ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, June 07-11, 2011, San Jose, California, USA[doi>10.1145/1993744.1993749]
Kun Luo, Jayanth Gummaraju, and Manoj Franklin. 2001. Balancing thoughput and fairness in SMT processors. In Proceedings of the 2001 IEEE International Symposium on Performance Analysis of Systems and Software. 164--171. DOI:http://dx.doi.org/10.1109/ISPASS.2001.990695
Ratul Mahajan, Jitu Padhye, Ramya Raghavendra, and Brian Zill. 2008. Eat all you can in an all-you-can-eat buffet: A case for aggressive resource usage. In Proceedings of the 7th ACM Workshop on Hot Topics in Networks (HotNets-VII). 43--48. Available at http://conferences.sigcomm.org/hotnets/2008/papers/8.pdf.
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Kyle J. Nesbit , Ashutosh S. Dhodapkar , James E. Smith, AC/DC: An Adaptive Data Cache Prefetcher, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.135-145, September 29-October 03, 2004[doi>10.1109/PACT.2004.4]
Calculating Outliers. NIST/SEMATECH e-Handbook of Statistical Methods. http://www.itl.nist.gov/div898/handbook/, http://www.itl.nist.gov/div898/handbook/prc/section1/prc16.htm.
Biswabandan Panda , Shankar Balachandran, TCPT: thread criticality-driven prefetcher throttling, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK
Seth H. Pugsley, Zeshan Chishti, Chris Wilkerson, Peng-fei Chuang, Robert L. Scott, Aamer Jaleel, Shih-Lien Lu, Kingsum Chow, and Rajeev Balasubramonian. 2014. Sandbox prefetching: Safe run-time evaluation of aggressive prefetchers. In 20th IEEE International Symposium on High Performance Computer Architecture (HPCA’14), February 15-19, 2014, Orlando, FL. 626--637. DOI:http://dx.doi.org/10.1109/HPCA.2014.6835971
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
Santhosh Srinath , Onur Mutlu , Hyesoon Kim , Yale N. Patt, Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.63-74, February 10-14, 2007[doi>10.1109/HPCA.2007.346185]
Standard Performance Evaluation Corporation. SPEC CPU2006, SPEC CPU 2000. Available at http://www.spec.org.
J. M. Tendler , J. S. Dodson , J. S. Fields , H. Le , B. Sinharoy, POWER4 system microarchitecture, IBM Journal of Research and Development, v.46 n.1, p.5-25, January 2002[doi>10.1147/rd.461.0005]
Carole-Jean Wu , Margaret Martonosi, Characterization and dynamic mitigation of intra-application cache interference, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, p.2-11, April 10-12, 2011[doi>10.1109/ISPASS.2011.5762710]
Carole-Jean Wu , Aamer Jaleel , Margaret Martonosi , Simon C. Steely, Jr. , Joel Emer, PACMan: prefetch-aware cache management for high performance caching, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155672]
X. Zhuang and H.-H. S. Lee. 2003. A hardware-based cache pollution filtering mechanism for aggressive prefetches. In Proceedings of the 2003 International Conference on Parallel Processing. 286--293. DOI:http://dx.doi.org/10.1109/ICPP.2003.1240591
