[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29077       tick       3927892       1775816       1719358       3927892 
      2  29077       tick       5367646       2523432       2501497       5367646 
      3  29077       tick       5372476       2525051       2509209       5372476 
      4  29077       tick       5353994       2518060       2491684       5353994 
      5  29077       tick       5375650       2526491       2506971       5375650 
      6  29077       tick       5365734       2523137       2507326       5365734 
      7  29077       tick       5360486       2517906       2491174       5360486 
      8  29077       tick       5375218       2526592       2504691       5375218 
      9  29077       tick       5340014       2511661       2488780       5340014 
     10  29077       tick       5374119       2526011       2509753       5374119 
     11  29077       tick       5362642       2521210       2497244       5362642 
     12  29077       tick       5353072       2516853       2491754       5353072 
     13  29077       tick       5372744       2524954       2507956       5372744 
     14  29077       tick       5355567       2516268       2495631       5355567 
     15  29077       tick       5367680       2524202       2503177       5367680 
     16  29077       tick       5369473       2524224       2507484       5369473 
     17  29077       tick       5356708       2519407       2493755       5356708 
     18  29077       tick       5370606       2525391       2508386       5370606 
     19  29077       exit        928367        436695        430158        928367 
