Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 22 07:47:31 2024
| Host         : Eureka0805 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    88          
TIMING-18  Warning           Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (198)
5. checking no_input_delay (20)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 72 register/latch pins with no clock driven by root clock pin: clockDividerHB_i/dividedClk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clockDividerHB_seg/dividedClk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clockDividerHB_temp/dividedClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (198)
--------------------------------------------------
 There are 198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.245        0.000                      0                 1487        0.164        0.000                      0                 1487        4.500        0.000                       0                   784  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.245        0.000                      0                 1487        0.164        0.000                      0                 1487        4.500        0.000                       0                   784  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 clockDividerHB_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_seg/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.104ns (21.823%)  route 3.955ns (78.177%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.552     5.073    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clockDividerHB_seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.386    clockDividerHB_seg/counter_reg[2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.510 r  clockDividerHB_seg/counter[0]_i_11/O
                         net (fo=1, routed)           0.647     7.158    clockDividerHB_seg/counter[0]_i_11_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.282 r  clockDividerHB_seg/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     7.699    clockDividerHB_seg/counter[0]_i_9_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  clockDividerHB_seg/counter[0]_i_8/O
                         net (fo=1, routed)           0.417     8.240    clockDividerHB_seg/counter[0]_i_8_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  clockDividerHB_seg/counter[0]_i_4/O
                         net (fo=2, routed)           0.677     9.040    clockDividerHB_seg/counter[0]_i_4_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.152     9.192 r  clockDividerHB_seg/counter[0]_i_1/O
                         net (fo=32, routed)          0.940    10.132    clockDividerHB_seg/clear
    SLICE_X37Y21         FDRE                                         r  clockDividerHB_seg/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.433    14.774    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clockDividerHB_seg/counter_reg[4]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y21         FDRE (Setup_fdre_C_R)       -0.637    14.377    clockDividerHB_seg/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 clockDividerHB_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_seg/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.104ns (21.823%)  route 3.955ns (78.177%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.552     5.073    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clockDividerHB_seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.386    clockDividerHB_seg/counter_reg[2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.510 r  clockDividerHB_seg/counter[0]_i_11/O
                         net (fo=1, routed)           0.647     7.158    clockDividerHB_seg/counter[0]_i_11_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.282 r  clockDividerHB_seg/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     7.699    clockDividerHB_seg/counter[0]_i_9_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  clockDividerHB_seg/counter[0]_i_8/O
                         net (fo=1, routed)           0.417     8.240    clockDividerHB_seg/counter[0]_i_8_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  clockDividerHB_seg/counter[0]_i_4/O
                         net (fo=2, routed)           0.677     9.040    clockDividerHB_seg/counter[0]_i_4_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.152     9.192 r  clockDividerHB_seg/counter[0]_i_1/O
                         net (fo=32, routed)          0.940    10.132    clockDividerHB_seg/clear
    SLICE_X37Y21         FDRE                                         r  clockDividerHB_seg/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.433    14.774    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clockDividerHB_seg/counter_reg[5]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y21         FDRE (Setup_fdre_C_R)       -0.637    14.377    clockDividerHB_seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 clockDividerHB_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_seg/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.104ns (21.823%)  route 3.955ns (78.177%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.552     5.073    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clockDividerHB_seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.386    clockDividerHB_seg/counter_reg[2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.510 r  clockDividerHB_seg/counter[0]_i_11/O
                         net (fo=1, routed)           0.647     7.158    clockDividerHB_seg/counter[0]_i_11_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.282 r  clockDividerHB_seg/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     7.699    clockDividerHB_seg/counter[0]_i_9_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  clockDividerHB_seg/counter[0]_i_8/O
                         net (fo=1, routed)           0.417     8.240    clockDividerHB_seg/counter[0]_i_8_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  clockDividerHB_seg/counter[0]_i_4/O
                         net (fo=2, routed)           0.677     9.040    clockDividerHB_seg/counter[0]_i_4_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.152     9.192 r  clockDividerHB_seg/counter[0]_i_1/O
                         net (fo=32, routed)          0.940    10.132    clockDividerHB_seg/clear
    SLICE_X37Y21         FDRE                                         r  clockDividerHB_seg/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.433    14.774    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clockDividerHB_seg/counter_reg[6]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y21         FDRE (Setup_fdre_C_R)       -0.637    14.377    clockDividerHB_seg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 clockDividerHB_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_seg/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.104ns (21.823%)  route 3.955ns (78.177%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.552     5.073    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clockDividerHB_seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.386    clockDividerHB_seg/counter_reg[2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.510 r  clockDividerHB_seg/counter[0]_i_11/O
                         net (fo=1, routed)           0.647     7.158    clockDividerHB_seg/counter[0]_i_11_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.282 r  clockDividerHB_seg/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     7.699    clockDividerHB_seg/counter[0]_i_9_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  clockDividerHB_seg/counter[0]_i_8/O
                         net (fo=1, routed)           0.417     8.240    clockDividerHB_seg/counter[0]_i_8_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  clockDividerHB_seg/counter[0]_i_4/O
                         net (fo=2, routed)           0.677     9.040    clockDividerHB_seg/counter[0]_i_4_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.152     9.192 r  clockDividerHB_seg/counter[0]_i_1/O
                         net (fo=32, routed)          0.940    10.132    clockDividerHB_seg/clear
    SLICE_X37Y21         FDRE                                         r  clockDividerHB_seg/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.433    14.774    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clockDividerHB_seg/counter_reg[7]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y21         FDRE (Setup_fdre_C_R)       -0.637    14.377    clockDividerHB_seg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 clockDividerHB_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_seg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.104ns (22.217%)  route 3.865ns (77.783%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.552     5.073    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clockDividerHB_seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.386    clockDividerHB_seg/counter_reg[2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.510 r  clockDividerHB_seg/counter[0]_i_11/O
                         net (fo=1, routed)           0.647     7.158    clockDividerHB_seg/counter[0]_i_11_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.282 r  clockDividerHB_seg/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     7.699    clockDividerHB_seg/counter[0]_i_9_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  clockDividerHB_seg/counter[0]_i_8/O
                         net (fo=1, routed)           0.417     8.240    clockDividerHB_seg/counter[0]_i_8_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  clockDividerHB_seg/counter[0]_i_4/O
                         net (fo=2, routed)           0.677     9.040    clockDividerHB_seg/counter[0]_i_4_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.152     9.192 r  clockDividerHB_seg/counter[0]_i_1/O
                         net (fo=32, routed)          0.850    10.043    clockDividerHB_seg/clear
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.434    14.775    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[0]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.637    14.401    clockDividerHB_seg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 clockDividerHB_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_seg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.104ns (22.217%)  route 3.865ns (77.783%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.552     5.073    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clockDividerHB_seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.386    clockDividerHB_seg/counter_reg[2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.510 r  clockDividerHB_seg/counter[0]_i_11/O
                         net (fo=1, routed)           0.647     7.158    clockDividerHB_seg/counter[0]_i_11_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.282 r  clockDividerHB_seg/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     7.699    clockDividerHB_seg/counter[0]_i_9_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  clockDividerHB_seg/counter[0]_i_8/O
                         net (fo=1, routed)           0.417     8.240    clockDividerHB_seg/counter[0]_i_8_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  clockDividerHB_seg/counter[0]_i_4/O
                         net (fo=2, routed)           0.677     9.040    clockDividerHB_seg/counter[0]_i_4_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.152     9.192 r  clockDividerHB_seg/counter[0]_i_1/O
                         net (fo=32, routed)          0.850    10.043    clockDividerHB_seg/clear
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.434    14.775    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[1]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.637    14.401    clockDividerHB_seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 clockDividerHB_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_seg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.104ns (22.217%)  route 3.865ns (77.783%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.552     5.073    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clockDividerHB_seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.386    clockDividerHB_seg/counter_reg[2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.510 r  clockDividerHB_seg/counter[0]_i_11/O
                         net (fo=1, routed)           0.647     7.158    clockDividerHB_seg/counter[0]_i_11_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.282 r  clockDividerHB_seg/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     7.699    clockDividerHB_seg/counter[0]_i_9_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  clockDividerHB_seg/counter[0]_i_8/O
                         net (fo=1, routed)           0.417     8.240    clockDividerHB_seg/counter[0]_i_8_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  clockDividerHB_seg/counter[0]_i_4/O
                         net (fo=2, routed)           0.677     9.040    clockDividerHB_seg/counter[0]_i_4_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.152     9.192 r  clockDividerHB_seg/counter[0]_i_1/O
                         net (fo=32, routed)          0.850    10.043    clockDividerHB_seg/clear
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.434    14.775    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.637    14.401    clockDividerHB_seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 clockDividerHB_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_seg/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.104ns (22.217%)  route 3.865ns (77.783%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.552     5.073    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clockDividerHB_seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.386    clockDividerHB_seg/counter_reg[2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.510 r  clockDividerHB_seg/counter[0]_i_11/O
                         net (fo=1, routed)           0.647     7.158    clockDividerHB_seg/counter[0]_i_11_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.282 r  clockDividerHB_seg/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     7.699    clockDividerHB_seg/counter[0]_i_9_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  clockDividerHB_seg/counter[0]_i_8/O
                         net (fo=1, routed)           0.417     8.240    clockDividerHB_seg/counter[0]_i_8_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  clockDividerHB_seg/counter[0]_i_4/O
                         net (fo=2, routed)           0.677     9.040    clockDividerHB_seg/counter[0]_i_4_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.152     9.192 r  clockDividerHB_seg/counter[0]_i_1/O
                         net (fo=32, routed)          0.850    10.043    clockDividerHB_seg/clear
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.434    14.775    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[3]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.637    14.401    clockDividerHB_seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 clockDividerHB_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_seg/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.104ns (22.444%)  route 3.815ns (77.556%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.552     5.073    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clockDividerHB_seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.386    clockDividerHB_seg/counter_reg[2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.510 r  clockDividerHB_seg/counter[0]_i_11/O
                         net (fo=1, routed)           0.647     7.158    clockDividerHB_seg/counter[0]_i_11_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.282 r  clockDividerHB_seg/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     7.699    clockDividerHB_seg/counter[0]_i_9_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  clockDividerHB_seg/counter[0]_i_8/O
                         net (fo=1, routed)           0.417     8.240    clockDividerHB_seg/counter[0]_i_8_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  clockDividerHB_seg/counter[0]_i_4/O
                         net (fo=2, routed)           0.677     9.040    clockDividerHB_seg/counter[0]_i_4_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.152     9.192 r  clockDividerHB_seg/counter[0]_i_1/O
                         net (fo=32, routed)          0.800     9.992    clockDividerHB_seg/clear
    SLICE_X37Y22         FDRE                                         r  clockDividerHB_seg/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.431    14.772    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clockDividerHB_seg/counter_reg[10]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y22         FDRE (Setup_fdre_C_R)       -0.637    14.375    clockDividerHB_seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 clockDividerHB_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_seg/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.104ns (22.444%)  route 3.815ns (77.556%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.552     5.073    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clockDividerHB_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clockDividerHB_seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.386    clockDividerHB_seg/counter_reg[2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.510 r  clockDividerHB_seg/counter[0]_i_11/O
                         net (fo=1, routed)           0.647     7.158    clockDividerHB_seg/counter[0]_i_11_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.282 r  clockDividerHB_seg/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     7.699    clockDividerHB_seg/counter[0]_i_9_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  clockDividerHB_seg/counter[0]_i_8/O
                         net (fo=1, routed)           0.417     8.240    clockDividerHB_seg/counter[0]_i_8_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  clockDividerHB_seg/counter[0]_i_4/O
                         net (fo=2, routed)           0.677     9.040    clockDividerHB_seg/counter[0]_i_4_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.152     9.192 r  clockDividerHB_seg/counter[0]_i_1/O
                         net (fo=32, routed)          0.800     9.992    clockDividerHB_seg/clear
    SLICE_X37Y22         FDRE                                         r  clockDividerHB_seg/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.431    14.772    clockDividerHB_seg/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clockDividerHB_seg/counter_reg[11]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y22         FDRE (Setup_fdre_C_R)       -0.637    14.375    clockDividerHB_seg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  4.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_stable_deb[2].debouncer_sw_i/beatGen/dividedClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.561     1.444    sw_stable_deb[2].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[20]/Q
                         net (fo=4, routed)           0.111     1.697    sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[20]
    SLICE_X30Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.742 r  sw_stable_deb[2].debouncer_sw_i/beatGen/dividedClk_i_1__4/O
                         net (fo=1, routed)           0.000     1.742    sw_stable_deb[2].debouncer_sw_i/beatGen/dividedClk_i_1__4_n_0
    SLICE_X30Y38         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/dividedClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.830     1.957    sw_stable_deb[2].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/dividedClk_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.120     1.577    sw_stable_deb[2].debouncer_sw_i/beatGen/dividedClk_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sw_stable_deb[1].debouncer_sw_i/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_stable_deb[1].debouncer_sw_i/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.551     1.434    sw_stable_deb[1].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  sw_stable_deb[1].debouncer_sw_i/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  sw_stable_deb[1].debouncer_sw_i/pipeline_reg[0]/Q
                         net (fo=2, routed)           0.156     1.731    sw_stable_deb[1].debouncer_sw_i/pipeline_reg_n_0_[0]
    SLICE_X30Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.776 r  sw_stable_deb[1].debouncer_sw_i/pipeline[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    sw_stable_deb[1].debouncer_sw_i/pipeline[1]_i_1_n_0
    SLICE_X30Y27         FDRE                                         r  sw_stable_deb[1].debouncer_sw_i/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.819     1.946    sw_stable_deb[1].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  sw_stable_deb[1].debouncer_sw_i/pipeline_reg[1]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.120     1.588    sw_stable_deb[1].debouncer_sw_i/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_stable_deb[4].debouncer_sw_i/beatGen/dividedClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.669%)  route 0.137ns (42.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.562     1.445    sw_stable_deb[4].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[21]/Q
                         net (fo=4, routed)           0.137     1.723    sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[21]
    SLICE_X14Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.768 r  sw_stable_deb[4].debouncer_sw_i/beatGen/dividedClk_i_1__6/O
                         net (fo=1, routed)           0.000     1.768    sw_stable_deb[4].debouncer_sw_i/beatGen/dividedClk_i_1__6_n_0
    SLICE_X14Y34         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/dividedClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.830     1.957    sw_stable_deb[4].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/dividedClk_reg/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.120     1.579    sw_stable_deb[4].debouncer_sw_i/beatGen/dividedClk_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sw_stable_deb[7].debouncer_sw_i/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_stable_deb[7].debouncer_sw_i/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.557     1.440    sw_stable_deb[7].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  sw_stable_deb[7].debouncer_sw_i/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  sw_stable_deb[7].debouncer_sw_i/pipeline_reg[0]/Q
                         net (fo=2, routed)           0.094     1.698    sw_stable_deb[7].debouncer_sw_i/pipeline_reg_n_0_[0]
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.743 r  sw_stable_deb[7].debouncer_sw_i/pipeline[1]_i_1/O
                         net (fo=1, routed)           0.000     1.743    sw_stable_deb[7].debouncer_sw_i/pipeline[1]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  sw_stable_deb[7].debouncer_sw_i/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.825     1.952    sw_stable_deb[7].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  sw_stable_deb[7].debouncer_sw_i/pipeline_reg[1]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.092     1.545    sw_stable_deb[7].debouncer_sw_i/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 sw_stable_deb[5].debouncer_sw_i/beatGen/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_stable_deb[5].debouncer_sw_i/beatGen/dividedClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.556     1.439    sw_stable_deb[5].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  sw_stable_deb[5].debouncer_sw_i/beatGen/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sw_stable_deb[5].debouncer_sw_i/beatGen/counter_reg[20]/Q
                         net (fo=4, routed)           0.121     1.701    sw_stable_deb[5].debouncer_sw_i/beatGen/counter_reg[20]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  sw_stable_deb[5].debouncer_sw_i/beatGen/dividedClk_i_1__7/O
                         net (fo=1, routed)           0.000     1.746    sw_stable_deb[5].debouncer_sw_i/beatGen/dividedClk_i_1__7_n_0
    SLICE_X32Y31         FDRE                                         r  sw_stable_deb[5].debouncer_sw_i/beatGen/dividedClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.823     1.950    sw_stable_deb[5].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  sw_stable_deb[5].debouncer_sw_i/beatGen/dividedClk_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.091     1.543    sw_stable_deb[5].debouncer_sw_i/beatGen/dividedClk_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 clockDividerHB_temp/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDividerHB_temp/dividedClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.551     1.434    clockDividerHB_temp/clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  clockDividerHB_temp/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clockDividerHB_temp/counter_reg[25]/Q
                         net (fo=2, routed)           0.066     1.641    clockDividerHB_temp/counter_reg[25]
    SLICE_X38Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.686 r  clockDividerHB_temp/counter[0]_i_3__19/O
                         net (fo=2, routed)           0.067     1.753    clockDividerHB_temp/counter[0]_i_3__19_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  clockDividerHB_temp/dividedClk_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    clockDividerHB_temp/dividedClk_i_1__0_n_0
    SLICE_X38Y26         FDRE                                         r  clockDividerHB_temp/dividedClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.817     1.944    clockDividerHB_temp/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  clockDividerHB_temp/dividedClk_reg/C
                         clock pessimism             -0.497     1.447    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.120     1.567    clockDividerHB_temp/dividedClk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sw_stable_deb[11].debouncer_sw_i/beatGen/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_stable_deb[11].debouncer_sw_i/beatGen/dividedClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.807%)  route 0.135ns (39.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.560     1.443    sw_stable_deb[11].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  sw_stable_deb[11].debouncer_sw_i/beatGen/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  sw_stable_deb[11].debouncer_sw_i/beatGen/counter_reg[20]/Q
                         net (fo=4, routed)           0.135     1.742    sw_stable_deb[11].debouncer_sw_i/beatGen/counter_reg[20]
    SLICE_X47Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  sw_stable_deb[11].debouncer_sw_i/beatGen/dividedClk_i_1__13/O
                         net (fo=1, routed)           0.000     1.787    sw_stable_deb[11].debouncer_sw_i/beatGen/dividedClk_i_1__13_n_0
    SLICE_X47Y34         FDRE                                         r  sw_stable_deb[11].debouncer_sw_i/beatGen/dividedClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.828     1.955    sw_stable_deb[11].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  sw_stable_deb[11].debouncer_sw_i/beatGen/dividedClk_reg/C
                         clock pessimism             -0.498     1.457    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.092     1.549    sw_stable_deb[11].debouncer_sw_i/beatGen/dividedClk_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sw_stable_deb[5].debouncer_sw_i/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_stable_deb[5].debouncer_sw_i/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.308%)  route 0.177ns (48.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.557     1.440    sw_stable_deb[5].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  sw_stable_deb[5].debouncer_sw_i/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sw_stable_deb[5].debouncer_sw_i/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.177     1.758    sw_stable_deb[5].debouncer_sw_i/pipeline_reg[0]_1[0]
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  sw_stable_deb[5].debouncer_sw_i/pipeline[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    sw_stable_deb[5].debouncer_sw_i/pipeline[1]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  sw_stable_deb[5].debouncer_sw_i/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.824     1.951    sw_stable_deb[5].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  sw_stable_deb[5].debouncer_sw_i/pipeline_reg[1]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.091     1.564    sw_stable_deb[5].debouncer_sw_i/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sw_stable_deb[10].debouncer_sw_i/beatGen/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_stable_deb[10].debouncer_sw_i/beatGen/dividedClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.807%)  route 0.135ns (39.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.559     1.442    sw_stable_deb[10].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  sw_stable_deb[10].debouncer_sw_i/beatGen/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  sw_stable_deb[10].debouncer_sw_i/beatGen/counter_reg[20]/Q
                         net (fo=4, routed)           0.135     1.741    sw_stable_deb[10].debouncer_sw_i/beatGen/counter_reg[20]
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  sw_stable_deb[10].debouncer_sw_i/beatGen/dividedClk_i_1__12/O
                         net (fo=1, routed)           0.000     1.786    sw_stable_deb[10].debouncer_sw_i/beatGen/dividedClk_i_1__12_n_0
    SLICE_X53Y30         FDRE                                         r  sw_stable_deb[10].debouncer_sw_i/beatGen/dividedClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.827     1.954    sw_stable_deb[10].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  sw_stable_deb[10].debouncer_sw_i/beatGen/dividedClk_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.092     1.547    sw_stable_deb[10].debouncer_sw_i/beatGen/dividedClk_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 debouncer_btnR/beatGen/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/beatGen/dividedClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.395%)  route 0.191ns (50.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.561     1.444    debouncer_btnR/beatGen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  debouncer_btnR/beatGen/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  debouncer_btnR/beatGen/counter_reg[24]/Q
                         net (fo=4, routed)           0.191     1.776    debouncer_btnR/beatGen/counter_reg[24]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  debouncer_btnR/beatGen/dividedClk_i_1__20/O
                         net (fo=1, routed)           0.000     1.821    debouncer_btnR/beatGen/dividedClk_i_1__20_n_0
    SLICE_X40Y38         FDRE                                         r  debouncer_btnR/beatGen/dividedClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.831     1.958    debouncer_btnR/beatGen/clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  debouncer_btnR/beatGen/dividedClk_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.091     1.571    debouncer_btnR/beatGen/dividedClk_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y37   clockDividerHB_i/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clockDividerHB_i/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clockDividerHB_i/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clockDividerHB_i/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clockDividerHB_i/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clockDividerHB_i/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clockDividerHB_i/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clockDividerHB_i/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clockDividerHB_i/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clockDividerHB_i/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clockDividerHB_i/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clockDividerHB_i/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clockDividerHB_i/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clockDividerHB_i/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clockDividerHB_i/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clockDividerHB_i/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clockDividerHB_i/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clockDividerHB_i/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clockDividerHB_i/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clockDividerHB_i/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clockDividerHB_i/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clockDividerHB_i/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clockDividerHB_i/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clockDividerHB_i/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clockDividerHB_i/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clockDividerHB_i/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clockDividerHB_i/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clockDividerHB_i/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clockDividerHB_i/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.088ns  (logic 4.619ns (45.788%)  route 5.469ns (54.212%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE                         0.000     0.000 r  an_cnt_reg[1]/C
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  an_cnt_reg[1]/Q
                         net (fo=11, routed)          0.902     1.321    temp_i/an[3][1]
    SLICE_X41Y25         LUT5 (Prop_lut5_I1_O)        0.299     1.620 r  temp_i/seg_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.296     1.916    temp_i/bcd[2]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.040 r  temp_i/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.877     2.917    temp_i/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.041 r  temp_i/seg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.875     3.915    temp_i/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.039 r  temp_i/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.520     6.559    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.088 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.088    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.056ns  (logic 4.828ns (48.011%)  route 5.228ns (51.989%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE                         0.000     0.000 r  an_cnt_reg[1]/C
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  an_cnt_reg[1]/Q
                         net (fo=11, routed)          0.902     1.321    temp_i/an[3][1]
    SLICE_X41Y25         LUT5 (Prop_lut5_I1_O)        0.299     1.620 r  temp_i/seg_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.296     1.916    temp_i/bcd[2]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.040 r  temp_i/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.877     2.917    temp_i/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.041 r  temp_i/seg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.483     3.524    temp_i/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.119     3.643 r  temp_i/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.670     6.313    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743    10.056 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.056    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.738ns  (logic 4.610ns (47.339%)  route 5.128ns (52.661%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE                         0.000     0.000 r  an_cnt_reg[1]/C
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  an_cnt_reg[1]/Q
                         net (fo=11, routed)          0.902     1.321    temp_i/an[3][1]
    SLICE_X41Y25         LUT5 (Prop_lut5_I1_O)        0.299     1.620 r  temp_i/seg_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.296     1.916    temp_i/bcd[2]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.040 r  temp_i/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.877     2.917    temp_i/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.041 r  temp_i/seg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.483     3.524    temp_i/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.648 r  temp_i/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.570     6.218    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.738 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.738    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/door_open_close_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.624ns  (logic 4.608ns (47.880%)  route 5.016ns (52.120%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE                         0.000     0.000 r  smart_valut_i/door_open_close_cnt_reg[2]/C
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  smart_valut_i/door_open_close_cnt_reg[2]/Q
                         net (fo=8, routed)           1.016     1.435    smart_valut_i/door_open_close_cnt_reg[2]
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.327     1.762 r  smart_valut_i/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.843     2.605    smart_valut_i/led_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I1_O)        0.332     2.937 r  smart_valut_i/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.157     6.094    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.624 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.624    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.472ns  (logic 4.405ns (46.502%)  route 5.067ns (53.498%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE                         0.000     0.000 r  smart_valut_i/state_reg[3]/C
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  smart_valut_i/state_reg[3]/Q
                         net (fo=21, routed)          0.777     1.233    smart_valut_i/state_reg_n_0_[3]
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.118     1.351 r  smart_valut_i/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.834     2.185    smart_valut_i/led_OBUF[0]_inst_i_2_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.326     2.511 r  smart_valut_i/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.456     5.967    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.472 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.472    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/person_num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.269ns  (logic 4.500ns (48.555%)  route 4.768ns (51.445%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE                         0.000     0.000 r  smart_valut_i/person_num_reg[1]/C
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  smart_valut_i/person_num_reg[1]/Q
                         net (fo=9, routed)           1.137     1.655    smart_valut_i/Q[1]
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.779 r  smart_valut_i/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.909     2.687    temp_i/seg[0][0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.152     2.839 r  temp_i/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.723     5.562    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.269 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.269    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/door_open_close_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 4.587ns (49.560%)  route 4.669ns (50.440%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE                         0.000     0.000 r  smart_valut_i/door_open_close_cnt_reg[2]/C
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  smart_valut_i/door_open_close_cnt_reg[2]/Q
                         net (fo=8, routed)           1.016     1.435    smart_valut_i/door_open_close_cnt_reg[2]
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.327     1.762 r  smart_valut_i/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.833     2.595    smart_valut_i/led_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332     2.927 r  smart_valut_i/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.819     5.747    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.256 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.256    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.102ns  (logic 4.086ns (44.892%)  route 5.016ns (55.108%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE                         0.000     0.000 r  smart_valut_i/state_reg[2]/C
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  smart_valut_i/state_reg[2]/Q
                         net (fo=10, routed)          0.864     1.320    smart_valut_i/state_reg_n_0_[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.444 r  smart_valut_i/led_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.152     5.596    led_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.102 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.102    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/door_open_close_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.080ns  (logic 4.579ns (50.427%)  route 4.501ns (49.573%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE                         0.000     0.000 r  smart_valut_i/door_open_close_cnt_reg[2]/C
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  smart_valut_i/door_open_close_cnt_reg[2]/Q
                         net (fo=8, routed)           1.016     1.435    smart_valut_i/door_open_close_cnt_reg[2]
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.327     1.762 r  smart_valut_i/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.663     2.425    smart_valut_i/led_OBUF[3]_inst_i_2_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I2_O)        0.332     2.757 r  smart_valut_i/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.822     5.579    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     9.080 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.080    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/person_num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.984ns  (logic 4.297ns (47.832%)  route 4.687ns (52.168%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE                         0.000     0.000 r  smart_valut_i/person_num_reg[1]/C
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  smart_valut_i/person_num_reg[1]/Q
                         net (fo=9, routed)           1.137     1.655    smart_valut_i/Q[1]
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.779 r  smart_valut_i/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.909     2.687    temp_i/seg[0][0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124     2.811 r  temp_i/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.641     5.453    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.984 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.984    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 smart_valut_i/door_exit_morse_seq_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            smart_valut_i/door_exit_morse_seq_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE                         0.000     0.000 r  smart_valut_i/door_exit_morse_seq_reg[4]/C
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  smart_valut_i/door_exit_morse_seq_reg[4]/Q
                         net (fo=3, routed)           0.138     0.302    smart_valut_i/door_exit_morse_seq[4]
    SLICE_X34Y24         FDRE                                         r  smart_valut_i/door_exit_morse_seq_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/morse_hold_time_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            smart_valut_i/door_exit_morse_seq_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE                         0.000     0.000 r  smart_valut_i/morse_hold_time_reg[0]/C
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  smart_valut_i/morse_hold_time_reg[0]/Q
                         net (fo=6, routed)           0.121     0.262    smart_valut_i/morse_hold_time_reg[0]
    SLICE_X34Y14         LUT4 (Prop_lut4_I0_O)        0.045     0.307 r  smart_valut_i/door_exit_morse_seq[0]_i_1/O
                         net (fo=1, routed)           0.000     0.307    smart_valut_i/door_exit_morse_seq0
    SLICE_X34Y14         FDRE                                         r  smart_valut_i/door_exit_morse_seq_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/door_chance_timeout_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            smart_valut_i/door_chance_timeout_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  smart_valut_i/door_chance_timeout_cnt_reg[0]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  smart_valut_i/door_chance_timeout_cnt_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    smart_valut_i/door_chance_timeout_cnt_reg[0]
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.318 r  smart_valut_i/door_chance_timeout_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    smart_valut_i/p_0_in__3[1]
    SLICE_X42Y29         FDRE                                         r  smart_valut_i/door_chance_timeout_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/door_exit_morse_seq_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            smart_valut_i/door_exit_morse_seq_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.148ns (46.346%)  route 0.171ns (53.654%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE                         0.000     0.000 r  smart_valut_i/door_exit_morse_seq_reg[6]/C
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  smart_valut_i/door_exit_morse_seq_reg[6]/Q
                         net (fo=4, routed)           0.171     0.319    smart_valut_i/door_exit_morse_seq[6]
    SLICE_X34Y25         FDRE                                         r  smart_valut_i/door_exit_morse_seq_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/door_chance_timeout_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            smart_valut_i/door_chance_timeout_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  smart_valut_i/door_chance_timeout_cnt_reg[0]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  smart_valut_i/door_chance_timeout_cnt_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    smart_valut_i/door_chance_timeout_cnt_reg[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.048     0.321 r  smart_valut_i/door_chance_timeout_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.321    smart_valut_i/p_0_in__3[2]
    SLICE_X42Y29         FDRE                                         r  smart_valut_i/door_chance_timeout_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/door_chance_timeout_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            smart_valut_i/door_chance_timeout_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  smart_valut_i/door_chance_timeout_cnt_reg[0]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  smart_valut_i/door_chance_timeout_cnt_reg[0]/Q
                         net (fo=7, routed)           0.136     0.277    smart_valut_i/door_chance_timeout_cnt_reg[0]
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.045     0.322 r  smart_valut_i/door_chance_timeout_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.322    smart_valut_i/p_0_in__3[3]
    SLICE_X42Y29         FDRE                                         r  smart_valut_i/door_chance_timeout_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/door_chance_timeout_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            smart_valut_i/door_chance_timeout_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  smart_valut_i/door_chance_timeout_cnt_reg[0]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  smart_valut_i/door_chance_timeout_cnt_reg[0]/Q
                         net (fo=7, routed)           0.136     0.277    smart_valut_i/door_chance_timeout_cnt_reg[0]
    SLICE_X42Y29         LUT5 (Prop_lut5_I1_O)        0.048     0.325 r  smart_valut_i/door_chance_timeout_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.325    smart_valut_i/p_0_in__3[4]
    SLICE_X42Y29         FDRE                                         r  smart_valut_i/door_chance_timeout_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/person_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            smart_valut_i/person_num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE                         0.000     0.000 r  smart_valut_i/person_num_reg[0]/C
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  smart_valut_i/person_num_reg[0]/Q
                         net (fo=10, routed)          0.144     0.285    smart_valut_i/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.045     0.330 r  smart_valut_i/person_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    smart_valut_i/person_num[2]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  smart_valut_i/person_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            smart_valut_i/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE                         0.000     0.000 r  smart_valut_i/state_reg[0]/C
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  smart_valut_i/state_reg[0]/Q
                         net (fo=16, routed)          0.145     0.286    smart_valut_i/state_reg_n_0_[0]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  smart_valut_i/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.331    smart_valut_i/state[0]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  smart_valut_i/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 smart_valut_i/person_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            smart_valut_i/person_num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE                         0.000     0.000 r  smart_valut_i/person_num_reg[0]/C
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  smart_valut_i/person_num_reg[0]/Q
                         net (fo=10, routed)          0.144     0.285    smart_valut_i/Q[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I0_O)        0.048     0.333 r  smart_valut_i/person_num[3]_i_3/O
                         net (fo=1, routed)           0.000     0.333    smart_valut_i/person_num[3]_i_3_n_0
    SLICE_X42Y28         FDRE                                         r  smart_valut_i/person_num_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockDividerHB_i/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.634ns  (logic 4.086ns (42.416%)  route 5.547ns (57.584%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.565     5.086    clockDividerHB_i/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  clockDividerHB_i/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clockDividerHB_i/dividedClk_reg/Q
                         net (fo=3, routed)           1.395     6.937    smart_valut_i/led_OBUF[15]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  smart_valut_i/led_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.152    11.214    led_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.720 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.720    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDividerHB_i/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 4.081ns (43.009%)  route 5.407ns (56.991%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.565     5.086    clockDividerHB_i/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  clockDividerHB_i/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clockDividerHB_i/dividedClk_reg/Q
                         net (fo=3, routed)           1.395     6.937    smart_valut_i/led_OBUF[15]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  smart_valut_i/led_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.012    11.074    led_OBUF[4]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.574 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.574    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDividerHB_i/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.208ns  (logic 4.094ns (44.468%)  route 5.113ns (55.532%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.565     5.086    clockDividerHB_i/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  clockDividerHB_i/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clockDividerHB_i/dividedClk_reg/Q
                         net (fo=3, routed)           1.395     6.937    smart_valut_i/led_OBUF[15]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  smart_valut_i/led_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.718    10.779    led_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.294 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.294    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDividerHB_i/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.503ns  (logic 4.089ns (48.087%)  route 4.414ns (51.913%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.565     5.086    clockDividerHB_i/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  clockDividerHB_i/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clockDividerHB_i/dividedClk_reg/Q
                         net (fo=3, routed)           1.395     6.937    smart_valut_i/led_OBUF[15]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  smart_valut_i/led_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.019    10.080    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.589 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.589    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDividerHB_i/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.073ns (52.590%)  route 3.672ns (47.410%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.565     5.086    clockDividerHB_i/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  clockDividerHB_i/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clockDividerHB_i/dividedClk_reg/Q
                         net (fo=3, routed)           0.746     6.289    led_OBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.385 r  led_OBUF_BUFG[15]_inst/O
                         net (fo=73, routed)          2.926     9.310    led_OBUF_BUFG[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.832 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.832    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_stable_deb[2].debouncer_sw_i/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.068ns  (logic 1.374ns (22.643%)  route 4.694ns (77.357%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.561     5.082    sw_stable_deb[2].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  sw_stable_deb[2].debouncer_sw_i/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.950     6.551    sw_stable_deb[2].debouncer_sw_i/pipeline_reg_n_0_[0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.152     6.703 f  sw_stable_deb[2].debouncer_sw_i/state[3]_i_14/O
                         net (fo=1, routed)           1.134     7.837    sw_stable_deb[1].debouncer_sw_i/state[0]_i_9_1
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.332     8.169 r  sw_stable_deb[1].debouncer_sw_i/state[3]_i_8/O
                         net (fo=3, routed)           1.006     9.175    smart_valut_i/state19_out__5
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.299 f  smart_valut_i/state[0]_i_9/O
                         net (fo=1, routed)           0.806    10.105    smart_valut_i/state[0]_i_9_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  smart_valut_i/state[0]_i_3/O
                         net (fo=1, routed)           0.797    11.026    smart_valut_i/state[0]_i_3_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.150 r  smart_valut_i/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.150    smart_valut_i/state[0]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  smart_valut_i/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_stable_deb[1].debouncer_sw_i/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.413ns  (logic 1.138ns (21.024%)  route 4.275ns (78.976%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.548     5.069    sw_stable_deb[1].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  sw_stable_deb[1].debouncer_sw_i/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  sw_stable_deb[1].debouncer_sw_i/pipeline_reg[1]/Q
                         net (fo=3, routed)           0.806     6.393    sw_stable_deb[1].debouncer_sw_i/pipeline_reg_n_0_[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.517 r  sw_stable_deb[1].debouncer_sw_i/state[3]_i_11/O
                         net (fo=2, routed)           1.176     7.694    sw_stable_deb[3].debouncer_sw_i/state[3]_i_5
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.818 r  sw_stable_deb[3].debouncer_sw_i/state[3]_i_9/O
                         net (fo=1, routed)           0.636     8.454    sw_stable_deb[5].debouncer_sw_i/state[3]_i_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.578 r  sw_stable_deb[5].debouncer_sw_i/state[3]_i_5/O
                         net (fo=2, routed)           1.001     9.579    smart_valut_i/state21_in
    SLICE_X38Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.703 r  smart_valut_i/state[3]_i_2/O
                         net (fo=1, routed)           0.655    10.358    smart_valut_i/state[3]
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.482 r  smart_valut_i/state[3]_i_1/O
                         net (fo=1, routed)           0.000    10.482    smart_valut_i/state[3]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  smart_valut_i/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_stable_deb[11].debouncer_sw_i/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_i/temp_curr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.091ns  (logic 1.214ns (23.847%)  route 3.877ns (76.153%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.557     5.078    sw_stable_deb[11].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  sw_stable_deb[11].debouncer_sw_i/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  sw_stable_deb[11].debouncer_sw_i/pipeline_reg[2]/Q
                         net (fo=2, routed)           0.870     6.367    sw_stable_deb[11].debouncer_sw_i/pipeline_reg_n_0_[2]
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.299     6.666 r  sw_stable_deb[11].debouncer_sw_i/temp_curr[2]_i_2/O
                         net (fo=4, routed)           1.025     7.691    temp_i/temp_outside[2]
    SLICE_X43Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.815 r  temp_i/temp_curr[3]_i_15/O
                         net (fo=1, routed)           0.707     8.522    temp_i/temp_curr30_out
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.124     8.646 r  temp_i/temp_curr[3]_i_7/O
                         net (fo=2, routed)           0.630     9.276    temp_i/temp_curr[3]_i_7_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.400 r  temp_i/temp_curr[3]_i_8/O
                         net (fo=3, routed)           0.645    10.045    temp_i/p_0_out__0[3]
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.124    10.169 r  temp_i/temp_curr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.169    temp_i/p_0_in__0[2]
    SLICE_X43Y26         FDRE                                         r  temp_i/temp_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_stable_deb[11].debouncer_sw_i/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_i/temp_curr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.035ns  (logic 1.214ns (24.112%)  route 3.821ns (75.888%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.557     5.078    sw_stable_deb[11].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  sw_stable_deb[11].debouncer_sw_i/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  sw_stable_deb[11].debouncer_sw_i/pipeline_reg[2]/Q
                         net (fo=2, routed)           0.870     6.367    sw_stable_deb[11].debouncer_sw_i/pipeline_reg_n_0_[2]
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.299     6.666 r  sw_stable_deb[11].debouncer_sw_i/temp_curr[2]_i_2/O
                         net (fo=4, routed)           1.025     7.691    temp_i/temp_outside[2]
    SLICE_X43Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.815 r  temp_i/temp_curr[3]_i_15/O
                         net (fo=1, routed)           0.707     8.522    temp_i/temp_curr30_out
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.124     8.646 r  temp_i/temp_curr[3]_i_7/O
                         net (fo=2, routed)           0.630     9.276    temp_i/temp_curr[3]_i_7_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.400 r  temp_i/temp_curr[3]_i_8/O
                         net (fo=3, routed)           0.589     9.989    temp_i/p_0_out__0[3]
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.113 r  temp_i/temp_curr[3]_i_2/O
                         net (fo=1, routed)           0.000    10.113    temp_i/p_0_in__0[3]
    SLICE_X43Y26         FDRE                                         r  temp_i/temp_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_stable_deb[11].debouncer_sw_i/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_i/temp_curr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.867ns  (logic 1.214ns (24.944%)  route 3.653ns (75.056%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.557     5.078    sw_stable_deb[11].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  sw_stable_deb[11].debouncer_sw_i/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  sw_stable_deb[11].debouncer_sw_i/pipeline_reg[2]/Q
                         net (fo=2, routed)           0.870     6.367    sw_stable_deb[11].debouncer_sw_i/pipeline_reg_n_0_[2]
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.299     6.666 r  sw_stable_deb[11].debouncer_sw_i/temp_curr[2]_i_2/O
                         net (fo=4, routed)           1.025     7.691    temp_i/temp_outside[2]
    SLICE_X43Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.815 r  temp_i/temp_curr[3]_i_15/O
                         net (fo=1, routed)           0.707     8.522    temp_i/temp_curr30_out
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.124     8.646 r  temp_i/temp_curr[3]_i_7/O
                         net (fo=2, routed)           0.630     9.276    temp_i/temp_curr[3]_i_7_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.400 r  temp_i/temp_curr[3]_i_8/O
                         net (fo=3, routed)           0.421     9.821    temp_i/p_0_out__0[3]
    SLICE_X43Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.945 r  temp_i/temp_curr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.945    temp_i/p_0_in__0[1]
    SLICE_X43Y26         FDRE                                         r  temp_i/temp_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_btnU/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.894%)  route 0.159ns (46.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.556     1.439    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  debouncer_btnU/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  debouncer_btnU/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.159     1.739    smart_valut_i/state_reg[2]_2[0]
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.784 r  smart_valut_i/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    smart_valut_i/state[2]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  smart_valut_i/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_stable_deb[9].debouncer_sw_i/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_i/temp_curr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.186ns (36.612%)  route 0.322ns (63.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.554     1.437    sw_stable_deb[9].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  sw_stable_deb[9].debouncer_sw_i/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sw_stable_deb[9].debouncer_sw_i/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.152     1.730    sw_stable_deb[9].debouncer_sw_i/pipeline_reg_n_0_[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  sw_stable_deb[9].debouncer_sw_i/temp_curr[0]_i_1/O
                         net (fo=1, routed)           0.170     1.945    temp_i/D[0]
    SLICE_X43Y26         FDRE                                         r  temp_i/temp_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btnR/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.231ns (43.641%)  route 0.298ns (56.359%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.555     1.438    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  debouncer_btnR/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  debouncer_btnR/pipeline_reg[1]/Q
                         net (fo=4, routed)           0.174     1.753    debouncer_btnR/pipeline_reg_n_0_[1]
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  debouncer_btnR/state[3]_i_3/O
                         net (fo=3, routed)           0.124     1.922    smart_valut_i/btnR_stable
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.967 r  smart_valut_i/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.967    smart_valut_i/state[3]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  smart_valut_i/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btnU/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/person_num_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.186ns (29.395%)  route 0.447ns (70.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.555     1.438    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  debouncer_btnU/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  debouncer_btnU/pipeline_reg[2]/Q
                         net (fo=3, routed)           0.187     1.766    debouncer_btnU/pipeline_reg[2]_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.811 r  debouncer_btnU/person_num[3]_i_1/O
                         net (fo=7, routed)           0.260     2.071    smart_valut_i/state1
    SLICE_X43Y28         FDRE                                         r  smart_valut_i/person_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btnU/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/person_num_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.186ns (29.395%)  route 0.447ns (70.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.555     1.438    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  debouncer_btnU/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  debouncer_btnU/pipeline_reg[2]/Q
                         net (fo=3, routed)           0.187     1.766    debouncer_btnU/pipeline_reg[2]_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.811 r  debouncer_btnU/person_num[3]_i_1/O
                         net (fo=7, routed)           0.260     2.071    smart_valut_i/state1
    SLICE_X42Y28         FDRE                                         r  smart_valut_i/person_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btnU/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/person_num_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.186ns (29.395%)  route 0.447ns (70.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.555     1.438    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  debouncer_btnU/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  debouncer_btnU/pipeline_reg[2]/Q
                         net (fo=3, routed)           0.187     1.766    debouncer_btnU/pipeline_reg[2]_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.811 r  debouncer_btnU/person_num[3]_i_1/O
                         net (fo=7, routed)           0.260     2.071    smart_valut_i/state1
    SLICE_X42Y28         FDRE                                         r  smart_valut_i/person_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btnU/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/person_num_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.186ns (29.395%)  route 0.447ns (70.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.555     1.438    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  debouncer_btnU/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  debouncer_btnU/pipeline_reg[2]/Q
                         net (fo=3, routed)           0.187     1.766    debouncer_btnU/pipeline_reg[2]_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.811 r  debouncer_btnU/person_num[3]_i_1/O
                         net (fo=7, routed)           0.260     2.071    smart_valut_i/state1
    SLICE_X42Y28         FDRE                                         r  smart_valut_i/person_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btnL/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/morse_hold_time_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.227ns (35.568%)  route 0.411ns (64.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.553     1.436    debouncer_btnL/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  debouncer_btnL/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  debouncer_btnL/pipeline_reg[2]/Q
                         net (fo=2, routed)           0.075     1.639    debouncer_btnL/pipeline_reg_n_0_[2]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.099     1.738 r  debouncer_btnL/morse_hold_time[3]_i_1/O
                         net (fo=5, routed)           0.336     2.074    smart_valut_i/morse_hold_time_reg[3]_0[0]
    SLICE_X35Y14         FDRE                                         r  smart_valut_i/morse_hold_time_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btnL/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/morse_hold_time_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.227ns (35.568%)  route 0.411ns (64.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.553     1.436    debouncer_btnL/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  debouncer_btnL/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  debouncer_btnL/pipeline_reg[2]/Q
                         net (fo=2, routed)           0.075     1.639    debouncer_btnL/pipeline_reg_n_0_[2]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.099     1.738 r  debouncer_btnL/morse_hold_time[3]_i_1/O
                         net (fo=5, routed)           0.336     2.074    smart_valut_i/morse_hold_time_reg[3]_0[0]
    SLICE_X35Y14         FDRE                                         r  smart_valut_i/morse_hold_time_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btnL/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smart_valut_i/morse_hold_time_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.227ns (35.568%)  route 0.411ns (64.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.553     1.436    debouncer_btnL/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  debouncer_btnL/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  debouncer_btnL/pipeline_reg[2]/Q
                         net (fo=2, routed)           0.075     1.639    debouncer_btnL/pipeline_reg_n_0_[2]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.099     1.738 r  debouncer_btnL/morse_hold_time[3]_i_1/O
                         net (fo=5, routed)           0.336     2.074    smart_valut_i/morse_hold_time_reg[3]_0[0]
    SLICE_X35Y14         FDRE                                         r  smart_valut_i/morse_hold_time_reg[2]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           745 Endpoints
Min Delay           745 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.859ns  (logic 1.580ns (20.106%)  route 6.279ns (79.894%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          5.412     6.868    sw_stable_deb[4].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6/O
                         net (fo=32, routed)          0.867     7.859    sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6_n_0
    SLICE_X15Y38         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.447     4.788    sw_stable_deb[4].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[28]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.859ns  (logic 1.580ns (20.106%)  route 6.279ns (79.894%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          5.412     6.868    sw_stable_deb[4].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6/O
                         net (fo=32, routed)          0.867     7.859    sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6_n_0
    SLICE_X15Y38         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.447     4.788    sw_stable_deb[4].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[29]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.859ns  (logic 1.580ns (20.106%)  route 6.279ns (79.894%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          5.412     6.868    sw_stable_deb[4].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6/O
                         net (fo=32, routed)          0.867     7.859    sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6_n_0
    SLICE_X15Y38         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.447     4.788    sw_stable_deb[4].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[30]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.859ns  (logic 1.580ns (20.106%)  route 6.279ns (79.894%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          5.412     6.868    sw_stable_deb[4].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6/O
                         net (fo=32, routed)          0.867     7.859    sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6_n_0
    SLICE_X15Y38         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.447     4.788    sw_stable_deb[4].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[31]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.834ns  (logic 1.580ns (20.170%)  route 6.254ns (79.830%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          5.264     6.720    sw_stable_deb[2].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.844 r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter[0]_i_1__4/O
                         net (fo=32, routed)          0.990     7.834    sw_stable_deb[2].debouncer_sw_i/beatGen/counter[0]_i_1__4_n_0
    SLICE_X31Y34         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.439     4.780    sw_stable_deb[2].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[4]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.834ns  (logic 1.580ns (20.170%)  route 6.254ns (79.830%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          5.264     6.720    sw_stable_deb[2].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.844 r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter[0]_i_1__4/O
                         net (fo=32, routed)          0.990     7.834    sw_stable_deb[2].debouncer_sw_i/beatGen/counter[0]_i_1__4_n_0
    SLICE_X31Y34         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.439     4.780    sw_stable_deb[2].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[5]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.834ns  (logic 1.580ns (20.170%)  route 6.254ns (79.830%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          5.264     6.720    sw_stable_deb[2].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.844 r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter[0]_i_1__4/O
                         net (fo=32, routed)          0.990     7.834    sw_stable_deb[2].debouncer_sw_i/beatGen/counter[0]_i_1__4_n_0
    SLICE_X31Y34         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.439     4.780    sw_stable_deb[2].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[6]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.834ns  (logic 1.580ns (20.170%)  route 6.254ns (79.830%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          5.264     6.720    sw_stable_deb[2].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.844 r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter[0]_i_1__4/O
                         net (fo=32, routed)          0.990     7.834    sw_stable_deb[2].debouncer_sw_i/beatGen/counter[0]_i_1__4_n_0
    SLICE_X31Y34         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.439     4.780    sw_stable_deb[2].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  sw_stable_deb[2].debouncer_sw_i/beatGen/counter_reg[7]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.718ns  (logic 1.580ns (20.473%)  route 6.138ns (79.527%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          5.412     6.868    sw_stable_deb[4].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6/O
                         net (fo=32, routed)          0.726     7.718    sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6_n_0
    SLICE_X15Y37         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.446     4.787    sw_stable_deb[4].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[24]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.718ns  (logic 1.580ns (20.473%)  route 6.138ns (79.527%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          5.412     6.868    sw_stable_deb[4].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6/O
                         net (fo=32, routed)          0.726     7.718    sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6_n_0
    SLICE_X15Y37         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.446     4.787    sw_stable_deb[4].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  sw_stable_deb[4].debouncer_sw_i/beatGen/counter_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_stable_deb[8].debouncer_sw_i/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.223ns (22.461%)  route 0.768ns (77.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.768     0.991    sw_stable_deb[8].debouncer_sw_i/D[0]
    SLICE_X42Y36         FDRE                                         r  sw_stable_deb[8].debouncer_sw_i/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.828     1.955    sw_stable_deb[8].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  sw_stable_deb[8].debouncer_sw_i/pipeline_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            debouncer_btnL/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.219ns (21.217%)  route 0.815ns (78.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.815     1.034    debouncer_btnL/D[0]
    SLICE_X30Y21         FDRE                                         r  debouncer_btnL/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.820     1.947    debouncer_btnL/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  debouncer_btnL/pipeline_reg[0]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_stable_deb[10].debouncer_sw_i/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.226ns (21.223%)  route 0.839ns (78.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.839     1.065    sw_stable_deb[10].debouncer_sw_i/D[0]
    SLICE_X53Y29         FDRE                                         r  sw_stable_deb[10].debouncer_sw_i/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.826     1.953    sw_stable_deb[10].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  sw_stable_deb[10].debouncer_sw_i/pipeline_reg[0]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_stable_deb[10].debouncer_sw_i/beatGen/dividedClk_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.224ns (20.885%)  route 0.850ns (79.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=58, routed)          0.850     1.074    sw_stable_deb[10].debouncer_sw_i/beatGen/led_OBUF[0]
    SLICE_X53Y30         FDRE                                         r  sw_stable_deb[10].debouncer_sw_i/beatGen/dividedClk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.827     1.954    sw_stable_deb[10].debouncer_sw_i/beatGen/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  sw_stable_deb[10].debouncer_sw_i/beatGen/dividedClk_reg/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_stable_deb[11].debouncer_sw_i/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.232ns (20.462%)  route 0.901ns (79.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.901     1.133    sw_stable_deb[11].debouncer_sw_i/D[0]
    SLICE_X47Y33         FDRE                                         r  sw_stable_deb[11].debouncer_sw_i/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.827     1.954    sw_stable_deb[11].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  sw_stable_deb[11].debouncer_sw_i/pipeline_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_stable_deb[14].debouncer_sw_i/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.223ns (19.116%)  route 0.945ns (80.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.945     1.168    sw_stable_deb[14].debouncer_sw_i/D[0]
    SLICE_X45Y25         FDRE                                         r  sw_stable_deb[14].debouncer_sw_i/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.818     1.945    sw_stable_deb[14].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  sw_stable_deb[14].debouncer_sw_i/pipeline_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_stable_deb[9].debouncer_sw_i/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.220ns (18.469%)  route 0.973ns (81.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.973     1.193    sw_stable_deb[9].debouncer_sw_i/pipeline_reg[0]_0[0]
    SLICE_X45Y28         FDRE                                         r  sw_stable_deb[9].debouncer_sw_i/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.822     1.949    sw_stable_deb[9].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  sw_stable_deb[9].debouncer_sw_i/pipeline_reg[0]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_stable_deb[13].debouncer_sw_i/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.221ns (18.442%)  route 0.977ns (81.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.977     1.198    sw_stable_deb[13].debouncer_sw_i/D[0]
    SLICE_X47Y26         FDRE                                         r  sw_stable_deb[13].debouncer_sw_i/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.819     1.946    sw_stable_deb[13].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sw_stable_deb[13].debouncer_sw_i/pipeline_reg[0]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_stable_deb[12].debouncer_sw_i/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.237ns (19.693%)  route 0.965ns (80.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.965     1.202    sw_stable_deb[12].debouncer_sw_i/D[0]
    SLICE_X43Y25         FDRE                                         r  sw_stable_deb[12].debouncer_sw_i/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.817     1.944    sw_stable_deb[12].debouncer_sw_i/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sw_stable_deb[12].debouncer_sw_i/pipeline_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            debouncer_btnR/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.219ns (17.493%)  route 1.034ns (82.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.034     1.253    debouncer_btnR/D[0]
    SLICE_X38Y29         FDRE                                         r  debouncer_btnR/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.821     1.948    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  debouncer_btnR/pipeline_reg[0]/C





