TimeQuest Timing Analyzer report for sc_computer1
Sun Jun 07 16:13:37 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Minimum Pulse Width: 'clock'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; sc_computer1                                       ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C5AF256A7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 24.19 MHz ; 24.19 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -27.979 ; -26437.221    ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.166 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.064 ; -1588.455             ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                 ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -27.979 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.755     ;
; -27.979 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.755     ;
; -27.979 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.755     ;
; -27.979 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.755     ;
; -27.979 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.755     ;
; -27.979 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.755     ;
; -27.823 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.599     ;
; -27.823 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.599     ;
; -27.823 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.599     ;
; -27.823 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.599     ;
; -27.823 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.599     ;
; -27.823 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.599     ;
; -27.822 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.598     ;
; -27.822 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.598     ;
; -27.822 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.598     ;
; -27.822 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.598     ;
; -27.822 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.598     ;
; -27.822 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.598     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -1.263     ; 27.595     ;
; -27.727 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.249     ; 27.517     ;
; -27.727 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.249     ; 27.517     ;
; -27.727 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.249     ; 27.517     ;
; -27.727 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.249     ; 27.517     ;
; -27.727 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.249     ; 27.517     ;
; -27.727 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.249     ; 27.517     ;
; -27.694 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.476     ;
; -27.694 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.476     ;
; -27.694 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.476     ;
; -27.694 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.476     ;
; -27.694 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.476     ;
; -27.694 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.476     ;
; -27.679 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -1.292     ; 27.426     ;
; -27.679 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -1.292     ; 27.426     ;
; -27.679 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -1.292     ; 27.426     ;
; -27.679 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -1.292     ; 27.426     ;
; -27.679 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -1.292     ; 27.426     ;
; -27.679 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -1.292     ; 27.426     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.663 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -1.255     ; 27.447     ;
; -27.649 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[17][30] ; clock        ; clock       ; 1.000        ; -1.252     ; 27.436     ;
; -27.649 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[17][30] ; clock        ; clock       ; 1.000        ; -1.252     ; 27.436     ;
; -27.649 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[17][30] ; clock        ; clock       ; 1.000        ; -1.252     ; 27.436     ;
; -27.649 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[17][30] ; clock        ; clock       ; 1.000        ; -1.252     ; 27.436     ;
; -27.649 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[17][30] ; clock        ; clock       ; 1.000        ; -1.252     ; 27.436     ;
; -27.649 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[17][30] ; clock        ; clock       ; 1.000        ; -1.252     ; 27.436     ;
; -27.623 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.405     ;
; -27.623 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.405     ;
; -27.623 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.405     ;
; -27.623 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.405     ;
; -27.623 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.405     ;
; -27.623 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.405     ;
; -27.619 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.401     ;
; -27.619 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.401     ;
; -27.619 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.401     ;
; -27.619 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.401     ;
; -27.619 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.401     ;
; -27.619 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.401     ;
; -27.612 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[1][30]  ; clock        ; clock       ; 1.000        ; -1.276     ; 27.375     ;
; -27.612 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[1][30]  ; clock        ; clock       ; 1.000        ; -1.276     ; 27.375     ;
; -27.612 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[1][30]  ; clock        ; clock       ; 1.000        ; -1.276     ; 27.375     ;
; -27.612 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[1][30]  ; clock        ; clock       ; 1.000        ; -1.276     ; 27.375     ;
; -27.612 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[1][30]  ; clock        ; clock       ; 1.000        ; -1.276     ; 27.375     ;
; -27.612 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[1][30]  ; clock        ; clock       ; 1.000        ; -1.276     ; 27.375     ;
; -27.604 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.386     ;
; -27.604 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.386     ;
; -27.604 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.386     ;
; -27.604 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.386     ;
; -27.604 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.386     ;
; -27.604 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -1.257     ; 27.386     ;
; -27.602 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.258     ; 27.383     ;
; -27.602 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.258     ; 27.383     ;
; -27.602 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.258     ; 27.383     ;
; -27.602 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.258     ; 27.383     ;
; -27.602 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.258     ; 27.383     ;
; -27.602 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.258     ; 27.383     ;
; -27.598 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[24]              ; clock        ; clock       ; 1.000        ; -1.269     ; 27.368     ;
; -27.598 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[25]              ; clock        ; clock       ; 1.000        ; -1.269     ; 27.368     ;
; -27.598 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[24]              ; clock        ; clock       ; 1.000        ; -1.269     ; 27.368     ;
; -27.598 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[24]              ; clock        ; clock       ; 1.000        ; -1.269     ; 27.368     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.166 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg      ; clock        ; clock       ; 0.000        ; 3.871      ; 4.295      ;
; 0.166 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.000        ; 3.871      ; 4.295      ;
; 0.666 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg      ; clock        ; clock       ; -0.500       ; 3.871      ; 4.295      ;
; 0.666 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; -0.500       ; 3.871      ; 4.295      ;
; 1.435 ; sc_cpu:cpu|dff32:ip|q[2]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0    ; clock        ; clock       ; 0.000        ; 1.262      ; 2.955      ;
; 2.048 ; sc_cpu:cpu|dff32:ip|q[3]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1    ; clock        ; clock       ; 0.000        ; 1.262      ; 3.568      ;
; 2.092 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[13][1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.004      ; 2.392      ;
; 2.409 ; sc_cpu:cpu|dff32:ip|q[5]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3    ; clock        ; clock       ; 0.000        ; 1.258      ; 3.925      ;
; 2.787 ; sc_cpu:cpu|dff32:ip|q[7]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 1.257      ; 4.302      ;
; 2.823 ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.884 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.119      ;
; 2.962 ; sc_cpu:cpu|dff32:ip|q[4]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2    ; clock        ; clock       ; 0.000        ; 1.263      ; 4.483      ;
; 3.068 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[14][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.017     ; 3.347      ;
; 3.085 ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.381      ;
; 3.091 ; sc_cpu:cpu|dff32:ip|q[0]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[27][0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.003      ; 3.390      ;
; 3.092 ; sc_cpu:cpu|dff32:ip|q[0]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[23][0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.003      ; 3.391      ;
; 3.249 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[12][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.024     ; 3.521      ;
; 3.251 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[15][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.024     ; 3.523      ;
; 3.275 ; sc_cpu:cpu|regfile:rf|register[6][0]                                                                                                 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 1.294      ; 4.327      ;
; 3.300 ; sc_cpu:cpu|dff32:ip|q[6]                                                                                                             ; sc_cpu:cpu|dff32:ip|q[6]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 3.596      ;
; 3.327 ; sc_cpu:cpu|dff32:ip|q[13]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[13]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.623      ;
; 3.335 ; sc_cpu:cpu|dff32:ip|q[10]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[10]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.631      ;
; 3.343 ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.639      ;
; 3.390 ; sc_cpu:cpu|dff32:ip|q[7]                                                                                                             ; sc_cpu:cpu|dff32:ip|q[7]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 3.686      ;
; 3.405 ; sc_cpu:cpu|dff32:ip|q[15]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[15]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.701      ;
; 3.405 ; sc_cpu:cpu|regfile:rf|register[3][0]                                                                                                 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 1.288      ; 4.451      ;
; 3.509 ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.805      ;
; 3.552 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.848      ;
; 3.564 ; sc_cpu:cpu|dff32:ip|q[15]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[23][15]                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 3.860      ;
; 3.598 ; sc_cpu:cpu|regfile:rf|register[11][0]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 1.277      ; 4.633      ;
; 3.653 ; sc_cpu:cpu|regfile:rf|register[10][9]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock        ; clock       ; -0.500       ; 1.272      ; 4.683      ;
; 3.673 ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.969      ;
; 3.674 ; sc_cpu:cpu|dff32:ip|q[6]                                                                                                             ; sc_cpu:cpu|dff32:ip|q[7]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.006      ; 3.976      ;
; 3.683 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[27][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.033     ; 3.946      ;
; 3.684 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[23][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.033     ; 3.947      ;
; 3.705 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 4.001      ;
; 3.712 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 4.008      ;
; 3.729 ; sc_cpu:cpu|regfile:rf|register[3][18]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4 ; clock        ; clock       ; -0.500       ; 1.266      ; 4.753      ;
; 3.739 ; sc_cpu:cpu|regfile:rf|register[6][18]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4 ; clock        ; clock       ; -0.500       ; 1.265      ; 4.762      ;
; 3.762 ; sc_cpu:cpu|dff32:ip|q[27]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 4.059      ;
; 3.778 ; sc_cpu:cpu|dff32:ip|q[12]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[12]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 4.074      ;
; 3.780 ; sc_cpu:cpu|dff32:ip|q[12]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[13]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.008     ; 4.068      ;
; 3.780 ; sc_cpu:cpu|regfile:rf|register[3][9]                                                                                                 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock        ; clock       ; -0.500       ; 1.264      ; 4.802      ;
; 3.781 ; sc_cpu:cpu|dff32:ip|q[6]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 1.263      ; 5.302      ;
; 3.788 ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 4.084      ;
; 3.799 ; sc_cpu:cpu|regfile:rf|register[3][11]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock        ; clock       ; -0.500       ; 1.275      ; 4.832      ;
; 3.809 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 4.105      ;
; 3.815 ; sc_cpu:cpu|dff32:ip|q[17]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[28][17]                                                                                              ; clock        ; clock       ; 0.000        ; -0.016     ; 4.095      ;
; 3.824 ; sc_cpu:cpu|dff32:ip|q[27]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[27]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 4.120      ;
; 3.826 ; sc_cpu:cpu|regfile:rf|register[2][9]                                                                                                 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock        ; clock       ; -0.500       ; 1.264      ; 4.848      ;
; 3.832 ; sc_cpu:cpu|dff32:ip|q[10]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[13]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.006      ; 4.134      ;
; 3.866 ; sc_cpu:cpu|dff32:ip|q[27]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 4.163      ;
; 3.884 ; sc_cpu:cpu|dff32:ip|q[16]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[16]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 4.180      ;
; 3.889 ; sc_cpu:cpu|dff32:ip|q[4]                                                                                                             ; sc_cpu:cpu|dff32:ip|q[5]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.005      ; 4.190      ;
; 3.907 ; sc_cpu:cpu|dff32:ip|q[4]                                                                                                             ; sc_cpu:cpu|dff32:ip|q[7]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.006      ; 4.209      ;
; 3.936 ; sc_cpu:cpu|dff32:ip|q[23]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 4.232      ;
; 3.938 ; sc_cpu:cpu|dff32:ip|q[4]                                                                                                             ; sc_cpu:cpu|dff32:ip|q[6]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 4.234      ;
; 3.946 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[9][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.014     ; 4.228      ;
; 3.946 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[8][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.014     ; 4.228      ;
; 3.963 ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[12][30]                                                                                              ; clock        ; clock       ; 0.000        ; 0.004      ; 4.263      ;
; 3.964 ; sc_cpu:cpu|dff32:ip|q[4]                                                                                                             ; sc_cpu:cpu|dff32:ip|q[4]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 4.260      ;
; 3.978 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 4.274      ;
; 3.988 ; sc_cpu:cpu|regfile:rf|register[3][1]                                                                                                 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock        ; clock       ; -0.500       ; 1.273      ; 5.019      ;
; 3.989 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[30][1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.004      ; 4.289      ;
; 3.990 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[3][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.014     ; 4.272      ;
; 3.990 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[2][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.014     ; 4.272      ;
; 4.010 ; sc_cpu:cpu|regfile:rf|register[26][18]                                                                                               ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4 ; clock        ; clock       ; -0.500       ; 1.250      ; 5.018      ;
; 4.014 ; sc_cpu:cpu|regfile:rf|register[10][5]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock        ; clock       ; -0.500       ; 1.272      ; 5.044      ;
; 4.018 ; sc_cpu:cpu|dff32:ip|q[0]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[15][0]                                                                                               ; clock        ; clock       ; 0.000        ; -0.031     ; 4.283      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.465 ; 0.465 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; clock     ; clock      ; -0.166 ; -0.166 ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 30.936 ; 30.936 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 30.253 ; 30.253 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 28.834 ; 28.834 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 27.636 ; 27.636 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 26.884 ; 26.884 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 28.072 ; 28.072 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 28.566 ; 28.566 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 30.720 ; 30.720 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 30.789 ; 30.789 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 27.872 ; 27.872 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 27.712 ; 27.712 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 29.151 ; 29.151 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 28.256 ; 28.256 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 28.729 ; 28.729 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 27.629 ; 27.629 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 27.622 ; 27.622 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 27.763 ; 27.763 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 28.136 ; 28.136 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 29.240 ; 29.240 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 29.482 ; 29.482 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 30.936 ; 30.936 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 29.387 ; 29.387 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 28.543 ; 28.543 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 29.174 ; 29.174 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 29.772 ; 29.772 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 28.846 ; 28.846 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 29.300 ; 29.300 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 30.491 ; 30.491 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 30.157 ; 30.157 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 28.682 ; 28.682 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 27.882 ; 27.882 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 30.415 ; 30.415 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 28.539 ; 28.539 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.833  ; 5.833  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 5.565  ; 5.565  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 15.047 ; 15.047 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 13.668 ; 13.668 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 13.279 ; 13.279 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 12.891 ; 12.891 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 12.732 ; 12.732 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 14.021 ; 14.021 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 13.669 ; 13.669 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 13.701 ; 13.701 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 14.226 ; 14.226 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 15.047 ; 15.047 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 12.967 ; 12.967 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 12.850 ; 12.850 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 15.036 ; 15.036 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 12.421 ; 12.421 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 12.792 ; 12.792 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 13.745 ; 13.745 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 14.487 ; 14.487 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 12.496 ; 12.496 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 12.577 ; 12.577 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 12.782 ; 12.782 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 12.516 ; 12.516 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 14.348 ; 14.348 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 12.834 ; 12.834 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 12.847 ; 12.847 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 12.647 ; 12.647 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 13.258 ; 13.258 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 14.103 ; 14.103 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 12.553 ; 12.553 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 12.669 ; 12.669 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 13.522 ; 13.522 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 12.628 ; 12.628 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 13.049 ; 13.049 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 13.753 ; 13.753 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 8.223  ; 8.223  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 7.699  ; 7.699  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 7.137  ; 7.137  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 7.436  ; 7.436  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 7.674  ; 7.674  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 7.980  ; 7.980  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 7.149  ; 7.149  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 8.223  ; 8.223  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 7.038  ; 7.038  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 7.448  ; 7.448  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 6.968  ; 6.968  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 6.656  ; 6.656  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 7.716  ; 7.716  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 7.146  ; 7.146  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 6.643  ; 6.643  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 7.050  ; 7.050  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 6.695  ; 6.695  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 7.032  ; 7.032  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 7.081  ; 7.081  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 7.149  ; 7.149  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 7.045  ; 7.045  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 7.006  ; 7.006  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 7.743  ; 7.743  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 7.073  ; 7.073  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 7.163  ; 7.163  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 8.126  ; 8.126  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 7.814  ; 7.814  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 7.368  ; 7.368  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 7.294  ; 7.294  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 7.086  ; 7.086  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 6.773  ; 6.773  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 6.818  ; 6.818  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 7.045  ; 7.045  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.833  ; 5.833  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 5.565  ; 5.565  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 14.073 ; 14.073 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 12.863 ; 12.863 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 12.209 ; 12.209 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 12.342 ; 12.342 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 12.489 ; 12.489 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 13.196 ; 13.196 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 12.386 ; 12.386 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 12.545 ; 12.545 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 12.452 ; 12.452 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 12.445 ; 12.445 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 12.416 ; 12.416 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 12.946 ; 12.946 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 13.295 ; 13.295 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 12.446 ; 12.446 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 12.704 ; 12.704 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 12.801 ; 12.801 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 13.061 ; 13.061 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 14.073 ; 14.073 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 13.984 ; 13.984 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 13.990 ; 13.990 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 13.500 ; 13.500 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 12.522 ; 12.522 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 12.531 ; 12.531 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 12.447 ; 12.447 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 12.475 ; 12.475 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 12.470 ; 12.470 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 13.469 ; 13.469 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 13.105 ; 13.105 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 12.468 ; 12.468 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 12.284 ; 12.284 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 12.398 ; 12.398 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 13.282 ; 13.282 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 12.670 ; 12.670 ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 10.762 ; 10.762 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 13.616 ; 13.616 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 13.480 ; 13.480 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 13.430 ; 13.430 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 13.301 ; 13.301 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 12.496 ; 12.496 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 13.800 ; 13.800 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 15.868 ; 15.868 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 13.057 ; 13.057 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 12.927 ; 12.927 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 10.873 ; 10.873 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 13.441 ; 13.441 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 11.759 ; 11.759 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 12.927 ; 12.927 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 11.194 ; 11.194 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 12.977 ; 12.977 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 12.504 ; 12.504 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 12.339 ; 12.339 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 11.863 ; 11.863 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 11.362 ; 11.362 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 13.497 ; 13.497 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 12.003 ; 12.003 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 12.166 ; 12.166 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 12.576 ; 12.576 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 10.762 ; 10.762 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 12.841 ; 12.841 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 13.332 ; 13.332 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 12.457 ; 12.457 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 14.589 ; 14.589 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 14.144 ; 14.144 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 12.155 ; 12.155 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 12.379 ; 12.379 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 13.955 ; 13.955 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.833  ; 5.833  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 5.565  ; 5.565  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 12.421 ; 12.421 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 13.668 ; 13.668 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 13.279 ; 13.279 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 12.891 ; 12.891 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 12.732 ; 12.732 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 14.021 ; 14.021 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 13.669 ; 13.669 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 13.701 ; 13.701 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 14.226 ; 14.226 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 15.047 ; 15.047 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 12.967 ; 12.967 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 12.850 ; 12.850 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 15.036 ; 15.036 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 12.421 ; 12.421 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 12.792 ; 12.792 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 13.745 ; 13.745 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 14.487 ; 14.487 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 12.496 ; 12.496 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 12.577 ; 12.577 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 12.782 ; 12.782 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 12.516 ; 12.516 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 14.348 ; 14.348 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 12.834 ; 12.834 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 12.847 ; 12.847 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 12.647 ; 12.647 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 13.258 ; 13.258 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 14.103 ; 14.103 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 12.553 ; 12.553 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 12.669 ; 12.669 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 13.522 ; 13.522 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 12.628 ; 12.628 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 13.049 ; 13.049 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 13.753 ; 13.753 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 6.643  ; 6.643  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 7.699  ; 7.699  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 7.137  ; 7.137  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 7.436  ; 7.436  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 7.674  ; 7.674  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 7.980  ; 7.980  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 7.149  ; 7.149  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 8.223  ; 8.223  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 7.038  ; 7.038  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 7.448  ; 7.448  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 6.968  ; 6.968  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 6.656  ; 6.656  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 7.716  ; 7.716  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 7.146  ; 7.146  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 6.643  ; 6.643  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 7.050  ; 7.050  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 6.695  ; 6.695  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 7.032  ; 7.032  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 7.081  ; 7.081  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 7.149  ; 7.149  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 7.045  ; 7.045  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 7.006  ; 7.006  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 7.743  ; 7.743  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 7.073  ; 7.073  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 7.163  ; 7.163  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 8.126  ; 8.126  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 7.814  ; 7.814  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 7.368  ; 7.368  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 7.294  ; 7.294  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 7.086  ; 7.086  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 6.773  ; 6.773  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 6.818  ; 6.818  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 7.045  ; 7.045  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.833  ; 5.833  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 5.565  ; 5.565  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 12.209 ; 12.209 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 12.863 ; 12.863 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 12.209 ; 12.209 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 12.342 ; 12.342 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 12.489 ; 12.489 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 13.196 ; 13.196 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 12.386 ; 12.386 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 12.545 ; 12.545 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 12.452 ; 12.452 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 12.445 ; 12.445 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 12.416 ; 12.416 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 12.946 ; 12.946 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 13.295 ; 13.295 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 12.446 ; 12.446 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 12.704 ; 12.704 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 12.801 ; 12.801 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 13.061 ; 13.061 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 14.073 ; 14.073 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 13.984 ; 13.984 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 13.990 ; 13.990 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 13.500 ; 13.500 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 12.522 ; 12.522 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 12.531 ; 12.531 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 12.447 ; 12.447 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 12.475 ; 12.475 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 12.470 ; 12.470 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 13.469 ; 13.469 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 13.105 ; 13.105 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 12.468 ; 12.468 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 12.284 ; 12.284 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 12.398 ; 12.398 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 13.282 ; 13.282 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 12.670 ; 12.670 ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 8.368 ;       ;       ; 8.368 ;
; mem_clk    ; imem_clk    ;       ; 7.998 ; 7.998 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 8.368 ;       ;       ; 8.368 ;
; mem_clk    ; imem_clk    ;       ; 7.998 ; 7.998 ;       ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -9.868 ; -9293.508     ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -0.307 ; -0.614        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1346.456             ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.868 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.407     ;
; -9.868 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.407     ;
; -9.868 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.407     ;
; -9.868 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.407     ;
; -9.868 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.407     ;
; -9.868 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[6]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.407     ;
; -9.821 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.360     ;
; -9.821 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.360     ;
; -9.821 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.360     ;
; -9.821 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.360     ;
; -9.821 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.360     ;
; -9.821 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.360     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[4]               ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.820 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.359     ;
; -9.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.358     ;
; -9.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.358     ;
; -9.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.358     ;
; -9.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.358     ;
; -9.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.358     ;
; -9.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -0.491     ; 10.358     ;
; -9.769 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -0.479     ; 10.320     ;
; -9.769 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -0.479     ; 10.320     ;
; -9.769 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -0.479     ; 10.320     ;
; -9.769 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -0.479     ; 10.320     ;
; -9.769 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -0.479     ; 10.320     ;
; -9.769 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -0.479     ; 10.320     ;
; -9.762 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.306     ;
; -9.762 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.306     ;
; -9.762 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.306     ;
; -9.762 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.306     ;
; -9.762 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.306     ;
; -9.762 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.306     ;
; -9.759 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -0.514     ; 10.275     ;
; -9.759 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -0.514     ; 10.275     ;
; -9.759 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -0.514     ; 10.275     ;
; -9.759 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -0.514     ; 10.275     ;
; -9.759 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -0.514     ; 10.275     ;
; -9.759 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[31][30] ; clock        ; clock       ; 1.000        ; -0.514     ; 10.275     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.285     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.287     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.285     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.285     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.285     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.285     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.285     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.287     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.287     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.287     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.287     ;
; -9.741 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[10][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.287     ;
; -9.739 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.285     ;
; -9.739 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.285     ;
; -9.739 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.285     ;
; -9.739 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.285     ;
; -9.739 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.285     ;
; -9.739 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[11][30] ; clock        ; clock       ; 1.000        ; -0.484     ; 10.285     ;
; -9.738 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.282     ;
; -9.738 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.282     ;
; -9.738 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.282     ;
; -9.738 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.282     ;
; -9.738 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.282     ;
; -9.738 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.282     ;
; -9.737 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.281     ;
; -9.737 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.281     ;
; -9.737 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.281     ;
; -9.737 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.281     ;
; -9.737 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.281     ;
; -9.737 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.281     ;
; -9.731 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.275     ;
; -9.731 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.275     ;
; -9.731 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.275     ;
; -9.731 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.275     ;
; -9.731 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.275     ;
; -9.731 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.275     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[5]               ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[5]               ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[5]               ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[5]               ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[5]               ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[5]               ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.729 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[20]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.273     ;
; -9.726 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[8]               ; clock        ; clock       ; 1.000        ; -0.486     ; 10.270     ;
; -9.726 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[16]              ; clock        ; clock       ; 1.000        ; -0.486     ; 10.270     ;
; -9.726 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[8]               ; clock        ; clock       ; 1.000        ; -0.486     ; 10.270     ;
; -9.726 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[8]               ; clock        ; clock       ; 1.000        ; -0.486     ; 10.270     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                 ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.307 ; clock                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg     ; clock        ; clock       ; 0.000        ; 1.851      ; 1.679      ;
; -0.307 ; clock                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg      ; clock        ; clock       ; 0.000        ; 1.851      ; 1.679      ;
; 0.193  ; clock                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg     ; clock        ; clock       ; -0.500       ; 1.851      ; 1.679      ;
; 0.193  ; clock                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg      ; clock        ; clock       ; -0.500       ; 1.851      ; 1.679      ;
; 0.479  ; sc_cpu:cpu|dff32:ip|q[2]             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0   ; clock        ; clock       ; 0.000        ; 0.490      ; 1.104      ;
; 0.695  ; sc_cpu:cpu|dff32:ip|q[3]             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1   ; clock        ; clock       ; 0.000        ; 0.490      ; 1.320      ;
; 0.695  ; sc_cpu:cpu|dff32:ip|q[1]             ; sc_cpu:cpu|regfile:rf|register[13][1]                                                                                              ; clock        ; clock       ; 0.000        ; 0.005      ; 0.848      ;
; 0.833  ; sc_cpu:cpu|dff32:ip|q[5]             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.486      ; 1.454      ;
; 0.968  ; sc_cpu:cpu|dff32:ip|q[30]            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.116      ;
; 0.985  ; sc_cpu:cpu|dff32:ip|q[7]             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.486      ; 1.606      ;
; 1.025  ; sc_cpu:cpu|dff32:ip|q[4]             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.491      ; 1.651      ;
; 1.031  ; sc_cpu:cpu|dff32:ip|q[29]            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.179      ;
; 1.061  ; sc_cpu:cpu|dff32:ip|q[1]             ; sc_cpu:cpu|regfile:rf|register[14][1]                                                                                              ; clock        ; clock       ; 0.000        ; -0.016     ; 1.193      ;
; 1.097  ; sc_cpu:cpu|dff32:ip|q[6]             ; sc_cpu:cpu|dff32:ip|q[6]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.245      ;
; 1.098  ; sc_cpu:cpu|dff32:ip|q[0]             ; sc_cpu:cpu|regfile:rf|register[27][0]                                                                                              ; clock        ; clock       ; 0.000        ; 0.002      ; 1.248      ;
; 1.099  ; sc_cpu:cpu|dff32:ip|q[0]             ; sc_cpu:cpu|regfile:rf|register[23][0]                                                                                              ; clock        ; clock       ; 0.000        ; 0.002      ; 1.249      ;
; 1.108  ; sc_cpu:cpu|dff32:ip|q[29]            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.256      ;
; 1.112  ; sc_cpu:cpu|dff32:ip|q[10]            ; sc_cpu:cpu|dff32:ip|q[10]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.260      ;
; 1.114  ; sc_cpu:cpu|dff32:ip|q[13]            ; sc_cpu:cpu|dff32:ip|q[13]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.262      ;
; 1.125  ; sc_cpu:cpu|dff32:ip|q[7]             ; sc_cpu:cpu|dff32:ip|q[7]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.273      ;
; 1.146  ; sc_cpu:cpu|dff32:ip|q[15]            ; sc_cpu:cpu|dff32:ip|q[15]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.294      ;
; 1.164  ; sc_cpu:cpu|dff32:ip|q[1]             ; sc_cpu:cpu|regfile:rf|register[12][1]                                                                                              ; clock        ; clock       ; 0.000        ; -0.021     ; 1.291      ;
; 1.167  ; sc_cpu:cpu|dff32:ip|q[1]             ; sc_cpu:cpu|regfile:rf|register[15][1]                                                                                              ; clock        ; clock       ; 0.000        ; -0.021     ; 1.294      ;
; 1.190  ; sc_cpu:cpu|dff32:ip|q[6]             ; sc_cpu:cpu|dff32:ip|q[7]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.005      ; 1.343      ;
; 1.199  ; sc_cpu:cpu|dff32:ip|q[22]            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.347      ;
; 1.207  ; sc_cpu:cpu|dff32:ip|q[31]            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.355      ;
; 1.230  ; sc_cpu:cpu|dff32:ip|q[15]            ; sc_cpu:cpu|regfile:rf|register[23][15]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.378      ;
; 1.235  ; sc_cpu:cpu|dff32:ip|q[28]            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.383      ;
; 1.241  ; sc_cpu:cpu|dff32:ip|q[30]            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.389      ;
; 1.252  ; sc_cpu:cpu|dff32:ip|q[12]            ; sc_cpu:cpu|dff32:ip|q[13]                                                                                                          ; clock        ; clock       ; 0.000        ; -0.007     ; 1.393      ;
; 1.257  ; sc_cpu:cpu|dff32:ip|q[28]            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.405      ;
; 1.259  ; sc_cpu:cpu|dff32:ip|q[10]            ; sc_cpu:cpu|dff32:ip|q[13]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.005      ; 1.412      ;
; 1.261  ; sc_cpu:cpu|dff32:ip|q[28]            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.409      ;
; 1.266  ; sc_cpu:cpu|dff32:ip|q[27]            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.414      ;
; 1.267  ; sc_cpu:cpu|dff32:ip|q[17]            ; sc_cpu:cpu|regfile:rf|register[28][17]                                                                                             ; clock        ; clock       ; 0.000        ; -0.014     ; 1.401      ;
; 1.277  ; sc_cpu:cpu|dff32:ip|q[4]             ; sc_cpu:cpu|dff32:ip|q[5]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.005      ; 1.430      ;
; 1.283  ; sc_cpu:cpu|dff32:ip|q[12]            ; sc_cpu:cpu|dff32:ip|q[12]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.431      ;
; 1.283  ; sc_cpu:cpu|dff32:ip|q[29]            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.431      ;
; 1.286  ; sc_cpu:cpu|dff32:ip|q[4]             ; sc_cpu:cpu|dff32:ip|q[7]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.005      ; 1.439      ;
; 1.288  ; sc_cpu:cpu|dff32:ip|q[27]            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.436      ;
; 1.291  ; sc_cpu:cpu|dff32:ip|q[4]             ; sc_cpu:cpu|dff32:ip|q[6]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.439      ;
; 1.301  ; sc_cpu:cpu|dff32:ip|q[16]            ; sc_cpu:cpu|dff32:ip|q[16]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.449      ;
; 1.302  ; sc_cpu:cpu|dff32:ip|q[27]            ; sc_cpu:cpu|dff32:ip|q[27]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.450      ;
; 1.319  ; sc_cpu:cpu|dff32:ip|q[4]             ; sc_cpu:cpu|dff32:ip|q[4]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.467      ;
; 1.325  ; sc_cpu:cpu|dff32:ip|q[6]             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.491      ; 1.951      ;
; 1.340  ; sc_cpu:cpu|dff32:ip|q[1]             ; sc_cpu:cpu|regfile:rf|register[27][1]                                                                                              ; clock        ; clock       ; 0.000        ; -0.028     ; 1.460      ;
; 1.341  ; sc_cpu:cpu|dff32:ip|q[1]             ; sc_cpu:cpu|regfile:rf|register[23][1]                                                                                              ; clock        ; clock       ; 0.000        ; -0.028     ; 1.461      ;
; 1.359  ; sc_cpu:cpu|dff32:ip|q[9]             ; sc_cpu:cpu|dff32:ip|q[10]                                                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 1.506      ;
; 1.362  ; sc_cpu:cpu|dff32:ip|q[23]            ; sc_cpu:cpu|dff32:ip|q[23]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.510      ;
; 1.365  ; sc_cpu:cpu|dff32:ip|q[29]            ; sc_cpu:cpu|regfile:rf|register[23][29]                                                                                             ; clock        ; clock       ; 0.000        ; -0.023     ; 1.490      ;
; 1.368  ; sc_cpu:cpu|dff32:ip|q[13]            ; sc_cpu:cpu|dff32:ip|q[15]                                                                                                          ; clock        ; clock       ; 0.000        ; -0.005     ; 1.511      ;
; 1.372  ; sc_cpu:cpu|dff32:ip|q[30]            ; sc_cpu:cpu|regfile:rf|register[12][30]                                                                                             ; clock        ; clock       ; 0.000        ; 0.005      ; 1.525      ;
; 1.372  ; sc_cpu:cpu|dff32:ip|q[23]            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.520      ;
; 1.379  ; sc_cpu:cpu|dff32:ip|q[5]             ; sc_cpu:cpu|dff32:ip|q[5]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.527      ;
; 1.388  ; sc_cpu:cpu|dff32:ip|q[10]            ; sc_cpu:cpu|dff32:ip|q[12]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.012      ; 1.548      ;
; 1.391  ; sc_cpu:cpu|dff32:ip|q[27]            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.539      ;
; 1.393  ; sc_cpu:cpu|dff32:ip|q[19]            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.541      ;
; 1.394  ; sc_cpu:cpu|dff32:ip|q[23]            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.542      ;
; 1.394  ; sc_cpu:cpu|regfile:rf|register[6][0] ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; -0.500       ; 0.519      ; 1.548      ;
; 1.395  ; sc_cpu:cpu|dff32:ip|q[22]            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.543      ;
; 1.401  ; sc_cpu:cpu|dff32:ip|q[6]             ; sc_cpu:cpu|dff32:ip|q[10]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.549      ;
; 1.404  ; sc_cpu:cpu|dff32:ip|q[18]            ; sc_cpu:cpu|dff32:ip|q[18]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.552      ;
; 1.404  ; sc_cpu:cpu|dff32:ip|q[21]            ; sc_cpu:cpu|dff32:ip|q[21]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.552      ;
; 1.407  ; sc_cpu:cpu|dff32:ip|q[12]            ; sc_cpu:cpu|dff32:ip|q[15]                                                                                                          ; clock        ; clock       ; 0.000        ; -0.012     ; 1.543      ;
; 1.408  ; sc_cpu:cpu|dff32:ip|q[4]             ; sc_cpu:cpu|regfile:rf|register[23][4]                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.556      ;
; 1.408  ; sc_cpu:cpu|dff32:ip|q[9]             ; sc_cpu:cpu|dff32:ip|q[13]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.004      ; 1.560      ;
; 1.410  ; sc_cpu:cpu|dff32:ip|q[28]            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.558      ;
; 1.412  ; sc_cpu:cpu|dff32:ip|q[8]             ; sc_cpu:cpu|dff32:ip|q[8]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.560      ;
; 1.412  ; sc_cpu:cpu|regfile:rf|register[3][0] ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; -0.500       ; 0.512      ; 1.559      ;
; 1.413  ; sc_cpu:cpu|dff32:ip|q[26]            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.004      ; 1.565      ;
; 1.414  ; sc_cpu:cpu|dff32:ip|q[10]            ; sc_cpu:cpu|dff32:ip|q[15]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.562      ;
; 1.417  ; sc_cpu:cpu|dff32:ip|q[17]            ; sc_cpu:cpu|dff32:ip|q[17]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.565      ;
; 1.417  ; sc_cpu:cpu|dff32:ip|q[22]            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.565      ;
; 1.423  ; sc_cpu:cpu|dff32:ip|q[17]            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.005      ; 1.576      ;
; 1.424  ; sc_cpu:cpu|dff32:ip|q[15]            ; sc_cpu:cpu|dff32:ip|q[16]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.005      ; 1.577      ;
; 1.426  ; sc_cpu:cpu|dff32:ip|q[0]             ; sc_cpu:cpu|regfile:rf|register[30][0]                                                                                              ; clock        ; clock       ; 0.000        ; 0.009      ; 1.583      ;
; 1.427  ; sc_cpu:cpu|dff32:ip|q[0]             ; sc_cpu:cpu|regfile:rf|register[22][0]                                                                                              ; clock        ; clock       ; 0.000        ; 0.009      ; 1.584      ;
; 1.429  ; sc_cpu:cpu|dff32:ip|q[9]             ; sc_cpu:cpu|dff32:ip|q[9]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.577      ;
; 1.429  ; sc_cpu:cpu|dff32:ip|q[25]            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.009      ; 1.586      ;
; 1.435  ; sc_cpu:cpu|dff32:ip|q[26]            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.004      ; 1.587      ;
; 1.435  ; sc_cpu:cpu|dff32:ip|q[7]             ; sc_cpu:cpu|dff32:ip|q[10]                                                                                                          ; clock        ; clock       ; 0.000        ; -0.005     ; 1.578      ;
; 1.435  ; sc_cpu:cpu|dff32:ip|q[6]             ; sc_cpu:cpu|dff32:ip|q[8]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.005      ; 1.588      ;
; 1.436  ; sc_cpu:cpu|dff32:ip|q[0]             ; sc_cpu:cpu|regfile:rf|register[8][0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.011      ; 1.595      ;
; 1.436  ; sc_cpu:cpu|dff32:ip|q[21]            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.584      ;
; 1.437  ; sc_cpu:cpu|dff32:ip|q[23]            ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                          ; clock        ; clock       ; 0.000        ; -0.009     ; 1.576      ;
; 1.439  ; sc_cpu:cpu|dff32:ip|q[23]            ; sc_cpu:cpu|regfile:rf|register[21][23]                                                                                             ; clock        ; clock       ; 0.000        ; -0.001     ; 1.586      ;
; 1.441  ; sc_cpu:cpu|dff32:ip|q[17]            ; sc_cpu:cpu|regfile:rf|register[3][17]                                                                                              ; clock        ; clock       ; 0.000        ; -0.014     ; 1.575      ;
; 1.441  ; sc_cpu:cpu|dff32:ip|q[16]            ; sc_cpu:cpu|regfile:rf|register[28][17]                                                                                             ; clock        ; clock       ; 0.000        ; -0.019     ; 1.570      ;
; 1.441  ; sc_cpu:cpu|dff32:ip|q[27]            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.589      ;
; 1.442  ; sc_cpu:cpu|dff32:ip|q[1]             ; sc_cpu:cpu|regfile:rf|register[30][1]                                                                                              ; clock        ; clock       ; 0.000        ; 0.004      ; 1.594      ;
; 1.445  ; sc_cpu:cpu|dff32:ip|q[1]             ; sc_cpu:cpu|regfile:rf|register[3][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.009     ; 1.584      ;
; 1.445  ; sc_cpu:cpu|dff32:ip|q[1]             ; sc_cpu:cpu|regfile:rf|register[2][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.009     ; 1.584      ;
; 1.445  ; sc_cpu:cpu|dff32:ip|q[22]            ; sc_cpu:cpu|regfile:rf|register[21][22]                                                                                             ; clock        ; clock       ; 0.000        ; -0.005     ; 1.588      ;
; 1.445  ; sc_cpu:cpu|dff32:ip|q[20]            ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.593      ;
; 1.449  ; sc_cpu:cpu|dff32:ip|q[18]            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.450  ; sc_cpu:cpu|dff32:ip|q[6]             ; sc_cpu:cpu|dff32:ip|q[13]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.005      ; 1.603      ;
; 1.451  ; sc_cpu:cpu|dff32:ip|q[25]            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.009      ; 1.608      ;
; 1.452  ; sc_cpu:cpu|dff32:ip|q[13]            ; sc_cpu:cpu|regfile:rf|register[23][15]                                                                                             ; clock        ; clock       ; 0.000        ; -0.005     ; 1.595      ;
; 1.452  ; sc_cpu:cpu|dff32:ip|q[20]            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.600      ;
; 1.454  ; sc_cpu:cpu|dff32:ip|q[1]             ; sc_cpu:cpu|regfile:rf|register[31][1]                                                                                              ; clock        ; clock       ; 0.000        ; -0.008     ; 1.594      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; clock     ; clock      ; -0.171 ; -0.171 ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.307 ; 0.307 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 12.458 ; 12.458 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 12.181 ; 12.181 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 11.485 ; 11.485 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 11.150 ; 11.150 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 10.849 ; 10.849 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 11.313 ; 11.313 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 11.487 ; 11.487 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 12.458 ; 12.458 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 12.258 ; 12.258 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 11.120 ; 11.120 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 11.142 ; 11.142 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 11.594 ; 11.594 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 11.434 ; 11.434 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 11.525 ; 11.525 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 11.125 ; 11.125 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 11.119 ; 11.119 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 11.296 ; 11.296 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 11.314 ; 11.314 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 11.704 ; 11.704 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 11.788 ; 11.788 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 12.380 ; 12.380 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 11.768 ; 11.768 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 11.499 ; 11.499 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 11.665 ; 11.665 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 11.973 ; 11.973 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 11.638 ; 11.638 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 11.805 ; 11.805 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 12.025 ; 12.025 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 11.930 ; 11.930 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 11.547 ; 11.547 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 11.197 ; 11.197 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 12.052 ; 12.052 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 11.572 ; 11.572 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.568  ; 2.568  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 2.438  ; 2.438  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 6.940  ; 6.940  ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 6.274  ; 6.274  ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 6.126  ; 6.126  ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 6.022  ; 6.022  ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 5.983  ; 5.983  ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 6.398  ; 6.398  ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 6.303  ; 6.303  ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 6.288  ; 6.288  ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 6.544  ; 6.544  ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 6.940  ; 6.940  ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 6.116  ; 6.116  ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 6.040  ; 6.040  ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 6.719  ; 6.719  ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 5.938  ; 5.938  ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 6.005  ; 6.005  ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 6.316  ; 6.316  ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 6.637  ; 6.637  ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 5.924  ; 5.924  ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 5.969  ; 5.969  ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 5.969  ; 5.969  ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 5.891  ; 5.891  ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 6.657  ; 6.657  ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 6.036  ; 6.036  ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 6.045  ; 6.045  ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 5.946  ; 5.946  ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 6.164  ; 6.164  ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 6.488  ; 6.488  ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 5.858  ; 5.858  ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 5.909  ; 5.909  ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 6.248  ; 6.248  ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 5.878  ; 5.878  ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 6.082  ; 6.082  ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 6.375  ; 6.375  ; Rise       ; clock           ;
; pc[*]       ; clock      ; 3.748  ; 3.748  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 3.569  ; 3.569  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 3.379  ; 3.379  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 3.492  ; 3.492  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 3.498  ; 3.498  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 3.681  ; 3.681  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 3.386  ; 3.386  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 3.748  ; 3.748  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 3.284  ; 3.284  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 3.450  ; 3.450  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 3.258  ; 3.258  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 3.144  ; 3.144  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 3.518  ; 3.518  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 3.368  ; 3.368  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 3.139  ; 3.139  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 3.305  ; 3.305  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 3.168  ; 3.168  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 3.288  ; 3.288  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 3.315  ; 3.315  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 3.386  ; 3.386  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 3.287  ; 3.287  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 3.265  ; 3.265  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 3.545  ; 3.545  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 3.316  ; 3.316  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 3.397  ; 3.397  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 3.729  ; 3.729  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 3.633  ; 3.633  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 3.398  ; 3.398  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 3.376  ; 3.376  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 3.317  ; 3.317  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 3.206  ; 3.206  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 3.231  ; 3.231  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 3.297  ; 3.297  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.568  ; 2.568  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 2.438  ; 2.438  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 6.489  ; 6.489  ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 6.060  ; 6.060  ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 5.836  ; 5.836  ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 5.798  ; 5.798  ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 5.881  ; 5.881  ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 6.187  ; 6.187  ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 5.851  ; 5.851  ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 5.947  ; 5.947  ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 5.894  ; 5.894  ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 5.895  ; 5.895  ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 5.944  ; 5.944  ; Fall       ; clock           ;
;  memout[10] ; clock      ; 5.997  ; 5.997  ; Fall       ; clock           ;
;  memout[11] ; clock      ; 6.314  ; 6.314  ; Fall       ; clock           ;
;  memout[12] ; clock      ; 5.883  ; 5.883  ; Fall       ; clock           ;
;  memout[13] ; clock      ; 6.099  ; 6.099  ; Fall       ; clock           ;
;  memout[14] ; clock      ; 6.029  ; 6.029  ; Fall       ; clock           ;
;  memout[15] ; clock      ; 6.114  ; 6.114  ; Fall       ; clock           ;
;  memout[16] ; clock      ; 6.489  ; 6.489  ; Fall       ; clock           ;
;  memout[17] ; clock      ; 6.431  ; 6.431  ; Fall       ; clock           ;
;  memout[18] ; clock      ; 6.441  ; 6.441  ; Fall       ; clock           ;
;  memout[19] ; clock      ; 6.280  ; 6.280  ; Fall       ; clock           ;
;  memout[20] ; clock      ; 5.931  ; 5.931  ; Fall       ; clock           ;
;  memout[21] ; clock      ; 5.932  ; 5.932  ; Fall       ; clock           ;
;  memout[22] ; clock      ; 5.893  ; 5.893  ; Fall       ; clock           ;
;  memout[23] ; clock      ; 5.908  ; 5.908  ; Fall       ; clock           ;
;  memout[24] ; clock      ; 5.912  ; 5.912  ; Fall       ; clock           ;
;  memout[25] ; clock      ; 6.323  ; 6.323  ; Fall       ; clock           ;
;  memout[26] ; clock      ; 6.123  ; 6.123  ; Fall       ; clock           ;
;  memout[27] ; clock      ; 5.903  ; 5.903  ; Fall       ; clock           ;
;  memout[28] ; clock      ; 5.757  ; 5.757  ; Fall       ; clock           ;
;  memout[29] ; clock      ; 5.938  ; 5.938  ; Fall       ; clock           ;
;  memout[30] ; clock      ; 6.210  ; 6.210  ; Fall       ; clock           ;
;  memout[31] ; clock      ; 5.939  ; 5.939  ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; aluout[*]   ; clock      ; 4.571 ; 4.571 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 5.627 ; 5.627 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 5.588 ; 5.588 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 5.697 ; 5.697 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 5.411 ; 5.411 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 5.293 ; 5.293 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 5.702 ; 5.702 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 6.564 ; 6.564 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 5.374 ; 5.374 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 5.318 ; 5.318 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 4.605 ; 4.605 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 5.519 ; 5.519 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 4.968 ; 4.968 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 5.400 ; 5.400 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 4.763 ; 4.763 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 5.339 ; 5.339 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 5.184 ; 5.184 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 5.142 ; 5.142 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 4.995 ; 4.995 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 4.811 ; 4.811 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 5.524 ; 5.524 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 4.976 ; 4.976 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 5.080 ; 5.080 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 5.234 ; 5.234 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 4.571 ; 4.571 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 5.294 ; 5.294 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 5.430 ; 5.430 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 5.146 ; 5.146 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 5.971 ; 5.971 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 5.767 ; 5.767 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 5.044 ; 5.044 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 5.148 ; 5.148 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 5.673 ; 5.673 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.568 ; 2.568 ; Rise       ; clock           ;
; imem_clk    ; clock      ; 2.438 ; 2.438 ; Rise       ; clock           ;
; inst[*]     ; clock      ; 5.858 ; 5.858 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 6.274 ; 6.274 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 6.126 ; 6.126 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 6.022 ; 6.022 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 5.983 ; 5.983 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 6.398 ; 6.398 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 6.303 ; 6.303 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 6.288 ; 6.288 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 6.544 ; 6.544 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 6.940 ; 6.940 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 6.116 ; 6.116 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 6.040 ; 6.040 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 6.719 ; 6.719 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 5.938 ; 5.938 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 6.005 ; 6.005 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 6.316 ; 6.316 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 6.637 ; 6.637 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 5.924 ; 5.924 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 5.969 ; 5.969 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 5.969 ; 5.969 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 5.891 ; 5.891 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 6.657 ; 6.657 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 6.036 ; 6.036 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 6.045 ; 6.045 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 5.946 ; 5.946 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 6.164 ; 6.164 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 6.488 ; 6.488 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 5.858 ; 5.858 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 5.909 ; 5.909 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 6.248 ; 6.248 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 5.878 ; 5.878 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 6.082 ; 6.082 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 6.375 ; 6.375 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 3.139 ; 3.139 ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 3.569 ; 3.569 ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 3.379 ; 3.379 ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 3.492 ; 3.492 ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 3.498 ; 3.498 ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 3.681 ; 3.681 ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 3.386 ; 3.386 ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 3.748 ; 3.748 ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 3.284 ; 3.284 ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 3.450 ; 3.450 ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 3.258 ; 3.258 ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 3.144 ; 3.144 ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 3.518 ; 3.518 ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 3.368 ; 3.368 ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 3.139 ; 3.139 ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 3.305 ; 3.305 ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 3.168 ; 3.168 ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 3.288 ; 3.288 ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 3.315 ; 3.315 ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 3.386 ; 3.386 ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 3.287 ; 3.287 ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 3.265 ; 3.265 ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 3.545 ; 3.545 ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 3.316 ; 3.316 ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 3.397 ; 3.397 ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 3.729 ; 3.729 ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 3.633 ; 3.633 ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 3.398 ; 3.398 ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 3.376 ; 3.376 ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 3.317 ; 3.317 ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 3.206 ; 3.206 ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 3.231 ; 3.231 ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 3.297 ; 3.297 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.568 ; 2.568 ; Fall       ; clock           ;
; imem_clk    ; clock      ; 2.438 ; 2.438 ; Fall       ; clock           ;
; memout[*]   ; clock      ; 5.757 ; 5.757 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 6.060 ; 6.060 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 5.836 ; 5.836 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 5.798 ; 5.798 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 5.881 ; 5.881 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 6.187 ; 6.187 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 5.851 ; 5.851 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 5.947 ; 5.947 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 5.894 ; 5.894 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 5.895 ; 5.895 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 5.944 ; 5.944 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 5.997 ; 5.997 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 6.314 ; 6.314 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 5.883 ; 5.883 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 6.099 ; 6.099 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 6.029 ; 6.029 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 6.114 ; 6.114 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 6.489 ; 6.489 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 6.431 ; 6.431 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 6.441 ; 6.441 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 6.280 ; 6.280 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 5.931 ; 5.931 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 5.932 ; 5.932 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 5.893 ; 5.893 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 5.908 ; 5.908 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 5.912 ; 5.912 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 6.323 ; 6.323 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 6.123 ; 6.123 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 5.903 ; 5.903 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 5.757 ; 5.757 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 5.938 ; 5.938 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 6.210 ; 6.210 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 5.939 ; 5.939 ; Fall       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 3.525 ;       ;       ; 3.525 ;
; mem_clk    ; imem_clk    ;       ; 3.389 ; 3.389 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 3.525 ;       ;       ; 3.525 ;
; mem_clk    ; imem_clk    ;       ; 3.389 ; 3.389 ;       ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+------------+--------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack ; -27.979    ; -0.307 ; N/A      ; N/A     ; -2.064              ;
;  clock           ; -27.979    ; -0.307 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -26437.221 ; -0.614 ; 0.0      ; 0.0     ; -1588.455           ;
;  clock           ; -26437.221 ; -0.614 ; N/A      ; N/A     ; -1588.455           ;
+------------------+------------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.465 ; 0.465 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.307 ; 0.307 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 30.936 ; 30.936 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 30.253 ; 30.253 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 28.834 ; 28.834 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 27.636 ; 27.636 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 26.884 ; 26.884 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 28.072 ; 28.072 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 28.566 ; 28.566 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 30.720 ; 30.720 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 30.789 ; 30.789 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 27.872 ; 27.872 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 27.712 ; 27.712 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 29.151 ; 29.151 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 28.256 ; 28.256 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 28.729 ; 28.729 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 27.629 ; 27.629 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 27.622 ; 27.622 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 27.763 ; 27.763 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 28.136 ; 28.136 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 29.240 ; 29.240 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 29.482 ; 29.482 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 30.936 ; 30.936 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 29.387 ; 29.387 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 28.543 ; 28.543 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 29.174 ; 29.174 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 29.772 ; 29.772 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 28.846 ; 28.846 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 29.300 ; 29.300 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 30.491 ; 30.491 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 30.157 ; 30.157 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 28.682 ; 28.682 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 27.882 ; 27.882 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 30.415 ; 30.415 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 28.539 ; 28.539 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.833  ; 5.833  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 5.565  ; 5.565  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 15.047 ; 15.047 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 13.668 ; 13.668 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 13.279 ; 13.279 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 12.891 ; 12.891 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 12.732 ; 12.732 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 14.021 ; 14.021 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 13.669 ; 13.669 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 13.701 ; 13.701 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 14.226 ; 14.226 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 15.047 ; 15.047 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 12.967 ; 12.967 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 12.850 ; 12.850 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 15.036 ; 15.036 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 12.421 ; 12.421 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 12.792 ; 12.792 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 13.745 ; 13.745 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 14.487 ; 14.487 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 12.496 ; 12.496 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 12.577 ; 12.577 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 12.782 ; 12.782 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 12.516 ; 12.516 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 14.348 ; 14.348 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 12.834 ; 12.834 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 12.847 ; 12.847 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 12.647 ; 12.647 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 13.258 ; 13.258 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 14.103 ; 14.103 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 12.553 ; 12.553 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 12.669 ; 12.669 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 13.522 ; 13.522 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 12.628 ; 12.628 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 13.049 ; 13.049 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 13.753 ; 13.753 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 8.223  ; 8.223  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 7.699  ; 7.699  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 7.137  ; 7.137  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 7.436  ; 7.436  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 7.674  ; 7.674  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 7.980  ; 7.980  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 7.149  ; 7.149  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 8.223  ; 8.223  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 7.038  ; 7.038  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 7.448  ; 7.448  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 6.968  ; 6.968  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 6.656  ; 6.656  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 7.716  ; 7.716  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 7.146  ; 7.146  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 6.643  ; 6.643  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 7.050  ; 7.050  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 6.695  ; 6.695  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 7.032  ; 7.032  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 7.081  ; 7.081  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 7.149  ; 7.149  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 7.045  ; 7.045  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 7.006  ; 7.006  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 7.743  ; 7.743  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 7.073  ; 7.073  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 7.163  ; 7.163  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 8.126  ; 8.126  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 7.814  ; 7.814  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 7.368  ; 7.368  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 7.294  ; 7.294  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 7.086  ; 7.086  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 6.773  ; 6.773  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 6.818  ; 6.818  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 7.045  ; 7.045  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.833  ; 5.833  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 5.565  ; 5.565  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 14.073 ; 14.073 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 12.863 ; 12.863 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 12.209 ; 12.209 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 12.342 ; 12.342 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 12.489 ; 12.489 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 13.196 ; 13.196 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 12.386 ; 12.386 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 12.545 ; 12.545 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 12.452 ; 12.452 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 12.445 ; 12.445 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 12.416 ; 12.416 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 12.946 ; 12.946 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 13.295 ; 13.295 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 12.446 ; 12.446 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 12.704 ; 12.704 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 12.801 ; 12.801 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 13.061 ; 13.061 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 14.073 ; 14.073 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 13.984 ; 13.984 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 13.990 ; 13.990 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 13.500 ; 13.500 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 12.522 ; 12.522 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 12.531 ; 12.531 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 12.447 ; 12.447 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 12.475 ; 12.475 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 12.470 ; 12.470 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 13.469 ; 13.469 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 13.105 ; 13.105 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 12.468 ; 12.468 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 12.284 ; 12.284 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 12.398 ; 12.398 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 13.282 ; 13.282 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 12.670 ; 12.670 ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; aluout[*]   ; clock      ; 4.571 ; 4.571 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 5.627 ; 5.627 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 5.588 ; 5.588 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 5.697 ; 5.697 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 5.411 ; 5.411 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 5.293 ; 5.293 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 5.702 ; 5.702 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 6.564 ; 6.564 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 5.374 ; 5.374 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 5.318 ; 5.318 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 4.605 ; 4.605 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 5.519 ; 5.519 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 4.968 ; 4.968 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 5.400 ; 5.400 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 4.763 ; 4.763 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 5.339 ; 5.339 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 5.184 ; 5.184 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 5.142 ; 5.142 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 4.995 ; 4.995 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 4.811 ; 4.811 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 5.524 ; 5.524 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 4.976 ; 4.976 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 5.080 ; 5.080 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 5.234 ; 5.234 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 4.571 ; 4.571 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 5.294 ; 5.294 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 5.430 ; 5.430 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 5.146 ; 5.146 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 5.971 ; 5.971 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 5.767 ; 5.767 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 5.044 ; 5.044 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 5.148 ; 5.148 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 5.673 ; 5.673 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.568 ; 2.568 ; Rise       ; clock           ;
; imem_clk    ; clock      ; 2.438 ; 2.438 ; Rise       ; clock           ;
; inst[*]     ; clock      ; 5.858 ; 5.858 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 6.274 ; 6.274 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 6.126 ; 6.126 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 6.022 ; 6.022 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 5.983 ; 5.983 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 6.398 ; 6.398 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 6.303 ; 6.303 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 6.288 ; 6.288 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 6.544 ; 6.544 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 6.940 ; 6.940 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 6.116 ; 6.116 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 6.040 ; 6.040 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 6.719 ; 6.719 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 5.938 ; 5.938 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 6.005 ; 6.005 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 6.316 ; 6.316 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 6.637 ; 6.637 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 5.924 ; 5.924 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 5.969 ; 5.969 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 5.969 ; 5.969 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 5.891 ; 5.891 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 6.657 ; 6.657 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 6.036 ; 6.036 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 6.045 ; 6.045 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 5.946 ; 5.946 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 6.164 ; 6.164 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 6.488 ; 6.488 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 5.858 ; 5.858 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 5.909 ; 5.909 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 6.248 ; 6.248 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 5.878 ; 5.878 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 6.082 ; 6.082 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 6.375 ; 6.375 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 3.139 ; 3.139 ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 3.569 ; 3.569 ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 3.379 ; 3.379 ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 3.492 ; 3.492 ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 3.498 ; 3.498 ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 3.681 ; 3.681 ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 3.386 ; 3.386 ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 3.748 ; 3.748 ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 3.284 ; 3.284 ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 3.450 ; 3.450 ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 3.258 ; 3.258 ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 3.144 ; 3.144 ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 3.518 ; 3.518 ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 3.368 ; 3.368 ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 3.139 ; 3.139 ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 3.305 ; 3.305 ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 3.168 ; 3.168 ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 3.288 ; 3.288 ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 3.315 ; 3.315 ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 3.386 ; 3.386 ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 3.287 ; 3.287 ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 3.265 ; 3.265 ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 3.545 ; 3.545 ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 3.316 ; 3.316 ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 3.397 ; 3.397 ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 3.729 ; 3.729 ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 3.633 ; 3.633 ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 3.398 ; 3.398 ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 3.376 ; 3.376 ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 3.317 ; 3.317 ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 3.206 ; 3.206 ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 3.231 ; 3.231 ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 3.297 ; 3.297 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.568 ; 2.568 ; Fall       ; clock           ;
; imem_clk    ; clock      ; 2.438 ; 2.438 ; Fall       ; clock           ;
; memout[*]   ; clock      ; 5.757 ; 5.757 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 6.060 ; 6.060 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 5.836 ; 5.836 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 5.798 ; 5.798 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 5.881 ; 5.881 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 6.187 ; 6.187 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 5.851 ; 5.851 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 5.947 ; 5.947 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 5.894 ; 5.894 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 5.895 ; 5.895 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 5.944 ; 5.944 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 5.997 ; 5.997 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 6.314 ; 6.314 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 5.883 ; 5.883 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 6.099 ; 6.099 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 6.029 ; 6.029 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 6.114 ; 6.114 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 6.489 ; 6.489 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 6.431 ; 6.431 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 6.441 ; 6.441 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 6.280 ; 6.280 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 5.931 ; 5.931 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 5.932 ; 5.932 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 5.893 ; 5.893 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 5.908 ; 5.908 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 5.912 ; 5.912 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 6.323 ; 6.323 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 6.123 ; 6.123 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 5.903 ; 5.903 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 5.757 ; 5.757 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 5.938 ; 5.938 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 6.210 ; 6.210 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 5.939 ; 5.939 ; Fall       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 8.368 ;       ;       ; 8.368 ;
; mem_clk    ; imem_clk    ;       ; 7.998 ; 7.998 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 3.525 ;       ;       ; 3.525 ;
; mem_clk    ; imem_clk    ;       ; 3.389 ; 3.389 ;       ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 241323858 ; 5952     ; 1079066  ; 34       ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 241323858 ; 5952     ; 1079066  ; 34       ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 3     ; 3     ;
; Unconstrained Input Port Paths  ; 1028  ; 1028  ;
; Unconstrained Output Ports      ; 130   ; 130   ;
; Unconstrained Output Port Paths ; 32356 ; 32356 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Jun 07 16:13:35 2020
Info: Command: quartus_sta sc_computer1 -c sc_computer1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sc_computer1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -27.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.979    -26437.221 clock 
Info (332146): Worst-case hold slack is 0.166
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.166         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1588.455 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.868
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.868     -9293.508 clock 
Info (332146): Worst-case hold slack is -0.307
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.307        -0.614 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1346.456 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4629 megabytes
    Info: Processing ended: Sun Jun 07 16:13:37 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


