
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v' to AST representation.
Generating RTLIL representation for module `\fir'.
Generating RTLIL representation for module `\input_pipeline'.
Generating RTLIL representation for module `\adder_with_1_reg'.
Generating RTLIL representation for module `\multiplier_with_reg'.
Generating RTLIL representation for module `\one_register'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: one_register        
root of   0 design levels: multiplier_with_reg 
root of   0 design levels: adder_with_1_reg    
root of   0 design levels: input_pipeline      
root of   1 design levels: fir                 
Automatically selected fir as design top module.

2.2. Analyzing design hierarchy..
Top module:  \fir
Used module:     \adder_with_1_reg
Used module:     \one_register
Used module:     \multiplier_with_reg
Used module:     \input_pipeline
Parameter \WIDTH = 18

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\input_pipeline'.
Parameter \WIDTH = 18
Generating RTLIL representation for module `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010'.

2.4. Analyzing design hierarchy..
Top module:  \fir
Used module:     \adder_with_1_reg
Used module:     \one_register
Used module:     \multiplier_with_reg
Used module:     $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010

2.5. Analyzing design hierarchy..
Top module:  \fir
Used module:     \adder_with_1_reg
Used module:     \one_register
Used module:     \multiplier_with_reg
Used module:     $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010
Removing unused module `\input_pipeline'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9 in module $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:87$2 in module fir.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 12 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
Found async reset \reset in `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:87$2'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\one_register.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:724$8'.
     1/1: $0\result[17:0]
Creating decoders for process `\multiplier_with_reg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:702$6'.
     1/1: $0\result[17:0]
Creating decoders for process `\adder_with_1_reg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:678$4'.
     1/1: $0\result[17:0]
Creating decoders for process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
     1/24: $0\pipeline_reg_23[17:0]
     2/24: $0\pipeline_reg_22[17:0]
     3/24: $0\pipeline_reg_21[17:0]
     4/24: $0\pipeline_reg_20[17:0]
     5/24: $0\pipeline_reg_19[17:0]
     6/24: $0\pipeline_reg_18[17:0]
     7/24: $0\pipeline_reg_17[17:0]
     8/24: $0\pipeline_reg_16[17:0]
     9/24: $0\pipeline_reg_15[17:0]
    10/24: $0\pipeline_reg_14[17:0]
    11/24: $0\pipeline_reg_13[17:0]
    12/24: $0\pipeline_reg_12[17:0]
    13/24: $0\pipeline_reg_11[17:0]
    14/24: $0\pipeline_reg_10[17:0]
    15/24: $0\pipeline_reg_9[17:0]
    16/24: $0\pipeline_reg_8[17:0]
    17/24: $0\pipeline_reg_7[17:0]
    18/24: $0\pipeline_reg_6[17:0]
    19/24: $0\pipeline_reg_5[17:0]
    20/24: $0\pipeline_reg_4[17:0]
    21/24: $0\pipeline_reg_3[17:0]
    22/24: $0\pipeline_reg_2[17:0]
    23/24: $0\pipeline_reg_1[17:0]
    24/24: $0\pipeline_reg_0[17:0]
Creating decoders for process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:87$2'.
     1/1: $0\VALID_PIPELINE_REGS[29:0]
Creating decoders for process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\one_register.\result' using process `\one_register.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:724$8'.
  created $dff cell `$procdff$67' with positive edge clock.
Creating register for signal `\multiplier_with_reg.\result' using process `\multiplier_with_reg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:702$6'.
  created $dff cell `$procdff$68' with positive edge clock.
Creating register for signal `\adder_with_1_reg.\result' using process `\adder_with_1_reg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:678$4'.
  created $dff cell `$procdff$69' with positive edge clock.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_0' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$70' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_1' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$71' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_2' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$72' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_3' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$73' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_4' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$74' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_5' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$75' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_6' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$76' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_7' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$77' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_8' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$78' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_9' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$79' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_10' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$80' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_11' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$81' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_12' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$82' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_13' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$83' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_14' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$84' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_15' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$85' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_16' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$86' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_17' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$87' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_18' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$88' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_19' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$89' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_20' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$90' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_21' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$91' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_22' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$92' with positive edge clock and positive level reset.
Creating register for signal `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.\pipeline_reg_23' using process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
  created $adff cell `$procdff$93' with positive edge clock and positive level reset.
Creating register for signal `\fir.\VALID_PIPELINE_REGS' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:87$2'.
  created $adff cell `$procdff$94' with positive edge clock and positive level reset.
Creating register for signal `\fir.\COEFFICIENT_0' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$95' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_1' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$96' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_2' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$97' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_3' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$98' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_4' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$99' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_5' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$100' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_6' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$101' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_7' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$102' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_8' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$103' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_9' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$104' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_10' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$105' with positive edge clock.
Creating register for signal `\fir.\COEFFICIENT_11' using process `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
  created $dff cell `$procdff$106' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\one_register.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:724$8'.
Removing empty process `one_register.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:724$8'.
Found and cleaned up 1 empty switch in `\multiplier_with_reg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:702$6'.
Removing empty process `multiplier_with_reg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:702$6'.
Found and cleaned up 1 empty switch in `\adder_with_1_reg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:678$4'.
Removing empty process `adder_with_1_reg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:678$4'.
Found and cleaned up 1 empty switch in `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
Removing empty process `$paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:580$9'.
Found and cleaned up 1 empty switch in `\fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:87$2'.
Removing empty process `fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:87$2'.
Removing empty process `fir.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v:62$1'.
Cleaned up 5 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module one_register.
Optimizing module multiplier_with_reg.
Optimizing module adder_with_1_reg.
Optimizing module $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010.
Optimizing module fir.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
