# Single Port Memory (sp_memory) Regression Results

**Date:** 2026-01-03 11:25:04.604405

| Test Name | Status | Duration (s) |
|---|---|---|
| ✅ Native_SV | **PASS** | 0.03 |
| ✅ Native_SV_AXI | **PASS** | 0.03 |
| ✅ Native_SV_APB | **PASS** | 0.03 |
| ✅ Native_SV_WB | **PASS** | 0.03 |
| ✅ Native_SV_AHB | **PASS** | 0.03 |
| ✅ Native_VHDL | **PASS** | 0.52 |
| ✅ Xilinx_SV_Native | **PASS** | 7.66 |
| ✅ Xilinx_SV_AXI | **PASS** | 7.76 |
| ✅ Xilinx_VHDL_AXI | **PASS** | 9.49 |
| ✅ ModelSim_Sweep | **PASS** | 59.73 |
| ✅ SV_Core_32 | **PASS** | 12.11 |
| ✅ SV_Core_128 | **PASS** | 12.30 |
| ✅ VHDL_Core_32 | **PASS** | 2.22 |
| ✅ VHDL_Core_128 | **PASS** | 2.20 |
| ✅ SV_AXI_32 | **PASS** | 11.99 |
| ✅ VHDL_AXI_32 | **PASS** | 2.26 |
| ✅ SV_APB_32 | **PASS** | 12.30 |
| ✅ VHDL_APB_32 | **PASS** | 2.19 |
| ✅ SV_WB_32 | **PASS** | 12.14 |
| ✅ VHDL_WB_32 | **PASS** | 2.38 |
| ✅ SV_AHB_32 | **PASS** | 12.47 |
| ✅ VHDL_AHB_32 | **PASS** | 2.17 |
