axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
xpm_cdc.sv,systemverilog,xpm,../../../../../../tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_15,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/5753/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,systemverilog,zynq_ultra_ps_e_vip_v1_0_15,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/pl_design/ip/pl_design_zynq_ultra_ps_e_0_0/sim/pl_design_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_3,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/pl_design/ip/pl_design_xlslice_0_0/sim/pl_design_xlslice_0_0.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_1,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_29,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_9,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ac72/simulation/fifo_generator_vlog_beh.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_9,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_9,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_28,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_30,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_xbar_0.v,verilog,xil_defaultlib,../../../bd/pl_design/ip/pl_design_xbar_0/sim/pl_design_xbar_0.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_29,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/pl_design/ip/pl_design_auto_pc_0/sim/pl_design_auto_pc_0.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_5,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_31,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/pl_design/ip/pl_design_axi_gpio_0_1/sim/pl_design_axi_gpio_0_1.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_14,../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/pl_design/ip/pl_design_proc_sys_reset_0_0/sim/pl_design_proc_sys_reset_0_0.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_axi_gpio_0_2.vhd,vhdl,xil_defaultlib,../../../bd/pl_design/ip/pl_design_axi_gpio_0_2/sim/pl_design_axi_gpio_0_2.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design.v,verilog,xil_defaultlib,../../../bd/pl_design/sim/pl_design.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
