module Generate_Pipe(clock, reset, randompipe);
  input clock, reset;
  output logic [15:0] randomgap, randompipe;

  16bit_LFSR LFSR1(.clock, .reset, .out(randompipe));
  //16bit_LFSR LFSR2(.clock, .reset, .out(randomgap));
  
  
  always_ff @(posedge clock) begin
    if (reset) begin
      randompipe <= randompipe;
    end
    else begin
      randompipe <= 0;
    end
endmodule



  