##################### This file is used by NXP NFC NCI HAL #####################
####################################24.04.09####################################
# Application options
# Logging Levels
# NXPLOG_DEFAULT_LOGLEVEL    0x01
# ANDROID_LOG_DEBUG          0x04
# ANDROID_LOG_INFO           0x03
# ANDROID_LOG_WARN           0x02
# ANDROID_LOG_ERROR          0x01
# ANDROID_LOG_SILENT         0x00
NXPLOG_EXTNS_LOGLEVEL=0x01
NXPLOG_NCIHAL_LOGLEVEL=0x01
NXPLOG_NCIX_LOGLEVEL=0x01
NXPLOG_NCIR_LOGLEVEL=0x01
NXPLOG_FWDNLD_LOGLEVEL=0x01
NXPLOG_TML_LOGLEVEL=0x01
NFC_DEBUG_ENABLED=0

################################################################################
# Nfc Device Node name
NXP_NFC_DEV_NODE="/dev/sn220"

################################################################################
# Extension for Mifare reader enable
MIFARE_READER_ENABLE=0x01

################################################################################
# Mifare Reader implementation
# 0: General implementation
# 1: Legacy implementation
LEGACY_MIFARE_READER=0

################################################################################
# NXP proprietary settings
# DH informs the SN2x0 NFCC that it knows the proprietary extensions.
NXP_ACT_PROP_EXTN={2F, 02, 00}

################################################################################
# NXP TVDD configurations settings
# Allow NFCC to configure External TVDD, two configurations (1 and 2) supported,
# out of them only one can be configured at a time.
#NXP_EXT_TVDD_CFG=0x02

################################################################################
#config1:SLALM, 3.3V for both RM and CM
#NXP_EXT_TVDD_CFG_1={20, 02, 0F, 01, A0, 0E, 0B, 31, 01, 01, 31, 00, 00, 00, 01, 00, D0, 0C}

################################################################################
#config2: use DCDC in CE, use Tx_Pwr_Req, set CFG2 mode, SLALM,
#monitoring 5V from DCDC, 3.3V for both RM and CM, DCDCWaitTime=4.2ms
#NXP_EXT_TVDD_CFG_2={20, 02, 0F, 01, A0, 0E, 0B, 11, 01, C2, B2, 00, B2, 1E, 1F, 00, D0, 0C}

################################################################################
# Core configuration rf field filter settings to enable set to 01 to disable set
# to 00 last bit
#NXP_CORE_RF_FIELD={ 20, 02, 05, 01, A0, 62, 01, 00 }

################################################################################
# To enable i2c fragmentation set i2c fragmentation enable 0x01 to disable set
# to 0x00
#NXP_I2C_FRAGMENTATION_ENABLED=0x00

################################################################################
#set autonomous mode
# disable autonomous 0x00
# enable autonomous  0x01
NXP_AUTONOMOUS_ENABLE=0x00

################################################################################
#set Guard Timer
# Gurad Timer range to 0x0F-0xFF(i.e.15-255 seconds)
NXP_GUARD_TIMER_VALUE=0x0F

################################################################################
#Set the default AID route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0xC0
DEFAULT_ROUTE=0x00

################################################################################
#Set the ISODEP (Mifare Desfire) route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0xC0
DEFAULT_ISODEP_ROUTE=0x00

################################################################################
#Set the default Felica T3T System Code OffHost route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0xC0
DEFAULT_SYS_CODE_ROUTE=0xC0

################################################################################
# Default off-host route for Felica.
# This settings will be used when application does not set this parameter
# host  0x00
# eSE   0xC0
DEFAULT_NFCF_ROUTE=0xC0

################################################################################
# Flashing Options Configurations
# FLASH_UPPER_VERSION 0x01
# FLASH_DIFFERENT_VERSION 0x02
# FLASH_ALWAYS 0x03
NXP_FLASH_CONFIG=0x02

################################################################################
# Bail out mode
#  If set to 1, NFCC is using bail out mode for either Type A or Type B poll.
NFA_POLL_BAIL_OUT_MODE=0x01

################################################################################
# Allow list of Hosts
# This values will be the Hosts(NFCEEs) in the HCI Network.
DEVICE_HOST_ALLOW_LIST={C0}

################################################################################
# Choose the presence-check algorithm for type-4 tag.  If not defined, the default value is 1.
# 0  NFA_RW_PRES_CHK_DEFAULT; Let stack selects an algorithm
# 1  NFA_RW_PRES_CHK_I_BLOCK; ISO-DEP protocol's empty I-block
# 2  NFA_RW_PRES_CHK_ISO_DEP_NAK; Type - 4 tag protocol iso-dep nak presence check
#    command is sent waiting for rsp and ntf.
PRESENCE_CHECK_ALGORITHM=2

################################################################################
# Vendor Specific Proprietary Protocol & Discovery Configuration
# Set to 0xFF if unsupported
#  byte[0] NCI_PROTOCOL_18092_ACTIVE
#  byte[1] NCI_PROTOCOL_B_PRIME
#  byte[2] NCI_PROTOCOL_DUAL
#  byte[3] NCI_PROTOCOL_15693
#  byte[4] NCI_PROTOCOL_KOVIO
#  byte[5] NCI_PROTOCOL_MIFARE
#  byte[6] NCI_DISCOVERY_TYPE_POLL_KOVIO
#  byte[7] NCI_DISCOVERY_TYPE_POLL_B_PRIME
#  byte[8] NCI_DISCOVERY_TYPE_LISTEN_B_PRIME
NFA_PROPRIETARY_CFG={05, FF, FF, 06, 81, 80, FF, FF, FF}

################################################################################
#This flags will enable different modes of Lx Debug based on bits of the Byte0
#Byte 0:
# |_________Bit Mask_______|   Debug Mode
#  b7|b6|b5|b4|b3|b2|b1|b0|
#    |  |x |  |  |  |  |  |    Modulation Detected Notification
#    |  |  |X |  |  |  |  |    Enable L1 Events (ISO14443-4, ISO18092)
#    |  |  |  |X |  |  |  |    Enable L2 Reader Events(ROW specific)
#    |  |  |  |  |X |  |  |    Enable Felica SystemCode
#    |  |  |  |  |  |X |  |    Enable Felica RF (all Felica CM events)
#    |  |  |  |  |  |  |X |    Enable L2 Events CE (ISO14443-3, RF Field ON/OFF)
#Byte 1:
# |_________Bit Mask_______|   Debug Mode
#  b7|b6|b5|b4|b3|b2|b1|b0|
#    |  |x |  |  |  |  |  |    Enable L2 events during RF activation ISO 14443-3
#    |  |  |  |  |  |  |  |
#    |  |  |  |  |  |  |  |
#    |  |  |  |  |  |  |  |
#    |  |  |  |  |  |  |  |
#    |  |  |  |  |  |  |  |
#                              Byte1    Byte0
#                                  \__ __/
# e.g. NXP_CORE_PROP_SYSTEM_DEBUG=0x0031 ==> Modulation detected, L1, L2 CE
NXP_CORE_PROP_SYSTEM_DEBUG=0x0000

################################################################################
#Enable NXP NCI runtime parser library
#Enable 0x01
#Disable 0x00
NXP_NCI_PARSER_LIBRARY=0x00

################################################################################
# Configure the NFC Extras to open and use a static pipe.  If the value is
# not set or set to 0, then the default is use a dynamic pipe based on a
# destination gate (see NFA_HCI_DEFAULT_DEST_GATE).  Note there is a value
# for each EE (ESE/SIM1/SIM2)
OFF_HOST_ESE_PIPE_ID=0x16
OFF_HOST_SIM_PIPE_ID=0x0A

################################################################################
#Set the Felica T3T System Code Power state :
#This settings will be used when application does not set this parameter
#Update Power state as per NCI2.0
DEFAULT_SYS_CODE_PWR_STATE=0x3B

################################################################################
#Default Secure Element route id
DEFAULT_OFFHOST_ROUTE=0xC0

################################################################################
# Firmware file type
#.so file   0x01
#.bin file  0x02
NXP_FW_TYPE=0x01

################################################################################
# Extended APDU length for ISO_DEP
ISO_DEP_MAX_TRANSCEIVE=0xFEFF

################################################################################
#All eSE terminals shall be match with the  /vendor/etc/vintf/manifest.xml file
#under android.hardware.secure_element.
# The terminal name shall start from 1
# Assign terminal number to each interface based on system config
NXP_SPI_SE_TERMINAL_NUM="eSE1"

################################################################################
# Set configuration optimization decision setting
# Enable    = 0x01
# Disable   = 0x00
NXP_SET_CONFIG_ALWAYS=0x00

################################################################################
#OffHost ESE route location for MultiSE
#ESE = C0
OFFHOST_ROUTE_ESE={C0}

################################################################################
#OffHost UICC route location for MultiSE
#UICC1 = 02
#UICC2 = 03
OFFHOST_ROUTE_UICC={ }

################################################################################
#T4T NFCEE ENABLE
#bit pos 0 = T4T NFCEE Enable
#bit pos 6 = T4T NFCEE Contactless write enable
#bit pos 7 = Proprietary file enable
NXP_T4T_NFCEE_ENABLE=0x00

################################################################################
#CORE_SET_CONF_CMD to reset Prop Emvco Flag
NXP_PROP_RESET_EMVCO_CMD={20, 02, 05, 01, A0, 44, 01, 00}

################################################################################
# System clock source selection configuration
#define CLK_SRC_XTAL       1
#define CLK_SRC_PLL        2
NXP_SYS_CLK_SRC_SEL=0x02

################################################################################
# System clock frequency selection configuration
#define CLK_FREQ_13MHZ         1
#define CLK_FREQ_19_2MHZ       2
#define CLK_FREQ_24MHZ         3
#define CLK_FREQ_26MHZ         4
#define CLK_FREQ_38_4MHZ       5
#define CLK_FREQ_52MHZ         6
NXP_SYS_CLK_FREQ_SEL=0x05

###############################################################################
# Core configuration extensions
# It includes
# Wired mode settings A0ED, A0EE
# Tag Detector A040, A041, A043
# Low Power mode A007
# Clock settings A002, A003
# PbF settings A008
# Clock timeout settings A004
# eSE (SVDD) PWR REQ settings A0F2
# Window size A0D8
# DWP Speed   A0D5
# How eSE connected to PN553 A012
# UICC2 bit rate A0D1
# SWP1A interface A0D4
# DWP intf behavior config, SVDD Load activated by default if set to 0x31 A037
NXP_CORE_CONF_EXTN={20, 02, 6E, 05,
    A0, EC, 01, 00,
    A0, ED, 01, 01,
    A1, 0F, 02, 00, 02,
    A0, 09, 02, 2C ,01,
    A0, 20, 58, C1, A9, 00, E2, 40, 8E, 02, E2, C1, 16, 03, E2, C2, A9, 00, E2, 41, 8E, 02, E2, C3, A9, 00, E2, 01, 11, 01, E2, 42, 30, 00, F2, 00, 0A, 00, E2, 00, 14, 00, EA, 81, 0B, 04, E2, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 70, 02, 00, 00, 00, 02, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 08, 00, 00, 00, 00, 00, 00, 00, 00, 00
}

###############################################################################
# Core configuration settings
# Below params are not recommended to add in CONF block.
# LA_BIT_FRAME_SDD(0x30)
# LA_PLATFORM_CONFIG(0x31)
# LA_SEL_INFO(0x32)
# LB_SENSB_INFO(0x38)
# LF_PROTOCOL(0x50)
# NFCC_CONFIG_CONTROL(0x85)
NXP_CORE_CONF={ 20, 02, 21, 0B,
    28, 01, 00,
    21, 01, 00,
    33, 00,
    54, 01, 06,
    5B, 01, 00,
    3E, 01, 00,
    80, 01, 01,
    81, 01, 01,
    82, 01, 0E,
    18, 01, 01,
    68, 01, 01
}

#################################################################################
# Enable(0x01) or disable(0x00) iso dep sak merge
# Disable SAK merging         0x00
# Enable SAK merging          0x01
NXP_ISO_DEP_MERGE_SAK=0x01

################################################################################
# NXP RF configuration ALM/PLM settings, Type A/B phase is 140, F 140
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_1={20, 02, 43, 05,
    A0, 6A, 10,
    30, 02, 30, 02, 30, 02, 30, 02, 30, 02, 30, 02, 30, 02, 30, 02,
    A0, 11, 07,
    04, 80, 32, 01, C8, 00, 00,
    A0, 9E, 0C,
    0F, 24, 07, 96, 00, 2C, 01, 2B, C2, 01, 00, 00,
    A0, A5, 0D,
    7B, 7B, 7B, 7B, 7B, 7B, FF, 03, 1F, 00, 00, 00, 00,
    A1, 2E, 03,
    84, 84, 22
}

################################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_2={20, 02, E3, 03,
    A0, AF, 09,
    13, 14, 00, 24, 11, 14, 00, 18, 02,
    A0, 98, 08,
    0D, 24, 07, 78, 24, 0D, 0D, 0D,
    A0, 34, C8,
    23, 04, 3D, 01, 00, 12, E7, 01, 00, 00, E7, 01, 00, 00, E7, 01,
    00, 00, C3, 02, 00, 00, C3, 02, 00, 00, C3, 02, 00, 00, C3, 02,
    00, 00, C3, 02, 00, 00, C3, 02, 00, 00, C3, 02, 00, 00, 79, 06,
    00, 00, 85, 09, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00, 20, 39,
    00, 00, 20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00, 20, 39,
    00, 00, 20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00, 20, 39,
    00, 00, 20, 39, 00, 00, 08, 12, 20, 39, 00, 00, 20, 39, 00, 00,
    20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00,
    20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00,
    20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00,
    20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00,
    20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00, 20, 39, 00, 00,
    20, 39, 00, 00, 20, 39, 00, 00
}

################################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_3={20, 02, F1, 01,
    A0, A9, ED,
    40, 24, FF, 41, 1E, FF, 42, 18, FF, 43, 13, FF, 44, 0E, FF, 45,
    0A, FF, 46, 06, FF, 47, 03, FF, 07, 24, FF, 48, 00, FF, 09, 18,
    FF, 0A, 13, FF, 0B, 0E, FF, 0C, 0A, FF, 0D, 06, FF, 0E, 02, FF,
    0F, 00, F5, 10, 00, DC, 11, 00, C6, 12, 00, B2, 13, 00, A0, 14,
    00, 90, 15, 00, 81, 16, 00, 74, 17, 00, 68, 18, 00, 5D, 19, 00,
    53, 1A, 00, 4A, 1B, 00, 42, 1C, 00, 3B, 1D, 00, 35, 1E, 00, 2F,
    1F, 00, 2A, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20,
    00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00,
    28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28,
    20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20,
    00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00,
    28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28,
    20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20,
    00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00,
    28, 20, 00, 28, 20, 00, 28, 20, 00, 28, 20, 00, 28
}

################################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_4={20, 02, 89, 01,
    A0, A4, 85,
    14, 00, 01, 00, 00, 00, 00, 03, 00, 06, 00, 09, 00, 0C, 00, 0F,
    00, 12, 00, 15, 00, 18, 00, 1B, 00, 1E, 00, 21, 00, 24, 00, 28,
    00, 2B, 00, 2E, 00, 31, 00, 34, 00, 37, 00, 3A, 00, 3D, 00, 40,
    00, 43, 00, 46, 00, 49, 00, 4C, 00, 50, 00, 53, 00, 56, 00, 59,
    00, 5C, 00, 5F, 00, 62, 00, 65, 00, 68, 00, 6B, 00, 6E, 00, 71,
    00, 74, 00, 78, 00, 7B, 00, 7E, 00, 81, 00, 84, 00, 87, 00, 8A,
    00, 8D, 00, 90, 00, 93, 00, 96, 00, 99, 00, 9C, 00, A0, 00, A3,
    00, A6, 00, A9, 00, AC, 00, AF, 00, B2, 00, B5, 00, B8, 00, BB,
    00, BE, 00, C1, 00
}

################################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_5={20, 02, 86, 01,
    A0, AB, 82,
    27, 1B, 2D, 04, 3B, 04, 4B, 04, 69, 04, 8D, 04, B1, 04, D6, 04,
    01, 05, 2B, 05, 56, 05, 89, 05, BC, 05, EF, 05, 2F, 06, 6F, 06,
    AF, 06, EF, 06, 2F, 07, 84, 07, D9, 07, 2F, 08, 84, 08, D9, 08,
    40, 09, A6, 09, 0C, 0A, 8C, 0A, 0C, 0B, 8C, 0B, 0C, 0C, 8C, 0C,
    37, 0D, E1, 0D, 8C, 0E, 37, 0F, E1, 0F, 8C, 10, 8C, 11, 8C, 12,
    8C, 13, 8C, 14, 8C, 15, 8C, 16, E1, 17, 36, 19, 8B, 1A, E1, 1B,
    8C, 1D, 36, 1F, E1, 20, E1, 22, E1, 24, E1, 26, E1, 28, 8B, 2B,
    36, 2E, E1, 30, 8B, 33, 36, 36, 3E, 39, 46, 3C, 4D, 3F, 4D, 43,
    4D, 47
}

################################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_6={20, 02, 66, 01,
    A1, 0A, 62,
    08, 12, 82, 05, 00, 00, 4A, 06, 00, 00, 12, 07, 00, 00, 88, 13,
    00, 00, 88, 13, 00, 00, 88, 13, 00, 00, 78, 1E, 00, 00, 78, 1E,
    00, 00, 78, 1E, 00, 00, 78, 1E, 00, 00, 78, 1E, 00, 00, 78, 1E,
    00, 00, 78, 1E, 00, 00, 78, 1E, 00, 00, 78, 1E, 00, 00, 78, 1E,
    00, 00, 78, 1E, 00, 00, 78, 1E, 00, 00, AC, 26, 00, 00, AC, 26,
    00, 00, AC, 26, 00, 00, AC, 26, 00, 00, AC, 26, 00, 00, AC, 26,
    00, 00
}