{
    "created_time": "2025-06-16T11:28:04Z",
    "files": [
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:04Z",
            "id": "1691",
            "modified_time": "2025-06-16T11:28:04Z",
            "name": "5分钟了解Verilog HDL语法结构.md",
            "signature": "63966698012612",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:05Z",
            "id": "1692",
            "modified_time": "2025-06-16T11:28:05Z",
            "name": "Verilog语法之〇：Verilog HDL简介.md",
            "signature": "105864103985093",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:05Z",
            "id": "1693",
            "modified_time": "2025-06-16T11:28:05Z",
            "name": "Verilog语法之一：简单的Verilog HDL模块.md",
            "signature": "96565499789253",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:05Z",
            "id": "1694",
            "modified_time": "2025-06-16T11:28:05Z",
            "name": "Verilog语法之七.md",
            "signature": "76482232713157",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:06Z",
            "id": "1695",
            "modified_time": "2025-06-16T11:28:06Z",
            "name": "Verilog语法之三：变量.md",
            "signature": "10399865896902",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:06Z",
            "id": "1696",
            "modified_time": "2025-06-16T11:28:06Z",
            "name": "Verilog语法之九：循环语句.md",
            "signature": "61462732079046",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:06Z",
            "id": "1697",
            "modified_time": "2025-06-16T11:28:06Z",
            "name": "Verilog语法之二：常量.md",
            "signature": "28421548670918",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:07Z",
            "id": "1698",
            "modified_time": "2025-06-16T11:28:07Z",
            "name": "Verilog语法之五：标识符与关键字.md",
            "signature": "97982838996935",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:07Z",
            "id": "1699",
            "modified_time": "2025-06-16T11:28:07Z",
            "name": "Verilog语法之八：条件语句.md",
            "signature": "40864068927431",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:08Z",
            "id": "1700",
            "modified_time": "2025-06-16T11:28:08Z",
            "name": "Verilog语法之六：阻塞赋值与非阻塞赋值.md",
            "signature": "61458437111752",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:08Z",
            "id": "1701",
            "modified_time": "2025-06-16T11:28:08Z",
            "name": "Verilog语法之十一：任务task和函数function.md",
            "signature": "32712220999624",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:09Z",
            "id": "1702",
            "modified_time": "2025-06-16T11:28:09Z",
            "name": "Verilog语法之十三：编译预处理.md",
            "signature": "81326955823049",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:09Z",
            "id": "1703",
            "modified_time": "2025-06-16T11:28:09Z",
            "name": "Verilog语法之十二：系统函数和任务.md",
            "signature": "74953224355785",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:09Z",
            "id": "1704",
            "modified_time": "2025-06-16T11:28:09Z",
            "name": "Verilog语法之十：过程块initial和always.md",
            "signature": "88478076370889",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:10Z",
            "id": "1705",
            "modified_time": "2025-06-16T11:28:10Z",
            "name": "Verilog语法之十：过程块（initial和always）.md",
            "signature": "22546033409994",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:10Z",
            "id": "1706",
            "modified_time": "2025-06-16T11:28:10Z",
            "name": "Verilog语法之（四）：运算符.md",
            "signature": "70950314835914",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:11Z",
            "id": "1707",
            "modified_time": "2025-06-16T11:28:11Z",
            "name": "如何通俗理解FPGA与Verilog HDL.md",
            "signature": "135533738065867",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:11Z",
            "id": "1708",
            "modified_time": "2025-06-16T11:28:11Z",
            "name": "快速理解FPGA设计流程及工具软件.md",
            "signature": "97918414487499",
            "tags": [
            ]
        }
    ],
    "folders": [
    ],
    "id": "1690",
    "modified_time": "2025-06-16T11:28:04Z",
    "signature": "16013388152772",
    "version": 3
}
