\doxysection{Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32wlxx\+\_\+hal\+\_\+i2c.h File Reference}
\hypertarget{stm32wlxx__hal__i2c_8h}{}\label{stm32wlxx__hal__i2c_8h}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_i2c.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_i2c.h}}


Header file of I2C HAL module.  


{\ttfamily \#include "{}stm32wlxx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32wlxx\+\_\+hal\+\_\+i2c\+\_\+ex.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structI2C__InitTypeDef}{I2\+C\+\_\+\+Init\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct____I2C__HandleTypeDef}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__Error__Code__definition_ga0b8ca289091d942032c89484b6211d0d}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+NONE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group__I2C__Error__Code__definition_gab9f6e39431ee764ada50fd63f0ad2fbf}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+BERR}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group__I2C__Error__Code__definition_ga048b36222884bfe80ce2d37fa868690b}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+ARLO}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group__I2C__Error__Code__definition_gad1cc236ad6ba5cafe66aecb0dbedc65a}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+AF}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group__I2C__Error__Code__definition_ga38d8f9beb4c681eba786f6154d4f594a}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+OVR}}~(0x00000008U)
\item 
\#define \mbox{\hyperlink{group__I2C__Error__Code__definition_gae1091e9e82dcfcfef247b214a11c9db3}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+DMA}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group__I2C__Error__Code__definition_gaeb3bedf36d78ddf3284a68494ab9d089}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+TIMEOUT}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group__I2C__Error__Code__definition_ga98027ff2d2fda2c793b07168ded747a4}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+SIZE}}~(0x00000040U)
\item 
\#define \mbox{\hyperlink{group__I2C__Error__Code__definition_gacb922e1386469dce306f548cfd5c1277}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+DMA\+\_\+\+PARAM}}~(0x00000080U)
\item 
\#define \mbox{\hyperlink{group__I2C__Error__Code__definition_gac2d3acb9e918667866677dc6b3e92cd8}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+INVALID\+\_\+\+PARAM}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group__I2C__XFEROPTIONS_gab23601bfc0eaddbc4823d193b7e49a9c}{I2\+C\+\_\+\+FIRST\+\_\+\+FRAME}}~((uint32\+\_\+t)\mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga2af308b39681e4170d02acefcd69d3cf}{I2\+C\+\_\+\+SOFTEND\+\_\+\+MODE}})
\item 
\#define \mbox{\hyperlink{group__I2C__XFEROPTIONS_ga1396d7236a5e1d52c9fd6d182d1f2869}{I2\+C\+\_\+\+FIRST\+\_\+\+AND\+\_\+\+NEXT\+\_\+\+FRAME}}~((uint32\+\_\+t)(\mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga3d83e7d82dfb916acd8773dd455db4ed}{I2\+C\+\_\+\+RELOAD\+\_\+\+MODE}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga2af308b39681e4170d02acefcd69d3cf}{I2\+C\+\_\+\+SOFTEND\+\_\+\+MODE}}))
\item 
\#define \mbox{\hyperlink{group__I2C__XFEROPTIONS_ga8790cd8bea154c662fc6a6d6ef6b9083}{I2\+C\+\_\+\+NEXT\+\_\+\+FRAME}}~((uint32\+\_\+t)(\mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga3d83e7d82dfb916acd8773dd455db4ed}{I2\+C\+\_\+\+RELOAD\+\_\+\+MODE}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga2af308b39681e4170d02acefcd69d3cf}{I2\+C\+\_\+\+SOFTEND\+\_\+\+MODE}}))
\item 
\#define \mbox{\hyperlink{group__I2C__XFEROPTIONS_ga56aa81e0fe6ff902f3b0dd0bc9e11b96}{I2\+C\+\_\+\+FIRST\+\_\+\+AND\+\_\+\+LAST\+\_\+\+FRAME}}~((uint32\+\_\+t)\mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga7608350f015782c2066afc98e8e00dc3}{I2\+C\+\_\+\+AUTOEND\+\_\+\+MODE}})
\item 
\#define \mbox{\hyperlink{group__I2C__XFEROPTIONS_gaf732cc5827622242ce14645f67749f40}{I2\+C\+\_\+\+LAST\+\_\+\+FRAME}}~((uint32\+\_\+t)\mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga7608350f015782c2066afc98e8e00dc3}{I2\+C\+\_\+\+AUTOEND\+\_\+\+MODE}})
\item 
\#define \mbox{\hyperlink{group__I2C__XFEROPTIONS_gac316c2c562991d4629151b517c2c02d8}{I2\+C\+\_\+\+LAST\+\_\+\+FRAME\+\_\+\+NO\+\_\+\+STOP}}~((uint32\+\_\+t)\mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga2af308b39681e4170d02acefcd69d3cf}{I2\+C\+\_\+\+SOFTEND\+\_\+\+MODE}})
\item 
\#define \mbox{\hyperlink{group__I2C__XFEROPTIONS_gabedde3791be7cb544ffeb9e408d1980e}{I2\+C\+\_\+\+OTHER\+\_\+\+FRAME}}~(0x000000\+AAU)
\item 
\#define \mbox{\hyperlink{group__I2C__XFEROPTIONS_ga272995b7f02a1e44b589cc9794093d0b}{I2\+C\+\_\+\+OTHER\+\_\+\+AND\+\_\+\+LAST\+\_\+\+FRAME}}~(0x0000\+AA00U)
\item 
\#define \mbox{\hyperlink{group__I2C__ADDRESSING__MODE_ga28cf3b277595ac15edf383c2574ed18d}{I2\+C\+\_\+\+ADDRESSINGMODE\+\_\+7\+BIT}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group__I2C__ADDRESSING__MODE_ga2401dc32e64cd53290497bab73c3608d}{I2\+C\+\_\+\+ADDRESSINGMODE\+\_\+10\+BIT}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group__I2C__DUAL__ADDRESSING__MODE_gacb8f4a1fd543e5ef2c9e7711fc9b5a67}{I2\+C\+\_\+\+DUALADDRESS\+\_\+\+DISABLE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group__I2C__DUAL__ADDRESSING__MODE_gae33ff5305d9f38d857cff1774f481fab}{I2\+C\+\_\+\+DUALADDRESS\+\_\+\+ENABLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN}}
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_ga3ca5e6cf8afdde67a7f1b8a0c796f9c9}{I2\+C\+\_\+\+OA2\+\_\+\+NOMASK}}~((uint8\+\_\+t)0x00U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_gae6a0d4381368915b3a36235fd98bb8a4}{I2\+C\+\_\+\+OA2\+\_\+\+MASK01}}~((uint8\+\_\+t)0x01U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_ga2306a30b54449efa6e21a1f8ee951f8d}{I2\+C\+\_\+\+OA2\+\_\+\+MASK02}}~((uint8\+\_\+t)0x02U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_gac3e3c0ca814b770569cbfa51cace949f}{I2\+C\+\_\+\+OA2\+\_\+\+MASK03}}~((uint8\+\_\+t)0x03U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_ga6b72221d08566e6c92efb029d4ee235e}{I2\+C\+\_\+\+OA2\+\_\+\+MASK04}}~((uint8\+\_\+t)0x04U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_gafe58a35152ba38ddc639402f20d35471}{I2\+C\+\_\+\+OA2\+\_\+\+MASK05}}~((uint8\+\_\+t)0x05U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_gab25ccebde410e4481356cb115dd170ff}{I2\+C\+\_\+\+OA2\+\_\+\+MASK06}}~((uint8\+\_\+t)0x06U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_gaa86f61452707ac8b4054a3bc2127ed97}{I2\+C\+\_\+\+OA2\+\_\+\+MASK07}}~((uint8\+\_\+t)0x07U)
\item 
\#define \mbox{\hyperlink{group__I2C__GENERAL__CALL__ADDRESSING__MODE_ga14918ea7d2b23cd67c66b49ebbf5c0a8}{I2\+C\+\_\+\+GENERALCALL\+\_\+\+DISABLE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group__I2C__GENERAL__CALL__ADDRESSING__MODE_ga5ec9ec869e4c78a597c5007c245c01a0}{I2\+C\+\_\+\+GENERALCALL\+\_\+\+ENABLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac28d4f433e501e727c91097dccc4616c}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN}}
\item 
\#define \mbox{\hyperlink{group__I2C__NOSTRETCH__MODE_ga611deefe89e56fa65f853e6796f2cf66}{I2\+C\+\_\+\+NOSTRETCH\+\_\+\+DISABLE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group__I2C__NOSTRETCH__MODE_ga67ebace1182d99bb5d7968994c01c80e}{I2\+C\+\_\+\+NOSTRETCH\+\_\+\+ENABLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}
\item 
\#define \mbox{\hyperlink{group__I2C__MEMORY__ADDRESS__SIZE_ga44007b689fa80deeab22820ad0b2dc6d}{I2\+C\+\_\+\+MEMADD\+\_\+\+SIZE\+\_\+8\+BIT}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group__I2C__MEMORY__ADDRESS__SIZE_ga5b8c4b7d245fd7ab998acf2c7edd61a4}{I2\+C\+\_\+\+MEMADD\+\_\+\+SIZE\+\_\+16\+BIT}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group__I2C__XFERDIRECTION_ga4995d0291421b538d7859e998803c567}{I2\+C\+\_\+\+DIRECTION\+\_\+\+TRANSMIT}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group__I2C__XFERDIRECTION_gacfbbd511a4f68bbd9965d0e5a192e261}{I2\+C\+\_\+\+DIRECTION\+\_\+\+RECEIVE}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga3d83e7d82dfb916acd8773dd455db4ed}{I2\+C\+\_\+\+RELOAD\+\_\+\+MODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21a796045451013c964ef8b12ca6c9bb}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD}}
\item 
\#define \mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga7608350f015782c2066afc98e8e00dc3}{I2\+C\+\_\+\+AUTOEND\+\_\+\+MODE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf789c74e217ec8967bcabc156a6c54}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}}
\item 
\#define \mbox{\hyperlink{group__I2C__RELOAD__END__MODE_ga2af308b39681e4170d02acefcd69d3cf}{I2\+C\+\_\+\+SOFTEND\+\_\+\+MODE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group__I2C__START__STOP__MODE_ga72be0683a5cddcd2eb8d09034becf0f8}{I2\+C\+\_\+\+NO\+\_\+\+STARTSTOP}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group__I2C__START__STOP__MODE_gabd6e763d5c32da220e64aa6e726ebad8}{I2\+C\+\_\+\+GENERATE\+\_\+\+STOP}}~(uint32\+\_\+t)(0x80000000U \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37007be453dd8a637be2d793d3b5f2a2}{I2\+C\+\_\+\+CR2\+\_\+\+STOP}})
\item 
\#define \mbox{\hyperlink{group__I2C__START__STOP__MODE_ga3ec0ba1daf9639ed559f829a5b95549b}{I2\+C\+\_\+\+GENERATE\+\_\+\+START\+\_\+\+READ}}~(uint32\+\_\+t)(0x80000000U \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+CR2\+\_\+\+START}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268ec714bbe4a75ea098c0e230a87697}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN}})
\item 
\#define \mbox{\hyperlink{group__I2C__START__STOP__MODE_ga727eba0ee24dbd8b0f5110f242712ea1}{I2\+C\+\_\+\+GENERATE\+\_\+\+START\+\_\+\+WRITE}}~(uint32\+\_\+t)(0x80000000U \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+CR2\+\_\+\+START}})
\item 
\#define \mbox{\hyperlink{group__I2C__Interrupt__configuration__definition_gaef52e00037d5a51adf3f3a97aefcbdda}{I2\+C\+\_\+\+IT\+\_\+\+ERRI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75e971012a02f9dad47a1629c6f5d956}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE}}
\item 
\#define \mbox{\hyperlink{group__I2C__Interrupt__configuration__definition_ga6e848112accf2d034e979e65710b2f0f}{I2\+C\+\_\+\+IT\+\_\+\+TCI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b37e64bdf6399ef12c3df77bcb1634f}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE}}
\item 
\#define \mbox{\hyperlink{group__I2C__Interrupt__configuration__definition_ga0a85b2740a7d8669dfeacdc81ef0692b}{I2\+C\+\_\+\+IT\+\_\+\+STOPI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f1576cb1a2cd847f55fe2a0820bb166}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE}}
\item 
\#define \mbox{\hyperlink{group__I2C__Interrupt__configuration__definition_gaf64fb93453bfbae36de26ff1465029f0}{I2\+C\+\_\+\+IT\+\_\+\+NACKI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3f71f7a55e13a467b2a5ed639e0fe18}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE}}
\item 
\#define \mbox{\hyperlink{group__I2C__Interrupt__configuration__definition_ga2a4058126bd3d7ea36eedfbc0f0d926d}{I2\+C\+\_\+\+IT\+\_\+\+ADDRI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga275e85befdb3d7ea7b5eb402cec574ec}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE}}
\item 
\#define \mbox{\hyperlink{group__I2C__Interrupt__configuration__definition_ga37af8a13ac5afcbd22cec22f471543ce}{I2\+C\+\_\+\+IT\+\_\+\+RXI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1fc89bf142bfc08ee78763e6e27cd80}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE}}
\item 
\#define \mbox{\hyperlink{group__I2C__Interrupt__configuration__definition_gae0ed342e48cfd545190da23791980c35}{I2\+C\+\_\+\+IT\+\_\+\+TXI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bd36da8f72bc91040e63af07dd6b5a4}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_gaeda14a3e9d02ff20a0d001bba9328f3d}{I2\+C\+\_\+\+FLAG\+\_\+\+TXE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dfec198395c0f88454a86bacff60351}{I2\+C\+\_\+\+ISR\+\_\+\+TXE}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_gacf2b6051fb4713cb4808830d3fa336f0}{I2\+C\+\_\+\+FLAG\+\_\+\+TXIS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa848ab3d120a27401203329941c9dcb5}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_gad53c5b70a186f699f187c7a641ab0dac}{I2\+C\+\_\+\+FLAG\+\_\+\+RXNE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0afd4e99e26dcec57a0f3be4dae2c022}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_ga5472d1196e934e0cc471aba8f66af416}{I2\+C\+\_\+\+FLAG\+\_\+\+ADDR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c1a844fb3e55ca9db318d0bc2db4a07}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_ga2f89dbba9b964e6ade1480705e7a97d4}{I2\+C\+\_\+\+FLAG\+\_\+\+AF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2fb99c13292fc510cfe85bf45ac6b77}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_gacc7d993963e199a6ddba391dab8da896}{I2\+C\+\_\+\+FLAG\+\_\+\+STOPF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24dee623aba3059485449f8ce7d061b7}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_ga13cd457dfc9668022ada8f7c24582be9}{I2\+C\+\_\+\+FLAG\+\_\+\+TC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac47bed557caa744aa763e1a8d0eba04d}{I2\+C\+\_\+\+ISR\+\_\+\+TC}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_gad4425abf20f49338bc3d7d8303251f3b}{I2\+C\+\_\+\+FLAG\+\_\+\+TCR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76008be670a9a4829aaf3753c79b3bbd}{I2\+C\+\_\+\+ISR\+\_\+\+TCR}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_ga0454176b6ddd5c402abc3ef5953a21ad}{I2\+C\+\_\+\+FLAG\+\_\+\+BERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dd0d8fdc41303a1c31fc7466301be07}{I2\+C\+\_\+\+ISR\+\_\+\+BERR}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_gae1e67936f4780e42b8bbe04ac9c20a7b}{I2\+C\+\_\+\+FLAG\+\_\+\+ARLO}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54ae33fec99aa351621ba6b483fbead3}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_gab579673c8ac920db199aa7f18e547fb3}{I2\+C\+\_\+\+FLAG\+\_\+\+OVR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5976110d93d2f36f50c4c6467510914}{I2\+C\+\_\+\+ISR\+\_\+\+OVR}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_ga6c7addb6413f165f42bcc87506ea8467}{I2\+C\+\_\+\+FLAG\+\_\+\+PECERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b1d42968194fb42f9cc9bb2c2806281}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_ga89c8d5d8ccc77a8619fafe9b39d1cc74}{I2\+C\+\_\+\+FLAG\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fc8ce165c42d0d719c45e58a82f574}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_gacb0a234f9a7039a764b7d90a10e91dac}{I2\+C\+\_\+\+FLAG\+\_\+\+ALERT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c6c779bca999450c595fc797a1fdeec}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_ga50f69f043d99600221076100823b6ff3}{I2\+C\+\_\+\+FLAG\+\_\+\+BUSY}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12ba21dc10ca08a2063a1c4672ffb886}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY}}
\item 
\#define \mbox{\hyperlink{group__I2C__Flag__definition_ga1db236ae26f1d9bab1dcebc1e62d6bf3}{I2\+C\+\_\+\+FLAG\+\_\+\+DIR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4890d7deb94106f946b28a7309e22aa}{I2\+C\+\_\+\+ISR\+\_\+\+DIR}}
\item 
\#define \mbox{\hyperlink{group__I2C__Exported__Macros_ga74c8fd72a78882720c28448ce8bd33d8}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset I2C handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__Exported__Macros_gac9d8b249b06b2d30f987acc9ceebd1d9}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \texorpdfstring{$\vert$}{|}= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified I2C interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__Exported__Macros_ga33d0c7202ae298fa3ae128c5da49d455}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \&= (\texorpdfstring{$\sim$}{\string~}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Disable the specified I2C interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__Exported__Macros_ga932024bf4a259e0cdaf9e50b38e3d41a}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified I2C interrupt source is enabled or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__Exported__Macros_gafbc0a6e4113be03100fbae1314a8b395}{I2\+C\+\_\+\+FLAG\+\_\+\+MASK}}~(0x0001\+FFFFU)
\begin{DoxyCompactList}\small\item\em Check whether the specified I2C flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__Exported__Macros_gafbdf01a7dc3183de7af56456cab93551}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__I2C__Exported__Macros_ga933e2ea67e86db857a06b70a93be1186}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the I2C pending flags which are cleared by writing 1 in a specific bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__Exported__Macros_gacff412c47b0c1d63ef3b2a07f65988b7}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(\mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}))
\begin{DoxyCompactList}\small\item\em Enable the specified I2C peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__Exported__Macros_ga3d6a35da02ca72537a15570912c80412}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(\mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}))
\begin{DoxyCompactList}\small\item\em Disable the specified I2C peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__Exported__Macros_ga11f1b2e130ffa7e62d82ff1ebdb3f4f4}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+GENERATE\+\_\+\+NACK}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(\mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{I2\+C\+\_\+\+CR2\+\_\+\+NACK}}))
\begin{DoxyCompactList}\small\item\em Generate a Non-\/\+Acknowledge I2C peripheral in Slave mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga14b20c50be9fcafef1ce2f0b962b39a9}{IS\+\_\+\+I2\+C\+\_\+\+ADDRESSING\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_gae683c113d4088dfae90fbe6677f8296a}{IS\+\_\+\+I2\+C\+\_\+\+DUAL\+\_\+\+ADDRESS}}(ADDRESS)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga4f5ba081bbab937fa5137340492def13}{IS\+\_\+\+I2\+C\+\_\+\+OWN\+\_\+\+ADDRESS2\+\_\+\+MASK}}(MASK)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga36a9a7855d7f35a6b03b05c6079bf149}{IS\+\_\+\+I2\+C\+\_\+\+GENERAL\+\_\+\+CALL}}(CALL)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_gaf7d844f7c7f5c96067468ab47971d0fd}{IS\+\_\+\+I2\+C\+\_\+\+NO\+\_\+\+STRETCH}}(STRETCH)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_gace95d2b6add7feef5805f1fa6d2e46be}{IS\+\_\+\+I2\+C\+\_\+\+MEMADD\+\_\+\+SIZE}}(SIZE)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_gafaa6130d7e7e11240349d9e1476c7f06}{IS\+\_\+\+TRANSFER\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga035522b30af949e6643a5c34bd07f9d2}{IS\+\_\+\+TRANSFER\+\_\+\+REQUEST}}(REQUEST)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga8f3522af9ffef268641698ac80f77859}{IS\+\_\+\+I2\+C\+\_\+\+TRANSFER\+\_\+\+OPTIONS\+\_\+\+REQUEST}}(REQUEST)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga13a3986011ca018dd12ff39ea3bec11b}{IS\+\_\+\+I2\+C\+\_\+\+TRANSFER\+\_\+\+OTHER\+\_\+\+OPTIONS\+\_\+\+REQUEST}}(REQUEST)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga84085a3fd5b43f29ec449d86560a9378}{I2\+C\+\_\+\+RESET\+\_\+\+CR2}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga30d76b55c39e04efb077f47eb454261d}{I2\+C\+\_\+\+GET\+\_\+\+ADDR\+\_\+\+MATCH}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga0359d435a6d984b3fefdc2da709e5764}{I2\+C\+\_\+\+GET\+\_\+\+DIR}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga1bc559a860da12ee5a7517548facbc57}{I2\+C\+\_\+\+GET\+\_\+\+STOP\+\_\+\+MODE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf789c74e217ec8967bcabc156a6c54}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}})
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_gaa80106d084f4027f8f341f2c3c49dcfa}{I2\+C\+\_\+\+GET\+\_\+\+OWN\+\_\+\+ADDRESS1}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((uint16\+\_\+t)((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$OAR1 \& \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb954a9a0e3e3898574643b6d725a70f}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1}}))
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_gad0b113e974debf6a9af783e1fe08ef23}{I2\+C\+\_\+\+GET\+\_\+\+OWN\+\_\+\+ADDRESS2}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((uint16\+\_\+t)((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$OAR2 \& \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4627c5a89a3cbe9546321418f8cb9da2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2}}))
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_gad84e8b9523d45b6105b4d5cb68994a79}{IS\+\_\+\+I2\+C\+\_\+\+OWN\+\_\+\+ADDRESS1}}(ADDRESS1)~((ADDRESS1) $<$= 0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga83001d53612b83ee90730d3bb2732537}{IS\+\_\+\+I2\+C\+\_\+\+OWN\+\_\+\+ADDRESS2}}(ADDRESS2)~((ADDRESS2) $<$= (uint16\+\_\+t)0x00\+FFU)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga2e42fa55be22240dc5a54a0304d01cfb}{I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+MSB}}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga9c8f1a763307d0c37bb4e2dcfdf3bb9f}{I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+LSB}}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x00\+FFU))))
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga5212d1dbe376d10b7ec3060032283a33}{I2\+C\+\_\+\+GENERATE\+\_\+\+START}}(\+\_\+\+\_\+\+ADDMODE\+\_\+\+\_\+,  \+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_ga31873e0595e29c80cffe00c2d2e073ab}{I2\+C\+\_\+\+CHECK\+\_\+\+FLAG}}(\+\_\+\+\_\+\+ISR\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__I2C__Private__Macro_gacc7c83a67d99d759923c6907f1a1751f}{I2\+C\+\_\+\+CHECK\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+CR1\+\_\+\+\_\+,  \+\_\+\+\_\+\+IT\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+CR1\+\_\+\+\_\+) \& (\+\_\+\+\_\+\+IT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+IT\+\_\+\+\_\+)) ? \mbox{\hyperlink{group__Exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}} \+: \mbox{\hyperlink{group__Exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct____I2C__HandleTypeDef}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__HAL__state__structure__definition_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+RESET}} = 0x00U
, \mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37af859ce60c5e462b0bfde3a5010bc72d1}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+READY}} = 0x20U
, \mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37a0c503d6c0388f0d872b368557e278b5a}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY}} = 0x24U
, \mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37acb3a9e3d4d1076e0f4e65f91ca0161bc}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX}} = 0x21U
, \newline
\mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37a4ea4ecc2dc3cb64c4877c123d9d73170}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX}} = 0x22U
, \mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37a13518f06f54c7515100e86bb8d6e0779}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+LISTEN}} = 0x28U
, \mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37a14d22553a60819b276582e08459f30b0}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+LISTEN}} = 0x29U
, \mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37a8aec2547eedf1c9924f8efed33e3b5c5}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX\+\_\+\+LISTEN}} = 0x2\+AU
, \newline
\mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37a2c6f6d1fef0847f9da51153b5c295249}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+ABORT}} = 0x60U
, \mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37a378abf24301fe7a23620fd78ff3f168b}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x\+A0U
, \mbox{\hyperlink{group__HAL__state__structure__definition_ggaef355af8eab251ae2a19ee164ad81c37afe3c9b304462901099426a0d414be2a2}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+ERROR}} = 0x\+E0U
 \}
\item 
enum \mbox{\hyperlink{group__HAL__mode__structure__definition_gabcbb7b844f2ffd63c4e530c117882062}{HAL\+\_\+\+I2\+C\+\_\+\+Mode\+Type\+Def}} \{ \mbox{\hyperlink{group__HAL__mode__structure__definition_ggabcbb7b844f2ffd63c4e530c117882062a98c8fd642b7ac45a23479bd597fc7a71}{HAL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+NONE}} = 0x00U
, \mbox{\hyperlink{group__HAL__mode__structure__definition_ggabcbb7b844f2ffd63c4e530c117882062a1eea98660a170dd7b191c9dfe46da6d2}{HAL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+MASTER}} = 0x10U
, \mbox{\hyperlink{group__HAL__mode__structure__definition_ggabcbb7b844f2ffd63c4e530c117882062a817358d19d278261f2047a5ec8ec6b53}{HAL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+SLAVE}} = 0x20U
, \mbox{\hyperlink{group__HAL__mode__structure__definition_ggabcbb7b844f2ffd63c4e530c117882062a3f592bd942f973242aac6b7df79f3f1e}{HAL\+\_\+\+I2\+C\+\_\+\+MODE\+\_\+\+MEM}} = 0x40U
 \}
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group1_ga9d29159a6da072287fff73743fd93260}{HAL\+\_\+\+I2\+C\+\_\+\+Init}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group1_gabda634ba18f874775d1262c887d273b4}{HAL\+\_\+\+I2\+C\+\_\+\+De\+Init}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__Exported__Functions__Group1_gabe01a202c27b23fc150aa66af3130073}{HAL\+\_\+\+I2\+C\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__Exported__Functions__Group1_ga2ec8d9b09854c732e2feed549278f048}{HAL\+\_\+\+I2\+C\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga9440a306e25c7bd038cfa8619ec9a830}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Transmit}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga6b3cef8c309e88ed6d3b8deba149aac9}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Receive}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga9128c5f01406d0da061a2bce00b6866e}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Transmit}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga92b445a5ca4f5b8195f1c10ebdc41687}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Receive}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga33e725a824eb672f9f999d9d5ce088fb}{HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Write}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga7b593a1b85bd989dd002ee209eae4ad2}{HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Read}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_gade6a669a25f0e99ef7fd52724acb3dec}{HAL\+\_\+\+I2\+C\+\_\+\+Is\+Device\+Ready}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint32\+\_\+t Trials, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga48b84e0cff0e44d10e10bf9cc5a6726d}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Transmit\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga2aebdb302ffc0a4dff28dc2c8b59e1e9}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_gabb5814408402b2e9d07c0b414e64fc9d}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Transmit\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga48113a4abed4b32ac19da51babb530eb}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_gab57ffc32b01392d8bcce3c7ec32b3120}{HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Write\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga2274a9d894a1dc783bc647f937200f65}{HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Read\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga6a55d04a460664f6b2039b2a7b56a9de}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Seq\+\_\+\+Transmit\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga0caa34de50971b2bd5b953ee12af94f1}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Seq\+\_\+\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga6d4024eb28117e0836c2477a855d7531}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Seq\+\_\+\+Transmit\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga1e782a3b10d12e4368eb489ad728e735}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Seq\+\_\+\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_gad8c3b67e4430bc8def0c885af769f3ab}{HAL\+\_\+\+I2\+C\+\_\+\+Enable\+Listen\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_gafd49a2b08bc6e30989c420a9c679b65e}{HAL\+\_\+\+I2\+C\+\_\+\+Disable\+Listen\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_gad001e42b424fc0d85a8e94380b9c7513}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Abort\+\_\+\+IT}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga978126d41a3a67384f4cb2fe3e6e7e8f}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Transmit\+\_\+\+DMA}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga299f5e16a92826b9856c60265bc22cf2}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Receive\+\_\+\+DMA}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga59e69e0da57150f980deea0d235f0397}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Transmit\+\_\+\+DMA}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_gad9dd42a10e5c108e30e6546cb64639c2}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Receive\+\_\+\+DMA}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga12a2a86be393359534f630cdd090d8bb}{HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Write\+\_\+\+DMA}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_gab25b99552182d2486d8eb441fffdd0a4}{HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Read\+\_\+\+DMA}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_gace04b5c76cbe9b8f2293199df5cbebe7}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Seq\+\_\+\+Transmit\+\_\+\+DMA}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga83c1c311ce7822081cfca9aeef9ad632}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Seq\+\_\+\+Receive\+\_\+\+DMA}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_ga105b8f6d6d7310e2d9bc170e8ed412ae}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Seq\+\_\+\+Transmit\+\_\+\+DMA}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group2_gaeb0f79e15c8dab0d370b3fb48ca592b7}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Seq\+\_\+\+Receive\+\_\+\+DMA}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_ga0cd3cc56c83b85a65e31c945c854d9d5}{HAL\+\_\+\+I2\+C\+\_\+\+EV\+\_\+\+IRQHandler}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_ga78739c0d57d55034a9c8bc39c8ee6bc2}{HAL\+\_\+\+I2\+C\+\_\+\+ER\+\_\+\+IRQHandler}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_gaa258e0eb52bbc34002a46dc2db89a84b}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+Tx\+Cplt\+Callback}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_ga5782358f977ddf450b203fc075833a1d}{HAL\+\_\+\+I2\+C\+\_\+\+Master\+Rx\+Cplt\+Callback}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_ga7e086b3ee67187ea072aec6fb4d52aad}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+Tx\+Cplt\+Callback}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_gae23a5b1ce68867c35093ff2b5931e9a0}{HAL\+\_\+\+I2\+C\+\_\+\+Slave\+Rx\+Cplt\+Callback}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_ga3b2a6a0ff585d8e529a73ba7d291c92d}{HAL\+\_\+\+I2\+C\+\_\+\+Addr\+Callback}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint8\+\_\+t Transfer\+Direction, uint16\+\_\+t Addr\+Match\+Code)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_ga22544d1e6a14392cd5fe41e4e4f4cc96}{HAL\+\_\+\+I2\+C\+\_\+\+Listen\+Cplt\+Callback}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_ga874f6104d2cdbced9f2ab6e941ec58f0}{HAL\+\_\+\+I2\+C\+\_\+\+Mem\+Tx\+Cplt\+Callback}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_gac16a95413b35f05c5ce725fefd8531a5}{HAL\+\_\+\+I2\+C\+\_\+\+Mem\+Rx\+Cplt\+Callback}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_ga4d5338cd64a656dfdc4154773bc4f05d}{HAL\+\_\+\+I2\+C\+\_\+\+Error\+Callback}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
void \mbox{\hyperlink{group__I2C__IRQ__Handler__and__Callbacks_gaa4c2f59ea15698a1490401e5bbc3f296}{HAL\+\_\+\+I2\+C\+\_\+\+Abort\+Cplt\+Callback}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
\mbox{\hyperlink{group__HAL__state__structure__definition_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group3_gad63373b093502b83d5f9bd5e292385f0}{HAL\+\_\+\+I2\+C\+\_\+\+Get\+State}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
\mbox{\hyperlink{group__HAL__mode__structure__definition_gabcbb7b844f2ffd63c4e530c117882062}{HAL\+\_\+\+I2\+C\+\_\+\+Mode\+Type\+Def}} \mbox{\hyperlink{group__I2C__Exported__Functions__Group3_ga12d8407ccfb92f50caa5189b05a13351}{HAL\+\_\+\+I2\+C\+\_\+\+Get\+Mode}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__I2C__Exported__Functions__Group3_ga5db5fcfa0c3fd3e45e176d000738f7bc}{HAL\+\_\+\+I2\+C\+\_\+\+Get\+Error}} (\mbox{\hyperlink{group__I2C__handle__Structure__definition_ga31b88eb31a4622a50e34f02a1c3d516b}{I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of I2C HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2020 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source}{stm32wlxx\+\_\+hal\+\_\+i2c.\+h}}.

