Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   994.179       0.000              0           1100
 DebugCore_JCLK         DebugCore_JCLK              23.481       0.000              0           2669
 DebugCore_CAPTURE      DebugCore_JCLK              21.838       0.000              0            120
 DebugCore_JCLK         DebugCore_CAPTURE           45.970       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.310       0.000              0           1100
 DebugCore_JCLK         DebugCore_JCLK               0.312       0.000              0           2669
 DebugCore_CAPTURE      DebugCore_JCLK              23.221       0.000              0            120
 DebugCore_JCLK         DebugCore_CAPTURE            1.773       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   997.386       0.000              0            276
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.471       0.000              0            276
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   995.848       0.000              0           1100
 DebugCore_JCLK         DebugCore_JCLK              23.908       0.000              0           2669
 DebugCore_CAPTURE      DebugCore_JCLK              22.634       0.000              0            120
 DebugCore_JCLK         DebugCore_CAPTURE           47.325       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.249       0.000              0           1100
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0           2669
 DebugCore_CAPTURE      DebugCore_JCLK              24.140       0.000              0            120
 DebugCore_JCLK         DebugCore_CAPTURE            1.276       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   998.126       0.000              0            276
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.372       0.000              0            276
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

