v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 950 -470 950 -350 { lab=CLK}
N 980 -510 1110 -510 { lab=#net1}
N 1200 -510 1340 -510 { lab=#net2}
N 1430 -510 1580 -510 { lab=#net3}
N 1170 -470 1170 -350 { lab=CLK}
N 1400 -470 1400 -350 { lab=CLK}
N 1640 -470 1640 -350 { lab=CLK}
N 1140 -620 1140 -590 { lab=VDD}
N 1370 -620 1370 -590 { lab=VDD}
N 1610 -620 1610 -590 { lab=VDD}
N 1670 -510 1820 -510 { lab=#net4}
N 1880 -470 1880 -350 { lab=CLK}
N 1850 -620 1850 -590 { lab=VDD}
N 1910 -510 2060 -510 { lab=#net5}
N 2120 -470 2120 -350 { lab=CLK}
N 2090 -620 2090 -590 { lab=VDD}
N 2150 -510 2300 -510 { lab=#net6}
N 2360 -470 2360 -350 { lab=CLK}
N 2330 -620 2330 -590 { lab=VDD}
N 2390 -510 2540 -510 { lab=#net7}
N 2570 -620 2570 -590 { lab=VDD}
N 760 -350 2600 -350 { lab=CLK}
N 2630 -510 2780 -510 { lab=#net8}
N 2810 -620 2810 -590 { lab=VDD}
N 2870 -510 3020 -510 { lab=#net9}
N 3050 -620 3050 -590 { lab=VDD}
N 3110 -510 3260 -510 { lab=#net10}
N 3290 -620 3290 -590 { lab=VDD}
N 3350 -510 3500 -510 { lab=#net11}
N 3530 -620 3530 -590 { lab=VDD}
N 3590 -510 3740 -510 { lab=#net12}
N 3770 -620 3770 -590 { lab=VDD}
N 3830 -510 3980 -510 { lab=#net13}
N 4010 -620 4010 -590 { lab=VDD}
N 4070 -510 4220 -510 { lab=#net14}
N 4250 -620 4250 -590 { lab=VDD}
N 4310 -510 4460 -510 { lab=#net15}
N 4490 -620 4490 -590 { lab=VDD}
N 2600 -470 2600 -350 { lab=CLK}
N 2840 -470 2840 -350 { lab=CLK}
N 3080 -470 3080 -350 { lab=CLK}
N 3320 -470 3320 -350 { lab=CLK}
N 3560 -470 3560 -350 { lab=CLK}
N 3800 -470 3800 -350 { lab=CLK}
N 4040 -470 4040 -350 { lab=CLK}
N 4280 -470 4280 -350 { lab=CLK}
N 4520 -470 4520 -350 { lab=CLK}
N 2600 -350 4520 -350 { lab=CLK}
N 4550 -510 4700 -510 { lab=#net16}
N 660 -740 4910 -740 { lab=#net17}
N 4910 -740 4910 -560 { lab=#net17}
N 4910 -560 4980 -560 { lab=#net17}
N 660 -510 890 -510 { lab=#net16}
N 660 -510 660 -240 { lab=#net16}
N 660 -240 4920 -240 { lab=#net16}
N 4920 -510 4920 -240 { lab=#net16}
N 4790 -510 4920 -510 { lab=#net16}
N 4700 -510 4790 -510 { lab=#net16}
N 840 -560 890 -560 { lab=#net18}
N 980 -580 980 -560 { lab=Q0}
N 980 -580 1010 -580 { lab=Q0}
N 1200 -580 1200 -560 { lab=Q1}
N 1200 -580 1230 -580 { lab=Q1}
N 1430 -580 1430 -560 { lab=Q2}
N 1430 -580 1480 -580 { lab=Q2}
N 1670 -580 1670 -560 { lab=Q3}
N 1670 -580 1710 -580 { lab=Q3}
N 1910 -580 1910 -560 { lab=Q4}
N 1910 -580 1950 -580 { lab=Q4}
N 2150 -580 2150 -560 { lab=Q5}
N 2150 -580 2190 -580 { lab=Q5}
N 2390 -580 2390 -560 { lab=Q6}
N 2390 -580 2430 -580 { lab=Q6}
N 2630 -580 2630 -560 { lab=Q7}
N 2630 -580 2670 -580 { lab=Q7}
N 2870 -580 2870 -560 { lab=Q8}
N 2870 -580 2910 -580 { lab=Q8}
N 3110 -580 3110 -560 { lab=Q9}
N 3110 -580 3150 -580 { lab=Q9}
N 3350 -580 3350 -560 { lab=Q10}
N 3350 -580 3390 -580 { lab=Q10}
N 3590 -580 3590 -560 { lab=Q11}
N 3590 -580 3630 -580 { lab=Q11}
N 3830 -580 3830 -560 { lab=Q12}
N 3830 -580 3870 -580 { lab=Q12}
N 4070 -580 4070 -560 { lab=Q13}
N 4070 -580 4110 -580 { lab=Q13}
N 4310 -580 4310 -560 { lab=Q14}
N 4310 -580 4350 -580 { lab=Q14}
N 4550 -580 4550 -560 { lab=Q15}
N 4550 -580 4590 -580 { lab=Q15}
N 1090 -560 1110 -560 { lab=#net19}
N 1310 -560 1340 -560 { lab=#net20}
N 1560 -560 1580 -560 { lab=#net21}
N 1790 -560 1820 -560 { lab=#net22}
N 2030 -560 2060 -560 { lab=#net23}
N 2270 -560 2300 -560 { lab=#net24}
N 2510 -560 2540 -560 { lab=#net25}
N 2750 -560 2780 -560 { lab=#net26}
N 2990 -560 3020 -560 { lab=#net27}
N 3230 -560 3260 -560 { lab=#net28}
N 3470 -560 3500 -560 { lab=#net29}
N 660 -580 760 -580 { lab=#net17}
N 660 -740 660 -580 { lab=#net17}
N -1350 -430 -1350 -400 { lab=Vbp}
N -1350 -400 -1320 -400 { lab=Vbp}
N -1350 -430 -1240 -430 { lab=Vbp}
N -1240 -400 -1240 -370 { lab=Vbn}
N -1240 -400 -1210 -400 { lab=Vbn}
N -640 -430 -640 -400 { lab=Vbp}
N -640 -400 -610 -400 { lab=Vbp}
N -640 -430 -530 -430 { lab=Vbp}
N -530 -400 -530 -370 { lab=Vbn}
N -530 -400 -500 -400 { lab=Vbn}
N 4670 -560 4910 -560 { lab=#net17}
N 3710 -560 3740 -560 { lab=#net30}
N 3950 -560 3980 -560 { lab=#net31}
N 4190 -560 4220 -560 { lab=#net32}
N 4430 -560 4460 -560 { lab=#net33}
C {madvlsi/gnd.sym} 920 -470 0 0 {name=l1 lab=GND}
C {madvlsi/gnd.sym} 1140 -470 0 0 {name=l2 lab=GND}
C {madvlsi/gnd.sym} 1370 -470 0 0 {name=l3 lab=GND}
C {madvlsi/gnd.sym} 1610 -470 0 0 {name=l4 lab=GND}
C {madvlsi/vdd.sym} 920 -590 0 0 {name=l7 lab=VDD}
C {madvlsi/vdd.sym} 1140 -620 0 0 {name=l8 lab=VDD}
C {madvlsi/vdd.sym} 1370 -620 0 0 {name=l9 lab=VDD}
C {madvlsi/vdd.sym} 1610 -620 0 0 {name=l10 lab=VDD}
C {devices/lab_pin.sym} 760 -350 0 0 {name=l12 sig_type=std_logic lab=CLK}
C {devices/lab_pin.sym} 990 -580 1 0 {name=l13 sig_type=std_logic lab=Q0}
C {devices/lab_pin.sym} 1210 -580 1 0 {name=l15 sig_type=std_logic lab=Q1}
C {devices/lab_pin.sym} 1450 -580 1 0 {name=l16 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} 1690 -580 1 0 {name=l19 sig_type=std_logic lab=Q3}
C {devices/code_shown.sym} 320 -920 0 0 {name=SPICE only_toplevel=false value=".ic v(Q0)=0 v(Q1)=0 v(Q2)=0 v(Q3)=0 v(Q4)=1 v(Q5)=1 v(Q6)=1 v(Q7)=1 v(Q8)=0 v(Q9)=0 v(Q10)=1 v(Q11)=1 v(Q12)=0 v(Q13)=0 v(Q14)=1 v(Q15)=1
.tran 0.5u 50u
.save all"}
C {madvlsi/vsource.sym} 340 -360 0 0 {name=VCLK
value="pulse(0 1.8 0.5u 0.5u 0.5u 5u 10u)"}
C {madvlsi/vsource.sym} 340 -200 0 0 {name=Vdd
value=1.8}
C {madvlsi/gnd.sym} 340 -330 0 0 {name=l22 lab=GND}
C {madvlsi/gnd.sym} 340 -170 0 0 {name=l23 lab=GND}
C {devices/lab_pin.sym} 340 -390 0 0 {name=l25 sig_type=std_logic lab=CLK}
C {devices/lab_pin.sym} 760 -350 0 0 {name=l26 sig_type=std_logic lab=CLK}
C {madvlsi/vdd.sym} 340 -230 0 0 {name=l27 lab=VDD}
C {madvlsi/gnd.sym} 1850 -470 0 0 {name=l28 lab=GND}
C {madvlsi/vdd.sym} 1850 -620 0 0 {name=l29 lab=VDD}
C {madvlsi/gnd.sym} 2090 -470 0 0 {name=l32 lab=GND}
C {madvlsi/vdd.sym} 2090 -620 0 0 {name=l33 lab=VDD}
C {devices/lab_pin.sym} 1930 -580 1 0 {name=l34 sig_type=std_logic lab=Q4}
C {madvlsi/gnd.sym} 2330 -470 0 0 {name=l36 lab=GND}
C {madvlsi/vdd.sym} 2330 -620 0 0 {name=l37 lab=VDD}
C {devices/lab_pin.sym} 2170 -580 1 0 {name=l38 sig_type=std_logic lab=Q5}
C {madvlsi/gnd.sym} 2570 -470 0 0 {name=l40 lab=GND}
C {madvlsi/vdd.sym} 2570 -620 0 0 {name=l41 lab=VDD}
C {devices/lab_pin.sym} 2410 -580 1 0 {name=l42 sig_type=std_logic lab=Q6}
C {madvlsi/tt_models.sym} 320 -780 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {madvlsi/gnd.sym} 2810 -470 0 0 {name=l30 lab=GND}
C {madvlsi/vdd.sym} 2810 -620 0 0 {name=l31 lab=VDD}
C {devices/lab_pin.sym} 2650 -580 1 0 {name=l44 sig_type=std_logic lab=Q7}
C {madvlsi/gnd.sym} 3050 -470 0 0 {name=l46 lab=GND}
C {madvlsi/vdd.sym} 3050 -620 0 0 {name=l47 lab=VDD}
C {devices/lab_pin.sym} 2890 -580 1 0 {name=l48 sig_type=std_logic lab=Q8}
C {madvlsi/gnd.sym} 3290 -470 0 0 {name=l50 lab=GND}
C {madvlsi/vdd.sym} 3290 -620 0 0 {name=l51 lab=VDD}
C {devices/lab_pin.sym} 3130 -580 1 0 {name=l52 sig_type=std_logic lab=Q9}
C {madvlsi/gnd.sym} 3530 -470 0 0 {name=l54 lab=GND}
C {madvlsi/vdd.sym} 3530 -620 0 0 {name=l55 lab=VDD}
C {devices/lab_pin.sym} 3370 -580 1 0 {name=l56 sig_type=std_logic lab=Q10}
C {madvlsi/gnd.sym} 3770 -470 0 0 {name=l58 lab=GND}
C {madvlsi/vdd.sym} 3770 -620 0 0 {name=l59 lab=VDD}
C {devices/lab_pin.sym} 3610 -580 1 0 {name=l60 sig_type=std_logic lab=Q11}
C {madvlsi/gnd.sym} 4010 -470 0 0 {name=l62 lab=GND}
C {madvlsi/vdd.sym} 4010 -620 0 0 {name=l63 lab=VDD}
C {devices/lab_pin.sym} 3850 -580 1 0 {name=l64 sig_type=std_logic lab=Q12}
C {madvlsi/gnd.sym} 4250 -470 0 0 {name=l66 lab=GND}
C {madvlsi/vdd.sym} 4250 -620 0 0 {name=l67 lab=VDD}
C {devices/lab_pin.sym} 4090 -580 1 0 {name=l68 sig_type=std_logic lab=Q13}
C {madvlsi/gnd.sym} 4490 -470 0 0 {name=l70 lab=GND}
C {madvlsi/vdd.sym} 4490 -620 0 0 {name=l71 lab=VDD}
C {devices/lab_pin.sym} 4330 -580 1 0 {name=l72 sig_type=std_logic lab=Q14}
C {devices/lab_pin.sym} 4570 -580 1 0 {name=l76 sig_type=std_logic lab=Q15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1060 -530 0 0 {name=X3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1290 -530 0 0 {name=X4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1530 -530 0 0 {name=X5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1770 -530 0 0 {name=X6}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2010 -530 0 0 {name=X7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2250 -530 0 0 {name=X8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2490 -530 0 0 {name=X9}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2730 -530 0 0 {name=X10}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2970 -530 0 0 {name=X11}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3210 -530 0 0 {name=X12}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3450 -530 0 0 {name=X13}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3690 -530 0 0 {name=X14}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3930 -530 0 0 {name=X15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 4170 -530 0 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 4410 -530 0 0 {name=X17}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 840 -530 0 0 {name=X1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 800 -560 0 0 {name=X2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 1050 -560 0 0 {name=X18}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 1270 -560 0 0 {name=X19}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 1520 -560 0 0 {name=X20}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 1750 -560 0 0 {name=X21}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 1990 -560 0 0 {name=X22}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 2230 -560 0 0 {name=X23}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 2470 -560 0 0 {name=X24}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 2710 -560 0 0 {name=X25}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 2950 -560 0 0 {name=X26}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 3190 -560 0 0 {name=X27}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 3430 -560 0 0 {name=X28}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 3670 -560 0 0 {name=X29}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 3910 -560 0 0 {name=X30}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 4150 -560 0 0 {name=X31}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 4390 -560 0 0 {name=X32}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 4630 -560 0 0 {name=X33}
C {devices/lab_pin.sym} 800 -520 3 0 {name=l5 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 1050 -520 3 0 {name=l6 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 1270 -520 3 0 {name=l11 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 1520 -520 3 0 {name=l14 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 1750 -520 3 0 {name=l17 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 1990 -520 3 0 {name=l18 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -1350 -430 1 0 {name=l20 sig_type=std_logic lab=Vbp}
C {madvlsi/pmos3.sym} -1320 -430 0 0 {name=M5
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/isource.sym} -1320 -370 0 0 {name=I1
value=1u}
C {madvlsi/vdd.sym} -1320 -460 0 0 {name=l21 lab=VDD}
C {madvlsi/gnd.sym} -1320 -340 0 0 {name=l24 lab=GND}
C {madvlsi/pmos3.sym} -1210 -430 0 0 {name=M1
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} -1210 -460 0 0 {name=l35 lab=VDD}
C {madvlsi/nmos3.sym} -1210 -370 0 0 {name=M2
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} -1240 -370 0 0 {name=l39 sig_type=std_logic lab=Vbn}
C {madvlsi/gnd.sym} -1210 -340 0 0 {name=l43 lab=GND}
C {devices/lab_pin.sym} 2230 -520 3 0 {name=l45 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2470 -520 3 0 {name=l49 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -640 -430 1 0 {name=l53 sig_type=std_logic lab=Vbp}
C {madvlsi/pmos3.sym} -610 -430 0 0 {name=M3
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/isource.sym} -610 -370 0 0 {name=I2
value=1u}
C {madvlsi/vdd.sym} -610 -460 0 0 {name=l57 lab=VDD}
C {madvlsi/gnd.sym} -610 -340 0 0 {name=l61 lab=GND}
C {madvlsi/pmos3.sym} -500 -430 0 0 {name=M4
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} -500 -460 0 0 {name=l65 lab=VDD}
C {madvlsi/nmos3.sym} -500 -370 0 0 {name=M6
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} -530 -370 0 0 {name=l69 sig_type=std_logic lab=Vbn}
C {madvlsi/gnd.sym} -500 -340 0 0 {name=l73 lab=GND}
C {devices/lab_pin.sym} 2710 -520 3 0 {name=l74 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2950 -520 3 0 {name=l75 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3190 -520 3 0 {name=l77 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3430 -520 3 0 {name=l78 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3670 -520 3 0 {name=l79 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3910 -520 3 0 {name=l80 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 4150 -520 3 0 {name=l81 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 4390 -520 3 0 {name=l82 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 4630 -520 3 0 {name=l83 sig_type=std_logic lab=reset}
C {madvlsi/gnd.sym} 1010 -540 1 0 {name=l85 lab=GND}
C {madvlsi/gnd.sym} 1230 -540 1 0 {name=l86 lab=GND}
C {madvlsi/gnd.sym} 1480 -540 1 0 {name=l87 lab=GND}
C {madvlsi/gnd.sym} 760 -540 1 0 {name=l84 lab=GND}
C {madvlsi/vdd.sym} 1710 -540 3 0 {name=l88 lab=VDD}
C {madvlsi/vdd.sym} 1950 -540 3 0 {name=l89 lab=VDD}
C {madvlsi/vdd.sym} 2190 -540 3 0 {name=l90 lab=VDD}
C {madvlsi/vdd.sym} 2430 -540 3 0 {name=l91 lab=VDD}
C {madvlsi/gnd.sym} 2670 -540 1 0 {name=l92 lab=GND}
C {madvlsi/gnd.sym} 2910 -540 1 0 {name=l93 lab=GND}
C {madvlsi/vdd.sym} 3150 -540 3 0 {name=l94 lab=VDD}
C {madvlsi/vdd.sym} 3390 -540 3 0 {name=l95 lab=VDD}
C {madvlsi/gnd.sym} 3630 -540 1 0 {name=l96 lab=GND}
C {madvlsi/gnd.sym} 3870 -540 1 0 {name=l97 lab=GND}
C {madvlsi/vdd.sym} 4110 -540 3 0 {name=l98 lab=VDD}
C {madvlsi/vdd.sym} 4350 -540 3 0 {name=l99 lab=VDD}
C {madvlsi/gnd.sym} 4590 -540 1 0 {name=l100 lab=GND}
C {madvlsi/vsource.sym} 340 -480 0 0 {name=Vreset
value="PWL(0 0 5u 1.8 14u 1.8 14.5u 0)"}
C {madvlsi/gnd.sym} 340 -450 0 0 {name=l101 lab=GND}
C {devices/lab_pin.sym} 340 -510 0 0 {name=l102 sig_type=std_logic lab=reset}
