
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003808                       # Number of seconds simulated
sim_ticks                                  3807916398                       # Number of ticks simulated
final_tick                               533372296335                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 337265                       # Simulator instruction rate (inst/s)
host_op_rate                                   426843                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 316818                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922608                       # Number of bytes of host memory used
host_seconds                                 12019.27                       # Real time elapsed on the host
sim_insts                                  4053684188                       # Number of instructions simulated
sim_ops                                    5130337423                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       391296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       168064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       114048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       225280                       # Number of bytes read from this memory
system.physmem.bytes_read::total               905600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       343552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            343552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3057                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1313                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          891                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1760                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7075                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2684                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2684                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       369756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102758559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       470599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44135423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       537827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29950237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       436984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     59160963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               237820347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       369756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       470599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       537827                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       436984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1815166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          90220468                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               90220468                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          90220468                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       369756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102758559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       470599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44135423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       537827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29950237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       436984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     59160963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              328040815                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108186                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551975                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202688                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1262223                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204303                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314004                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17054921                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108186                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518307                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660778                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083058                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        946605                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565096                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8684723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.413658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5023945     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365701      4.21%     62.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318495      3.67%     65.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342331      3.94%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301028      3.47%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154580      1.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101492      1.17%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270902      3.12%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806249     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8684723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.340373                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.867662                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369064                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       902955                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479481                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56722                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876492                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506596                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20225173                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876492                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537395                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         514838                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       108582                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363908                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       283500                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19535829                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          531                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        179118                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76566                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27123173                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91071246                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91071246                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10316182                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3308                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1710                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           750569                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1936875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25924                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       372449                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18413851                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14759923                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28497                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6139874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18800730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8684723                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.699527                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898434                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3258121     37.52%     37.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1776426     20.45%     57.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1223825     14.09%     72.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765786      8.82%     80.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740620      8.53%     89.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       446139      5.14%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       335662      3.86%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        73810      0.85%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        64334      0.74%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8684723                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108044     69.46%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21224     13.65%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26268     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12136052     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200809      1.36%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1577116     10.69%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       844349      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14759923                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.616340                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155541                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010538                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38388605                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24557153                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14349116                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14915464                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26301                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707672                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227674                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876492                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         436568                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17156                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18417155                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1936875                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007574                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237285                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14505044                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484543                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       254877                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306504                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056330                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            821961                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.588428                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14363319                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14349116                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9357775                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26126796                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.571353                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358168                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6178298                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204792                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7808231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.567490                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154069                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3283199     42.05%     42.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040955     26.14%     68.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833877     10.68%     78.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428061      5.48%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369403      4.73%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181992      2.33%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202382      2.59%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       102325      1.31%     95.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       366037      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7808231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       366037                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25859819                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37712723                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 446972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.913169                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.913169                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.095087                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.095087                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65499155                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19675139                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18975702                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3243526                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2645844                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       218215                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1374974                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1264257                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          348771                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9842                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3245197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17828175                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3243526                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1613028                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3956464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1157547                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        665925                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1601368                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       105101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8804272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.510159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.286979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4847808     55.06%     55.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          261144      2.97%     58.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          486738      5.53%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          485957      5.52%     69.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          302186      3.43%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          240112      2.73%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151076      1.72%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          142138      1.61%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1887113     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8804272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355194                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.952340                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3386038                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       659203                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3799228                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23350                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        936446                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       547060                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21384607                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        936446                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3633258                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         105820                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       216437                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3570686                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       341619                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20610505                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141156                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       105616                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28938326                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     96151154                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     96151154                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17850699                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11087598                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3653                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1760                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           956514                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1910268                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       972699                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12190                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       445702                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19425728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15451190                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30610                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6597329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20202782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8804272                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754965                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888911                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3090316     35.10%     35.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1858432     21.11%     56.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1302940     14.80%     71.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       813846      9.24%     80.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       847770      9.63%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       417301      4.74%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       323583      3.68%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        74415      0.85%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75669      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8804272                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96205     72.67%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18528     13.99%     86.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17658     13.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12927721     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207458      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1758      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1496684      9.69%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       817569      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15451190                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.692040                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132391                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008568                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39869649                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26026613                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15098481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15583581                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48393                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       746082                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          240                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235118                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        936446                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55332                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9319                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19429251                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1910268                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       972699                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1760                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       135593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       257548                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15247342                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1428218                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       203844                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2228286                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2160672                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            800068                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.669717                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15103460                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15098481                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9622741                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27609867                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.653415                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348525                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10397275                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12802647                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6626647                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       220635                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7867826                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627215                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3061802     38.92%     38.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2167339     27.55%     66.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       899093     11.43%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       448812      5.70%     83.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       451668      5.74%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       184636      2.35%     91.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188133      2.39%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        98708      1.25%     95.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       367635      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7867826                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10397275                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12802647                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1901764                       # Number of memory references committed
system.switch_cpus1.commit.loads              1164183                       # Number of loads committed
system.switch_cpus1.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1847977                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11534261                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       264089                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       367635                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26929485                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39795689                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 327423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10397275                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12802647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10397275                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.878278                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.878278                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.138592                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.138592                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68496928                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20976851                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19644025                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3520                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3350796                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2734600                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       224879                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1421625                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1318377                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346199                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9972                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3473358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18205595                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3350796                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1664576                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3947066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1171048                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        734061                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1691140                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9098818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.475106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.320817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5151752     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          324320      3.56%     60.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          482572      5.30%     65.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          336173      3.69%     69.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          235608      2.59%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          229716      2.52%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          140392      1.54%     75.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          297084      3.27%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1901201     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9098818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366941                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.993671                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3571481                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       759738                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3768175                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        55265                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        944153                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       563389                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21809428                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        944153                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3772772                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52438                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       419217                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3618119                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       292114                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21154214                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        120968                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        99758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29670375                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     98478567                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     98478567                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18230693                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11439671                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3799                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1817                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           872637                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1942854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       990822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11800                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       319960                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19708200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15732598                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31194                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6591463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20177112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9098818                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.729082                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.911482                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3401593     37.38%     37.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1764531     19.39%     56.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1295560     14.24%     71.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       854074      9.39%     80.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       853147      9.38%     89.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       412767      4.54%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       365274      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68318      0.75%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        83554      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9098818                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          85654     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16944     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17668     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13158737     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       198377      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1811      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1548810      9.84%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       824863      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15732598                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.722856                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             120266                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007644                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40715474                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26303334                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15294102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15852864                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        49307                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       758114                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          706                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237415                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        944153                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27317                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5200                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19711831                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        68401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1942854                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       990822                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1817                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       136704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122105                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       258809                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15441454                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1445675                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       291144                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2250583                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2193143                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            804908                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.690973                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15300942                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15294102                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9908135                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28158788                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.674837                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351867                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10599796                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13065934                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6645931                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3624                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       226524                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8154665                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.602265                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.160538                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3264313     40.03%     40.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2267685     27.81%     67.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       857198     10.51%     78.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       478953      5.87%     84.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       407488      5.00%     89.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       182491      2.24%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       174290      2.14%     93.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       119129      1.46%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       403118      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8154665                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10599796                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13065934                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1938147                       # Number of memory references committed
system.switch_cpus2.commit.loads              1184740                       # Number of loads committed
system.switch_cpus2.commit.membars               1812                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1895727                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11762722                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       270244                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       403118                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27463412                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40368484                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  32877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10599796                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13065934                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10599796                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.861497                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.861497                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.160770                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.160770                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69352269                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21276063                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20038133                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3624                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3171108                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2582577                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213051                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1349598                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1247127                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          324974                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9490                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3501728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17320428                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3171108                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1572101                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3637262                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1091163                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        701704                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1711651                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85829                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8715268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.447705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.287571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5078006     58.27%     58.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          195415      2.24%     60.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          256378      2.94%     63.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          384263      4.41%     67.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          373781      4.29%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          283999      3.26%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          169130      1.94%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          252818      2.90%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1721478     19.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8715268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.347264                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.896737                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3618028                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       690311                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3504819                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27745                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        874364                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       535082                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20714516                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1077                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        874364                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3811281                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         126536                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       283431                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3334685                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       284965                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20104740                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          127                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        123253                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89455                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28018451                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93621470                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93621470                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17376057                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10642373                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4155                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2307                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           809169                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1864070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       984219                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19213                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       322781                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18676826                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15029999                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28932                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6095357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18531681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          562                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8715268                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.724560                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894302                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3132637     35.94%     35.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1881015     21.58%     57.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1213554     13.92%     71.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       829218      9.51%     80.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       774076      8.88%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413264      4.74%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       304534      3.49%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        91366      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75604      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8715268                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73801     69.30%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15071     14.15%     83.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17623     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12507499     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212198      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1696      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1484211      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       824395      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15029999                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.645916                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106495                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007085                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38910689                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24776221                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14606235                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15136494                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        51098                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       717230                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       249199                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           95                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        874364                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          82638                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10141                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18680785                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       129153                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1864070                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       984219                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2258                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7673                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129944                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250539                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14740808                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397331                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       289187                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2203359                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2064177                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            806028                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.614247                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14610376                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14606235                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9383273                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26349829                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.599510                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356104                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10176171                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12507807                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6173023                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216288                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7840904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.595200                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142330                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3122355     39.82%     39.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2206636     28.14%     67.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       812476     10.36%     78.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466165      5.95%     84.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       387626      4.94%     89.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       192146      2.45%     91.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189919      2.42%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81672      1.04%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       381909      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7840904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10176171                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12507807                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1881858                       # Number of memory references committed
system.switch_cpus3.commit.loads              1146838                       # Number of loads committed
system.switch_cpus3.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1794143                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11274008                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255273                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       381909                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26139825                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38236515                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 416427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10176171                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12507807                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10176171                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.897361                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.897361                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.114379                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.114379                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66335658                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20176599                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19134101                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3392                       # number of misc regfile writes
system.l20.replacements                          3068                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          289356                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5116                       # Sample count of references to valid blocks.
system.l20.avg_refs                         56.559030                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.745356                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.568100                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.436361                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           930.250184                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001829                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002231                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541717                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.454224                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         6877                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6877                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1111                       # number of Writeback hits
system.l20.Writeback_hits::total                 1111                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         6877                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6877                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         6877                       # number of overall hits
system.l20.overall_hits::total                   6877                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3057                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3068                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3057                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3068                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3057                       # number of overall misses
system.l20.overall_misses::total                 3068                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1430468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    508769860                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      510200328                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1430468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    508769860                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       510200328                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1430468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    508769860                       # number of overall miss cycles
system.l20.overall_miss_latency::total      510200328                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9934                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9945                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1111                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1111                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9934                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9945                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9934                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9945                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.307731                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.308497                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.307731                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.308497                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.307731                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.308497                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166427.824665                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166297.368970                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166427.824665                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166297.368970                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166427.824665                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166297.368970                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 580                       # number of writebacks
system.l20.writebacks::total                      580                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3057                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3068                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3057                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3068                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3057                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3068                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    473989133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    475294971                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    473989133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    475294971                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    473989133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    475294971                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.308497                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.308497                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.308497                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155050.419693                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154920.133963                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155050.419693                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154920.133963                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155050.419693                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154920.133963                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1328                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          154537                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3376                       # Sample count of references to valid blocks.
system.l21.avg_refs                         45.775178                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.662619                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.186931                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   637.833713                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1373.316737                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012042                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005951                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.311442                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.670565                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2814                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2814                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             941                       # number of Writeback hits
system.l21.Writeback_hits::total                  941                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2814                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2814                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2814                       # number of overall hits
system.l21.overall_hits::total                   2814                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1313                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1327                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1313                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1327                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1313                       # number of overall misses
system.l21.overall_misses::total                 1327                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2928266                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    201237237                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      204165503                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2928266                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    201237237                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       204165503                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2928266                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    201237237                       # number of overall miss cycles
system.l21.overall_miss_latency::total      204165503                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4127                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4141                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          941                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              941                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4127                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4141                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4127                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4141                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.318149                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.320454                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.318149                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.320454                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.318149                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.320454                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 209161.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 153265.222391                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 153854.938206                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 209161.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 153265.222391                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 153854.938206                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 209161.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 153265.222391                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 153854.938206                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 582                       # number of writebacks
system.l21.writebacks::total                      582                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1313                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1327                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1313                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1327                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1313                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1327                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2763312                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    185712287                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    188475599                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2763312                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    185712287                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    188475599                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2763312                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    185712287                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    188475599                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.318149                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.320454                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.318149                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.320454                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.318149                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.320454                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197379.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141441.193450                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142031.348154                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 197379.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141441.193450                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142031.348154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 197379.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141441.193450                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142031.348154                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           907                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          168867                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2955                       # Sample count of references to valid blocks.
system.l22.avg_refs                         57.146193                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  36                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.404759                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   446.004704                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1550.590536                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017578                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007522                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.217776                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.757124                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2674                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2674                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             877                       # number of Writeback hits
system.l22.Writeback_hits::total                  877                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2674                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2674                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2674                       # number of overall hits
system.l22.overall_hits::total                   2674                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          891                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  907                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          891                       # number of demand (read+write) misses
system.l22.demand_misses::total                   907                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          891                       # number of overall misses
system.l22.overall_misses::total                  907                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3501115                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    141945532                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      145446647                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3501115                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    141945532                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       145446647                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3501115                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    141945532                       # number of overall miss cycles
system.l22.overall_miss_latency::total      145446647                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3565                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3581                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          877                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              877                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3565                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3581                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3565                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3581                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.249930                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.253281                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.249930                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.253281                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.249930                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.253281                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 218819.687500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159310.361392                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160360.140022                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 218819.687500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159310.361392                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160360.140022                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 218819.687500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159310.361392                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160360.140022                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 496                       # number of writebacks
system.l22.writebacks::total                      496                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          891                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             907                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          891                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              907                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          891                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             907                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3318602                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    131794916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    135113518                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3318602                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    131794916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    135113518                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3318602                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    131794916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    135113518                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249930                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.253281                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.249930                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.253281                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.249930                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.253281                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 207412.625000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147917.975309                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 148967.495039                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 207412.625000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147917.975309                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 148967.495039                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 207412.625000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147917.975309                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 148967.495039                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1774                       # number of replacements
system.l23.tagsinuse                      2047.939802                       # Cycle average of tags in use
system.l23.total_refs                          159265                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3822                       # Sample count of references to valid blocks.
system.l23.avg_refs                         41.670591                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           29.704826                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.422540                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   845.844036                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1161.968399                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.014504                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005089                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.413010                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.567367                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3433                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3433                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1931                       # number of Writeback hits
system.l23.Writeback_hits::total                 1931                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3433                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3433                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3433                       # number of overall hits
system.l23.overall_hits::total                   3433                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1759                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1772                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1760                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1773                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1760                       # number of overall misses
system.l23.overall_misses::total                 1773                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3180514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    261821612                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      265002126                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        43851                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        43851                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3180514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    261865463                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       265045977                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3180514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    261865463                       # number of overall miss cycles
system.l23.overall_miss_latency::total      265045977                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5192                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5205                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1931                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1931                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5193                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5206                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5193                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5206                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.338790                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.340442                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.338918                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340569                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.338918                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340569                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148846.851620                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 149549.732506                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        43851                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        43851                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148787.194886                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 149490.116751                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148787.194886                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 149490.116751                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1026                       # number of writebacks
system.l23.writebacks::total                     1026                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1759                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1772                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1760                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1773                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1760                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1773                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    241722546                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    244755112                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        32521                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        32521                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    241755067                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    244787633                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    241755067                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    244787633                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.338790                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.340442                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.338918                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340569                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.338918                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340569                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137420.435475                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 138123.652370                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        32521                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        32521                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137360.833523                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 138064.090807                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137360.833523                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 138064.090807                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964927                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572746                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.381125                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964927                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565085                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565085                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565085                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565085                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565085                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565085                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1481838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1481838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565096                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565096                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565096                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565096                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565096                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565096                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9934                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174467422                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10190                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17121.434936                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.914477                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.085523                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898103                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101897                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1165682                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1165682                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1942359                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1942359                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1942359                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1942359                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38903                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38918                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38918                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38918                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38918                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2406426422                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2406426422                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       581083                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       581083                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2407007505                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2407007505                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2407007505                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2407007505                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204585                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204585                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981277                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981277                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981277                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981277                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032296                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032296                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019643                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019643                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019643                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019643                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61857.091278                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61857.091278                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38738.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38738.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61848.180919                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61848.180919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61848.180919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61848.180919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1111                       # number of writebacks
system.cpu0.dcache.writebacks::total             1111                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28969                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28969                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28984                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28984                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9934                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9934                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9934                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9934                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    563881552                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    563881552                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    563881552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    563881552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    563881552                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    563881552                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005014                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005014                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005014                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005014                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56762.789611                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56762.789611                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56762.789611                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56762.789611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56762.789611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56762.789611                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.977321                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004561224                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2169678.669546                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.977321                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022400                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1601350                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1601350                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1601350                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1601350                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1601350                       # number of overall hits
system.cpu1.icache.overall_hits::total        1601350                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3640406                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3640406                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3640406                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3640406                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3640406                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3640406                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1601368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1601368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1601368                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1601368                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1601368                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1601368                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 202244.777778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 202244.777778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 202244.777778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 202244.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 202244.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 202244.777778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2957755                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2957755                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2957755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2957755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2957755                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2957755                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 211268.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 211268.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 211268.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 211268.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 211268.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 211268.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4127                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153927505                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4383                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35119.211727                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.363662                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.636338                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.864702                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.135298                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1090093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1090093                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       734128                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        734128                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1760                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1760                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1760                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1760                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1824221                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1824221                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1824221                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1824221                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10677                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10677                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10677                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10677                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10677                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10677                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    851519117                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    851519117                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    851519117                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    851519117                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    851519117                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    851519117                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1100770                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1100770                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       734128                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       734128                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1834898                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1834898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1834898                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1834898                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009700                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009700                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005819                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005819                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005819                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005819                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 79752.656832                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79752.656832                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 79752.656832                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79752.656832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 79752.656832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79752.656832                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          941                       # number of writebacks
system.cpu1.dcache.writebacks::total              941                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6550                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6550                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6550                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6550                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6550                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6550                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4127                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4127                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4127                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4127                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    220086283                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    220086283                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    220086283                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    220086283                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    220086283                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    220086283                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003749                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003749                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002249                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002249                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002249                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002249                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53328.394233                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53328.394233                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53328.394233                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53328.394233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53328.394233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53328.394233                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.963425                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008041687                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181908.413420                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.963425                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025582                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740326                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1691122                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1691122                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1691122                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1691122                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1691122                       # number of overall hits
system.cpu2.icache.overall_hits::total        1691122                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3864279                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3864279                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3864279                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3864279                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3864279                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3864279                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1691140                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1691140                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1691140                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1691140                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1691140                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1691140                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 214682.166667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 214682.166667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 214682.166667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 214682.166667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 214682.166667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 214682.166667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3517436                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3517436                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3517436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3517436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3517436                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3517436                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 219839.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 219839.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3565                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148994836                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3821                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              38993.676001                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.122469                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.877531                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.840322                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.159678                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1100724                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1100724                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       749784                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        749784                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1814                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1814                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1812                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1812                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1850508                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1850508                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1850508                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1850508                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7228                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7228                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7228                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7228                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7228                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7228                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    399355664                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    399355664                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    399355664                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    399355664                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    399355664                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    399355664                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1107952                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1107952                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       749784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       749784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1812                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1812                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1857736                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1857736                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1857736                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1857736                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006524                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006524                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003891                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003891                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003891                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003891                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55251.198672                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55251.198672                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55251.198672                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55251.198672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55251.198672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55251.198672                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          877                       # number of writebacks
system.cpu2.dcache.writebacks::total              877                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3663                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3663                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3663                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3663                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3565                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3565                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3565                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3565                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    162338863                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    162338863                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    162338863                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    162338863                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    162338863                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    162338863                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001919                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001919                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001919                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001919                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45536.847966                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45536.847966                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45536.847966                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45536.847966                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45536.847966                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45536.847966                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.971061                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004935055                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026078.739919                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.971061                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020787                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1711634                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1711634                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1711634                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1711634                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1711634                       # number of overall hits
system.cpu3.icache.overall_hits::total        1711634                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4287513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4287513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1711651                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1711651                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1711651                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1711651                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1711651                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1711651                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5193                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158267307                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5449                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29045.202239                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.347380                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.652620                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884169                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115831                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1063569                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1063569                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731120                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731120                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1761                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1761                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1696                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1794689                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1794689                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1794689                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1794689                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13116                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13116                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          404                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          404                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13520                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13520                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13520                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13520                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1077806729                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1077806729                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     60444609                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     60444609                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1138251338                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1138251338                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1138251338                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1138251338                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076685                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076685                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       731524                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       731524                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1808209                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1808209                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1808209                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1808209                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012182                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012182                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000552                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000552                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007477                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007477                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007477                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007477                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 82174.956465                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82174.956465                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 149615.368812                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 149615.368812                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 84190.187722                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84190.187722                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 84190.187722                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84190.187722                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       441078                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 110269.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1931                       # number of writebacks
system.cpu3.dcache.writebacks::total             1931                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7924                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7924                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          403                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8327                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8327                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5192                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5192                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5193                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5193                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5193                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5193                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    291150603                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    291150603                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        44851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        44851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    291195454                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    291195454                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    291195454                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    291195454                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002872                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002872                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002872                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002872                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56076.772535                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 56076.772535                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        44851                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        44851                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 56074.610822                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 56074.610822                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 56074.610822                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 56074.610822                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
