
bootloaderfinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056cc  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f8  08005878  08005878  00006878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f70  08005f70  0000702c  2**0
                  CONTENTS
  4 .ARM          00000008  08005f70  08005f70  00006f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f78  08005f78  0000702c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f78  08005f78  00006f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f7c  08005f7c  00006f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08005f80  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000520  2000002c  08005fac  0000702c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  08005fac  0000754c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000702c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e374  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028c0  00000000  00000000  000153d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b90  00000000  00000000  00017c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008cb  00000000  00000000  00018820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028e09  00000000  00000000  000190eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000100f8  00000000  00000000  00041ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f92ba  00000000  00000000  00051fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014b2a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d2c  00000000  00000000  0014b2ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0014e018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000002c 	.word	0x2000002c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08005860 	.word	0x08005860

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000030 	.word	0x20000030
 80001e8:	08005860 	.word	0x08005860

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <Int2Str>:
  * @param  p_str: The string output pointer
  * @param  intnum: The integer to be converted
  * @retval None
  */
void Int2Str(uint8_t *p_str, uint32_t intnum)
{
 80004dc:	b480      	push	{r7}
 80004de:	b087      	sub	sp, #28
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	6039      	str	r1, [r7, #0]
  uint32_t i, divider = 1000000000, pos = 0, status = 0;
 80004e6:	4b21      	ldr	r3, [pc, #132]	@ (800056c <Int2Str+0x90>)
 80004e8:	613b      	str	r3, [r7, #16]
 80004ea:	2300      	movs	r3, #0
 80004ec:	60fb      	str	r3, [r7, #12]
 80004ee:	2300      	movs	r3, #0
 80004f0:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < 10; i++)
 80004f2:	2300      	movs	r3, #0
 80004f4:	617b      	str	r3, [r7, #20]
 80004f6:	e02e      	b.n	8000556 <Int2Str+0x7a>
  {
    p_str[pos++] = (intnum / divider) + 48;
 80004f8:	683a      	ldr	r2, [r7, #0]
 80004fa:	693b      	ldr	r3, [r7, #16]
 80004fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000500:	b2da      	uxtb	r2, r3
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	1c59      	adds	r1, r3, #1
 8000506:	60f9      	str	r1, [r7, #12]
 8000508:	6879      	ldr	r1, [r7, #4]
 800050a:	440b      	add	r3, r1
 800050c:	3230      	adds	r2, #48	@ 0x30
 800050e:	b2d2      	uxtb	r2, r2
 8000510:	701a      	strb	r2, [r3, #0]

    intnum = intnum % divider;
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	693a      	ldr	r2, [r7, #16]
 8000516:	fbb3 f2f2 	udiv	r2, r3, r2
 800051a:	6939      	ldr	r1, [r7, #16]
 800051c:	fb01 f202 	mul.w	r2, r1, r2
 8000520:	1a9b      	subs	r3, r3, r2
 8000522:	603b      	str	r3, [r7, #0]
    divider /= 10;
 8000524:	693b      	ldr	r3, [r7, #16]
 8000526:	4a12      	ldr	r2, [pc, #72]	@ (8000570 <Int2Str+0x94>)
 8000528:	fba2 2303 	umull	r2, r3, r2, r3
 800052c:	08db      	lsrs	r3, r3, #3
 800052e:	613b      	str	r3, [r7, #16]
    if ((p_str[pos-1] == '0') && (status == 0))
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	3b01      	subs	r3, #1
 8000534:	687a      	ldr	r2, [r7, #4]
 8000536:	4413      	add	r3, r2
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	2b30      	cmp	r3, #48	@ 0x30
 800053c:	d105      	bne.n	800054a <Int2Str+0x6e>
 800053e:	68bb      	ldr	r3, [r7, #8]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d102      	bne.n	800054a <Int2Str+0x6e>
    {
      pos = 0;
 8000544:	2300      	movs	r3, #0
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	e002      	b.n	8000550 <Int2Str+0x74>
    }
    else
    {
      status++;
 800054a:	68bb      	ldr	r3, [r7, #8]
 800054c:	3301      	adds	r3, #1
 800054e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < 10; i++)
 8000550:	697b      	ldr	r3, [r7, #20]
 8000552:	3301      	adds	r3, #1
 8000554:	617b      	str	r3, [r7, #20]
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	2b09      	cmp	r3, #9
 800055a:	d9cd      	bls.n	80004f8 <Int2Str+0x1c>
    }
  }
}
 800055c:	bf00      	nop
 800055e:	bf00      	nop
 8000560:	371c      	adds	r7, #28
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	3b9aca00 	.word	0x3b9aca00
 8000570:	cccccccd 	.word	0xcccccccd

08000574 <Str2Int>:
  * @param  p_intnum: The integer value
  * @retval 1: Correct
  *         0: Error
  */
uint32_t Str2Int(uint8_t *p_inputstr, uint32_t *p_intnum)
{
 8000574:	b480      	push	{r7}
 8000576:	b087      	sub	sp, #28
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0, res = 0;
 800057e:	2300      	movs	r3, #0
 8000580:	617b      	str	r3, [r7, #20]
 8000582:	2300      	movs	r3, #0
 8000584:	613b      	str	r3, [r7, #16]
  uint32_t val = 0;
 8000586:	2300      	movs	r3, #0
 8000588:	60fb      	str	r3, [r7, #12]

  if ((p_inputstr[0] == '0') && ((p_inputstr[1] == 'x') || (p_inputstr[1] == 'X')))
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	2b30      	cmp	r3, #48	@ 0x30
 8000590:	f040 80d7 	bne.w	8000742 <Str2Int+0x1ce>
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3301      	adds	r3, #1
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	2b78      	cmp	r3, #120	@ 0x78
 800059c:	d005      	beq.n	80005aa <Str2Int+0x36>
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	3301      	adds	r3, #1
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2b58      	cmp	r3, #88	@ 0x58
 80005a6:	f040 80cc 	bne.w	8000742 <Str2Int+0x1ce>
  {
    i = 2;
 80005aa:	2302      	movs	r3, #2
 80005ac:	617b      	str	r3, [r7, #20]
    while ( ( i < 11 ) && ( p_inputstr[i] != '\0' ) )
 80005ae:	e057      	b.n	8000660 <Str2Int+0xec>
    {
      if (ISVALIDHEX(p_inputstr[i]))
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	697b      	ldr	r3, [r7, #20]
 80005b4:	4413      	add	r3, r2
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	2b40      	cmp	r3, #64	@ 0x40
 80005ba:	d905      	bls.n	80005c8 <Str2Int+0x54>
 80005bc:	687a      	ldr	r2, [r7, #4]
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	4413      	add	r3, r2
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	2b46      	cmp	r3, #70	@ 0x46
 80005c6:	d917      	bls.n	80005f8 <Str2Int+0x84>
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	697b      	ldr	r3, [r7, #20]
 80005cc:	4413      	add	r3, r2
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	2b60      	cmp	r3, #96	@ 0x60
 80005d2:	d905      	bls.n	80005e0 <Str2Int+0x6c>
 80005d4:	687a      	ldr	r2, [r7, #4]
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	4413      	add	r3, r2
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b66      	cmp	r3, #102	@ 0x66
 80005de:	d90b      	bls.n	80005f8 <Str2Int+0x84>
 80005e0:	687a      	ldr	r2, [r7, #4]
 80005e2:	697b      	ldr	r3, [r7, #20]
 80005e4:	4413      	add	r3, r2
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	2b2f      	cmp	r3, #47	@ 0x2f
 80005ea:	d936      	bls.n	800065a <Str2Int+0xe6>
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	4413      	add	r3, r2
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b39      	cmp	r3, #57	@ 0x39
 80005f6:	d830      	bhi.n	800065a <Str2Int+0xe6>
      {
        val = (val << 4) + CONVERTHEX(p_inputstr[i]);
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	011b      	lsls	r3, r3, #4
 80005fc:	6879      	ldr	r1, [r7, #4]
 80005fe:	697a      	ldr	r2, [r7, #20]
 8000600:	440a      	add	r2, r1
 8000602:	7812      	ldrb	r2, [r2, #0]
 8000604:	2a2f      	cmp	r2, #47	@ 0x2f
 8000606:	d90b      	bls.n	8000620 <Str2Int+0xac>
 8000608:	6879      	ldr	r1, [r7, #4]
 800060a:	697a      	ldr	r2, [r7, #20]
 800060c:	440a      	add	r2, r1
 800060e:	7812      	ldrb	r2, [r2, #0]
 8000610:	2a39      	cmp	r2, #57	@ 0x39
 8000612:	d805      	bhi.n	8000620 <Str2Int+0xac>
 8000614:	6879      	ldr	r1, [r7, #4]
 8000616:	697a      	ldr	r2, [r7, #20]
 8000618:	440a      	add	r2, r1
 800061a:	7812      	ldrb	r2, [r2, #0]
 800061c:	3a30      	subs	r2, #48	@ 0x30
 800061e:	e016      	b.n	800064e <Str2Int+0xda>
 8000620:	6879      	ldr	r1, [r7, #4]
 8000622:	697a      	ldr	r2, [r7, #20]
 8000624:	440a      	add	r2, r1
 8000626:	7812      	ldrb	r2, [r2, #0]
 8000628:	2a40      	cmp	r2, #64	@ 0x40
 800062a:	d90b      	bls.n	8000644 <Str2Int+0xd0>
 800062c:	6879      	ldr	r1, [r7, #4]
 800062e:	697a      	ldr	r2, [r7, #20]
 8000630:	440a      	add	r2, r1
 8000632:	7812      	ldrb	r2, [r2, #0]
 8000634:	2a46      	cmp	r2, #70	@ 0x46
 8000636:	d805      	bhi.n	8000644 <Str2Int+0xd0>
 8000638:	6879      	ldr	r1, [r7, #4]
 800063a:	697a      	ldr	r2, [r7, #20]
 800063c:	440a      	add	r2, r1
 800063e:	7812      	ldrb	r2, [r2, #0]
 8000640:	3a37      	subs	r2, #55	@ 0x37
 8000642:	e004      	b.n	800064e <Str2Int+0xda>
 8000644:	6879      	ldr	r1, [r7, #4]
 8000646:	697a      	ldr	r2, [r7, #20]
 8000648:	440a      	add	r2, r1
 800064a:	7812      	ldrb	r2, [r2, #0]
 800064c:	3a57      	subs	r2, #87	@ 0x57
 800064e:	4413      	add	r3, r2
 8000650:	60fb      	str	r3, [r7, #12]
      {
        /* Return 0, Invalid input */
        res = 0;
        break;
      }
      i++;
 8000652:	697b      	ldr	r3, [r7, #20]
 8000654:	3301      	adds	r3, #1
 8000656:	617b      	str	r3, [r7, #20]
 8000658:	e002      	b.n	8000660 <Str2Int+0xec>
        res = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	613b      	str	r3, [r7, #16]
        break;
 800065e:	e008      	b.n	8000672 <Str2Int+0xfe>
    while ( ( i < 11 ) && ( p_inputstr[i] != '\0' ) )
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	2b0a      	cmp	r3, #10
 8000664:	d805      	bhi.n	8000672 <Str2Int+0xfe>
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	697b      	ldr	r3, [r7, #20]
 800066a:	4413      	add	r3, r2
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d19e      	bne.n	80005b0 <Str2Int+0x3c>
    }

    /* valid result */
    if (p_inputstr[i] == '\0')
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	697b      	ldr	r3, [r7, #20]
 8000676:	4413      	add	r3, r2
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d167      	bne.n	800074e <Str2Int+0x1da>
    {
      *p_intnum = val;
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	68fa      	ldr	r2, [r7, #12]
 8000682:	601a      	str	r2, [r3, #0]
      res = 1;
 8000684:	2301      	movs	r3, #1
 8000686:	613b      	str	r3, [r7, #16]
    if (p_inputstr[i] == '\0')
 8000688:	e061      	b.n	800074e <Str2Int+0x1da>
  }
  else /* max 10-digit decimal input */
  {
    while ( ( i < 11 ) && ( res != 1 ) )
    {
      if (p_inputstr[i] == '\0')
 800068a:	687a      	ldr	r2, [r7, #4]
 800068c:	697b      	ldr	r3, [r7, #20]
 800068e:	4413      	add	r3, r2
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d105      	bne.n	80006a2 <Str2Int+0x12e>
      {
        *p_intnum = val;
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	68fa      	ldr	r2, [r7, #12]
 800069a:	601a      	str	r2, [r3, #0]
        /* return 1 */
        res = 1;
 800069c:	2301      	movs	r3, #1
 800069e:	613b      	str	r3, [r7, #16]
 80006a0:	e04c      	b.n	800073c <Str2Int+0x1c8>
      }
      else if (((p_inputstr[i] == 'k') || (p_inputstr[i] == 'K')) && (i > 0))
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	4413      	add	r3, r2
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b6b      	cmp	r3, #107	@ 0x6b
 80006ac:	d005      	beq.n	80006ba <Str2Int+0x146>
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	4413      	add	r3, r2
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b4b      	cmp	r3, #75	@ 0x4b
 80006b8:	d10b      	bne.n	80006d2 <Str2Int+0x15e>
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d008      	beq.n	80006d2 <Str2Int+0x15e>
      {
        val = val << 10;
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	029b      	lsls	r3, r3, #10
 80006c4:	60fb      	str	r3, [r7, #12]
        *p_intnum = val;
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	68fa      	ldr	r2, [r7, #12]
 80006ca:	601a      	str	r2, [r3, #0]
        res = 1;
 80006cc:	2301      	movs	r3, #1
 80006ce:	613b      	str	r3, [r7, #16]
 80006d0:	e034      	b.n	800073c <Str2Int+0x1c8>
      }
      else if (((p_inputstr[i] == 'm') || (p_inputstr[i] == 'M')) && (i > 0))
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	697b      	ldr	r3, [r7, #20]
 80006d6:	4413      	add	r3, r2
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	2b6d      	cmp	r3, #109	@ 0x6d
 80006dc:	d005      	beq.n	80006ea <Str2Int+0x176>
 80006de:	687a      	ldr	r2, [r7, #4]
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	4413      	add	r3, r2
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b4d      	cmp	r3, #77	@ 0x4d
 80006e8:	d10b      	bne.n	8000702 <Str2Int+0x18e>
 80006ea:	697b      	ldr	r3, [r7, #20]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d008      	beq.n	8000702 <Str2Int+0x18e>
      {
        val = val << 20;
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	051b      	lsls	r3, r3, #20
 80006f4:	60fb      	str	r3, [r7, #12]
        *p_intnum = val;
 80006f6:	683b      	ldr	r3, [r7, #0]
 80006f8:	68fa      	ldr	r2, [r7, #12]
 80006fa:	601a      	str	r2, [r3, #0]
        res = 1;
 80006fc:	2301      	movs	r3, #1
 80006fe:	613b      	str	r3, [r7, #16]
 8000700:	e01c      	b.n	800073c <Str2Int+0x1c8>
      }
      else if (ISVALIDDEC(p_inputstr[i]))
 8000702:	687a      	ldr	r2, [r7, #4]
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	4413      	add	r3, r2
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b2f      	cmp	r3, #47	@ 0x2f
 800070c:	d913      	bls.n	8000736 <Str2Int+0x1c2>
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	4413      	add	r3, r2
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2b39      	cmp	r3, #57	@ 0x39
 8000718:	d80d      	bhi.n	8000736 <Str2Int+0x1c2>
      {
        val = val * 10 + CONVERTDEC(p_inputstr[i]);
 800071a:	68fa      	ldr	r2, [r7, #12]
 800071c:	4613      	mov	r3, r2
 800071e:	009b      	lsls	r3, r3, #2
 8000720:	4413      	add	r3, r2
 8000722:	005b      	lsls	r3, r3, #1
 8000724:	4619      	mov	r1, r3
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	4413      	add	r3, r2
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	440b      	add	r3, r1
 8000730:	3b30      	subs	r3, #48	@ 0x30
 8000732:	60fb      	str	r3, [r7, #12]
 8000734:	e002      	b.n	800073c <Str2Int+0x1c8>
      }
      else
      {
        /* return 0, Invalid input */
        res = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
        break;
 800073a:	e008      	b.n	800074e <Str2Int+0x1da>
      }
      i++;
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	3301      	adds	r3, #1
 8000740:	617b      	str	r3, [r7, #20]
    while ( ( i < 11 ) && ( res != 1 ) )
 8000742:	697b      	ldr	r3, [r7, #20]
 8000744:	2b0a      	cmp	r3, #10
 8000746:	d802      	bhi.n	800074e <Str2Int+0x1da>
 8000748:	693b      	ldr	r3, [r7, #16]
 800074a:	2b01      	cmp	r3, #1
 800074c:	d19d      	bne.n	800068a <Str2Int+0x116>
    }
  }

  return res;
 800074e:	693b      	ldr	r3, [r7, #16]
}
 8000750:	4618      	mov	r0, r3
 8000752:	371c      	adds	r7, #28
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <Serial_PutString>:
  * @brief  Print a string on the HyperTerminal
  * @param  p_string: The string to be printed
  * @retval None
  */
void Serial_PutString(uint8_t *p_string)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  uint16_t length = 0;
 8000764:	2300      	movs	r3, #0
 8000766:	81fb      	strh	r3, [r7, #14]

  while (p_string[length] != '\0')
 8000768:	e002      	b.n	8000770 <Serial_PutString+0x14>
  {
    length++;
 800076a:	89fb      	ldrh	r3, [r7, #14]
 800076c:	3301      	adds	r3, #1
 800076e:	81fb      	strh	r3, [r7, #14]
  while (p_string[length] != '\0')
 8000770:	89fb      	ldrh	r3, [r7, #14]
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	4413      	add	r3, r2
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d1f6      	bne.n	800076a <Serial_PutString+0xe>
  }
  HAL_UART_Transmit(&hlpuart1, p_string, length, TX_TIMEOUT);
 800077c:	89fa      	ldrh	r2, [r7, #14]
 800077e:	2364      	movs	r3, #100	@ 0x64
 8000780:	6879      	ldr	r1, [r7, #4]
 8000782:	4803      	ldr	r0, [pc, #12]	@ (8000790 <Serial_PutString+0x34>)
 8000784:	f004 fa1a 	bl	8004bbc <HAL_UART_Transmit>
}
 8000788:	bf00      	nop
 800078a:	3710      	adds	r7, #16
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000048 	.word	0x20000048

08000794 <Serial_PutByte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */
HAL_StatusTypeDef Serial_PutByte(uint8_t param)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
  /* May be timeouted... */
  if (hlpuart1.gState == HAL_UART_STATE_TIMEOUT)
 800079e:	4b09      	ldr	r3, [pc, #36]	@ (80007c4 <Serial_PutByte+0x30>)
 80007a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80007a2:	2ba0      	cmp	r3, #160	@ 0xa0
 80007a4:	d102      	bne.n	80007ac <Serial_PutByte+0x18>
  {
    hlpuart1.gState = HAL_UART_STATE_READY;
 80007a6:	4b07      	ldr	r3, [pc, #28]	@ (80007c4 <Serial_PutByte+0x30>)
 80007a8:	2220      	movs	r2, #32
 80007aa:	67da      	str	r2, [r3, #124]	@ 0x7c
  }
  return HAL_UART_Transmit(&hlpuart1, &param, 1, TX_TIMEOUT);
 80007ac:	1df9      	adds	r1, r7, #7
 80007ae:	2364      	movs	r3, #100	@ 0x64
 80007b0:	2201      	movs	r2, #1
 80007b2:	4804      	ldr	r0, [pc, #16]	@ (80007c4 <Serial_PutByte+0x30>)
 80007b4:	f004 fa02 	bl	8004bbc <HAL_UART_Transmit>
 80007b8:	4603      	mov	r3, r0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	20000048 	.word	0x20000048

080007c8 <FLASH_If_Init>:
  * @brief  Unlocks Flash for write access
  * @param  None
  * @retval None
  */
void FLASH_If_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* Unlock the Program memory */
  HAL_FLASH_Unlock();
 80007cc:	f001 fe02 	bl	80023d4 <HAL_FLASH_Unlock>

  /* Clear all FLASH flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_PGSERR | FLASH_FLAG_WRPERR | FLASH_FLAG_OPTVERR);
 80007d0:	4b03      	ldr	r3, [pc, #12]	@ (80007e0 <FLASH_If_Init+0x18>)
 80007d2:	f248 0291 	movw	r2, #32913	@ 0x8091
 80007d6:	611a      	str	r2, [r3, #16]
  /* Unlock the Program memory */
  HAL_FLASH_Lock();
 80007d8:	f001 fe1e 	bl	8002418 <HAL_FLASH_Lock>
}
 80007dc:	bf00      	nop
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40022000 	.word	0x40022000

080007e4 <FLASH_If_Erase>:
  * @param  start: start of user flash area
  * @retval FLASHIF_OK : user flash area successfully erased
  *         FLASHIF_ERASEKO : error occurred
  */
uint32_t FLASH_If_Erase(uint32_t start)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08a      	sub	sp, #40	@ 0x28
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t NbrOfPages = 0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t PageError = 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61fb      	str	r3, [r7, #28]
  FLASH_EraseInitTypeDef pEraseInit;
  HAL_StatusTypeDef status = HAL_OK;
 80007f4:	2300      	movs	r3, #0
 80007f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Unlock the Flash to enable the flash control register access *************/ 
  HAL_FLASH_Unlock();
 80007fa:	f001 fdeb 	bl	80023d4 <HAL_FLASH_Unlock>

  /* Get the number of page to  erase */
  NbrOfPages = (FLASH_START_ADRESS + FLASH_SIZE);
 80007fe:	4b2d      	ldr	r3, [pc, #180]	@ (80008b4 <FLASH_If_Erase+0xd0>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	b29b      	uxth	r3, r3
 8000804:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000808:	4293      	cmp	r3, r2
 800080a:	d007      	beq.n	800081c <FLASH_If_Erase+0x38>
 800080c:	4b29      	ldr	r3, [pc, #164]	@ (80008b4 <FLASH_If_Erase+0xd0>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	029a      	lsls	r2, r3, #10
 8000812:	4b29      	ldr	r3, [pc, #164]	@ (80008b8 <FLASH_If_Erase+0xd4>)
 8000814:	4013      	ands	r3, r2
 8000816:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800081a:	e001      	b.n	8000820 <FLASH_If_Erase+0x3c>
 800081c:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 8000820:	627b      	str	r3, [r7, #36]	@ 0x24
  NbrOfPages = (NbrOfPages - start) / FLASH_PAGE_SIZE;
 8000822:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	1ad3      	subs	r3, r2, r3
 8000828:	0adb      	lsrs	r3, r3, #11
 800082a:	627b      	str	r3, [r7, #36]	@ 0x24

  if(NbrOfPages > FLASH_PAGE_NBPERBANK)
 800082c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800082e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000832:	d918      	bls.n	8000866 <FLASH_If_Erase+0x82>
  {
    pEraseInit.Banks = FLASH_BANK_1;
 8000834:	2301      	movs	r3, #1
 8000836:	613b      	str	r3, [r7, #16]
    pEraseInit.NbPages = NbrOfPages % FLASH_PAGE_NBPERBANK;
 8000838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800083a:	b2db      	uxtb	r3, r3
 800083c:	61bb      	str	r3, [r7, #24]
    pEraseInit.Page = FLASH_PAGE_NBPERBANK - pEraseInit.NbPages;
 800083e:	69bb      	ldr	r3, [r7, #24]
 8000840:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000844:	617b      	str	r3, [r7, #20]
    pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
    status = HAL_FLASHEx_Erase(&pEraseInit, &PageError);
 800084a:	f107 021c 	add.w	r2, r7, #28
 800084e:	f107 030c 	add.w	r3, r7, #12
 8000852:	4611      	mov	r1, r2
 8000854:	4618      	mov	r0, r3
 8000856:	f001 fecf 	bl	80025f8 <HAL_FLASHEx_Erase>
 800085a:	4603      	mov	r3, r0
 800085c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  
    NbrOfPages = FLASH_PAGE_NBPERBANK;
 8000860:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000864:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  
  if(status == HAL_OK)
 8000866:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800086a:	2b00      	cmp	r3, #0
 800086c:	d114      	bne.n	8000898 <FLASH_If_Erase+0xb4>
  {
    pEraseInit.Banks = FLASH_BANK_2;
 800086e:	2302      	movs	r3, #2
 8000870:	613b      	str	r3, [r7, #16]
    pEraseInit.NbPages = NbrOfPages;
 8000872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000874:	61bb      	str	r3, [r7, #24]
    pEraseInit.Page = FLASH_PAGE_NBPERBANK - pEraseInit.NbPages;
 8000876:	69bb      	ldr	r3, [r7, #24]
 8000878:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800087c:	617b      	str	r3, [r7, #20]
    pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 800087e:	2300      	movs	r3, #0
 8000880:	60fb      	str	r3, [r7, #12]
    status = HAL_FLASHEx_Erase(&pEraseInit, &PageError);
 8000882:	f107 021c 	add.w	r2, r7, #28
 8000886:	f107 030c 	add.w	r3, r7, #12
 800088a:	4611      	mov	r1, r2
 800088c:	4618      	mov	r0, r3
 800088e:	f001 feb3 	bl	80025f8 <HAL_FLASHEx_Erase>
 8000892:	4603      	mov	r3, r0
 8000894:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  }
  
  /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
  HAL_FLASH_Lock();
 8000898:	f001 fdbe 	bl	8002418 <HAL_FLASH_Lock>

  if (status != HAL_OK)
 800089c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <FLASH_If_Erase+0xc4>
  {
    /* Error occurred while page erase */
    return FLASHIF_ERASEKO;
 80008a4:	2301      	movs	r3, #1
 80008a6:	e000      	b.n	80008aa <FLASH_If_Erase+0xc6>
  }

  return FLASHIF_OK;
 80008a8:	2300      	movs	r3, #0
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3728      	adds	r7, #40	@ 0x28
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	1fff75e0 	.word	0x1fff75e0
 80008b8:	03fffc00 	.word	0x03fffc00

080008bc <FLASH_If_Write>:
  * @retval uint32_t 0: Data successfully written to Flash memory
  *         1: Error occurred while writing data in Flash memory
  *         2: Written Data in flash memory is different from expected one
  */
uint32_t FLASH_If_Write(uint32_t destination, uint32_t *p_source, uint32_t length)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	607a      	str	r2, [r7, #4]
  uint32_t status = FLASHIF_OK;
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 80008cc:	2300      	movs	r3, #0
 80008ce:	613b      	str	r3, [r7, #16]

  /* Unlock the Flash to enable the flash control register access *************/
  HAL_FLASH_Unlock();
 80008d0:	f001 fd80 	bl	80023d4 <HAL_FLASH_Unlock>

  /* DataLength must be a multiple of 64 bit */
  for (i = 0; (i < length/2) && (destination <= (USER_FLASH_END_ADDRESS-8)); i++)
 80008d4:	2300      	movs	r3, #0
 80008d6:	613b      	str	r3, [r7, #16]
 80008d8:	e026      	b.n	8000928 <FLASH_If_Write+0x6c>
  {
    /* Device voltage range supposed to be [2.7V to 3.6V], the operation will
       be done by word */ 
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, destination, *((uint64_t *)(p_source+2*i))) == HAL_OK)      
 80008da:	693b      	ldr	r3, [r7, #16]
 80008dc:	00db      	lsls	r3, r3, #3
 80008de:	68ba      	ldr	r2, [r7, #8]
 80008e0:	4413      	add	r3, r2
 80008e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008e6:	68f9      	ldr	r1, [r7, #12]
 80008e8:	2000      	movs	r0, #0
 80008ea:	f001 fd07 	bl	80022fc <HAL_FLASH_Program>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d113      	bne.n	800091c <FLASH_If_Write+0x60>
    {
     /* Check the written value */
      if (*(uint64_t*)destination != *(uint64_t *)(p_source+2*i))
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80008fa:	693b      	ldr	r3, [r7, #16]
 80008fc:	00db      	lsls	r3, r3, #3
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	4413      	add	r3, r2
 8000902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000906:	4299      	cmp	r1, r3
 8000908:	bf08      	it	eq
 800090a:	4290      	cmpeq	r0, r2
 800090c:	d002      	beq.n	8000914 <FLASH_If_Write+0x58>
      {
        /* Flash content doesn't match SRAM content */
        status = FLASHIF_WRITINGCTRL_ERROR;
 800090e:	2302      	movs	r3, #2
 8000910:	617b      	str	r3, [r7, #20]
        break;
 8000912:	e012      	b.n	800093a <FLASH_If_Write+0x7e>
      }
      /* Increment FLASH destination address */
      destination += 8;
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	3308      	adds	r3, #8
 8000918:	60fb      	str	r3, [r7, #12]
 800091a:	e002      	b.n	8000922 <FLASH_If_Write+0x66>
    }
    else
    {
      /* Error occurred while writing data in Flash memory */
      status = FLASHIF_WRITING_ERROR;
 800091c:	2303      	movs	r3, #3
 800091e:	617b      	str	r3, [r7, #20]
      break;
 8000920:	e00b      	b.n	800093a <FLASH_If_Write+0x7e>
  for (i = 0; (i < length/2) && (destination <= (USER_FLASH_END_ADDRESS-8)); i++)
 8000922:	693b      	ldr	r3, [r7, #16]
 8000924:	3301      	adds	r3, #1
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	085b      	lsrs	r3, r3, #1
 800092c:	693a      	ldr	r2, [r7, #16]
 800092e:	429a      	cmp	r2, r3
 8000930:	d203      	bcs.n	800093a <FLASH_If_Write+0x7e>
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	4a04      	ldr	r2, [pc, #16]	@ (8000948 <FLASH_If_Write+0x8c>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d9cf      	bls.n	80008da <FLASH_If_Write+0x1e>
    }
  }

  /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
  HAL_FLASH_Lock();
 800093a:	f001 fd6d 	bl	8002418 <HAL_FLASH_Lock>

  return status;
 800093e:	697b      	ldr	r3, [r7, #20]
}
 8000940:	4618      	mov	r0, r3
 8000942:	3718      	adds	r7, #24
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	080ffff8 	.word	0x080ffff8

0800094c <FLASH_If_GetWriteProtectionStatus>:
  * @retval If a sector in application area is write-protected returned value is a combinaison
            of the possible values : FLASHIF_PROTECTION_WRPENABLED, FLASHIF_PROTECTION_PCROPENABLED, ...
  *         If no sector is write-protected FLASHIF_PROTECTION_NONE is returned.
  */
uint32_t FLASH_If_GetWriteProtectionStatus(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b0aa      	sub	sp, #168	@ 0xa8
 8000950:	af00      	add	r7, sp, #0
  uint32_t ProtectedPAGE = FLASHIF_PROTECTION_NONE;
 8000952:	2300      	movs	r3, #0
 8000954:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  FLASH_OBProgramInitTypeDef OptionsBytesStruct1, OptionsBytesStruct2, OptionsBytesStruct3, OptionsBytesStruct4;
  
  /* Unlock the Flash to enable the flash control register access *************/
  HAL_FLASH_Unlock();
 8000958:	f001 fd3c 	bl	80023d4 <HAL_FLASH_Unlock>
 
  OptionsBytesStruct1.WRPArea = OB_WRPAREA_BANK1_AREAA;
 800095c:	2300      	movs	r3, #0
 800095e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  OptionsBytesStruct1.PCROPConfig = FLASH_BANK_1;
 8000962:	2301      	movs	r3, #1
 8000964:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  OptionsBytesStruct2.WRPArea = OB_WRPAREA_BANK1_AREAB;
 8000968:	2301      	movs	r3, #1
 800096a:	65bb      	str	r3, [r7, #88]	@ 0x58
  OptionsBytesStruct2.PCROPConfig = FLASH_BANK_1;
 800096c:	2301      	movs	r3, #1
 800096e:	673b      	str	r3, [r7, #112]	@ 0x70
  OptionsBytesStruct3.WRPArea = OB_WRPAREA_BANK2_AREAA;
 8000970:	2302      	movs	r3, #2
 8000972:	633b      	str	r3, [r7, #48]	@ 0x30
  OptionsBytesStruct3.PCROPConfig = FLASH_BANK_2;
 8000974:	2302      	movs	r3, #2
 8000976:	64bb      	str	r3, [r7, #72]	@ 0x48
  OptionsBytesStruct4.WRPArea = OB_WRPAREA_BANK2_AREAB;
 8000978:	2304      	movs	r3, #4
 800097a:	60bb      	str	r3, [r7, #8]
  OptionsBytesStruct4.PCROPConfig = FLASH_BANK_2;
 800097c:	2302      	movs	r3, #2
 800097e:	623b      	str	r3, [r7, #32]
  
  /* Check if there are write protected sectors inside the user flash area ***/
  HAL_FLASHEx_OBGetConfig(&OptionsBytesStruct1);
 8000980:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000984:	4618      	mov	r0, r3
 8000986:	f001 ff41 	bl	800280c <HAL_FLASHEx_OBGetConfig>
  HAL_FLASHEx_OBGetConfig(&OptionsBytesStruct2);
 800098a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800098e:	4618      	mov	r0, r3
 8000990:	f001 ff3c 	bl	800280c <HAL_FLASHEx_OBGetConfig>
  HAL_FLASHEx_OBGetConfig(&OptionsBytesStruct3);
 8000994:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000998:	4618      	mov	r0, r3
 800099a:	f001 ff37 	bl	800280c <HAL_FLASHEx_OBGetConfig>
  HAL_FLASHEx_OBGetConfig(&OptionsBytesStruct4);
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	4618      	mov	r0, r3
 80009a2:	f001 ff33 	bl	800280c <HAL_FLASHEx_OBGetConfig>
  
  /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
  HAL_FLASH_Lock();
 80009a6:	f001 fd37 	bl	8002418 <HAL_FLASH_Lock>
  
  /* Check PCROP areas */
  if(OptionsBytesStruct1.PCROPEndAddr > OptionsBytesStruct1.PCROPStartAddr)
 80009aa:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80009ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80009b2:	429a      	cmp	r2, r3
 80009b4:	d90a      	bls.n	80009cc <FLASH_If_GetWriteProtectionStatus+0x80>
  {
    /* check if user area are included inside this range */
    if(OptionsBytesStruct1.PCROPStartAddr > APPLICATION_ADDRESS) 
 80009b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80009ba:	4a39      	ldr	r2, [pc, #228]	@ (8000aa0 <FLASH_If_GetWriteProtectionStatus+0x154>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d905      	bls.n	80009cc <FLASH_If_GetWriteProtectionStatus+0x80>
    {
      ProtectedPAGE|= FLASHIF_PROTECTION_PCROPENABLED;
 80009c0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80009c4:	f043 0301 	orr.w	r3, r3, #1
 80009c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    }
  }
  
  if(OptionsBytesStruct2.PCROPEndAddr > OptionsBytesStruct2.PCROPStartAddr)
 80009cc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80009ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d90a      	bls.n	80009ea <FLASH_If_GetWriteProtectionStatus+0x9e>
  {
    /* check if user area are included inside this range */
    if(OptionsBytesStruct1.PCROPStartAddr > APPLICATION_ADDRESS)
 80009d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80009d8:	4a31      	ldr	r2, [pc, #196]	@ (8000aa0 <FLASH_If_GetWriteProtectionStatus+0x154>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d905      	bls.n	80009ea <FLASH_If_GetWriteProtectionStatus+0x9e>
    {
       ProtectedPAGE|= FLASHIF_PROTECTION_PCROPENABLED;
 80009de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80009e2:	f043 0301 	orr.w	r3, r3, #1
 80009e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    }
  }
  
  /* check WRP */
  if(OptionsBytesStruct1.WRPEndOffset > OptionsBytesStruct1.WRPStartOffset)
 80009ea:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80009ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80009f2:	429a      	cmp	r2, r3
 80009f4:	d90d      	bls.n	8000a12 <FLASH_If_GetWriteProtectionStatus+0xc6>
  {
    /* check if area is inside the WRP Range */ 
    if((OptionsBytesStruct1.WRPStartOffset * FLASH_PAGE_SIZE + FLASH_BASE) >= APPLICATION_ADDRESS)
 80009f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80009fa:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80009fe:	02db      	lsls	r3, r3, #11
 8000a00:	4a28      	ldr	r2, [pc, #160]	@ (8000aa4 <FLASH_If_GetWriteProtectionStatus+0x158>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d905      	bls.n	8000a12 <FLASH_If_GetWriteProtectionStatus+0xc6>
    {
       ProtectedPAGE|= FLASHIF_PROTECTION_WRPENABLED;
 8000a06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000a0a:	f043 0302 	orr.w	r3, r3, #2
 8000a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    }   
  }

  if(OptionsBytesStruct2.WRPEndOffset > OptionsBytesStruct2.WRPStartOffset)
 8000a12:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000a14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a16:	429a      	cmp	r2, r3
 8000a18:	d90c      	bls.n	8000a34 <FLASH_If_GetWriteProtectionStatus+0xe8>
  {
    /* check if area is inside the WRP Range */ 
    if((OptionsBytesStruct2.WRPStartOffset * FLASH_PAGE_SIZE + FLASH_BASE) >= APPLICATION_ADDRESS)
 8000a1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a1c:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000a20:	02db      	lsls	r3, r3, #11
 8000a22:	4a20      	ldr	r2, [pc, #128]	@ (8000aa4 <FLASH_If_GetWriteProtectionStatus+0x158>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d905      	bls.n	8000a34 <FLASH_If_GetWriteProtectionStatus+0xe8>
    {
       ProtectedPAGE|= FLASHIF_PROTECTION_WRPENABLED;
 8000a28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000a2c:	f043 0302 	orr.w	r3, r3, #2
 8000a30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    }   
  }

  if(OptionsBytesStruct3.WRPEndOffset > OptionsBytesStruct3.WRPStartOffset)
 8000a34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	d90e      	bls.n	8000a5a <FLASH_If_GetWriteProtectionStatus+0x10e>
  {
    /* check if area is inside the WRP Range */ 
    if((OptionsBytesStruct3.WRPStartOffset * FLASH_PAGE_SIZE + FLASH_BASE + FLASH_PAGE_SIZE * FLASH_PAGE_NBPERBANK) >= APPLICATION_ADDRESS)
 8000a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a3e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000a42:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000a46:	02db      	lsls	r3, r3, #11
 8000a48:	4a16      	ldr	r2, [pc, #88]	@ (8000aa4 <FLASH_If_GetWriteProtectionStatus+0x158>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d905      	bls.n	8000a5a <FLASH_If_GetWriteProtectionStatus+0x10e>
    {
       ProtectedPAGE|= FLASHIF_PROTECTION_WRPENABLED;
 8000a4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000a52:	f043 0302 	orr.w	r3, r3, #2
 8000a56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    }   
  }  
  
  if(OptionsBytesStruct4.WRPEndOffset > OptionsBytesStruct4.WRPStartOffset)
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d90e      	bls.n	8000a80 <FLASH_If_GetWriteProtectionStatus+0x134>
  {
    /* check if area is inside the WRP Range */ 
    if((OptionsBytesStruct4.WRPStartOffset * FLASH_PAGE_SIZE + FLASH_BASE + FLASH_PAGE_SIZE * FLASH_PAGE_NBPERBANK) >= APPLICATION_ADDRESS)
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000a68:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000a6c:	02db      	lsls	r3, r3, #11
 8000a6e:	4a0d      	ldr	r2, [pc, #52]	@ (8000aa4 <FLASH_If_GetWriteProtectionStatus+0x158>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d905      	bls.n	8000a80 <FLASH_If_GetWriteProtectionStatus+0x134>
    {
       ProtectedPAGE|= FLASHIF_PROTECTION_WRPENABLED;
 8000a74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000a78:	f043 0302 	orr.w	r3, r3, #2
 8000a7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    }   
  }
  
  if(OptionsBytesStruct4.RDPLevel == 1)
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d105      	bne.n	8000a92 <FLASH_If_GetWriteProtectionStatus+0x146>
  {
    ProtectedPAGE|= FLASHIF_PROTECTION_RDPENABLED;
 8000a86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000a8a:	f043 0304 	orr.w	r3, r3, #4
 8000a8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  }
    
  return ProtectedPAGE;
 8000a92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	37a8      	adds	r7, #168	@ 0xa8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	08080000 	.word	0x08080000
 8000aa4:	0807ffff 	.word	0x0807ffff

08000aa8 <FLASH_If_WriteProtectionConfig>:
  * @brief  Configure the write protection status of user flash area.
  * @param  protectionstate : FLASHIF_WRP_DISABLE or FLASHIF_WRP_ENABLE the protection
  * @retval uint32_t FLASHIF_OK if change is applied.
  */
uint32_t FLASH_If_WriteProtectionConfig(uint32_t protectionstate)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08e      	sub	sp, #56	@ 0x38
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  FLASH_OBProgramInitTypeDef OptionsBytesStruct1;
  HAL_StatusTypeDef retr;
  
  /* Unlock the Flash to enable the flash control register access *************/
  retr = HAL_FLASH_Unlock();
 8000ab0:	f001 fc90 	bl	80023d4 <HAL_FLASH_Unlock>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /* Unlock the Options Bytes *************************************************/
  retr|= HAL_FLASH_OB_Unlock();
 8000aba:	f001 fcbd 	bl	8002438 <HAL_FLASH_OB_Unlock>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  
  OptionsBytesStruct1.OptionType = OPTIONBYTE_WRP;
 8000acc:	2301      	movs	r3, #1
 8000ace:	60fb      	str	r3, [r7, #12]
  OptionsBytesStruct1.WRPArea = OB_WRPAREA_BANK1_AREAA;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	613b      	str	r3, [r7, #16]
  if( protectionstate == FLASHIF_WRP_ENABLE)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d104      	bne.n	8000ae4 <FLASH_If_WriteProtectionConfig+0x3c>
  {
    /* Enable the WRP protection for all flash BANK1 */
    OptionsBytesStruct1.WRPEndOffset = FLASH_PAGE_NBPERBANK - 1;
 8000ada:	23ff      	movs	r3, #255	@ 0xff
 8000adc:	61bb      	str	r3, [r7, #24]
    OptionsBytesStruct1.WRPStartOffset = 0x00;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	617b      	str	r3, [r7, #20]
 8000ae2:	e003      	b.n	8000aec <FLASH_If_WriteProtectionConfig+0x44>
  }
  else
  {
    /* Remove all WRP protection */
    OptionsBytesStruct1.WRPEndOffset = 0x00;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61bb      	str	r3, [r7, #24]
    OptionsBytesStruct1.WRPStartOffset = 0xFF;
 8000ae8:	23ff      	movs	r3, #255	@ 0xff
 8000aea:	617b      	str	r3, [r7, #20]
  }
  retr|= HAL_FLASHEx_OBProgram(&OptionsBytesStruct1);
 8000aec:	f107 030c 	add.w	r3, r7, #12
 8000af0:	4618      	mov	r0, r3
 8000af2:	f001 fe1d 	bl	8002730 <HAL_FLASHEx_OBProgram>
 8000af6:	4603      	mov	r3, r0
 8000af8:	461a      	mov	r2, r3
 8000afa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000afe:	4313      	orrs	r3, r2
 8000b00:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  
  OptionsBytesStruct1.OptionType = OPTIONBYTE_WRP;
 8000b04:	2301      	movs	r3, #1
 8000b06:	60fb      	str	r3, [r7, #12]
  OptionsBytesStruct1.WRPArea = OB_WRPAREA_BANK1_AREAB;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	613b      	str	r3, [r7, #16]
  OptionsBytesStruct1.WRPEndOffset = 0x00;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	61bb      	str	r3, [r7, #24]
  OptionsBytesStruct1.WRPStartOffset = 0xFF;
 8000b10:	23ff      	movs	r3, #255	@ 0xff
 8000b12:	617b      	str	r3, [r7, #20]
  retr|= HAL_FLASHEx_OBProgram(&OptionsBytesStruct1);
 8000b14:	f107 030c 	add.w	r3, r7, #12
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 fe09 	bl	8002730 <HAL_FLASHEx_OBProgram>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	461a      	mov	r2, r3
 8000b22:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000b26:	4313      	orrs	r3, r2
 8000b28:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    
  OptionsBytesStruct1.OptionType = OPTIONBYTE_WRP;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	60fb      	str	r3, [r7, #12]
  OptionsBytesStruct1.WRPArea = OB_WRPAREA_BANK2_AREAA;
 8000b30:	2302      	movs	r3, #2
 8000b32:	613b      	str	r3, [r7, #16]
  if( protectionstate == FLASHIF_WRP_ENABLE)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d104      	bne.n	8000b44 <FLASH_If_WriteProtectionConfig+0x9c>
  {
    /* Enable the WRP protection for all flash BANK1 */
    OptionsBytesStruct1.WRPEndOffset = FLASH_PAGE_NBPERBANK - 1;
 8000b3a:	23ff      	movs	r3, #255	@ 0xff
 8000b3c:	61bb      	str	r3, [r7, #24]
    OptionsBytesStruct1.WRPStartOffset = 0x00;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	617b      	str	r3, [r7, #20]
 8000b42:	e003      	b.n	8000b4c <FLASH_If_WriteProtectionConfig+0xa4>
  }
  else
  {
    /* Remove all WRP protection */
    OptionsBytesStruct1.WRPEndOffset = 0x00;
 8000b44:	2300      	movs	r3, #0
 8000b46:	61bb      	str	r3, [r7, #24]
    OptionsBytesStruct1.WRPStartOffset = 0xFF;
 8000b48:	23ff      	movs	r3, #255	@ 0xff
 8000b4a:	617b      	str	r3, [r7, #20]
  }
  retr|= HAL_FLASHEx_OBProgram(&OptionsBytesStruct1);
 8000b4c:	f107 030c 	add.w	r3, r7, #12
 8000b50:	4618      	mov	r0, r3
 8000b52:	f001 fded 	bl	8002730 <HAL_FLASHEx_OBProgram>
 8000b56:	4603      	mov	r3, r0
 8000b58:	461a      	mov	r2, r3
 8000b5a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  
  OptionsBytesStruct1.RDPLevel = OB_RDP_LEVEL_0;
 8000b64:	23aa      	movs	r3, #170	@ 0xaa
 8000b66:	61fb      	str	r3, [r7, #28]
  OptionsBytesStruct1.OptionType = OPTIONBYTE_WRP;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	60fb      	str	r3, [r7, #12]
  OptionsBytesStruct1.WRPArea = OB_WRPAREA_BANK2_AREAB;
 8000b6c:	2304      	movs	r3, #4
 8000b6e:	613b      	str	r3, [r7, #16]
  OptionsBytesStruct1.WRPEndOffset = 0x00;
 8000b70:	2300      	movs	r3, #0
 8000b72:	61bb      	str	r3, [r7, #24]
  OptionsBytesStruct1.WRPStartOffset = 0xFF;
 8000b74:	23ff      	movs	r3, #255	@ 0xff
 8000b76:	617b      	str	r3, [r7, #20]
  retr|= HAL_FLASHEx_OBProgram(&OptionsBytesStruct1);
 8000b78:	f107 030c 	add.w	r3, r7, #12
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f001 fdd7 	bl	8002730 <HAL_FLASHEx_OBProgram>
 8000b82:	4603      	mov	r3, r0
 8000b84:	461a      	mov	r2, r3
 8000b86:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  
  return (retr == HAL_OK ? FLASHIF_OK: FLASHIF_PROTECTION_ERRROR);
 8000b90:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d101      	bne.n	8000b9c <FLASH_If_WriteProtectionConfig+0xf4>
 8000b98:	2300      	movs	r3, #0
 8000b9a:	e000      	b.n	8000b9e <FLASH_If_WriteProtectionConfig+0xf6>
 8000b9c:	2304      	movs	r3, #4
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3738      	adds	r7, #56	@ 0x38
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
	...

08000ba8 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
  /* STM32L4xx HAL library initialization */
  HAL_Init();
 8000bae:	f001 f820 	bl	8001bf2 <HAL_Init>

  /* Configure the system clock to 80 MHz */
  SystemClock_Config();
 8000bb2:	f000 f84d 	bl	8000c50 <SystemClock_Config>
  /* Initialize LED and Button */
  void LED_Init(void);
  void Button_Init(void);

  /* Test if Button (PC13) is pressed */
  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 8000bb6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bba:	481e      	ldr	r0, [pc, #120]	@ (8000c34 <main+0x8c>)
 8000bbc:	f002 fc02 	bl	80033c4 <HAL_GPIO_ReadPin>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d118      	bne.n	8000bf8 <main+0x50>
  {
    /* Initialize Flash */
    FLASH_If_Init();
 8000bc6:	f7ff fdff 	bl	80007c8 <FLASH_If_Init>
    /* Execute the IAP driver in order to reprogram the Flash */
    IAP_Init();
 8000bca:	f000 f893 	bl	8000cf4 <IAP_Init>
    /* Display main menu */
    Main_Menu();
 8000bce:	f000 f993 	bl	8000ef8 <Main_Menu>

    /* Blink LED (PB7) */
    while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 8000bd2:	e008      	b.n	8000be6 <main+0x3e>
    {
      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000bd4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bd8:	4817      	ldr	r0, [pc, #92]	@ (8000c38 <main+0x90>)
 8000bda:	f002 fc0b 	bl	80033f4 <HAL_GPIO_TogglePin>
      HAL_Delay(500); // Delay 500 ms
 8000bde:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000be2:	f001 f87b 	bl	8001cdc <HAL_Delay>
    while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 8000be6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bea:	4812      	ldr	r0, [pc, #72]	@ (8000c34 <main+0x8c>)
 8000bec:	f002 fbea 	bl	80033c4 <HAL_GPIO_ReadPin>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d0ee      	beq.n	8000bd4 <main+0x2c>
 8000bf6:	e01a      	b.n	8000c2e <main+0x86>
    }
  }
  else
  {
    /* Test if user code is programmed starting from address "APPLICATION_ADDRESS" */
    if (((*(__IO uint32_t*)APPLICATION_ADDRESS) & 0x2FFE0000 ) == 0x20000000)
 8000bf8:	4b10      	ldr	r3, [pc, #64]	@ (8000c3c <main+0x94>)
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <main+0x98>)
 8000bfe:	4013      	ands	r3, r2
 8000c00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000c04:	d113      	bne.n	8000c2e <main+0x86>
    {
      /* Jump to user application */
      JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8000c06:	4b0f      	ldr	r3, [pc, #60]	@ (8000c44 <main+0x9c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000c48 <main+0xa0>)
 8000c0c:	6013      	str	r3, [r2, #0]
      JumpToApplication = (pFunction) JumpAddress;
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <main+0xa0>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	461a      	mov	r2, r3
 8000c14:	4b0d      	ldr	r3, [pc, #52]	@ (8000c4c <main+0xa4>)
 8000c16:	601a      	str	r2, [r3, #0]
      /* Initialize user application's Stack Pointer */
      __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8000c18:	4b08      	ldr	r3, [pc, #32]	@ (8000c3c <main+0x94>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	f383 8808 	msr	MSP, r3
}
 8000c24:	bf00      	nop
      JumpToApplication();
 8000c26:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <main+0xa4>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4798      	blx	r3
    }
  }

  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	bf00      	nop
 8000c30:	e7fd      	b.n	8000c2e <main+0x86>
 8000c32:	bf00      	nop
 8000c34:	48000800 	.word	0x48000800
 8000c38:	48000400 	.word	0x48000400
 8000c3c:	08080000 	.word	0x08080000
 8000c40:	2ffe0000 	.word	0x2ffe0000
 8000c44:	08080004 	.word	0x08080004
 8000c48:	200000f8 	.word	0x200000f8
 8000c4c:	200000f4 	.word	0x200000f4

08000c50 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b096      	sub	sp, #88	@ 0x58
 8000c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	2244      	movs	r2, #68	@ 0x44
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f004 fdd1 	bl	8005806 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c64:	463b      	mov	r3, r7
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
 8000c70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c72:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c76:	f002 fbe5 	bl	8003444 <HAL_PWREx_ControlVoltageScaling>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c80:	f000 f89e 	bl	8000dc0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c84:	2302      	movs	r3, #2
 8000c86:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c8c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c8e:	2340      	movs	r3, #64	@ 0x40
 8000c90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c92:	2302      	movs	r3, #2
 8000c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c96:	2302      	movs	r3, #2
 8000c98:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000c9e:	230a      	movs	r3, #10
 8000ca0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000caa:	2302      	movs	r3, #2
 8000cac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cae:	f107 0314 	add.w	r3, r7, #20
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f002 fc2c 	bl	8003510 <HAL_RCC_OscConfig>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000cbe:	f000 f87f 	bl	8000dc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc2:	230f      	movs	r3, #15
 8000cc4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cd2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cd8:	463b      	mov	r3, r7
 8000cda:	2104      	movs	r1, #4
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f003 f831 	bl	8003d44 <HAL_RCC_ClockConfig>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ce8:	f000 f86a 	bl	8000dc0 <Error_Handler>
  }
}
 8000cec:	bf00      	nop
 8000cee:	3758      	adds	r7, #88	@ 0x58
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <IAP_Init>:
  * @brief  Initialize the IAP: Configure USART.
  * @param  None
  * @retval None
  */
void IAP_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
        - One Stop Bit
        - No parity
        - Hardware flow control disabled (RTS and CTS signals)
        - Receive and transmit enabled
  */
  hlpuart1.Instance = LPUART1;
 8000cfa:	4b2c      	ldr	r3, [pc, #176]	@ (8000dac <IAP_Init+0xb8>)
 8000cfc:	4a2c      	ldr	r2, [pc, #176]	@ (8000db0 <IAP_Init+0xbc>)
 8000cfe:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000d00:	4b2a      	ldr	r3, [pc, #168]	@ (8000dac <IAP_Init+0xb8>)
 8000d02:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d06:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d08:	4b28      	ldr	r3, [pc, #160]	@ (8000dac <IAP_Init+0xb8>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000d0e:	4b27      	ldr	r3, [pc, #156]	@ (8000dac <IAP_Init+0xb8>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000d14:	4b25      	ldr	r3, [pc, #148]	@ (8000dac <IAP_Init+0xb8>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1a:	4b24      	ldr	r3, [pc, #144]	@ (8000dac <IAP_Init+0xb8>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 8000d20:	4b22      	ldr	r3, [pc, #136]	@ (8000dac <IAP_Init+0xb8>)
 8000d22:	220c      	movs	r2, #12
 8000d24:	615a      	str	r2, [r3, #20]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8000d26:	4b21      	ldr	r3, [pc, #132]	@ (8000dac <IAP_Init+0xb8>)
 8000d28:	2210      	movs	r2, #16
 8000d2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000d2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dac <IAP_Init+0xb8>)
 8000d2e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d32:	639a      	str	r2, [r3, #56]	@ 0x38

  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000d34:	481d      	ldr	r0, [pc, #116]	@ (8000dac <IAP_Init+0xb8>)
 8000d36:	f003 fef3 	bl	8004b20 <HAL_UART_Init>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <IAP_Init+0x50>
  {
    /* Initialization Error */
    Error_Handler();
 8000d40:	f000 f83e 	bl	8000dc0 <Error_Handler>
  }

  __HAL_RCC_CRC_CLK_ENABLE();
 8000d44:	4b1b      	ldr	r3, [pc, #108]	@ (8000db4 <IAP_Init+0xc0>)
 8000d46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d48:	4a1a      	ldr	r2, [pc, #104]	@ (8000db4 <IAP_Init+0xc0>)
 8000d4a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d4e:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d50:	4b18      	ldr	r3, [pc, #96]	@ (8000db4 <IAP_Init+0xc0>)
 8000d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d58:	607b      	str	r3, [r7, #4]
 8000d5a:	687b      	ldr	r3, [r7, #4]

  /*##-2- Configure the CRC peripheral #####################################*/
  CrcHandle.Instance = CRC;
 8000d5c:	4b16      	ldr	r3, [pc, #88]	@ (8000db8 <IAP_Init+0xc4>)
 8000d5e:	4a17      	ldr	r2, [pc, #92]	@ (8000dbc <IAP_Init+0xc8>)
 8000d60:	601a      	str	r2, [r3, #0]

  /* The CRC-16-CCIT polynomial is used */
  CrcHandle.Init.DefaultPolynomialUse    = DEFAULT_POLYNOMIAL_DISABLE;
 8000d62:	4b15      	ldr	r3, [pc, #84]	@ (8000db8 <IAP_Init+0xc4>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	711a      	strb	r2, [r3, #4]
  CrcHandle.Init.GeneratingPolynomial    = 0x1021;
 8000d68:	4b13      	ldr	r3, [pc, #76]	@ (8000db8 <IAP_Init+0xc4>)
 8000d6a:	f241 0221 	movw	r2, #4129	@ 0x1021
 8000d6e:	609a      	str	r2, [r3, #8]
  CrcHandle.Init.CRCLength               = CRC_POLYLENGTH_16B;
 8000d70:	4b11      	ldr	r3, [pc, #68]	@ (8000db8 <IAP_Init+0xc4>)
 8000d72:	2208      	movs	r2, #8
 8000d74:	60da      	str	r2, [r3, #12]

  /* The zero init value is used */
  CrcHandle.Init.DefaultInitValueUse     = DEFAULT_INIT_VALUE_DISABLE;
 8000d76:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <IAP_Init+0xc4>)
 8000d78:	2201      	movs	r2, #1
 8000d7a:	715a      	strb	r2, [r3, #5]
  CrcHandle.Init.InitValue               = 0;
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <IAP_Init+0xc4>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]

  /* The input data are not inverted */
  CrcHandle.Init.InputDataInversionMode  = CRC_INPUTDATA_INVERSION_NONE;
 8000d82:	4b0d      	ldr	r3, [pc, #52]	@ (8000db8 <IAP_Init+0xc4>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	615a      	str	r2, [r3, #20]

  /* The output data are not inverted */
  CrcHandle.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000d88:	4b0b      	ldr	r3, [pc, #44]	@ (8000db8 <IAP_Init+0xc4>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	619a      	str	r2, [r3, #24]

  /* The input data are 32-bit long words */
  CrcHandle.InputDataFormat              = CRC_INPUTDATA_FORMAT_BYTES;
 8000d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000db8 <IAP_Init+0xc4>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	621a      	str	r2, [r3, #32]

  if (HAL_CRC_Init(&CrcHandle) != HAL_OK)
 8000d94:	4808      	ldr	r0, [pc, #32]	@ (8000db8 <IAP_Init+0xc4>)
 8000d96:	f001 f8ab 	bl	8001ef0 <HAL_CRC_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <IAP_Init+0xb0>
  {

    while (1)
 8000da0:	bf00      	nop
 8000da2:	e7fd      	b.n	8000da0 <IAP_Init+0xac>
    {}
  }
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20000048 	.word	0x20000048
 8000db0:	40008000 	.word	0x40008000
 8000db4:	40021000 	.word	0x40021000
 8000db8:	200000d0 	.word	0x200000d0
 8000dbc:	40023000 	.word	0x40023000

08000dc0 <Error_Handler>:

void Error_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0

  while(1)
 8000dc4:	bf00      	nop
 8000dc6:	e7fd      	b.n	8000dc4 <Error_Handler+0x4>

08000dc8 <SerialDownload>:
  * @brief  Download a file via serial port
  * @param  None
  * @retval None
  */
void SerialDownload(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
  uint8_t number[11] = {0};
 8000dce:	2300      	movs	r3, #0
 8000dd0:	607b      	str	r3, [r7, #4]
 8000dd2:	f107 0308 	add.w	r3, r7, #8
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	f8c3 2003 	str.w	r2, [r3, #3]
  uint32_t size = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	603b      	str	r3, [r7, #0]
  COM_StatusTypeDef result;

  Serial_PutString((uint8_t *)"Waiting for the file to be sent ... (press 'a' to abort)\n\r");
 8000de2:	4821      	ldr	r0, [pc, #132]	@ (8000e68 <SerialDownload+0xa0>)
 8000de4:	f7ff fcba 	bl	800075c <Serial_PutString>
  result = Ymodem_Receive( &size );
 8000de8:	463b      	mov	r3, r7
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 fbf2 	bl	80015d4 <Ymodem_Receive>
 8000df0:	4603      	mov	r3, r0
 8000df2:	73fb      	strb	r3, [r7, #15]
  if (result == COM_OK)
 8000df4:	7bfb      	ldrb	r3, [r7, #15]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d119      	bne.n	8000e2e <SerialDownload+0x66>
  {
    Serial_PutString((uint8_t *)"\n\n\r Programming Completed Successfully!\n\r--------------------------------\r\n Name: ");
 8000dfa:	481c      	ldr	r0, [pc, #112]	@ (8000e6c <SerialDownload+0xa4>)
 8000dfc:	f7ff fcae 	bl	800075c <Serial_PutString>
    Serial_PutString(aFileName);
 8000e00:	481b      	ldr	r0, [pc, #108]	@ (8000e70 <SerialDownload+0xa8>)
 8000e02:	f7ff fcab 	bl	800075c <Serial_PutString>
    Int2Str(number, size);
 8000e06:	683a      	ldr	r2, [r7, #0]
 8000e08:	1d3b      	adds	r3, r7, #4
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff fb65 	bl	80004dc <Int2Str>
    Serial_PutString((uint8_t *)"\n\r Size: ");
 8000e12:	4818      	ldr	r0, [pc, #96]	@ (8000e74 <SerialDownload+0xac>)
 8000e14:	f7ff fca2 	bl	800075c <Serial_PutString>
    Serial_PutString(number);
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fc9e 	bl	800075c <Serial_PutString>
    Serial_PutString((uint8_t *)" Bytes\r\n");
 8000e20:	4815      	ldr	r0, [pc, #84]	@ (8000e78 <SerialDownload+0xb0>)
 8000e22:	f7ff fc9b 	bl	800075c <Serial_PutString>
    Serial_PutString((uint8_t *)"-------------------\n");
 8000e26:	4815      	ldr	r0, [pc, #84]	@ (8000e7c <SerialDownload+0xb4>)
 8000e28:	f7ff fc98 	bl	800075c <Serial_PutString>
  }
  else
  {
    Serial_PutString((uint8_t *)"\n\rFailed to receive the file!\n\r");
  }
}
 8000e2c:	e017      	b.n	8000e5e <SerialDownload+0x96>
  else if (result == COM_LIMIT)
 8000e2e:	7bfb      	ldrb	r3, [r7, #15]
 8000e30:	2b05      	cmp	r3, #5
 8000e32:	d103      	bne.n	8000e3c <SerialDownload+0x74>
    Serial_PutString((uint8_t *)"\n\n\rThe image size is higher than the allowed space memory!\n\r");
 8000e34:	4812      	ldr	r0, [pc, #72]	@ (8000e80 <SerialDownload+0xb8>)
 8000e36:	f7ff fc91 	bl	800075c <Serial_PutString>
}
 8000e3a:	e010      	b.n	8000e5e <SerialDownload+0x96>
  else if (result == COM_DATA)
 8000e3c:	7bfb      	ldrb	r3, [r7, #15]
 8000e3e:	2b04      	cmp	r3, #4
 8000e40:	d103      	bne.n	8000e4a <SerialDownload+0x82>
    Serial_PutString((uint8_t *)"\n\n\rVerification failed!\n\r");
 8000e42:	4810      	ldr	r0, [pc, #64]	@ (8000e84 <SerialDownload+0xbc>)
 8000e44:	f7ff fc8a 	bl	800075c <Serial_PutString>
}
 8000e48:	e009      	b.n	8000e5e <SerialDownload+0x96>
  else if (result == COM_ABORT)
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	2b02      	cmp	r3, #2
 8000e4e:	d103      	bne.n	8000e58 <SerialDownload+0x90>
    Serial_PutString((uint8_t *)"\r\n\nAborted by user.\n\r");
 8000e50:	480d      	ldr	r0, [pc, #52]	@ (8000e88 <SerialDownload+0xc0>)
 8000e52:	f7ff fc83 	bl	800075c <Serial_PutString>
}
 8000e56:	e002      	b.n	8000e5e <SerialDownload+0x96>
    Serial_PutString((uint8_t *)"\n\rFailed to receive the file!\n\r");
 8000e58:	480c      	ldr	r0, [pc, #48]	@ (8000e8c <SerialDownload+0xc4>)
 8000e5a:	f7ff fc7f 	bl	800075c <Serial_PutString>
}
 8000e5e:	bf00      	nop
 8000e60:	3710      	adds	r7, #16
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	08005878 	.word	0x08005878
 8000e6c:	080058b4 	.word	0x080058b4
 8000e70:	20000100 	.word	0x20000100
 8000e74:	08005908 	.word	0x08005908
 8000e78:	08005914 	.word	0x08005914
 8000e7c:	08005920 	.word	0x08005920
 8000e80:	08005938 	.word	0x08005938
 8000e84:	08005978 	.word	0x08005978
 8000e88:	08005994 	.word	0x08005994
 8000e8c:	080059ac 	.word	0x080059ac

08000e90 <SerialUpload>:
  * @brief  Upload a file via serial port.
  * @param  None
  * @retval None
  */
void SerialUpload(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
  uint8_t status = 0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	71fb      	strb	r3, [r7, #7]

  Serial_PutString((uint8_t *)"\n\n\rSelect Receive File\n\r");
 8000e9a:	4811      	ldr	r0, [pc, #68]	@ (8000ee0 <SerialUpload+0x50>)
 8000e9c:	f7ff fc5e 	bl	800075c <Serial_PutString>

  HAL_UART_Receive(&hlpuart1, &status, 1, RX_TIMEOUT);
 8000ea0:	1df9      	adds	r1, r7, #7
 8000ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	480e      	ldr	r0, [pc, #56]	@ (8000ee4 <SerialUpload+0x54>)
 8000eaa:	f003 ff10 	bl	8004cce <HAL_UART_Receive>
  if ( status == CRC16)
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	2b43      	cmp	r3, #67	@ 0x43
 8000eb2:	d111      	bne.n	8000ed8 <SerialUpload+0x48>
  {
    /* Transmit the flash image through ymodem protocol */
    status = Ymodem_Transmit((uint8_t*)APPLICATION_ADDRESS, (const uint8_t*)"UploadedFlashImage.bin", USER_FLASH_SIZE);
 8000eb4:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8000eb8:	490b      	ldr	r1, [pc, #44]	@ (8000ee8 <SerialUpload+0x58>)
 8000eba:	480c      	ldr	r0, [pc, #48]	@ (8000eec <SerialUpload+0x5c>)
 8000ebc:	f000 fcac 	bl	8001818 <Ymodem_Transmit>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	71fb      	strb	r3, [r7, #7]

    if (status != 0)
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d003      	beq.n	8000ed2 <SerialUpload+0x42>
    {
      Serial_PutString((uint8_t *)"\n\rError Occurred while Transmitting File\n\r");
 8000eca:	4809      	ldr	r0, [pc, #36]	@ (8000ef0 <SerialUpload+0x60>)
 8000ecc:	f7ff fc46 	bl	800075c <Serial_PutString>
    else
    {
      Serial_PutString((uint8_t *)"\n\rFile uploaded successfully \n\r");
    }
  }
}
 8000ed0:	e002      	b.n	8000ed8 <SerialUpload+0x48>
      Serial_PutString((uint8_t *)"\n\rFile uploaded successfully \n\r");
 8000ed2:	4808      	ldr	r0, [pc, #32]	@ (8000ef4 <SerialUpload+0x64>)
 8000ed4:	f7ff fc42 	bl	800075c <Serial_PutString>
}
 8000ed8:	bf00      	nop
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	080059cc 	.word	0x080059cc
 8000ee4:	20000048 	.word	0x20000048
 8000ee8:	080059e8 	.word	0x080059e8
 8000eec:	08080000 	.word	0x08080000
 8000ef0:	08005a00 	.word	0x08005a00
 8000ef4:	08005a2c 	.word	0x08005a2c

08000ef8 <Main_Menu>:
  * @brief  Display the Main Menu on HyperTerminal
  * @param  None
  * @retval None
  */
void Main_Menu(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
  uint8_t key = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	70fb      	strb	r3, [r7, #3]

  Serial_PutString((uint8_t *)"\r\n======================================================================");
 8000f02:	485d      	ldr	r0, [pc, #372]	@ (8001078 <Main_Menu+0x180>)
 8000f04:	f7ff fc2a 	bl	800075c <Serial_PutString>
  Serial_PutString((uint8_t *)"\r\n=              (C) COPYRIGHT 2015 STMicroelectronics                 =");
 8000f08:	485c      	ldr	r0, [pc, #368]	@ (800107c <Main_Menu+0x184>)
 8000f0a:	f7ff fc27 	bl	800075c <Serial_PutString>
  Serial_PutString((uint8_t *)"\r\n=                                                                    =");
 8000f0e:	485c      	ldr	r0, [pc, #368]	@ (8001080 <Main_Menu+0x188>)
 8000f10:	f7ff fc24 	bl	800075c <Serial_PutString>
  Serial_PutString((uint8_t *)"\r\n=  STM32L4xx In-Application Programming Application  (Version 1.0.0) =");
 8000f14:	485b      	ldr	r0, [pc, #364]	@ (8001084 <Main_Menu+0x18c>)
 8000f16:	f7ff fc21 	bl	800075c <Serial_PutString>
  Serial_PutString((uint8_t *)"\r\n=                                                                    =");
 8000f1a:	4859      	ldr	r0, [pc, #356]	@ (8001080 <Main_Menu+0x188>)
 8000f1c:	f7ff fc1e 	bl	800075c <Serial_PutString>
  Serial_PutString((uint8_t *)"\r\n=                                   By MCD Application Team          =");
 8000f20:	4859      	ldr	r0, [pc, #356]	@ (8001088 <Main_Menu+0x190>)
 8000f22:	f7ff fc1b 	bl	800075c <Serial_PutString>
  Serial_PutString((uint8_t *)"\r\n======================================================================");
 8000f26:	4854      	ldr	r0, [pc, #336]	@ (8001078 <Main_Menu+0x180>)
 8000f28:	f7ff fc18 	bl	800075c <Serial_PutString>
  Serial_PutString((uint8_t *)"\r\n\r\n");
 8000f2c:	4857      	ldr	r0, [pc, #348]	@ (800108c <Main_Menu+0x194>)
 8000f2e:	f7ff fc15 	bl	800075c <Serial_PutString>

  /* Test if any sector of Flash memory where user application will be loaded is write protected */
  FlashProtection = FLASH_If_GetWriteProtectionStatus();
 8000f32:	f7ff fd0b 	bl	800094c <FLASH_If_GetWriteProtectionStatus>
 8000f36:	4603      	mov	r3, r0
 8000f38:	4a55      	ldr	r2, [pc, #340]	@ (8001090 <Main_Menu+0x198>)
 8000f3a:	6013      	str	r3, [r2, #0]

  while (1)
  {

    Serial_PutString((uint8_t *)"\r\n=================== Main Menu ============================\r\n\n");
 8000f3c:	4855      	ldr	r0, [pc, #340]	@ (8001094 <Main_Menu+0x19c>)
 8000f3e:	f7ff fc0d 	bl	800075c <Serial_PutString>
    Serial_PutString((uint8_t *)"  Download image to the internal Flash ----------------- 1\r\n\n");
 8000f42:	4855      	ldr	r0, [pc, #340]	@ (8001098 <Main_Menu+0x1a0>)
 8000f44:	f7ff fc0a 	bl	800075c <Serial_PutString>
    Serial_PutString((uint8_t *)"  Upload image from the internal Flash ----------------- 2\r\n\n");
 8000f48:	4854      	ldr	r0, [pc, #336]	@ (800109c <Main_Menu+0x1a4>)
 8000f4a:	f7ff fc07 	bl	800075c <Serial_PutString>
    Serial_PutString((uint8_t *)"  Execute the loaded application ----------------------- 3\r\n\n");
 8000f4e:	4854      	ldr	r0, [pc, #336]	@ (80010a0 <Main_Menu+0x1a8>)
 8000f50:	f7ff fc04 	bl	800075c <Serial_PutString>


    if(FlashProtection != FLASHIF_PROTECTION_NONE)
 8000f54:	4b4e      	ldr	r3, [pc, #312]	@ (8001090 <Main_Menu+0x198>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d010      	beq.n	8000f7e <Main_Menu+0x86>
    {
      Serial_PutString((uint8_t *)"  Disable the write protection ------------------------- 4\r\n\n");
 8000f5c:	4851      	ldr	r0, [pc, #324]	@ (80010a4 <Main_Menu+0x1ac>)
 8000f5e:	f7ff fbfd 	bl	800075c <Serial_PutString>
      if((FlashProtection & (FLASHIF_PROTECTION_PCROPENABLED | FLASHIF_PROTECTION_RDPENABLED)) != 0x0)
 8000f62:	4b4b      	ldr	r3, [pc, #300]	@ (8001090 <Main_Menu+0x198>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f003 0305 	and.w	r3, r3, #5
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d00a      	beq.n	8000f84 <Main_Menu+0x8c>
      {
        Serial_PutString((uint8_t *)"  The write protection disable will erase all the flash\r\n");
 8000f6e:	484e      	ldr	r0, [pc, #312]	@ (80010a8 <Main_Menu+0x1b0>)
 8000f70:	f7ff fbf4 	bl	800075c <Serial_PutString>
        Serial_PutString((uint8_t *)"  Please use STlink utility to disable the protection  \r\n\n");
 8000f74:	484d      	ldr	r0, [pc, #308]	@ (80010ac <Main_Menu+0x1b4>)
 8000f76:	f7ff fbf1 	bl	800075c <Serial_PutString>
        while(1);
 8000f7a:	bf00      	nop
 8000f7c:	e7fd      	b.n	8000f7a <Main_Menu+0x82>
      }
    }
    else
    {
      Serial_PutString((uint8_t *)"  Enable the write protection -------------------------- 4\r\n\n");
 8000f7e:	484c      	ldr	r0, [pc, #304]	@ (80010b0 <Main_Menu+0x1b8>)
 8000f80:	f7ff fbec 	bl	800075c <Serial_PutString>
    }
    Serial_PutString((uint8_t *)"==========================================================\r\n\n");
 8000f84:	484b      	ldr	r0, [pc, #300]	@ (80010b4 <Main_Menu+0x1bc>)
 8000f86:	f7ff fbe9 	bl	800075c <Serial_PutString>

    /* Clean the input path */
    __HAL_UART_FLUSH_DRREGISTER(&hlpuart1);
 8000f8a:	4b4b      	ldr	r3, [pc, #300]	@ (80010b8 <Main_Menu+0x1c0>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	8b1b      	ldrh	r3, [r3, #24]
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	4b49      	ldr	r3, [pc, #292]	@ (80010b8 <Main_Menu+0x1c0>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f042 0208 	orr.w	r2, r2, #8
 8000f9a:	b292      	uxth	r2, r2
 8000f9c:	831a      	strh	r2, [r3, #24]
 8000f9e:	4b46      	ldr	r3, [pc, #280]	@ (80010b8 <Main_Menu+0x1c0>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	8b1b      	ldrh	r3, [r3, #24]
 8000fa4:	b29a      	uxth	r2, r3
 8000fa6:	4b44      	ldr	r3, [pc, #272]	@ (80010b8 <Main_Menu+0x1c0>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f042 0210 	orr.w	r2, r2, #16
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	831a      	strh	r2, [r3, #24]
	
    /* Receive key */
    HAL_UART_Receive(&hlpuart1, &key, 1, RX_TIMEOUT);
 8000fb2:	1cf9      	adds	r1, r7, #3
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb8:	2201      	movs	r2, #1
 8000fba:	483f      	ldr	r0, [pc, #252]	@ (80010b8 <Main_Menu+0x1c0>)
 8000fbc:	f003 fe87 	bl	8004cce <HAL_UART_Receive>

    switch (key)
 8000fc0:	78fb      	ldrb	r3, [r7, #3]
 8000fc2:	3b31      	subs	r3, #49	@ 0x31
 8000fc4:	2b03      	cmp	r3, #3
 8000fc6:	d852      	bhi.n	800106e <Main_Menu+0x176>
 8000fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fd0 <Main_Menu+0xd8>)
 8000fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fce:	bf00      	nop
 8000fd0:	08000fe1 	.word	0x08000fe1
 8000fd4:	08000fe7 	.word	0x08000fe7
 8000fd8:	08000fed 	.word	0x08000fed
 8000fdc:	0800101b 	.word	0x0800101b
    {
    case '1' :
      /* Download user application in the Flash */
      SerialDownload();
 8000fe0:	f7ff fef2 	bl	8000dc8 <SerialDownload>
      break;
 8000fe4:	e047      	b.n	8001076 <Main_Menu+0x17e>
    case '2' :
      /* Upload user application from the Flash */
      SerialUpload();
 8000fe6:	f7ff ff53 	bl	8000e90 <SerialUpload>
      break;
 8000fea:	e044      	b.n	8001076 <Main_Menu+0x17e>
    case '3' :
      Serial_PutString((uint8_t *)"Start program execution......\r\n\n");
 8000fec:	4833      	ldr	r0, [pc, #204]	@ (80010bc <Main_Menu+0x1c4>)
 8000fee:	f7ff fbb5 	bl	800075c <Serial_PutString>
      /* execute the new program */
      JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8000ff2:	4b33      	ldr	r3, [pc, #204]	@ (80010c0 <Main_Menu+0x1c8>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a33      	ldr	r2, [pc, #204]	@ (80010c4 <Main_Menu+0x1cc>)
 8000ff8:	6013      	str	r3, [r2, #0]
      /* Jump to user application */
      JumpToApplication = (pFunction) JumpAddress;
 8000ffa:	4b32      	ldr	r3, [pc, #200]	@ (80010c4 <Main_Menu+0x1cc>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	461a      	mov	r2, r3
 8001000:	4b31      	ldr	r3, [pc, #196]	@ (80010c8 <Main_Menu+0x1d0>)
 8001002:	601a      	str	r2, [r3, #0]
      /* Initialize user application's Stack Pointer */
      __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8001004:	4b31      	ldr	r3, [pc, #196]	@ (80010cc <Main_Menu+0x1d4>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f383 8808 	msr	MSP, r3
}
 8001010:	bf00      	nop
      JumpToApplication();
 8001012:	4b2d      	ldr	r3, [pc, #180]	@ (80010c8 <Main_Menu+0x1d0>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4798      	blx	r3
      break;
 8001018:	e02d      	b.n	8001076 <Main_Menu+0x17e>
    case '4' :
      if (FlashProtection != FLASHIF_PROTECTION_NONE)
 800101a:	4b1d      	ldr	r3, [pc, #116]	@ (8001090 <Main_Menu+0x198>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d012      	beq.n	8001048 <Main_Menu+0x150>
      {
        /* Disable the write protection */
        if (FLASH_If_WriteProtectionConfig(FLASHIF_WRP_DISABLE) == FLASHIF_OK)
 8001022:	2001      	movs	r0, #1
 8001024:	f7ff fd40 	bl	8000aa8 <FLASH_If_WriteProtectionConfig>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d108      	bne.n	8001040 <Main_Menu+0x148>
        {
          Serial_PutString((uint8_t *)"Write Protection disabled...\r\n");
 800102e:	4828      	ldr	r0, [pc, #160]	@ (80010d0 <Main_Menu+0x1d8>)
 8001030:	f7ff fb94 	bl	800075c <Serial_PutString>
          Serial_PutString((uint8_t *)"System will now restart...\r\n");
 8001034:	4827      	ldr	r0, [pc, #156]	@ (80010d4 <Main_Menu+0x1dc>)
 8001036:	f7ff fb91 	bl	800075c <Serial_PutString>
          /* Launch the option byte loading */
          HAL_FLASH_OB_Launch();
 800103a:	f001 fa19 	bl	8002470 <HAL_FLASH_OB_Launch>
        else
        {
          Serial_PutString((uint8_t *)"Error: Flash write protection failed...\r\n");
        }
      }
      break;
 800103e:	e01a      	b.n	8001076 <Main_Menu+0x17e>
          Serial_PutString((uint8_t *)"Error: Flash write un-protection failed...\r\n");
 8001040:	4825      	ldr	r0, [pc, #148]	@ (80010d8 <Main_Menu+0x1e0>)
 8001042:	f7ff fb8b 	bl	800075c <Serial_PutString>
      break;
 8001046:	e016      	b.n	8001076 <Main_Menu+0x17e>
        if (FLASH_If_WriteProtectionConfig(FLASHIF_WRP_ENABLE) == FLASHIF_OK)
 8001048:	2000      	movs	r0, #0
 800104a:	f7ff fd2d 	bl	8000aa8 <FLASH_If_WriteProtectionConfig>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d108      	bne.n	8001066 <Main_Menu+0x16e>
          Serial_PutString((uint8_t *)"Write Protection enabled...\r\n");
 8001054:	4821      	ldr	r0, [pc, #132]	@ (80010dc <Main_Menu+0x1e4>)
 8001056:	f7ff fb81 	bl	800075c <Serial_PutString>
          Serial_PutString((uint8_t *)"System will now restart...\r\n");
 800105a:	481e      	ldr	r0, [pc, #120]	@ (80010d4 <Main_Menu+0x1dc>)
 800105c:	f7ff fb7e 	bl	800075c <Serial_PutString>
          HAL_FLASH_OB_Launch();
 8001060:	f001 fa06 	bl	8002470 <HAL_FLASH_OB_Launch>
      break;
 8001064:	e007      	b.n	8001076 <Main_Menu+0x17e>
          Serial_PutString((uint8_t *)"Error: Flash write protection failed...\r\n");
 8001066:	481e      	ldr	r0, [pc, #120]	@ (80010e0 <Main_Menu+0x1e8>)
 8001068:	f7ff fb78 	bl	800075c <Serial_PutString>
      break;
 800106c:	e003      	b.n	8001076 <Main_Menu+0x17e>
	default:
	Serial_PutString((uint8_t *)"Invalid Number ! ==> The number should be either 1, 2, 3 or 4\r");
 800106e:	481d      	ldr	r0, [pc, #116]	@ (80010e4 <Main_Menu+0x1ec>)
 8001070:	f7ff fb74 	bl	800075c <Serial_PutString>
	break;
 8001074:	bf00      	nop
    Serial_PutString((uint8_t *)"\r\n=================== Main Menu ============================\r\n\n");
 8001076:	e761      	b.n	8000f3c <Main_Menu+0x44>
 8001078:	08005a4c 	.word	0x08005a4c
 800107c:	08005a98 	.word	0x08005a98
 8001080:	08005ae4 	.word	0x08005ae4
 8001084:	08005b30 	.word	0x08005b30
 8001088:	08005b7c 	.word	0x08005b7c
 800108c:	08005bc8 	.word	0x08005bc8
 8001090:	200000fc 	.word	0x200000fc
 8001094:	08005bd0 	.word	0x08005bd0
 8001098:	08005c10 	.word	0x08005c10
 800109c:	08005c50 	.word	0x08005c50
 80010a0:	08005c90 	.word	0x08005c90
 80010a4:	08005cd0 	.word	0x08005cd0
 80010a8:	08005d10 	.word	0x08005d10
 80010ac:	08005d4c 	.word	0x08005d4c
 80010b0:	08005d88 	.word	0x08005d88
 80010b4:	08005dc8 	.word	0x08005dc8
 80010b8:	20000048 	.word	0x20000048
 80010bc:	08005e08 	.word	0x08005e08
 80010c0:	08080004 	.word	0x08080004
 80010c4:	200000f8 	.word	0x200000f8
 80010c8:	200000f4 	.word	0x200000f4
 80010cc:	08080000 	.word	0x08080000
 80010d0:	08005e2c 	.word	0x08005e2c
 80010d4:	08005e4c 	.word	0x08005e4c
 80010d8:	08005e6c 	.word	0x08005e6c
 80010dc:	08005e9c 	.word	0x08005e9c
 80010e0:	08005ebc 	.word	0x08005ebc
 80010e4:	08005ee8 	.word	0x08005ee8

080010e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ee:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <HAL_MspInit+0x44>)
 80010f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010f2:	4a0e      	ldr	r2, [pc, #56]	@ (800112c <HAL_MspInit+0x44>)
 80010f4:	f043 0301 	orr.w	r3, r3, #1
 80010f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80010fa:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <HAL_MspInit+0x44>)
 80010fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010fe:	f003 0301 	and.w	r3, r3, #1
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001106:	4b09      	ldr	r3, [pc, #36]	@ (800112c <HAL_MspInit+0x44>)
 8001108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110a:	4a08      	ldr	r2, [pc, #32]	@ (800112c <HAL_MspInit+0x44>)
 800110c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001110:	6593      	str	r3, [r2, #88]	@ 0x58
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <HAL_MspInit+0x44>)
 8001114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40021000 	.word	0x40021000

08001130 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a0a      	ldr	r2, [pc, #40]	@ (8001168 <HAL_CRC_MspInit+0x38>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d10b      	bne.n	800115a <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001142:	4b0a      	ldr	r3, [pc, #40]	@ (800116c <HAL_CRC_MspInit+0x3c>)
 8001144:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001146:	4a09      	ldr	r2, [pc, #36]	@ (800116c <HAL_CRC_MspInit+0x3c>)
 8001148:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800114c:	6493      	str	r3, [r2, #72]	@ 0x48
 800114e:	4b07      	ldr	r3, [pc, #28]	@ (800116c <HAL_CRC_MspInit+0x3c>)
 8001150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001152:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 800115a:	bf00      	nop
 800115c:	3714      	adds	r7, #20
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	40023000 	.word	0x40023000
 800116c:	40021000 	.word	0x40021000

08001170 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b0ac      	sub	sp, #176	@ 0xb0
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001178:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001188:	f107 0310 	add.w	r3, r7, #16
 800118c:	228c      	movs	r2, #140	@ 0x8c
 800118e:	2100      	movs	r1, #0
 8001190:	4618      	mov	r0, r3
 8001192:	f004 fb38 	bl	8005806 <memset>
  if(huart->Instance==LPUART1)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a22      	ldr	r2, [pc, #136]	@ (8001224 <HAL_UART_MspInit+0xb4>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d13d      	bne.n	800121c <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80011a0:	2320      	movs	r3, #32
 80011a2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80011a4:	2300      	movs	r3, #0
 80011a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	4618      	mov	r0, r3
 80011ae:	f002 ffed 	bl	800418c <HAL_RCCEx_PeriphCLKConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011b8:	f7ff fe02 	bl	8000dc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80011bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001228 <HAL_UART_MspInit+0xb8>)
 80011be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011c0:	4a19      	ldr	r2, [pc, #100]	@ (8001228 <HAL_UART_MspInit+0xb8>)
 80011c2:	f043 0301 	orr.w	r3, r3, #1
 80011c6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80011c8:	4b17      	ldr	r3, [pc, #92]	@ (8001228 <HAL_UART_MspInit+0xb8>)
 80011ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011cc:	f003 0301 	and.w	r3, r3, #1
 80011d0:	60fb      	str	r3, [r7, #12]
 80011d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80011d4:	4b14      	ldr	r3, [pc, #80]	@ (8001228 <HAL_UART_MspInit+0xb8>)
 80011d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d8:	4a13      	ldr	r2, [pc, #76]	@ (8001228 <HAL_UART_MspInit+0xb8>)
 80011da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011e0:	4b11      	ldr	r3, [pc, #68]	@ (8001228 <HAL_UART_MspInit+0xb8>)
 80011e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80011ec:	f002 f980 	bl	80034f0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80011f0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80011f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f8:	2302      	movs	r3, #2
 80011fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001204:	2303      	movs	r3, #3
 8001206:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800120a:	2308      	movs	r3, #8
 800120c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001210:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001214:	4619      	mov	r1, r3
 8001216:	4805      	ldr	r0, [pc, #20]	@ (800122c <HAL_UART_MspInit+0xbc>)
 8001218:	f001 ff42 	bl	80030a0 <HAL_GPIO_Init>

  /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800121c:	bf00      	nop
 800121e:	37b0      	adds	r7, #176	@ 0xb0
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40008000 	.word	0x40008000
 8001228:	40021000 	.word	0x40021000
 800122c:	48001800 	.word	0x48001800

08001230 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <NMI_Handler+0x4>

08001238 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <HardFault_Handler+0x4>

08001240 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <MemManage_Handler+0x4>

08001248 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <BusFault_Handler+0x4>

08001250 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <UsageFault_Handler+0x4>

08001258 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001286:	f000 fd09 	bl	8001c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001294:	4b06      	ldr	r3, [pc, #24]	@ (80012b0 <SystemInit+0x20>)
 8001296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800129a:	4a05      	ldr	r2, [pc, #20]	@ (80012b0 <SystemInit+0x20>)
 800129c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	e000ed00 	.word	0xe000ed00

080012b4 <ReceivePacket>:
  * @param  timeout
  * @retval HAL_OK: normally return
  *         HAL_BUSY: abort by user
  */
static HAL_StatusTypeDef ReceivePacket(uint8_t *p_data, uint32_t *p_length, uint32_t timeout)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b088      	sub	sp, #32
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
  uint32_t crc;
  uint32_t packet_size = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef status;
  uint8_t char1;

  *p_length = 0;
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
  status = HAL_UART_Receive(&hlpuart1, &char1, 1, timeout);
 80012ca:	f107 0113 	add.w	r1, r7, #19
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2201      	movs	r2, #1
 80012d2:	485d      	ldr	r0, [pc, #372]	@ (8001448 <ReceivePacket+0x194>)
 80012d4:	f003 fcfb 	bl	8004cce <HAL_UART_Receive>
 80012d8:	4603      	mov	r3, r0
 80012da:	76fb      	strb	r3, [r7, #27]

  if (status == HAL_OK)
 80012dc:	7efb      	ldrb	r3, [r7, #27]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f040 80aa 	bne.w	8001438 <ReceivePacket+0x184>
  {
    switch (char1)
 80012e4:	7cfb      	ldrb	r3, [r7, #19]
 80012e6:	2b61      	cmp	r3, #97	@ 0x61
 80012e8:	d059      	beq.n	800139e <ReceivePacket+0xea>
 80012ea:	2b61      	cmp	r3, #97	@ 0x61
 80012ec:	dc5a      	bgt.n	80013a4 <ReceivePacket+0xf0>
 80012ee:	2b18      	cmp	r3, #24
 80012f0:	dc38      	bgt.n	8001364 <ReceivePacket+0xb0>
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	dd56      	ble.n	80013a4 <ReceivePacket+0xf0>
 80012f6:	3b01      	subs	r3, #1
 80012f8:	2b17      	cmp	r3, #23
 80012fa:	d853      	bhi.n	80013a4 <ReceivePacket+0xf0>
 80012fc:	a201      	add	r2, pc, #4	@ (adr r2, 8001304 <ReceivePacket+0x50>)
 80012fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001302:	bf00      	nop
 8001304:	0800136b 	.word	0x0800136b
 8001308:	08001371 	.word	0x08001371
 800130c:	080013a5 	.word	0x080013a5
 8001310:	080013ab 	.word	0x080013ab
 8001314:	080013a5 	.word	0x080013a5
 8001318:	080013a5 	.word	0x080013a5
 800131c:	080013a5 	.word	0x080013a5
 8001320:	080013a5 	.word	0x080013a5
 8001324:	080013a5 	.word	0x080013a5
 8001328:	080013a5 	.word	0x080013a5
 800132c:	080013a5 	.word	0x080013a5
 8001330:	080013a5 	.word	0x080013a5
 8001334:	080013a5 	.word	0x080013a5
 8001338:	080013a5 	.word	0x080013a5
 800133c:	080013a5 	.word	0x080013a5
 8001340:	080013a5 	.word	0x080013a5
 8001344:	080013a5 	.word	0x080013a5
 8001348:	080013a5 	.word	0x080013a5
 800134c:	080013a5 	.word	0x080013a5
 8001350:	080013a5 	.word	0x080013a5
 8001354:	080013a5 	.word	0x080013a5
 8001358:	080013a5 	.word	0x080013a5
 800135c:	080013a5 	.word	0x080013a5
 8001360:	08001379 	.word	0x08001379
 8001364:	2b41      	cmp	r3, #65	@ 0x41
 8001366:	d01a      	beq.n	800139e <ReceivePacket+0xea>
 8001368:	e01c      	b.n	80013a4 <ReceivePacket+0xf0>
    {
      case SOH:
        packet_size = PACKET_SIZE;
 800136a:	2380      	movs	r3, #128	@ 0x80
 800136c:	61fb      	str	r3, [r7, #28]
        break;
 800136e:	e01d      	b.n	80013ac <ReceivePacket+0xf8>
      case STX:
        packet_size = PACKET_1K_SIZE;
 8001370:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001374:	61fb      	str	r3, [r7, #28]
        break;
 8001376:	e019      	b.n	80013ac <ReceivePacket+0xf8>
      case EOT:
        break;
      case CA:
        if ((HAL_UART_Receive(&hlpuart1, &char1, 1, timeout) == HAL_OK) && (char1 == CA))
 8001378:	f107 0113 	add.w	r1, r7, #19
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2201      	movs	r2, #1
 8001380:	4831      	ldr	r0, [pc, #196]	@ (8001448 <ReceivePacket+0x194>)
 8001382:	f003 fca4 	bl	8004cce <HAL_UART_Receive>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d105      	bne.n	8001398 <ReceivePacket+0xe4>
 800138c:	7cfb      	ldrb	r3, [r7, #19]
 800138e:	2b18      	cmp	r3, #24
 8001390:	d102      	bne.n	8001398 <ReceivePacket+0xe4>
        {
          packet_size = 2;
 8001392:	2302      	movs	r3, #2
 8001394:	61fb      	str	r3, [r7, #28]
        }
        else
        {
          status = HAL_ERROR;
        }
        break;
 8001396:	e009      	b.n	80013ac <ReceivePacket+0xf8>
          status = HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	76fb      	strb	r3, [r7, #27]
        break;
 800139c:	e006      	b.n	80013ac <ReceivePacket+0xf8>
      case ABORT1:
      case ABORT2:
        status = HAL_BUSY;
 800139e:	2302      	movs	r3, #2
 80013a0:	76fb      	strb	r3, [r7, #27]
        break;
 80013a2:	e003      	b.n	80013ac <ReceivePacket+0xf8>
      default:
        status = HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	76fb      	strb	r3, [r7, #27]
        break;
 80013a8:	e000      	b.n	80013ac <ReceivePacket+0xf8>
        break;
 80013aa:	bf00      	nop
    }
    *p_data = char1;
 80013ac:	7cfa      	ldrb	r2, [r7, #19]
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	701a      	strb	r2, [r3, #0]

    if (packet_size >= PACKET_SIZE )
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80013b6:	d93f      	bls.n	8001438 <ReceivePacket+0x184>
    {
      status = HAL_UART_Receive(&hlpuart1, &p_data[PACKET_NUMBER_INDEX], packet_size + PACKET_OVERHEAD_SIZE, timeout);
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	1c99      	adds	r1, r3, #2
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	b29b      	uxth	r3, r3
 80013c0:	3304      	adds	r3, #4
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4820      	ldr	r0, [pc, #128]	@ (8001448 <ReceivePacket+0x194>)
 80013c8:	f003 fc81 	bl	8004cce <HAL_UART_Receive>
 80013cc:	4603      	mov	r3, r0
 80013ce:	76fb      	strb	r3, [r7, #27]

      /* Simple packet sanity check */
      if (status == HAL_OK )
 80013d0:	7efb      	ldrb	r3, [r7, #27]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d12e      	bne.n	8001434 <ReceivePacket+0x180>
      {
        if (p_data[PACKET_NUMBER_INDEX] != ((p_data[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE))
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	3302      	adds	r3, #2
 80013da:	781a      	ldrb	r2, [r3, #0]
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	3303      	adds	r3, #3
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	43db      	mvns	r3, r3
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d004      	beq.n	80013f4 <ReceivePacket+0x140>
        {
          packet_size = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
          status = HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	76fb      	strb	r3, [r7, #27]
 80013f2:	e021      	b.n	8001438 <ReceivePacket+0x184>
        }
        else
        {
          /* Check packet CRC */
          crc = p_data[ packet_size + PACKET_DATA_INDEX ] << 8;
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	3304      	adds	r3, #4
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	4413      	add	r3, r2
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	021b      	lsls	r3, r3, #8
 8001400:	617b      	str	r3, [r7, #20]
          crc += p_data[ packet_size + PACKET_DATA_INDEX + 1 ];
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	3305      	adds	r3, #5
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	4413      	add	r3, r2
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	461a      	mov	r2, r3
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	4413      	add	r3, r2
 8001412:	617b      	str	r3, [r7, #20]
          if (HAL_CRC_Calculate(&CrcHandle, (uint32_t*)&p_data[PACKET_DATA_INDEX], packet_size) != crc )
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	3304      	adds	r3, #4
 8001418:	69fa      	ldr	r2, [r7, #28]
 800141a:	4619      	mov	r1, r3
 800141c:	480b      	ldr	r0, [pc, #44]	@ (800144c <ReceivePacket+0x198>)
 800141e:	f000 fdcb 	bl	8001fb8 <HAL_CRC_Calculate>
 8001422:	4602      	mov	r2, r0
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	4293      	cmp	r3, r2
 8001428:	d006      	beq.n	8001438 <ReceivePacket+0x184>
          {
            packet_size = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
            status = HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	76fb      	strb	r3, [r7, #27]
 8001432:	e001      	b.n	8001438 <ReceivePacket+0x184>
          }
        }
      }
      else
      {
        packet_size = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	61fb      	str	r3, [r7, #28]
      }
    }
  }
  *p_length = packet_size;
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	69fa      	ldr	r2, [r7, #28]
 800143c:	601a      	str	r2, [r3, #0]
  return status;
 800143e:	7efb      	ldrb	r3, [r7, #27]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3720      	adds	r7, #32
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000048 	.word	0x20000048
 800144c:	200000d0 	.word	0x200000d0

08001450 <PrepareIntialPacket>:
  * @param  p_file_name: name of the file to be sent
  * @param  length: length of the file to be sent in bytes
  * @retval None
  */
static void PrepareIntialPacket(uint8_t *p_data, const uint8_t *p_file_name, uint32_t length)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	@ 0x28
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
  uint32_t i, j = 0;
 800145c:	2300      	movs	r3, #0
 800145e:	623b      	str	r3, [r7, #32]
  uint8_t astring[10];

  /* first 3 bytes are constant */
  p_data[PACKET_START_INDEX] = SOH;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	3301      	adds	r3, #1
 8001464:	2201      	movs	r2, #1
 8001466:	701a      	strb	r2, [r3, #0]
  p_data[PACKET_NUMBER_INDEX] = 0x00;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	3302      	adds	r3, #2
 800146c:	2200      	movs	r2, #0
 800146e:	701a      	strb	r2, [r3, #0]
  p_data[PACKET_CNUMBER_INDEX] = 0xff;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3303      	adds	r3, #3
 8001474:	22ff      	movs	r2, #255	@ 0xff
 8001476:	701a      	strb	r2, [r3, #0]

  /* Filename written */
  for (i = 0; (p_file_name[i] != '\0') && (i < FILE_NAME_LENGTH); i++)
 8001478:	2300      	movs	r3, #0
 800147a:	627b      	str	r3, [r7, #36]	@ 0x24
 800147c:	e00b      	b.n	8001496 <PrepareIntialPacket+0x46>
  {
    p_data[i + PACKET_DATA_INDEX] = p_file_name[i];
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001482:	441a      	add	r2, r3
 8001484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001486:	3304      	adds	r3, #4
 8001488:	68f9      	ldr	r1, [r7, #12]
 800148a:	440b      	add	r3, r1
 800148c:	7812      	ldrb	r2, [r2, #0]
 800148e:	701a      	strb	r2, [r3, #0]
  for (i = 0; (p_file_name[i] != '\0') && (i < FILE_NAME_LENGTH); i++)
 8001490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001492:	3301      	adds	r3, #1
 8001494:	627b      	str	r3, [r7, #36]	@ 0x24
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800149a:	4413      	add	r3, r2
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d002      	beq.n	80014a8 <PrepareIntialPacket+0x58>
 80014a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80014a6:	d9ea      	bls.n	800147e <PrepareIntialPacket+0x2e>
  }

  p_data[i + PACKET_DATA_INDEX] = 0x00;
 80014a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014aa:	3304      	adds	r3, #4
 80014ac:	68fa      	ldr	r2, [r7, #12]
 80014ae:	4413      	add	r3, r2
 80014b0:	2200      	movs	r2, #0
 80014b2:	701a      	strb	r2, [r3, #0]

  /* file size written */
  Int2Str (astring, length);
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	6879      	ldr	r1, [r7, #4]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff f80e 	bl	80004dc <Int2Str>
  i = i + PACKET_DATA_INDEX + 1;
 80014c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c2:	3305      	adds	r3, #5
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
  while (astring[j] != '\0')
 80014c6:	e00c      	b.n	80014e2 <PrepareIntialPacket+0x92>
  {
    p_data[i++] = astring[j++];
 80014c8:	6a3b      	ldr	r3, [r7, #32]
 80014ca:	1c5a      	adds	r2, r3, #1
 80014cc:	623a      	str	r2, [r7, #32]
 80014ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014d0:	1c51      	adds	r1, r2, #1
 80014d2:	6279      	str	r1, [r7, #36]	@ 0x24
 80014d4:	68f9      	ldr	r1, [r7, #12]
 80014d6:	440a      	add	r2, r1
 80014d8:	3328      	adds	r3, #40	@ 0x28
 80014da:	443b      	add	r3, r7
 80014dc:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80014e0:	7013      	strb	r3, [r2, #0]
  while (astring[j] != '\0')
 80014e2:	f107 0214 	add.w	r2, r7, #20
 80014e6:	6a3b      	ldr	r3, [r7, #32]
 80014e8:	4413      	add	r3, r2
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1eb      	bne.n	80014c8 <PrepareIntialPacket+0x78>
  }

  /* padding with zeros */
  for (j = i; j < PACKET_SIZE + PACKET_DATA_INDEX; j++)
 80014f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f2:	623b      	str	r3, [r7, #32]
 80014f4:	e007      	b.n	8001506 <PrepareIntialPacket+0xb6>
  {
    p_data[j] = 0;
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	6a3b      	ldr	r3, [r7, #32]
 80014fa:	4413      	add	r3, r2
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]
  for (j = i; j < PACKET_SIZE + PACKET_DATA_INDEX; j++)
 8001500:	6a3b      	ldr	r3, [r7, #32]
 8001502:	3301      	adds	r3, #1
 8001504:	623b      	str	r3, [r7, #32]
 8001506:	6a3b      	ldr	r3, [r7, #32]
 8001508:	2b83      	cmp	r3, #131	@ 0x83
 800150a:	d9f4      	bls.n	80014f6 <PrepareIntialPacket+0xa6>
  }
}
 800150c:	bf00      	nop
 800150e:	bf00      	nop
 8001510:	3728      	adds	r7, #40	@ 0x28
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <PreparePacket>:
  * @param  pkt_nr: number of the packet
  * @param  size_blk: length of the block to be sent in bytes
  * @retval None
  */
static void PreparePacket(uint8_t *p_source, uint8_t *p_packet, uint8_t pkt_nr, uint32_t size_blk)
{
 8001516:	b480      	push	{r7}
 8001518:	b089      	sub	sp, #36	@ 0x24
 800151a:	af00      	add	r7, sp, #0
 800151c:	60f8      	str	r0, [r7, #12]
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	603b      	str	r3, [r7, #0]
 8001522:	4613      	mov	r3, r2
 8001524:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_record;
  uint32_t i, size, packet_size;

  /* Make first three packet */
  packet_size = size_blk >= PACKET_1K_SIZE ? PACKET_1K_SIZE : PACKET_SIZE;
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800152c:	d302      	bcc.n	8001534 <PreparePacket+0x1e>
 800152e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001532:	e000      	b.n	8001536 <PreparePacket+0x20>
 8001534:	2380      	movs	r3, #128	@ 0x80
 8001536:	617b      	str	r3, [r7, #20]
  size = size_blk < packet_size ? size_blk : packet_size;
 8001538:	697a      	ldr	r2, [r7, #20]
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	4293      	cmp	r3, r2
 800153e:	bf28      	it	cs
 8001540:	4613      	movcs	r3, r2
 8001542:	613b      	str	r3, [r7, #16]
  if (packet_size == PACKET_1K_SIZE)
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800154a:	d104      	bne.n	8001556 <PreparePacket+0x40>
  {
    p_packet[PACKET_START_INDEX] = STX;
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	3301      	adds	r3, #1
 8001550:	2202      	movs	r2, #2
 8001552:	701a      	strb	r2, [r3, #0]
 8001554:	e003      	b.n	800155e <PreparePacket+0x48>
  }
  else
  {
    p_packet[PACKET_START_INDEX] = SOH;
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	3301      	adds	r3, #1
 800155a:	2201      	movs	r2, #1
 800155c:	701a      	strb	r2, [r3, #0]
  }
  p_packet[PACKET_NUMBER_INDEX] = pkt_nr;
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	3302      	adds	r3, #2
 8001562:	79fa      	ldrb	r2, [r7, #7]
 8001564:	701a      	strb	r2, [r3, #0]
  p_packet[PACKET_CNUMBER_INDEX] = (~pkt_nr);
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	3303      	adds	r3, #3
 800156a:	79fa      	ldrb	r2, [r7, #7]
 800156c:	43d2      	mvns	r2, r2
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	701a      	strb	r2, [r3, #0]
  p_record = p_source;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	61fb      	str	r3, [r7, #28]

  /* Filename packet has valid data */
  for (i = PACKET_DATA_INDEX; i < size + PACKET_DATA_INDEX;i++)
 8001576:	2304      	movs	r3, #4
 8001578:	61bb      	str	r3, [r7, #24]
 800157a:	e00a      	b.n	8001592 <PreparePacket+0x7c>
  {
    p_packet[i] = *p_record++;
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	1c5a      	adds	r2, r3, #1
 8001580:	61fa      	str	r2, [r7, #28]
 8001582:	68b9      	ldr	r1, [r7, #8]
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	440a      	add	r2, r1
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	7013      	strb	r3, [r2, #0]
  for (i = PACKET_DATA_INDEX; i < size + PACKET_DATA_INDEX;i++)
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	3301      	adds	r3, #1
 8001590:	61bb      	str	r3, [r7, #24]
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	3304      	adds	r3, #4
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	429a      	cmp	r2, r3
 800159a:	d3ef      	bcc.n	800157c <PreparePacket+0x66>
  }
  if ( size  <= packet_size)
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d810      	bhi.n	80015c6 <PreparePacket+0xb0>
  {
    for (i = size + PACKET_DATA_INDEX; i < packet_size + PACKET_DATA_INDEX; i++)
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	3304      	adds	r3, #4
 80015a8:	61bb      	str	r3, [r7, #24]
 80015aa:	e007      	b.n	80015bc <PreparePacket+0xa6>
    {
      p_packet[i] = 0x1A; /* EOF (0x1A) or 0x00 */
 80015ac:	68ba      	ldr	r2, [r7, #8]
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	4413      	add	r3, r2
 80015b2:	221a      	movs	r2, #26
 80015b4:	701a      	strb	r2, [r3, #0]
    for (i = size + PACKET_DATA_INDEX; i < packet_size + PACKET_DATA_INDEX; i++)
 80015b6:	69bb      	ldr	r3, [r7, #24]
 80015b8:	3301      	adds	r3, #1
 80015ba:	61bb      	str	r3, [r7, #24]
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	3304      	adds	r3, #4
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d3f2      	bcc.n	80015ac <PreparePacket+0x96>
    }
  }
}
 80015c6:	bf00      	nop
 80015c8:	3724      	adds	r7, #36	@ 0x24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
	...

080015d4 <Ymodem_Receive>:
  * @brief  Receive a file using the ymodem protocol with CRC16.
  * @param  p_size The size of the file.
  * @retval COM_StatusTypeDef result of reception/programming
  */
COM_StatusTypeDef Ymodem_Receive ( uint32_t *p_size )
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b092      	sub	sp, #72	@ 0x48
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  uint32_t i, packet_length, session_done = 0, file_done, errors = 0, session_begin = 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	643b      	str	r3, [r7, #64]	@ 0x40
 80015e0:	2300      	movs	r3, #0
 80015e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80015e4:	2300      	movs	r3, #0
 80015e6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t flashdestination, ramsource, filesize;
  uint8_t *file_ptr;
  uint8_t file_size[FILE_SIZE_LENGTH], tmp, packets_received;
  COM_StatusTypeDef result = COM_OK;
 80015e8:	2300      	movs	r3, #0
 80015ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

  /* Initialize flashdestination variable */
  flashdestination = APPLICATION_ADDRESS;
 80015ee:	4b85      	ldr	r3, [pc, #532]	@ (8001804 <Ymodem_Receive+0x230>)
 80015f0:	633b      	str	r3, [r7, #48]	@ 0x30

  while ((session_done == 0) && (result == COM_OK))
 80015f2:	e0f9      	b.n	80017e8 <Ymodem_Receive+0x214>
  {
    packets_received = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    file_done = 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while ((file_done == 0) && (result == COM_OK))
 80015fe:	e0eb      	b.n	80017d8 <Ymodem_Receive+0x204>
    {
      switch (ReceivePacket(aPacketData, &packet_length, DOWNLOAD_TIMEOUT))
 8001600:	f107 0320 	add.w	r3, r7, #32
 8001604:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001608:	4619      	mov	r1, r3
 800160a:	487f      	ldr	r0, [pc, #508]	@ (8001808 <Ymodem_Receive+0x234>)
 800160c:	f7ff fe52 	bl	80012b4 <ReceivePacket>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d003      	beq.n	800161e <Ymodem_Receive+0x4a>
 8001616:	2b02      	cmp	r3, #2
 8001618:	f000 80c0 	beq.w	800179c <Ymodem_Receive+0x1c8>
 800161c:	e0c8      	b.n	80017b0 <Ymodem_Receive+0x1dc>
      {
        case HAL_OK:
          errors = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	63bb      	str	r3, [r7, #56]	@ 0x38
          switch (packet_length)
 8001622:	6a3b      	ldr	r3, [r7, #32]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d008      	beq.n	800163a <Ymodem_Receive+0x66>
 8001628:	2b02      	cmp	r3, #2
 800162a:	d10c      	bne.n	8001646 <Ymodem_Receive+0x72>
          {
            case 2:
              /* Abort by sender */
              Serial_PutByte(ACK);
 800162c:	2006      	movs	r0, #6
 800162e:	f7ff f8b1 	bl	8000794 <Serial_PutByte>
              result = COM_ABORT;
 8001632:	2302      	movs	r3, #2
 8001634:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
              break;
 8001638:	e0af      	b.n	800179a <Ymodem_Receive+0x1c6>
            case 0:
              /* End of transmission */
              Serial_PutByte(ACK);
 800163a:	2006      	movs	r0, #6
 800163c:	f7ff f8aa 	bl	8000794 <Serial_PutByte>
              file_done = 1;
 8001640:	2301      	movs	r3, #1
 8001642:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 8001644:	e0a9      	b.n	800179a <Ymodem_Receive+0x1c6>
            default:
              /* Normal packet */
              if (aPacketData[PACKET_NUMBER_INDEX] != packets_received)
 8001646:	4b70      	ldr	r3, [pc, #448]	@ (8001808 <Ymodem_Receive+0x234>)
 8001648:	789b      	ldrb	r3, [r3, #2]
 800164a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800164e:	429a      	cmp	r2, r3
 8001650:	d003      	beq.n	800165a <Ymodem_Receive+0x86>
              {
                Serial_PutByte(NAK);
 8001652:	2015      	movs	r0, #21
 8001654:	f7ff f89e 	bl	8000794 <Serial_PutByte>
                  }
                }
                packets_received ++;
                session_begin = 1;
              }
              break;
 8001658:	e09e      	b.n	8001798 <Ymodem_Receive+0x1c4>
                if (packets_received == 0)
 800165a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800165e:	2b00      	cmp	r3, #0
 8001660:	d176      	bne.n	8001750 <Ymodem_Receive+0x17c>
                  if (aPacketData[PACKET_DATA_INDEX] != 0)
 8001662:	4b69      	ldr	r3, [pc, #420]	@ (8001808 <Ymodem_Receive+0x234>)
 8001664:	791b      	ldrb	r3, [r3, #4]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d06a      	beq.n	8001740 <Ymodem_Receive+0x16c>
                    i = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	647b      	str	r3, [r7, #68]	@ 0x44
                    file_ptr = aPacketData + PACKET_DATA_INDEX;
 800166e:	4b67      	ldr	r3, [pc, #412]	@ (800180c <Ymodem_Receive+0x238>)
 8001670:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    while ( (*file_ptr != 0) && (i < FILE_NAME_LENGTH))
 8001672:	e008      	b.n	8001686 <Ymodem_Receive+0xb2>
                      aFileName[i++] = *file_ptr++;
 8001674:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001676:	1c53      	adds	r3, r2, #1
 8001678:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800167a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800167c:	1c59      	adds	r1, r3, #1
 800167e:	6479      	str	r1, [r7, #68]	@ 0x44
 8001680:	7811      	ldrb	r1, [r2, #0]
 8001682:	4a63      	ldr	r2, [pc, #396]	@ (8001810 <Ymodem_Receive+0x23c>)
 8001684:	54d1      	strb	r1, [r2, r3]
                    while ( (*file_ptr != 0) && (i < FILE_NAME_LENGTH))
 8001686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d002      	beq.n	8001694 <Ymodem_Receive+0xc0>
 800168e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001690:	2b3f      	cmp	r3, #63	@ 0x3f
 8001692:	d9ef      	bls.n	8001674 <Ymodem_Receive+0xa0>
                    aFileName[i++] = '\0';
 8001694:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	647a      	str	r2, [r7, #68]	@ 0x44
 800169a:	4a5d      	ldr	r2, [pc, #372]	@ (8001810 <Ymodem_Receive+0x23c>)
 800169c:	2100      	movs	r1, #0
 800169e:	54d1      	strb	r1, [r2, r3]
                    i = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	647b      	str	r3, [r7, #68]	@ 0x44
                    file_ptr ++;
 80016a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016a6:	3301      	adds	r3, #1
 80016a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    while ( (*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 80016aa:	e00a      	b.n	80016c2 <Ymodem_Receive+0xee>
                      file_size[i++] = *file_ptr++;
 80016ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016ae:	1c53      	adds	r3, r2, #1
 80016b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016b4:	1c59      	adds	r1, r3, #1
 80016b6:	6479      	str	r1, [r7, #68]	@ 0x44
 80016b8:	7812      	ldrb	r2, [r2, #0]
 80016ba:	3348      	adds	r3, #72	@ 0x48
 80016bc:	443b      	add	r3, r7
 80016be:	f803 2c3c 	strb.w	r2, [r3, #-60]
                    while ( (*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 80016c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b20      	cmp	r3, #32
 80016c8:	d002      	beq.n	80016d0 <Ymodem_Receive+0xfc>
 80016ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016cc:	2b0f      	cmp	r3, #15
 80016ce:	d9ed      	bls.n	80016ac <Ymodem_Receive+0xd8>
                    file_size[i++] = '\0';
 80016d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016d2:	1c5a      	adds	r2, r3, #1
 80016d4:	647a      	str	r2, [r7, #68]	@ 0x44
 80016d6:	3348      	adds	r3, #72	@ 0x48
 80016d8:	443b      	add	r3, r7
 80016da:	2200      	movs	r2, #0
 80016dc:	f803 2c3c 	strb.w	r2, [r3, #-60]
                    Str2Int(file_size, &filesize);
 80016e0:	f107 021c 	add.w	r2, r7, #28
 80016e4:	f107 030c 	add.w	r3, r7, #12
 80016e8:	4611      	mov	r1, r2
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe ff42 	bl	8000574 <Str2Int>
                    if (*p_size > (USER_FLASH_SIZE + 1))
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f243 0201 	movw	r2, #12289	@ 0x3001
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d914      	bls.n	8001726 <Ymodem_Receive+0x152>
                      tmp = CA;
 80016fc:	2318      	movs	r3, #24
 80016fe:	72fb      	strb	r3, [r7, #11]
                      HAL_UART_Transmit(&hlpuart1, &tmp, 1, NAK_TIMEOUT);
 8001700:	f107 010b 	add.w	r1, r7, #11
 8001704:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001708:	2201      	movs	r2, #1
 800170a:	4842      	ldr	r0, [pc, #264]	@ (8001814 <Ymodem_Receive+0x240>)
 800170c:	f003 fa56 	bl	8004bbc <HAL_UART_Transmit>
                      HAL_UART_Transmit(&hlpuart1, &tmp, 1, NAK_TIMEOUT);
 8001710:	f107 010b 	add.w	r1, r7, #11
 8001714:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001718:	2201      	movs	r2, #1
 800171a:	483e      	ldr	r0, [pc, #248]	@ (8001814 <Ymodem_Receive+0x240>)
 800171c:	f003 fa4e 	bl	8004bbc <HAL_UART_Transmit>
                      result = COM_LIMIT;
 8001720:	2305      	movs	r3, #5
 8001722:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
                    FLASH_If_Erase(APPLICATION_ADDRESS);
 8001726:	4837      	ldr	r0, [pc, #220]	@ (8001804 <Ymodem_Receive+0x230>)
 8001728:	f7ff f85c 	bl	80007e4 <FLASH_If_Erase>
                    *p_size = filesize;
 800172c:	69fa      	ldr	r2, [r7, #28]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	601a      	str	r2, [r3, #0]
                    Serial_PutByte(ACK);
 8001732:	2006      	movs	r0, #6
 8001734:	f7ff f82e 	bl	8000794 <Serial_PutByte>
                    Serial_PutByte(CRC16);
 8001738:	2043      	movs	r0, #67	@ 0x43
 800173a:	f7ff f82b 	bl	8000794 <Serial_PutByte>
 800173e:	e024      	b.n	800178a <Ymodem_Receive+0x1b6>
                    Serial_PutByte(ACK);
 8001740:	2006      	movs	r0, #6
 8001742:	f7ff f827 	bl	8000794 <Serial_PutByte>
                    file_done = 1;
 8001746:	2301      	movs	r3, #1
 8001748:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    session_done = 1;
 800174a:	2301      	movs	r3, #1
 800174c:	643b      	str	r3, [r7, #64]	@ 0x40
                    break;
 800174e:	e024      	b.n	800179a <Ymodem_Receive+0x1c6>
                  ramsource = (uint32_t) & aPacketData[PACKET_DATA_INDEX];
 8001750:	4b2e      	ldr	r3, [pc, #184]	@ (800180c <Ymodem_Receive+0x238>)
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
                  if (FLASH_If_Write(flashdestination, (uint32_t*) ramsource, packet_length/4) == FLASHIF_OK)                   
 8001754:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001756:	6a3b      	ldr	r3, [r7, #32]
 8001758:	089b      	lsrs	r3, r3, #2
 800175a:	461a      	mov	r2, r3
 800175c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800175e:	f7ff f8ad 	bl	80008bc <FLASH_If_Write>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d107      	bne.n	8001778 <Ymodem_Receive+0x1a4>
                    flashdestination += packet_length;
 8001768:	6a3b      	ldr	r3, [r7, #32]
 800176a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800176c:	4413      	add	r3, r2
 800176e:	633b      	str	r3, [r7, #48]	@ 0x30
                    Serial_PutByte(ACK);
 8001770:	2006      	movs	r0, #6
 8001772:	f7ff f80f 	bl	8000794 <Serial_PutByte>
 8001776:	e008      	b.n	800178a <Ymodem_Receive+0x1b6>
                    Serial_PutByte(CA);
 8001778:	2018      	movs	r0, #24
 800177a:	f7ff f80b 	bl	8000794 <Serial_PutByte>
                    Serial_PutByte(CA);
 800177e:	2018      	movs	r0, #24
 8001780:	f7ff f808 	bl	8000794 <Serial_PutByte>
                    result = COM_DATA;
 8001784:	2304      	movs	r3, #4
 8001786:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
                packets_received ++;
 800178a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800178e:	3301      	adds	r3, #1
 8001790:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                session_begin = 1;
 8001794:	2301      	movs	r3, #1
 8001796:	637b      	str	r3, [r7, #52]	@ 0x34
              break;
 8001798:	bf00      	nop
          }
          break;
 800179a:	e01d      	b.n	80017d8 <Ymodem_Receive+0x204>
        case HAL_BUSY: /* Abort actually */
          Serial_PutByte(CA);
 800179c:	2018      	movs	r0, #24
 800179e:	f7fe fff9 	bl	8000794 <Serial_PutByte>
          Serial_PutByte(CA);
 80017a2:	2018      	movs	r0, #24
 80017a4:	f7fe fff6 	bl	8000794 <Serial_PutByte>
          result = COM_ABORT;
 80017a8:	2302      	movs	r3, #2
 80017aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
          break;
 80017ae:	e013      	b.n	80017d8 <Ymodem_Receive+0x204>
        default:
          if (session_begin > 0)
 80017b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d002      	beq.n	80017bc <Ymodem_Receive+0x1e8>
          {
            errors ++;
 80017b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017b8:	3301      	adds	r3, #1
 80017ba:	63bb      	str	r3, [r7, #56]	@ 0x38
          }
          if (errors > MAX_ERRORS)
 80017bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017be:	2b05      	cmp	r3, #5
 80017c0:	d906      	bls.n	80017d0 <Ymodem_Receive+0x1fc>
          {
            /* Abort communication */
            Serial_PutByte(CA);
 80017c2:	2018      	movs	r0, #24
 80017c4:	f7fe ffe6 	bl	8000794 <Serial_PutByte>
            Serial_PutByte(CA);
 80017c8:	2018      	movs	r0, #24
 80017ca:	f7fe ffe3 	bl	8000794 <Serial_PutByte>
          }
          else
          {
            Serial_PutByte(CRC16); /* Ask for a packet */
          }
          break;
 80017ce:	e002      	b.n	80017d6 <Ymodem_Receive+0x202>
            Serial_PutByte(CRC16); /* Ask for a packet */
 80017d0:	2043      	movs	r0, #67	@ 0x43
 80017d2:	f7fe ffdf 	bl	8000794 <Serial_PutByte>
          break;
 80017d6:	bf00      	nop
    while ((file_done == 0) && (result == COM_OK))
 80017d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d104      	bne.n	80017e8 <Ymodem_Receive+0x214>
 80017de:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	f43f af0c 	beq.w	8001600 <Ymodem_Receive+0x2c>
  while ((session_done == 0) && (result == COM_OK))
 80017e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d104      	bne.n	80017f8 <Ymodem_Receive+0x224>
 80017ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	f43f aefe 	beq.w	80015f4 <Ymodem_Receive+0x20>
      }
    }
  }
  return result;
 80017f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3748      	adds	r7, #72	@ 0x48
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	08080000 	.word	0x08080000
 8001808:	20000140 	.word	0x20000140
 800180c:	20000144 	.word	0x20000144
 8001810:	20000100 	.word	0x20000100
 8001814:	20000048 	.word	0x20000048

08001818 <Ymodem_Transmit>:
  * @param  p_file_name: Name of the file sent
  * @param  file_size: Size of the transmission
  * @retval COM_StatusTypeDef result of the communication
  */
COM_StatusTypeDef Ymodem_Transmit (uint8_t *p_buf, const uint8_t *p_file_name, uint32_t file_size)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b08e      	sub	sp, #56	@ 0x38
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
  uint32_t errors = 0, ack_recpt = 0, size = 0, pkt_size;
 8001824:	2300      	movs	r3, #0
 8001826:	637b      	str	r3, [r7, #52]	@ 0x34
 8001828:	2300      	movs	r3, #0
 800182a:	633b      	str	r3, [r7, #48]	@ 0x30
 800182c:	2300      	movs	r3, #0
 800182e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t *p_buf_int;
  COM_StatusTypeDef result = COM_OK;
 8001830:	2300      	movs	r3, #0
 8001832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t blk_number = 1;
 8001836:	2301      	movs	r3, #1
 8001838:	61fb      	str	r3, [r7, #28]
#else /* CRC16_F */   
  uint8_t temp_chksum;
#endif /* CRC16_F */  

  /* Prepare first block - header */
  PrepareIntialPacket(aPacketData, p_file_name, file_size);
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	68b9      	ldr	r1, [r7, #8]
 800183e:	4896      	ldr	r0, [pc, #600]	@ (8001a98 <Ymodem_Transmit+0x280>)
 8001840:	f7ff fe06 	bl	8001450 <PrepareIntialPacket>

  while (( !ack_recpt ) && ( result == COM_OK ))
 8001844:	e05d      	b.n	8001902 <Ymodem_Transmit+0xea>
  {
    /* Send Packet */
    HAL_UART_Transmit(&hlpuart1, &aPacketData[PACKET_START_INDEX], PACKET_SIZE + PACKET_HEADER_SIZE, NAK_TIMEOUT);
 8001846:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800184a:	2283      	movs	r2, #131	@ 0x83
 800184c:	4993      	ldr	r1, [pc, #588]	@ (8001a9c <Ymodem_Transmit+0x284>)
 800184e:	4894      	ldr	r0, [pc, #592]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 8001850:	f003 f9b4 	bl	8004bbc <HAL_UART_Transmit>

    /* Send CRC or Check Sum based on CRC16_F */
#ifdef CRC16_F    
    temp_crc = HAL_CRC_Calculate(&CrcHandle, (uint32_t*)&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
 8001854:	2280      	movs	r2, #128	@ 0x80
 8001856:	4993      	ldr	r1, [pc, #588]	@ (8001aa4 <Ymodem_Transmit+0x28c>)
 8001858:	4893      	ldr	r0, [pc, #588]	@ (8001aa8 <Ymodem_Transmit+0x290>)
 800185a:	f000 fbad 	bl	8001fb8 <HAL_CRC_Calculate>
 800185e:	6178      	str	r0, [r7, #20]
    Serial_PutByte(temp_crc >> 8);
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	0a1b      	lsrs	r3, r3, #8
 8001864:	b2db      	uxtb	r3, r3
 8001866:	4618      	mov	r0, r3
 8001868:	f7fe ff94 	bl	8000794 <Serial_PutByte>
    Serial_PutByte(temp_crc & 0xFF);
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	b2db      	uxtb	r3, r3
 8001870:	4618      	mov	r0, r3
 8001872:	f7fe ff8f 	bl	8000794 <Serial_PutByte>
    temp_chksum = CalcChecksum (&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
    Serial_PutByte(temp_chksum);
#endif /* CRC16_F */

    /* Wait for Ack and 'C' */
    if (HAL_UART_Receive(&hlpuart1, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK)
 8001876:	f107 0110 	add.w	r1, r7, #16
 800187a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800187e:	2201      	movs	r2, #1
 8001880:	4887      	ldr	r0, [pc, #540]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 8001882:	f003 fa24 	bl	8004cce <HAL_UART_Receive>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d131      	bne.n	80018f0 <Ymodem_Transmit+0xd8>
    {
      if (a_rx_ctrl[0] == ACK)
 800188c:	7c3b      	ldrb	r3, [r7, #16]
 800188e:	2b06      	cmp	r3, #6
 8001890:	d102      	bne.n	8001898 <Ymodem_Transmit+0x80>
      {
        ack_recpt = 1;
 8001892:	2301      	movs	r3, #1
 8001894:	633b      	str	r3, [r7, #48]	@ 0x30
 8001896:	e02e      	b.n	80018f6 <Ymodem_Transmit+0xde>
      }
      else if (a_rx_ctrl[0] == CA)
 8001898:	7c3b      	ldrb	r3, [r7, #16]
 800189a:	2b18      	cmp	r3, #24
 800189c:	d12b      	bne.n	80018f6 <Ymodem_Transmit+0xde>
      {
        if ((HAL_UART_Receive(&hlpuart1, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK) && (a_rx_ctrl[0] == CA))
 800189e:	f107 0110 	add.w	r1, r7, #16
 80018a2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80018a6:	2201      	movs	r2, #1
 80018a8:	487d      	ldr	r0, [pc, #500]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 80018aa:	f003 fa10 	bl	8004cce <HAL_UART_Receive>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d120      	bne.n	80018f6 <Ymodem_Transmit+0xde>
 80018b4:	7c3b      	ldrb	r3, [r7, #16]
 80018b6:	2b18      	cmp	r3, #24
 80018b8:	d11d      	bne.n	80018f6 <Ymodem_Transmit+0xde>
        {
          HAL_Delay( 2 );
 80018ba:	2002      	movs	r0, #2
 80018bc:	f000 fa0e 	bl	8001cdc <HAL_Delay>
          __HAL_UART_FLUSH_DRREGISTER(&hlpuart1);
 80018c0:	4b77      	ldr	r3, [pc, #476]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	8b1b      	ldrh	r3, [r3, #24]
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	4b75      	ldr	r3, [pc, #468]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f042 0208 	orr.w	r2, r2, #8
 80018d0:	b292      	uxth	r2, r2
 80018d2:	831a      	strh	r2, [r3, #24]
 80018d4:	4b72      	ldr	r3, [pc, #456]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	8b1b      	ldrh	r3, [r3, #24]
 80018da:	b29a      	uxth	r2, r3
 80018dc:	4b70      	ldr	r3, [pc, #448]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f042 0210 	orr.w	r2, r2, #16
 80018e4:	b292      	uxth	r2, r2
 80018e6:	831a      	strh	r2, [r3, #24]
          result = COM_ABORT;
 80018e8:	2302      	movs	r3, #2
 80018ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80018ee:	e002      	b.n	80018f6 <Ymodem_Transmit+0xde>
        }
      }
    }
    else
    {
      errors++;
 80018f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018f2:	3301      	adds	r3, #1
 80018f4:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    if (errors >= MAX_ERRORS)
 80018f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018f8:	2b04      	cmp	r3, #4
 80018fa:	d902      	bls.n	8001902 <Ymodem_Transmit+0xea>
    {
      result = COM_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  while (( !ack_recpt ) && ( result == COM_OK ))
 8001902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001904:	2b00      	cmp	r3, #0
 8001906:	d103      	bne.n	8001910 <Ymodem_Transmit+0xf8>
 8001908:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800190c:	2b00      	cmp	r3, #0
 800190e:	d09a      	beq.n	8001846 <Ymodem_Transmit+0x2e>
    }
  }

  p_buf_int = p_buf;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	627b      	str	r3, [r7, #36]	@ 0x24
  size = file_size;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Here 1024 bytes length is used to send the packets */
  while ((size) && (result == COM_OK ))
 8001918:	e070      	b.n	80019fc <Ymodem_Transmit+0x1e4>
  {
    /* Prepare next packet */
    PreparePacket(p_buf_int, aPacketData, blk_number, size);
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	b2da      	uxtb	r2, r3
 800191e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001920:	495d      	ldr	r1, [pc, #372]	@ (8001a98 <Ymodem_Transmit+0x280>)
 8001922:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001924:	f7ff fdf7 	bl	8001516 <PreparePacket>
    ack_recpt = 0;
 8001928:	2300      	movs	r3, #0
 800192a:	633b      	str	r3, [r7, #48]	@ 0x30
    a_rx_ctrl[0] = 0;
 800192c:	2300      	movs	r3, #0
 800192e:	743b      	strb	r3, [r7, #16]
    errors = 0;
 8001930:	2300      	movs	r3, #0
 8001932:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Resend packet if NAK for few times else end of communication */
    while (( !ack_recpt ) && ( result == COM_OK ))
 8001934:	e05b      	b.n	80019ee <Ymodem_Transmit+0x1d6>
    {
      /* Send next packet */
      if (size >= PACKET_1K_SIZE)
 8001936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001938:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800193c:	d303      	bcc.n	8001946 <Ymodem_Transmit+0x12e>
      {
        pkt_size = PACKET_1K_SIZE;
 800193e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001942:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001944:	e001      	b.n	800194a <Ymodem_Transmit+0x132>
      }
      else
      {
        pkt_size = PACKET_SIZE;
 8001946:	2380      	movs	r3, #128	@ 0x80
 8001948:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      HAL_UART_Transmit(&hlpuart1, &aPacketData[PACKET_START_INDEX], pkt_size + PACKET_HEADER_SIZE, NAK_TIMEOUT);
 800194a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800194c:	b29b      	uxth	r3, r3
 800194e:	3303      	adds	r3, #3
 8001950:	b29a      	uxth	r2, r3
 8001952:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001956:	4951      	ldr	r1, [pc, #324]	@ (8001a9c <Ymodem_Transmit+0x284>)
 8001958:	4851      	ldr	r0, [pc, #324]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 800195a:	f003 f92f 	bl	8004bbc <HAL_UART_Transmit>
      
      /* Send CRC or Check Sum based on CRC16_F */
#ifdef CRC16_F    
      temp_crc = HAL_CRC_Calculate(&CrcHandle, (uint32_t*)&aPacketData[PACKET_DATA_INDEX], pkt_size);
 800195e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001960:	4950      	ldr	r1, [pc, #320]	@ (8001aa4 <Ymodem_Transmit+0x28c>)
 8001962:	4851      	ldr	r0, [pc, #324]	@ (8001aa8 <Ymodem_Transmit+0x290>)
 8001964:	f000 fb28 	bl	8001fb8 <HAL_CRC_Calculate>
 8001968:	6178      	str	r0, [r7, #20]
      Serial_PutByte(temp_crc >> 8);
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	0a1b      	lsrs	r3, r3, #8
 800196e:	b2db      	uxtb	r3, r3
 8001970:	4618      	mov	r0, r3
 8001972:	f7fe ff0f 	bl	8000794 <Serial_PutByte>
      Serial_PutByte(temp_crc & 0xFF);
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	b2db      	uxtb	r3, r3
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe ff0a 	bl	8000794 <Serial_PutByte>
      temp_chksum = CalcChecksum (&aPacketData[PACKET_DATA_INDEX], pkt_size);
      Serial_PutByte(temp_chksum);
#endif /* CRC16_F */
      
      /* Wait for Ack */
      if ((HAL_UART_Receive(&hlpuart1, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK) && (a_rx_ctrl[0] == ACK))
 8001980:	f107 0110 	add.w	r1, r7, #16
 8001984:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001988:	2201      	movs	r2, #1
 800198a:	4845      	ldr	r0, [pc, #276]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 800198c:	f003 f99f 	bl	8004cce <HAL_UART_Receive>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d122      	bne.n	80019dc <Ymodem_Transmit+0x1c4>
 8001996:	7c3b      	ldrb	r3, [r7, #16]
 8001998:	2b06      	cmp	r3, #6
 800199a:	d11f      	bne.n	80019dc <Ymodem_Transmit+0x1c4>
      {
        ack_recpt = 1;
 800199c:	2301      	movs	r3, #1
 800199e:	633b      	str	r3, [r7, #48]	@ 0x30
        if (size > pkt_size)
 80019a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d912      	bls.n	80019ce <Ymodem_Transmit+0x1b6>
        {
          p_buf_int += pkt_size;
 80019a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ac:	4413      	add	r3, r2
 80019ae:	627b      	str	r3, [r7, #36]	@ 0x24
          size -= pkt_size;
 80019b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (blk_number == (USER_FLASH_SIZE / PACKET_1K_SIZE))
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	2b0c      	cmp	r3, #12
 80019bc:	d103      	bne.n	80019c6 <Ymodem_Transmit+0x1ae>
          {
            result = COM_LIMIT; /* boundary error */
 80019be:	2305      	movs	r3, #5
 80019c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (size > pkt_size)
 80019c4:	e00d      	b.n	80019e2 <Ymodem_Transmit+0x1ca>
          }
          else
          {
            blk_number++;
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	3301      	adds	r3, #1
 80019ca:	61fb      	str	r3, [r7, #28]
        if (size > pkt_size)
 80019cc:	e009      	b.n	80019e2 <Ymodem_Transmit+0x1ca>
          }
        }
        else
        {
          p_buf_int += pkt_size;
 80019ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019d2:	4413      	add	r3, r2
 80019d4:	627b      	str	r3, [r7, #36]	@ 0x24
          size = 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (size > pkt_size)
 80019da:	e002      	b.n	80019e2 <Ymodem_Transmit+0x1ca>
        }
      }
      else
      {
        errors++;
 80019dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019de:	3301      	adds	r3, #1
 80019e0:	637b      	str	r3, [r7, #52]	@ 0x34
      }

      /* Resend packet if NAK  for a count of 10 else end of communication */
      if (errors >= MAX_ERRORS)
 80019e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019e4:	2b04      	cmp	r3, #4
 80019e6:	d902      	bls.n	80019ee <Ymodem_Transmit+0x1d6>
      {
        result = COM_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while (( !ack_recpt ) && ( result == COM_OK ))
 80019ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d103      	bne.n	80019fc <Ymodem_Transmit+0x1e4>
 80019f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d09c      	beq.n	8001936 <Ymodem_Transmit+0x11e>
  while ((size) && (result == COM_OK ))
 80019fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <Ymodem_Transmit+0x1f2>
 8001a02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d087      	beq.n	800191a <Ymodem_Transmit+0x102>
      }
    }
  }

  /* Sending End Of Transmission char */
  ack_recpt = 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	633b      	str	r3, [r7, #48]	@ 0x30
  a_rx_ctrl[0] = 0x00;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	743b      	strb	r3, [r7, #16]
  errors = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	637b      	str	r3, [r7, #52]	@ 0x34
  while (( !ack_recpt ) && ( result == COM_OK ))
 8001a16:	e052      	b.n	8001abe <Ymodem_Transmit+0x2a6>
  {
    Serial_PutByte(EOT);
 8001a18:	2004      	movs	r0, #4
 8001a1a:	f7fe febb 	bl	8000794 <Serial_PutByte>

    /* Wait for Ack */
    if (HAL_UART_Receive(&hlpuart1, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK)
 8001a1e:	f107 0110 	add.w	r1, r7, #16
 8001a22:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001a26:	2201      	movs	r2, #1
 8001a28:	481d      	ldr	r0, [pc, #116]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 8001a2a:	f003 f950 	bl	8004cce <HAL_UART_Receive>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d13b      	bne.n	8001aac <Ymodem_Transmit+0x294>
    {
      if (a_rx_ctrl[0] == ACK)
 8001a34:	7c3b      	ldrb	r3, [r7, #16]
 8001a36:	2b06      	cmp	r3, #6
 8001a38:	d102      	bne.n	8001a40 <Ymodem_Transmit+0x228>
      {
        ack_recpt = 1;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a3e:	e038      	b.n	8001ab2 <Ymodem_Transmit+0x29a>
      }
      else if (a_rx_ctrl[0] == CA)
 8001a40:	7c3b      	ldrb	r3, [r7, #16]
 8001a42:	2b18      	cmp	r3, #24
 8001a44:	d135      	bne.n	8001ab2 <Ymodem_Transmit+0x29a>
      {
        if ((HAL_UART_Receive(&hlpuart1, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK) && (a_rx_ctrl[0] == CA))
 8001a46:	f107 0110 	add.w	r1, r7, #16
 8001a4a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001a4e:	2201      	movs	r2, #1
 8001a50:	4813      	ldr	r0, [pc, #76]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 8001a52:	f003 f93c 	bl	8004cce <HAL_UART_Receive>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d12a      	bne.n	8001ab2 <Ymodem_Transmit+0x29a>
 8001a5c:	7c3b      	ldrb	r3, [r7, #16]
 8001a5e:	2b18      	cmp	r3, #24
 8001a60:	d127      	bne.n	8001ab2 <Ymodem_Transmit+0x29a>
        {
          HAL_Delay( 2 );
 8001a62:	2002      	movs	r0, #2
 8001a64:	f000 f93a 	bl	8001cdc <HAL_Delay>
          __HAL_UART_FLUSH_DRREGISTER(&hlpuart1);
 8001a68:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	8b1b      	ldrh	r3, [r3, #24]
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f042 0208 	orr.w	r2, r2, #8
 8001a78:	b292      	uxth	r2, r2
 8001a7a:	831a      	strh	r2, [r3, #24]
 8001a7c:	4b08      	ldr	r3, [pc, #32]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	8b1b      	ldrh	r3, [r3, #24]
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <Ymodem_Transmit+0x288>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f042 0210 	orr.w	r2, r2, #16
 8001a8c:	b292      	uxth	r2, r2
 8001a8e:	831a      	strh	r2, [r3, #24]
          result = COM_ABORT;
 8001a90:	2302      	movs	r3, #2
 8001a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001a96:	e00c      	b.n	8001ab2 <Ymodem_Transmit+0x29a>
 8001a98:	20000140 	.word	0x20000140
 8001a9c:	20000141 	.word	0x20000141
 8001aa0:	20000048 	.word	0x20000048
 8001aa4:	20000144 	.word	0x20000144
 8001aa8:	200000d0 	.word	0x200000d0
        }
      }
    }
    else
    {
      errors++;
 8001aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aae:	3301      	adds	r3, #1
 8001ab0:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if (errors >=  MAX_ERRORS)
 8001ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ab4:	2b04      	cmp	r3, #4
 8001ab6:	d902      	bls.n	8001abe <Ymodem_Transmit+0x2a6>
    {
      result = COM_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  while (( !ack_recpt ) && ( result == COM_OK ))
 8001abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d103      	bne.n	8001acc <Ymodem_Transmit+0x2b4>
 8001ac4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0a5      	beq.n	8001a18 <Ymodem_Transmit+0x200>
    }
  }

  /* Empty packet sent - some terminal emulators need this to close session */
  if ( result == COM_OK )
 8001acc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d155      	bne.n	8001b80 <Ymodem_Transmit+0x368>
  {
    /* Preparing an empty packet */
    aPacketData[PACKET_START_INDEX] = SOH;
 8001ad4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b8c <Ymodem_Transmit+0x374>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	705a      	strb	r2, [r3, #1]
    aPacketData[PACKET_NUMBER_INDEX] = 0;
 8001ada:	4b2c      	ldr	r3, [pc, #176]	@ (8001b8c <Ymodem_Transmit+0x374>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	709a      	strb	r2, [r3, #2]
    aPacketData[PACKET_CNUMBER_INDEX] = 0xFF;
 8001ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8001b8c <Ymodem_Transmit+0x374>)
 8001ae2:	22ff      	movs	r2, #255	@ 0xff
 8001ae4:	70da      	strb	r2, [r3, #3]
    for (i = PACKET_DATA_INDEX; i < (PACKET_SIZE + PACKET_DATA_INDEX); i++)
 8001ae6:	2304      	movs	r3, #4
 8001ae8:	76fb      	strb	r3, [r7, #27]
 8001aea:	e006      	b.n	8001afa <Ymodem_Transmit+0x2e2>
    {
      aPacketData [i] = 0x00;
 8001aec:	7efb      	ldrb	r3, [r7, #27]
 8001aee:	4a27      	ldr	r2, [pc, #156]	@ (8001b8c <Ymodem_Transmit+0x374>)
 8001af0:	2100      	movs	r1, #0
 8001af2:	54d1      	strb	r1, [r2, r3]
    for (i = PACKET_DATA_INDEX; i < (PACKET_SIZE + PACKET_DATA_INDEX); i++)
 8001af4:	7efb      	ldrb	r3, [r7, #27]
 8001af6:	3301      	adds	r3, #1
 8001af8:	76fb      	strb	r3, [r7, #27]
 8001afa:	7efb      	ldrb	r3, [r7, #27]
 8001afc:	2b83      	cmp	r3, #131	@ 0x83
 8001afe:	d9f5      	bls.n	8001aec <Ymodem_Transmit+0x2d4>
    }

    /* Send Packet */
    HAL_UART_Transmit(&hlpuart1, &aPacketData[PACKET_START_INDEX], PACKET_SIZE + PACKET_HEADER_SIZE, NAK_TIMEOUT);
 8001b00:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001b04:	2283      	movs	r2, #131	@ 0x83
 8001b06:	4922      	ldr	r1, [pc, #136]	@ (8001b90 <Ymodem_Transmit+0x378>)
 8001b08:	4822      	ldr	r0, [pc, #136]	@ (8001b94 <Ymodem_Transmit+0x37c>)
 8001b0a:	f003 f857 	bl	8004bbc <HAL_UART_Transmit>

    /* Send CRC or Check Sum based on CRC16_F */
#ifdef CRC16_F    
    temp_crc = HAL_CRC_Calculate(&CrcHandle, (uint32_t*)&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
 8001b0e:	2280      	movs	r2, #128	@ 0x80
 8001b10:	4921      	ldr	r1, [pc, #132]	@ (8001b98 <Ymodem_Transmit+0x380>)
 8001b12:	4822      	ldr	r0, [pc, #136]	@ (8001b9c <Ymodem_Transmit+0x384>)
 8001b14:	f000 fa50 	bl	8001fb8 <HAL_CRC_Calculate>
 8001b18:	6178      	str	r0, [r7, #20]
    Serial_PutByte(temp_crc >> 8);
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	0a1b      	lsrs	r3, r3, #8
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7fe fe37 	bl	8000794 <Serial_PutByte>
    Serial_PutByte(temp_crc & 0xFF);
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7fe fe32 	bl	8000794 <Serial_PutByte>
    temp_chksum = CalcChecksum (&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
    Serial_PutByte(temp_chksum);
#endif /* CRC16_F */

    /* Wait for Ack and 'C' */
    if (HAL_UART_Receive(&hlpuart1, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK)
 8001b30:	f107 0110 	add.w	r1, r7, #16
 8001b34:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001b38:	2201      	movs	r2, #1
 8001b3a:	4816      	ldr	r0, [pc, #88]	@ (8001b94 <Ymodem_Transmit+0x37c>)
 8001b3c:	f003 f8c7 	bl	8004cce <HAL_UART_Receive>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d11c      	bne.n	8001b80 <Ymodem_Transmit+0x368>
    {
      if (a_rx_ctrl[0] == CA)
 8001b46:	7c3b      	ldrb	r3, [r7, #16]
 8001b48:	2b18      	cmp	r3, #24
 8001b4a:	d119      	bne.n	8001b80 <Ymodem_Transmit+0x368>
      {
          HAL_Delay( 2 );
 8001b4c:	2002      	movs	r0, #2
 8001b4e:	f000 f8c5 	bl	8001cdc <HAL_Delay>
          __HAL_UART_FLUSH_DRREGISTER(&hlpuart1);
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <Ymodem_Transmit+0x37c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	8b1b      	ldrh	r3, [r3, #24]
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b94 <Ymodem_Transmit+0x37c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f042 0208 	orr.w	r2, r2, #8
 8001b62:	b292      	uxth	r2, r2
 8001b64:	831a      	strh	r2, [r3, #24]
 8001b66:	4b0b      	ldr	r3, [pc, #44]	@ (8001b94 <Ymodem_Transmit+0x37c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	8b1b      	ldrh	r3, [r3, #24]
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	4b09      	ldr	r3, [pc, #36]	@ (8001b94 <Ymodem_Transmit+0x37c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f042 0210 	orr.w	r2, r2, #16
 8001b76:	b292      	uxth	r2, r2
 8001b78:	831a      	strh	r2, [r3, #24]
          result = COM_ABORT;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
  }

  return result; /* file transmitted successfully */
 8001b80:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3738      	adds	r7, #56	@ 0x38
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20000140 	.word	0x20000140
 8001b90:	20000141 	.word	0x20000141
 8001b94:	20000048 	.word	0x20000048
 8001b98:	20000144 	.word	0x20000144
 8001b9c:	200000d0 	.word	0x200000d0

08001ba0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ba0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bd8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ba4:	f7ff fb74 	bl	8001290 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ba8:	480c      	ldr	r0, [pc, #48]	@ (8001bdc <LoopForever+0x6>)
  ldr r1, =_edata
 8001baa:	490d      	ldr	r1, [pc, #52]	@ (8001be0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bac:	4a0d      	ldr	r2, [pc, #52]	@ (8001be4 <LoopForever+0xe>)
  movs r3, #0
 8001bae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bb0:	e002      	b.n	8001bb8 <LoopCopyDataInit>

08001bb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb6:	3304      	adds	r3, #4

08001bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bbc:	d3f9      	bcc.n	8001bb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001be8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bc0:	4c0a      	ldr	r4, [pc, #40]	@ (8001bec <LoopForever+0x16>)
  movs r3, #0
 8001bc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc4:	e001      	b.n	8001bca <LoopFillZerobss>

08001bc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc8:	3204      	adds	r2, #4

08001bca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bcc:	d3fb      	bcc.n	8001bc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bce:	f003 fe23 	bl	8005818 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bd2:	f7fe ffe9 	bl	8000ba8 <main>

08001bd6 <LoopForever>:

LoopForever:
    b LoopForever
 8001bd6:	e7fe      	b.n	8001bd6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001bd8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001be0:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8001be4:	08005f80 	.word	0x08005f80
  ldr r2, =_sbss
 8001be8:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8001bec:	2000054c 	.word	0x2000054c

08001bf0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bf0:	e7fe      	b.n	8001bf0 <ADC1_2_IRQHandler>

08001bf2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	b082      	sub	sp, #8
 8001bf6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bfc:	2003      	movs	r0, #3
 8001bfe:	f000 f943 	bl	8001e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c02:	2000      	movs	r0, #0
 8001c04:	f000 f80e 	bl	8001c24 <HAL_InitTick>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d002      	beq.n	8001c14 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	71fb      	strb	r3, [r7, #7]
 8001c12:	e001      	b.n	8001c18 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c14:	f7ff fa68 	bl	80010e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c18:	79fb      	ldrb	r3, [r7, #7]
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c30:	4b17      	ldr	r3, [pc, #92]	@ (8001c90 <HAL_InitTick+0x6c>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d023      	beq.n	8001c80 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c38:	4b16      	ldr	r3, [pc, #88]	@ (8001c94 <HAL_InitTick+0x70>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4b14      	ldr	r3, [pc, #80]	@ (8001c90 <HAL_InitTick+0x6c>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	4619      	mov	r1, r3
 8001c42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 f941 	bl	8001ed6 <HAL_SYSTICK_Config>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10f      	bne.n	8001c7a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b0f      	cmp	r3, #15
 8001c5e:	d809      	bhi.n	8001c74 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c60:	2200      	movs	r2, #0
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	f04f 30ff 	mov.w	r0, #4294967295
 8001c68:	f000 f919 	bl	8001e9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c98 <HAL_InitTick+0x74>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6013      	str	r3, [r2, #0]
 8001c72:	e007      	b.n	8001c84 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	73fb      	strb	r3, [r7, #15]
 8001c78:	e004      	b.n	8001c84 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	73fb      	strb	r3, [r7, #15]
 8001c7e:	e001      	b.n	8001c84 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000008 	.word	0x20000008
 8001c94:	20000000 	.word	0x20000000
 8001c98:	20000004 	.word	0x20000004

08001c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ca0:	4b06      	ldr	r3, [pc, #24]	@ (8001cbc <HAL_IncTick+0x20>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b06      	ldr	r3, [pc, #24]	@ (8001cc0 <HAL_IncTick+0x24>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4413      	add	r3, r2
 8001cac:	4a04      	ldr	r2, [pc, #16]	@ (8001cc0 <HAL_IncTick+0x24>)
 8001cae:	6013      	str	r3, [r2, #0]
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	20000008 	.word	0x20000008
 8001cc0:	20000548 	.word	0x20000548

08001cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc8:	4b03      	ldr	r3, [pc, #12]	@ (8001cd8 <HAL_GetTick+0x14>)
 8001cca:	681b      	ldr	r3, [r3, #0]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	20000548 	.word	0x20000548

08001cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ce4:	f7ff ffee 	bl	8001cc4 <HAL_GetTick>
 8001ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf4:	d005      	beq.n	8001d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d20 <HAL_Delay+0x44>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4413      	add	r3, r2
 8001d00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d02:	bf00      	nop
 8001d04:	f7ff ffde 	bl	8001cc4 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d8f7      	bhi.n	8001d04 <HAL_Delay+0x28>
  {
  }
}
 8001d14:	bf00      	nop
 8001d16:	bf00      	nop
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000008 	.word	0x20000008

08001d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d34:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <__NVIC_SetPriorityGrouping+0x44>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d3a:	68ba      	ldr	r2, [r7, #8]
 8001d3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d40:	4013      	ands	r3, r2
 8001d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d56:	4a04      	ldr	r2, [pc, #16]	@ (8001d68 <__NVIC_SetPriorityGrouping+0x44>)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	60d3      	str	r3, [r2, #12]
}
 8001d5c:	bf00      	nop
 8001d5e:	3714      	adds	r7, #20
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d70:	4b04      	ldr	r3, [pc, #16]	@ (8001d84 <__NVIC_GetPriorityGrouping+0x18>)
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	0a1b      	lsrs	r3, r3, #8
 8001d76:	f003 0307 	and.w	r3, r3, #7
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	6039      	str	r1, [r7, #0]
 8001d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	db0a      	blt.n	8001db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	490c      	ldr	r1, [pc, #48]	@ (8001dd4 <__NVIC_SetPriority+0x4c>)
 8001da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da6:	0112      	lsls	r2, r2, #4
 8001da8:	b2d2      	uxtb	r2, r2
 8001daa:	440b      	add	r3, r1
 8001dac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001db0:	e00a      	b.n	8001dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	4908      	ldr	r1, [pc, #32]	@ (8001dd8 <__NVIC_SetPriority+0x50>)
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	f003 030f 	and.w	r3, r3, #15
 8001dbe:	3b04      	subs	r3, #4
 8001dc0:	0112      	lsls	r2, r2, #4
 8001dc2:	b2d2      	uxtb	r2, r2
 8001dc4:	440b      	add	r3, r1
 8001dc6:	761a      	strb	r2, [r3, #24]
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr
 8001dd4:	e000e100 	.word	0xe000e100
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b089      	sub	sp, #36	@ 0x24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	f1c3 0307 	rsb	r3, r3, #7
 8001df6:	2b04      	cmp	r3, #4
 8001df8:	bf28      	it	cs
 8001dfa:	2304      	movcs	r3, #4
 8001dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	3304      	adds	r3, #4
 8001e02:	2b06      	cmp	r3, #6
 8001e04:	d902      	bls.n	8001e0c <NVIC_EncodePriority+0x30>
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	3b03      	subs	r3, #3
 8001e0a:	e000      	b.n	8001e0e <NVIC_EncodePriority+0x32>
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e10:	f04f 32ff 	mov.w	r2, #4294967295
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1a:	43da      	mvns	r2, r3
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	401a      	ands	r2, r3
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e24:	f04f 31ff 	mov.w	r1, #4294967295
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2e:	43d9      	mvns	r1, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e34:	4313      	orrs	r3, r2
         );
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3724      	adds	r7, #36	@ 0x24
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e54:	d301      	bcc.n	8001e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e56:	2301      	movs	r3, #1
 8001e58:	e00f      	b.n	8001e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e84 <SysTick_Config+0x40>)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e62:	210f      	movs	r1, #15
 8001e64:	f04f 30ff 	mov.w	r0, #4294967295
 8001e68:	f7ff ff8e 	bl	8001d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e6c:	4b05      	ldr	r3, [pc, #20]	@ (8001e84 <SysTick_Config+0x40>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e72:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <SysTick_Config+0x40>)
 8001e74:	2207      	movs	r2, #7
 8001e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	e000e010 	.word	0xe000e010

08001e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff ff47 	bl	8001d24 <__NVIC_SetPriorityGrouping>
}
 8001e96:	bf00      	nop
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b086      	sub	sp, #24
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
 8001eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001eb0:	f7ff ff5c 	bl	8001d6c <__NVIC_GetPriorityGrouping>
 8001eb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	68b9      	ldr	r1, [r7, #8]
 8001eba:	6978      	ldr	r0, [r7, #20]
 8001ebc:	f7ff ff8e 	bl	8001ddc <NVIC_EncodePriority>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff ff5d 	bl	8001d88 <__NVIC_SetPriority>
}
 8001ece:	bf00      	nop
 8001ed0:	3718      	adds	r7, #24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b082      	sub	sp, #8
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7ff ffb0 	bl	8001e44 <SysTick_Config>
 8001ee4:	4603      	mov	r3, r0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d101      	bne.n	8001f02 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e054      	b.n	8001fac <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	7f5b      	ldrb	r3, [r3, #29]
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d105      	bne.n	8001f18 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f7ff f90c 	bl	8001130 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	791b      	ldrb	r3, [r3, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d10c      	bne.n	8001f40 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a22      	ldr	r2, [pc, #136]	@ (8001fb4 <HAL_CRC_Init+0xc4>)
 8001f2c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f022 0218 	bic.w	r2, r2, #24
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	e00c      	b.n	8001f5a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6899      	ldr	r1, [r3, #8]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	461a      	mov	r2, r3
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 f948 	bl	80021e0 <HAL_CRCEx_Polynomial_Set>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e028      	b.n	8001fac <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	795b      	ldrb	r3, [r3, #5]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d105      	bne.n	8001f6e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f04f 32ff 	mov.w	r2, #4294967295
 8001f6a:	611a      	str	r2, [r3, #16]
 8001f6c:	e004      	b.n	8001f78 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	6912      	ldr	r2, [r2, #16]
 8001f76:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	695a      	ldr	r2, [r3, #20]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	699a      	ldr	r2, [r3, #24]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	04c11db7 	.word	0x04c11db7

08001fb8 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2202      	movs	r2, #2
 8001fcc:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f042 0201 	orr.w	r2, r2, #1
 8001fdc:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	2b03      	cmp	r3, #3
 8001fe4:	d006      	beq.n	8001ff4 <HAL_CRC_Calculate+0x3c>
 8001fe6:	2b03      	cmp	r3, #3
 8001fe8:	d829      	bhi.n	800203e <HAL_CRC_Calculate+0x86>
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d019      	beq.n	8002022 <HAL_CRC_Calculate+0x6a>
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d01e      	beq.n	8002030 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8001ff2:	e024      	b.n	800203e <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	e00a      	b.n	8002010 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	68ba      	ldr	r2, [r7, #8]
 8002000:	441a      	add	r2, r3
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6812      	ldr	r2, [r2, #0]
 8002008:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	3301      	adds	r3, #1
 800200e:	617b      	str	r3, [r7, #20]
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	429a      	cmp	r2, r3
 8002016:	d3f0      	bcc.n	8001ffa <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	613b      	str	r3, [r7, #16]
      break;
 8002020:	e00e      	b.n	8002040 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	68b9      	ldr	r1, [r7, #8]
 8002026:	68f8      	ldr	r0, [r7, #12]
 8002028:	f000 f812 	bl	8002050 <CRC_Handle_8>
 800202c:	6138      	str	r0, [r7, #16]
      break;
 800202e:	e007      	b.n	8002040 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	68b9      	ldr	r1, [r7, #8]
 8002034:	68f8      	ldr	r0, [r7, #12]
 8002036:	f000 f899 	bl	800216c <CRC_Handle_16>
 800203a:	6138      	str	r0, [r7, #16]
      break;
 800203c:	e000      	b.n	8002040 <HAL_CRC_Calculate+0x88>
      break;
 800203e:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2201      	movs	r2, #1
 8002044:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8002046:	693b      	ldr	r3, [r7, #16]
}
 8002048:	4618      	mov	r0, r3
 800204a:	3718      	adds	r7, #24
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}

08002050 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8002050:	b480      	push	{r7}
 8002052:	b089      	sub	sp, #36	@ 0x24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800205c:	2300      	movs	r3, #0
 800205e:	61fb      	str	r3, [r7, #28]
 8002060:	e023      	b.n	80020aa <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	68ba      	ldr	r2, [r7, #8]
 8002068:	4413      	add	r3, r2
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	3301      	adds	r3, #1
 8002074:	68b9      	ldr	r1, [r7, #8]
 8002076:	440b      	add	r3, r1
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800207c:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	3302      	adds	r3, #2
 8002084:	68b9      	ldr	r1, [r7, #8]
 8002086:	440b      	add	r3, r1
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800208c:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	3303      	adds	r3, #3
 8002094:	68b9      	ldr	r1, [r7, #8]
 8002096:	440b      	add	r3, r1
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80020a0:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80020a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	3301      	adds	r3, #1
 80020a8:	61fb      	str	r3, [r7, #28]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	089b      	lsrs	r3, r3, #2
 80020ae:	69fa      	ldr	r2, [r7, #28]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d3d6      	bcc.n	8002062 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f003 0303 	and.w	r3, r3, #3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d04d      	beq.n	800215a <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f003 0303 	and.w	r3, r3, #3
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d107      	bne.n	80020d8 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	68ba      	ldr	r2, [r7, #8]
 80020ce:	4413      	add	r3, r2
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	6812      	ldr	r2, [r2, #0]
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f003 0303 	and.w	r3, r3, #3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d116      	bne.n	8002110 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	4413      	add	r3, r2
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	021b      	lsls	r3, r3, #8
 80020ee:	b21a      	sxth	r2, r3
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	3301      	adds	r3, #1
 80020f6:	68b9      	ldr	r1, [r7, #8]
 80020f8:	440b      	add	r3, r1
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	b21b      	sxth	r3, r3
 80020fe:	4313      	orrs	r3, r2
 8002100:	b21b      	sxth	r3, r3
 8002102:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	8b7a      	ldrh	r2, [r7, #26]
 800210e:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f003 0303 	and.w	r3, r3, #3
 8002116:	2b03      	cmp	r3, #3
 8002118:	d11f      	bne.n	800215a <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	68ba      	ldr	r2, [r7, #8]
 8002120:	4413      	add	r3, r2
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	021b      	lsls	r3, r3, #8
 8002126:	b21a      	sxth	r2, r3
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	3301      	adds	r3, #1
 800212e:	68b9      	ldr	r1, [r7, #8]
 8002130:	440b      	add	r3, r1
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	b21b      	sxth	r3, r3
 8002136:	4313      	orrs	r3, r2
 8002138:	b21b      	sxth	r3, r3
 800213a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	8b7a      	ldrh	r2, [r7, #26]
 8002146:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	3302      	adds	r3, #2
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	4413      	add	r3, r2
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	6812      	ldr	r2, [r2, #0]
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
}
 8002160:	4618      	mov	r0, r3
 8002162:	3724      	adds	r7, #36	@ 0x24
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800216c:	b480      	push	{r7}
 800216e:	b087      	sub	sp, #28
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8002178:	2300      	movs	r3, #0
 800217a:	617b      	str	r3, [r7, #20]
 800217c:	e013      	b.n	80021a6 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	4413      	add	r3, r2
 8002186:	881b      	ldrh	r3, [r3, #0]
 8002188:	041a      	lsls	r2, r3, #16
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	3302      	adds	r3, #2
 8002190:	68b9      	ldr	r1, [r7, #8]
 8002192:	440b      	add	r3, r1
 8002194:	881b      	ldrh	r3, [r3, #0]
 8002196:	4619      	mov	r1, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	430a      	orrs	r2, r1
 800219e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	3301      	adds	r3, #1
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	085b      	lsrs	r3, r3, #1
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d3e6      	bcc.n	800217e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d009      	beq.n	80021ce <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	68ba      	ldr	r2, [r7, #8]
 80021c6:	4413      	add	r3, r2
 80021c8:	881a      	ldrh	r2, [r3, #0]
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	371c      	adds	r7, #28
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b087      	sub	sp, #28
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021ec:	2300      	movs	r3, #0
 80021ee:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80021f0:	231f      	movs	r3, #31
 80021f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d102      	bne.n	8002204 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	75fb      	strb	r3, [r7, #23]
 8002202:	e063      	b.n	80022cc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002204:	bf00      	nop
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1e5a      	subs	r2, r3, #1
 800220a:	613a      	str	r2, [r7, #16]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d009      	beq.n	8002224 <HAL_CRCEx_Polynomial_Set+0x44>
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	f003 031f 	and.w	r3, r3, #31
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	fa22 f303 	lsr.w	r3, r2, r3
 800221c:	f003 0301 	and.w	r3, r3, #1
 8002220:	2b00      	cmp	r3, #0
 8002222:	d0f0      	beq.n	8002206 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2b18      	cmp	r3, #24
 8002228:	d846      	bhi.n	80022b8 <HAL_CRCEx_Polynomial_Set+0xd8>
 800222a:	a201      	add	r2, pc, #4	@ (adr r2, 8002230 <HAL_CRCEx_Polynomial_Set+0x50>)
 800222c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002230:	080022bf 	.word	0x080022bf
 8002234:	080022b9 	.word	0x080022b9
 8002238:	080022b9 	.word	0x080022b9
 800223c:	080022b9 	.word	0x080022b9
 8002240:	080022b9 	.word	0x080022b9
 8002244:	080022b9 	.word	0x080022b9
 8002248:	080022b9 	.word	0x080022b9
 800224c:	080022b9 	.word	0x080022b9
 8002250:	080022ad 	.word	0x080022ad
 8002254:	080022b9 	.word	0x080022b9
 8002258:	080022b9 	.word	0x080022b9
 800225c:	080022b9 	.word	0x080022b9
 8002260:	080022b9 	.word	0x080022b9
 8002264:	080022b9 	.word	0x080022b9
 8002268:	080022b9 	.word	0x080022b9
 800226c:	080022b9 	.word	0x080022b9
 8002270:	080022a1 	.word	0x080022a1
 8002274:	080022b9 	.word	0x080022b9
 8002278:	080022b9 	.word	0x080022b9
 800227c:	080022b9 	.word	0x080022b9
 8002280:	080022b9 	.word	0x080022b9
 8002284:	080022b9 	.word	0x080022b9
 8002288:	080022b9 	.word	0x080022b9
 800228c:	080022b9 	.word	0x080022b9
 8002290:	08002295 	.word	0x08002295
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	2b06      	cmp	r3, #6
 8002298:	d913      	bls.n	80022c2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800229e:	e010      	b.n	80022c2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	2b07      	cmp	r3, #7
 80022a4:	d90f      	bls.n	80022c6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80022aa:	e00c      	b.n	80022c6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	2b0f      	cmp	r3, #15
 80022b0:	d90b      	bls.n	80022ca <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80022b6:	e008      	b.n	80022ca <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	75fb      	strb	r3, [r7, #23]
        break;
 80022bc:	e006      	b.n	80022cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80022be:	bf00      	nop
 80022c0:	e004      	b.n	80022cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80022c2:	bf00      	nop
 80022c4:	e002      	b.n	80022cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80022c6:	bf00      	nop
 80022c8:	e000      	b.n	80022cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80022ca:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80022cc:	7dfb      	ldrb	r3, [r7, #23]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10d      	bne.n	80022ee <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68ba      	ldr	r2, [r7, #8]
 80022d8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f023 0118 	bic.w	r1, r3, #24
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	430a      	orrs	r2, r1
 80022ec:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80022ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	371c      	adds	r7, #28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800230e:	4b2f      	ldr	r3, [pc, #188]	@ (80023cc <HAL_FLASH_Program+0xd0>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d101      	bne.n	800231a <HAL_FLASH_Program+0x1e>
 8002316:	2302      	movs	r3, #2
 8002318:	e053      	b.n	80023c2 <HAL_FLASH_Program+0xc6>
 800231a:	4b2c      	ldr	r3, [pc, #176]	@ (80023cc <HAL_FLASH_Program+0xd0>)
 800231c:	2201      	movs	r2, #1
 800231e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002320:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002324:	f000 f8b6 	bl	8002494 <FLASH_WaitForLastOperation>
 8002328:	4603      	mov	r3, r0
 800232a:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800232c:	7dfb      	ldrb	r3, [r7, #23]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d143      	bne.n	80023ba <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002332:	4b26      	ldr	r3, [pc, #152]	@ (80023cc <HAL_FLASH_Program+0xd0>)
 8002334:	2200      	movs	r2, #0
 8002336:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002338:	4b25      	ldr	r3, [pc, #148]	@ (80023d0 <HAL_FLASH_Program+0xd4>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002340:	2b00      	cmp	r3, #0
 8002342:	d009      	beq.n	8002358 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002344:	4b22      	ldr	r3, [pc, #136]	@ (80023d0 <HAL_FLASH_Program+0xd4>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a21      	ldr	r2, [pc, #132]	@ (80023d0 <HAL_FLASH_Program+0xd4>)
 800234a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800234e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002350:	4b1e      	ldr	r3, [pc, #120]	@ (80023cc <HAL_FLASH_Program+0xd0>)
 8002352:	2202      	movs	r2, #2
 8002354:	771a      	strb	r2, [r3, #28]
 8002356:	e002      	b.n	800235e <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002358:	4b1c      	ldr	r3, [pc, #112]	@ (80023cc <HAL_FLASH_Program+0xd0>)
 800235a:	2200      	movs	r2, #0
 800235c:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d107      	bne.n	8002374 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8002364:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002368:	68b8      	ldr	r0, [r7, #8]
 800236a:	f000 f8e9 	bl	8002540 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800236e:	2301      	movs	r3, #1
 8002370:	613b      	str	r3, [r7, #16]
 8002372:	e010      	b.n	8002396 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d002      	beq.n	8002380 <HAL_FLASH_Program+0x84>
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2b02      	cmp	r3, #2
 800237e:	d10a      	bne.n	8002396 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	4619      	mov	r1, r3
 8002384:	68b8      	ldr	r0, [r7, #8]
 8002386:	f000 f901 	bl	800258c <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2b02      	cmp	r3, #2
 800238e:	d102      	bne.n	8002396 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8002390:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002394:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002396:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800239a:	f000 f87b 	bl	8002494 <FLASH_WaitForLastOperation>
 800239e:	4603      	mov	r3, r0
 80023a0:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d006      	beq.n	80023b6 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80023a8:	4b09      	ldr	r3, [pc, #36]	@ (80023d0 <HAL_FLASH_Program+0xd4>)
 80023aa:	695a      	ldr	r2, [r3, #20]
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	43db      	mvns	r3, r3
 80023b0:	4907      	ldr	r1, [pc, #28]	@ (80023d0 <HAL_FLASH_Program+0xd4>)
 80023b2:	4013      	ands	r3, r2
 80023b4:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80023b6:	f000 fad5 	bl	8002964 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80023ba:	4b04      	ldr	r3, [pc, #16]	@ (80023cc <HAL_FLASH_Program+0xd0>)
 80023bc:	2200      	movs	r2, #0
 80023be:	701a      	strb	r2, [r3, #0]

  return status;
 80023c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	2000000c 	.word	0x2000000c
 80023d0:	40022000 	.word	0x40022000

080023d4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80023da:	2300      	movs	r3, #0
 80023dc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80023de:	4b0b      	ldr	r3, [pc, #44]	@ (800240c <HAL_FLASH_Unlock+0x38>)
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	da0b      	bge.n	80023fe <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80023e6:	4b09      	ldr	r3, [pc, #36]	@ (800240c <HAL_FLASH_Unlock+0x38>)
 80023e8:	4a09      	ldr	r2, [pc, #36]	@ (8002410 <HAL_FLASH_Unlock+0x3c>)
 80023ea:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80023ec:	4b07      	ldr	r3, [pc, #28]	@ (800240c <HAL_FLASH_Unlock+0x38>)
 80023ee:	4a09      	ldr	r2, [pc, #36]	@ (8002414 <HAL_FLASH_Unlock+0x40>)
 80023f0:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80023f2:	4b06      	ldr	r3, [pc, #24]	@ (800240c <HAL_FLASH_Unlock+0x38>)
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	da01      	bge.n	80023fe <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80023fe:	79fb      	ldrb	r3, [r7, #7]
}
 8002400:	4618      	mov	r0, r3
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	40022000 	.word	0x40022000
 8002410:	45670123 	.word	0x45670123
 8002414:	cdef89ab 	.word	0xcdef89ab

08002418 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800241c:	4b05      	ldr	r3, [pc, #20]	@ (8002434 <HAL_FLASH_Lock+0x1c>)
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	4a04      	ldr	r2, [pc, #16]	@ (8002434 <HAL_FLASH_Lock+0x1c>)
 8002422:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002426:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	40022000 	.word	0x40022000

08002438 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800243c:	4b09      	ldr	r3, [pc, #36]	@ (8002464 <HAL_FLASH_OB_Unlock+0x2c>)
 800243e:	695b      	ldr	r3, [r3, #20]
 8002440:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d007      	beq.n	8002458 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8002448:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <HAL_FLASH_OB_Unlock+0x2c>)
 800244a:	4a07      	ldr	r2, [pc, #28]	@ (8002468 <HAL_FLASH_OB_Unlock+0x30>)
 800244c:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 800244e:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <HAL_FLASH_OB_Unlock+0x2c>)
 8002450:	4a06      	ldr	r2, [pc, #24]	@ (800246c <HAL_FLASH_OB_Unlock+0x34>)
 8002452:	60da      	str	r2, [r3, #12]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8002454:	2300      	movs	r3, #0
 8002456:	e000      	b.n	800245a <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
}
 800245a:	4618      	mov	r0, r3
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	40022000 	.word	0x40022000
 8002468:	08192a3b 	.word	0x08192a3b
 800246c:	4c5d6e7f 	.word	0x4c5d6e7f

08002470 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* Set the bit to force the option byte reloading */
  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 8002474:	4b06      	ldr	r3, [pc, #24]	@ (8002490 <HAL_FLASH_OB_Launch+0x20>)
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	4a05      	ldr	r2, [pc, #20]	@ (8002490 <HAL_FLASH_OB_Launch+0x20>)
 800247a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800247e:	6153      	str	r3, [r2, #20]

  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
 8002480:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002484:	f000 f806 	bl	8002494 <FLASH_WaitForLastOperation>
 8002488:	4603      	mov	r3, r0
}
 800248a:	4618      	mov	r0, r3
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40022000 	.word	0x40022000

08002494 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800249c:	f7ff fc12 	bl	8001cc4 <HAL_GetTick>
 80024a0:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80024a2:	e00d      	b.n	80024c0 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024aa:	d009      	beq.n	80024c0 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 80024ac:	f7ff fc0a 	bl	8001cc4 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d801      	bhi.n	80024c0 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e036      	b.n	800252e <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80024c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002538 <FLASH_WaitForLastOperation+0xa4>)
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1eb      	bne.n	80024a4 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80024cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002538 <FLASH_WaitForLastOperation+0xa4>)
 80024ce:	691a      	ldr	r2, [r3, #16]
 80024d0:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80024d4:	4013      	ands	r3, r2
 80024d6:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d01d      	beq.n	800251a <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 80024de:	4b17      	ldr	r3, [pc, #92]	@ (800253c <FLASH_WaitForLastOperation+0xa8>)
 80024e0:	685a      	ldr	r2, [r3, #4]
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	4a15      	ldr	r2, [pc, #84]	@ (800253c <FLASH_WaitForLastOperation+0xa8>)
 80024e8:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024f0:	d307      	bcc.n	8002502 <FLASH_WaitForLastOperation+0x6e>
 80024f2:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <FLASH_WaitForLastOperation+0xa4>)
 80024f4:	699a      	ldr	r2, [r3, #24]
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80024fc:	490e      	ldr	r1, [pc, #56]	@ (8002538 <FLASH_WaitForLastOperation+0xa4>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	618b      	str	r3, [r1, #24]
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d004      	beq.n	8002516 <FLASH_WaitForLastOperation+0x82>
 800250c:	4a0a      	ldr	r2, [pc, #40]	@ (8002538 <FLASH_WaitForLastOperation+0xa4>)
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002514:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e009      	b.n	800252e <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800251a:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <FLASH_WaitForLastOperation+0xa4>)
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d002      	beq.n	800252c <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002526:	4b04      	ldr	r3, [pc, #16]	@ (8002538 <FLASH_WaitForLastOperation+0xa4>)
 8002528:	2201      	movs	r2, #1
 800252a:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	40022000 	.word	0x40022000
 800253c:	2000000c 	.word	0x2000000c

08002540 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800254c:	4b0e      	ldr	r3, [pc, #56]	@ (8002588 <FLASH_Program_DoubleWord+0x48>)
 800254e:	695b      	ldr	r3, [r3, #20]
 8002550:	4a0d      	ldr	r2, [pc, #52]	@ (8002588 <FLASH_Program_DoubleWord+0x48>)
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	683a      	ldr	r2, [r7, #0]
 800255c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800255e:	f3bf 8f6f 	isb	sy
}
 8002562:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8002564:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002568:	f04f 0200 	mov.w	r2, #0
 800256c:	f04f 0300 	mov.w	r3, #0
 8002570:	000a      	movs	r2, r1
 8002572:	2300      	movs	r3, #0
 8002574:	68f9      	ldr	r1, [r7, #12]
 8002576:	3104      	adds	r1, #4
 8002578:	4613      	mov	r3, r2
 800257a:	600b      	str	r3, [r1, #0]
}
 800257c:	bf00      	nop
 800257e:	3714      	adds	r7, #20
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	40022000 	.word	0x40022000

0800258c <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	@ 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8002596:	2340      	movs	r3, #64	@ 0x40
 8002598:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80025a2:	4b14      	ldr	r3, [pc, #80]	@ (80025f4 <FLASH_Program_Fast+0x68>)
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	4a13      	ldr	r2, [pc, #76]	@ (80025f4 <FLASH_Program_Fast+0x68>)
 80025a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025ac:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025ae:	f3ef 8310 	mrs	r3, PRIMASK
 80025b2:	60fb      	str	r3, [r7, #12]
  return(result);
 80025b4:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80025b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80025b8:	b672      	cpsid	i
}
 80025ba:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	3304      	adds	r3, #4
 80025c8:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	3304      	adds	r3, #4
 80025ce:	617b      	str	r3, [r7, #20]
    row_index--;
 80025d0:	7ffb      	ldrb	r3, [r7, #31]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 80025d6:	7ffb      	ldrb	r3, [r7, #31]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1ef      	bne.n	80025bc <FLASH_Program_Fast+0x30>
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	f383 8810 	msr	PRIMASK, r3
}
 80025e6:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80025e8:	bf00      	nop
 80025ea:	3724      	adds	r7, #36	@ 0x24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	40022000 	.word	0x40022000

080025f8 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002602:	4b49      	ldr	r3, [pc, #292]	@ (8002728 <HAL_FLASHEx_Erase+0x130>)
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d101      	bne.n	800260e <HAL_FLASHEx_Erase+0x16>
 800260a:	2302      	movs	r3, #2
 800260c:	e087      	b.n	800271e <HAL_FLASHEx_Erase+0x126>
 800260e:	4b46      	ldr	r3, [pc, #280]	@ (8002728 <HAL_FLASHEx_Erase+0x130>)
 8002610:	2201      	movs	r2, #1
 8002612:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002614:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002618:	f7ff ff3c 	bl	8002494 <FLASH_WaitForLastOperation>
 800261c:	4603      	mov	r3, r0
 800261e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002620:	7bfb      	ldrb	r3, [r7, #15]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d177      	bne.n	8002716 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002626:	4b40      	ldr	r3, [pc, #256]	@ (8002728 <HAL_FLASHEx_Erase+0x130>)
 8002628:	2200      	movs	r2, #0
 800262a:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800262c:	4b3f      	ldr	r3, [pc, #252]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002634:	2b00      	cmp	r3, #0
 8002636:	d013      	beq.n	8002660 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002638:	4b3c      	ldr	r3, [pc, #240]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002640:	2b00      	cmp	r3, #0
 8002642:	d009      	beq.n	8002658 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8002644:	4b39      	ldr	r3, [pc, #228]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a38      	ldr	r2, [pc, #224]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 800264a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800264e:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002650:	4b35      	ldr	r3, [pc, #212]	@ (8002728 <HAL_FLASHEx_Erase+0x130>)
 8002652:	2203      	movs	r2, #3
 8002654:	771a      	strb	r2, [r3, #28]
 8002656:	e016      	b.n	8002686 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002658:	4b33      	ldr	r3, [pc, #204]	@ (8002728 <HAL_FLASHEx_Erase+0x130>)
 800265a:	2201      	movs	r2, #1
 800265c:	771a      	strb	r2, [r3, #28]
 800265e:	e012      	b.n	8002686 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002660:	4b32      	ldr	r3, [pc, #200]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002668:	2b00      	cmp	r3, #0
 800266a:	d009      	beq.n	8002680 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800266c:	4b2f      	ldr	r3, [pc, #188]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a2e      	ldr	r2, [pc, #184]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 8002672:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002676:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002678:	4b2b      	ldr	r3, [pc, #172]	@ (8002728 <HAL_FLASHEx_Erase+0x130>)
 800267a:	2202      	movs	r2, #2
 800267c:	771a      	strb	r2, [r3, #28]
 800267e:	e002      	b.n	8002686 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002680:	4b29      	ldr	r3, [pc, #164]	@ (8002728 <HAL_FLASHEx_Erase+0x130>)
 8002682:	2200      	movs	r2, #0
 8002684:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d113      	bne.n	80026b6 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	4618      	mov	r0, r3
 8002694:	f000 f908 	bl	80028a8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002698:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800269c:	f7ff fefa 	bl	8002494 <FLASH_WaitForLastOperation>
 80026a0:	4603      	mov	r3, r0
 80026a2:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80026a4:	4b21      	ldr	r3, [pc, #132]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 80026a6:	695b      	ldr	r3, [r3, #20]
 80026a8:	4a20      	ldr	r2, [pc, #128]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 80026aa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80026ae:	f023 0304 	bic.w	r3, r3, #4
 80026b2:	6153      	str	r3, [r2, #20]
 80026b4:	e02d      	b.n	8002712 <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	f04f 32ff 	mov.w	r2, #4294967295
 80026bc:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	60bb      	str	r3, [r7, #8]
 80026c4:	e01d      	b.n	8002702 <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	4619      	mov	r1, r3
 80026cc:	68b8      	ldr	r0, [r7, #8]
 80026ce:	f000 f913 	bl	80028f8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80026d2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80026d6:	f7ff fedd 	bl	8002494 <FLASH_WaitForLastOperation>
 80026da:	4603      	mov	r3, r0
 80026dc:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80026de:	4b13      	ldr	r3, [pc, #76]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	4a12      	ldr	r2, [pc, #72]	@ (800272c <HAL_FLASHEx_Erase+0x134>)
 80026e4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80026e8:	f023 0302 	bic.w	r3, r3, #2
 80026ec:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 80026ee:	7bfb      	ldrb	r3, [r7, #15]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d003      	beq.n	80026fc <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	601a      	str	r2, [r3, #0]
          break;
 80026fa:	e00a      	b.n	8002712 <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	3301      	adds	r3, #1
 8002700:	60bb      	str	r3, [r7, #8]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	4413      	add	r3, r2
 800270c:	68ba      	ldr	r2, [r7, #8]
 800270e:	429a      	cmp	r2, r3
 8002710:	d3d9      	bcc.n	80026c6 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002712:	f000 f927 	bl	8002964 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002716:	4b04      	ldr	r3, [pc, #16]	@ (8002728 <HAL_FLASHEx_Erase+0x130>)
 8002718:	2200      	movs	r2, #0
 800271a:	701a      	strb	r2, [r3, #0]

  return status;
 800271c:	7bfb      	ldrb	r3, [r7, #15]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	2000000c 	.word	0x2000000c
 800272c:	40022000 	.word	0x40022000

08002730 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002738:	2300      	movs	r3, #0
 800273a:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800273c:	4b32      	ldr	r3, [pc, #200]	@ (8002808 <HAL_FLASHEx_OBProgram+0xd8>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d101      	bne.n	8002748 <HAL_FLASHEx_OBProgram+0x18>
 8002744:	2302      	movs	r3, #2
 8002746:	e05a      	b.n	80027fe <HAL_FLASHEx_OBProgram+0xce>
 8002748:	4b2f      	ldr	r3, [pc, #188]	@ (8002808 <HAL_FLASHEx_OBProgram+0xd8>)
 800274a:	2201      	movs	r2, #1
 800274c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800274e:	4b2e      	ldr	r3, [pc, #184]	@ (8002808 <HAL_FLASHEx_OBProgram+0xd8>)
 8002750:	2200      	movs	r2, #0
 8002752:	605a      	str	r2, [r3, #4]

  /* Write protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00d      	beq.n	800277c <HAL_FLASHEx_OBProgram+0x4c>
  {
    /* Configure of Write protection on the selected area */
    if(FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset) != HAL_OK)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6858      	ldr	r0, [r3, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6899      	ldr	r1, [r3, #8]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	461a      	mov	r2, r3
 800276e:	f000 f943 	bl	80029f8 <FLASH_OB_WRPConfig>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <HAL_FLASHEx_OBProgram+0x4c>
    {
      status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
    }

  }

  /* Read protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d009      	beq.n	800279c <HAL_FLASHEx_OBProgram+0x6c>
  {
    /* Configure the Read protection level */
    if(FLASH_OB_RDPConfig(pOBInit->RDPLevel) != HAL_OK)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	4618      	mov	r0, r3
 800278e:	f000 f997 	bl	8002ac0 <FLASH_OB_RDPConfig>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <HAL_FLASHEx_OBProgram+0x6c>
    {
      status = HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* User Configuration */
  if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0304 	and.w	r3, r3, #4
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00c      	beq.n	80027c2 <HAL_FLASHEx_OBProgram+0x92>
  {
    /* Configure the user option bytes */
    if(FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig) != HAL_OK)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	695a      	ldr	r2, [r3, #20]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	4619      	mov	r1, r3
 80027b2:	4610      	mov	r0, r2
 80027b4:	f000 f9b2 	bl	8002b1c <FLASH_OB_UserConfig>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <HAL_FLASHEx_OBProgram+0x92>
    {
      status = HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* PCROP Configuration */
  if((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0308 	and.w	r3, r3, #8
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d013      	beq.n	80027f6 <HAL_FLASHEx_OBProgram+0xc6>
  {
    if (pOBInit->PCROPStartAddr != pOBInit->PCROPEndAddr)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a1a      	ldr	r2, [r3, #32]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d00d      	beq.n	80027f6 <HAL_FLASHEx_OBProgram+0xc6>
    {
      /* Configure the Proprietary code readout protection */
      if(FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr) != HAL_OK)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	69d8      	ldr	r0, [r3, #28]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a19      	ldr	r1, [r3, #32]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e6:	461a      	mov	r2, r3
 80027e8:	f000 faae 	bl	8002d48 <FLASH_OB_PCROPConfig>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <HAL_FLASHEx_OBProgram+0xc6>
      {
        status = HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80027f6:	4b04      	ldr	r3, [pc, #16]	@ (8002808 <HAL_FLASHEx_OBProgram+0xd8>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	701a      	strb	r2, [r3, #0]

  return status;
 80027fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	2000000c 	.word	0x2000000c

0800280c <HAL_FLASHEx_OBGetConfig>:
  *         which area is requested for the WRP and PCROP, else no information will be returned
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2206      	movs	r2, #6
 8002818:	601a      	str	r2, [r3, #0]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00b      	beq.n	800283a <HAL_FLASHEx_OBGetConfig+0x2e>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d007      	beq.n	800283a <HAL_FLASHEx_OBGetConfig+0x2e>
     (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 800282e:	2b02      	cmp	r3, #2
 8002830:	d003      	beq.n	800283a <HAL_FLASHEx_OBGetConfig+0x2e>
     (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b04      	cmp	r3, #4
 8002838:	d10f      	bne.n	800285a <HAL_FLASHEx_OBGetConfig+0x4e>
#else
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB))
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_WRP;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f043 0201 	orr.w	r2, r3, #1
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	601a      	str	r2, [r3, #0]
    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6858      	ldr	r0, [r3, #4]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f103 0108 	add.w	r1, r3, #8
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	330c      	adds	r3, #12
 8002854:	461a      	mov	r2, r3
 8002856:	f000 fb23 	bl	8002ea0 <FLASH_OB_GetWRP>
  }

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800285a:	f000 fb6b 	bl	8002f34 <FLASH_OB_GetRDP>
 800285e:	4602      	mov	r2, r0
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	611a      	str	r2, [r3, #16]

  /* Get the user option bytes */
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8002864:	f000 fb80 	bl	8002f68 <FLASH_OB_GetUser>
 8002868:	4602      	mov	r2, r0
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	619a      	str	r2, [r3, #24]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  if((pOBInit->PCROPConfig == FLASH_BANK_1) || (pOBInit->PCROPConfig == FLASH_BANK_2))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d003      	beq.n	800287e <HAL_FLASHEx_OBGetConfig+0x72>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	2b02      	cmp	r3, #2
 800287c:	d110      	bne.n	80028a0 <HAL_FLASHEx_OBGetConfig+0x94>
#else
  if(pOBInit->PCROPConfig == FLASH_BANK_1)
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_PCROP;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f043 0208 	orr.w	r2, r3, #8
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	601a      	str	r2, [r3, #0]
    /* Get the Proprietary code readout protection */
    FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROPStartAddr), &(pOBInit->PCROPEndAddr));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f103 001c 	add.w	r0, r3, #28
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f103 0120 	add.w	r1, r3, #32
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	3324      	adds	r3, #36	@ 0x24
 800289a:	461a      	mov	r2, r3
 800289c:	f000 fb78 	bl	8002f90 <FLASH_OB_GetPCROP>
  }
}
 80028a0:	bf00      	nop
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d005      	beq.n	80028c6 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80028ba:	4b0e      	ldr	r3, [pc, #56]	@ (80028f4 <FLASH_MassErase+0x4c>)
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	4a0d      	ldr	r2, [pc, #52]	@ (80028f4 <FLASH_MassErase+0x4c>)
 80028c0:	f043 0304 	orr.w	r3, r3, #4
 80028c4:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d005      	beq.n	80028dc <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80028d0:	4b08      	ldr	r3, [pc, #32]	@ (80028f4 <FLASH_MassErase+0x4c>)
 80028d2:	695b      	ldr	r3, [r3, #20]
 80028d4:	4a07      	ldr	r2, [pc, #28]	@ (80028f4 <FLASH_MassErase+0x4c>)
 80028d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028da:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80028dc:	4b05      	ldr	r3, [pc, #20]	@ (80028f4 <FLASH_MassErase+0x4c>)
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	4a04      	ldr	r2, [pc, #16]	@ (80028f4 <FLASH_MassErase+0x4c>)
 80028e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028e6:	6153      	str	r3, [r2, #20]
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	40022000 	.word	0x40022000

080028f8 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b00      	cmp	r3, #0
 800290a:	d006      	beq.n	800291a <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800290c:	4b14      	ldr	r3, [pc, #80]	@ (8002960 <FLASH_PageErase+0x68>)
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	4a13      	ldr	r2, [pc, #76]	@ (8002960 <FLASH_PageErase+0x68>)
 8002912:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002916:	6153      	str	r3, [r2, #20]
 8002918:	e005      	b.n	8002926 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800291a:	4b11      	ldr	r3, [pc, #68]	@ (8002960 <FLASH_PageErase+0x68>)
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	4a10      	ldr	r2, [pc, #64]	@ (8002960 <FLASH_PageErase+0x68>)
 8002920:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002924:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8002926:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <FLASH_PageErase+0x68>)
 8002928:	695b      	ldr	r3, [r3, #20]
 800292a:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8002936:	490a      	ldr	r1, [pc, #40]	@ (8002960 <FLASH_PageErase+0x68>)
 8002938:	4313      	orrs	r3, r2
 800293a:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800293c:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <FLASH_PageErase+0x68>)
 800293e:	695b      	ldr	r3, [r3, #20]
 8002940:	4a07      	ldr	r2, [pc, #28]	@ (8002960 <FLASH_PageErase+0x68>)
 8002942:	f043 0302 	orr.w	r3, r3, #2
 8002946:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002948:	4b05      	ldr	r3, [pc, #20]	@ (8002960 <FLASH_PageErase+0x68>)
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	4a04      	ldr	r2, [pc, #16]	@ (8002960 <FLASH_PageErase+0x68>)
 800294e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002952:	6153      	str	r3, [r2, #20]
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	40022000 	.word	0x40022000

08002964 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800296a:	4b21      	ldr	r3, [pc, #132]	@ (80029f0 <FLASH_FlushCaches+0x8c>)
 800296c:	7f1b      	ldrb	r3, [r3, #28]
 800296e:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8002970:	79fb      	ldrb	r3, [r7, #7]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d002      	beq.n	800297c <FLASH_FlushCaches+0x18>
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	2b03      	cmp	r3, #3
 800297a:	d117      	bne.n	80029ac <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800297c:	4b1d      	ldr	r3, [pc, #116]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a1c      	ldr	r2, [pc, #112]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 8002982:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002986:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002988:	4b1a      	ldr	r3, [pc, #104]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a19      	ldr	r2, [pc, #100]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 800298e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002992:	6013      	str	r3, [r2, #0]
 8002994:	4b17      	ldr	r3, [pc, #92]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a16      	ldr	r2, [pc, #88]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 800299a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800299e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029a0:	4b14      	ldr	r3, [pc, #80]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a13      	ldr	r2, [pc, #76]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 80029a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029aa:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80029ac:	79fb      	ldrb	r3, [r7, #7]
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d002      	beq.n	80029b8 <FLASH_FlushCaches+0x54>
 80029b2:	79fb      	ldrb	r3, [r7, #7]
 80029b4:	2b03      	cmp	r3, #3
 80029b6:	d111      	bne.n	80029dc <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80029b8:	4b0e      	ldr	r3, [pc, #56]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a0d      	ldr	r2, [pc, #52]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 80029be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029c2:	6013      	str	r3, [r2, #0]
 80029c4:	4b0b      	ldr	r3, [pc, #44]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a0a      	ldr	r2, [pc, #40]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 80029ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80029ce:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80029d0:	4b08      	ldr	r3, [pc, #32]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a07      	ldr	r2, [pc, #28]	@ (80029f4 <FLASH_FlushCaches+0x90>)
 80029d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029da:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80029dc:	4b04      	ldr	r3, [pc, #16]	@ (80029f0 <FLASH_FlushCaches+0x8c>)
 80029de:	2200      	movs	r2, #0
 80029e0:	771a      	strb	r2, [r3, #28]
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	2000000c 	.word	0x2000000c
 80029f4:	40022000 	.word	0x40022000

080029f8 <FLASH_OB_WRPConfig>:
  *          This parameter can be page number between WRPStartOffset and (max number of pages in the bank - 1)
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_WRPAREA(WRPArea));
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRDPEndOffset));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002a04:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002a08:	f7ff fd44 	bl	8002494 <FLASH_WaitForLastOperation>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8002a10:	7dfb      	ldrb	r3, [r7, #23]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d14c      	bne.n	8002ab0 <FLASH_OB_WRPConfig+0xb8>
  {
    /* Configure the write protected area */
    if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d10b      	bne.n	8002a34 <FLASH_OB_WRPConfig+0x3c>
    {
      MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_STRT | FLASH_WRP1AR_WRP1A_END),
 8002a1c:	4b27      	ldr	r3, [pc, #156]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a20:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	0419      	lsls	r1, r3, #16
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	430b      	orrs	r3, r1
 8002a2c:	4923      	ldr	r1, [pc, #140]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002a32:	e02b      	b.n	8002a8c <FLASH_OB_WRPConfig+0x94>
                 (WRPStartOffset | (WRDPEndOffset << 16)));
    }
    else if(WRPArea == OB_WRPAREA_BANK1_AREAB)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d10b      	bne.n	8002a52 <FLASH_OB_WRPConfig+0x5a>
    {
      MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_STRT | FLASH_WRP1BR_WRP1B_END),
 8002a3a:	4b20      	ldr	r3, [pc, #128]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3e:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	0419      	lsls	r1, r3, #16
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	491c      	ldr	r1, [pc, #112]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	630b      	str	r3, [r1, #48]	@ 0x30
 8002a50:	e01c      	b.n	8002a8c <FLASH_OB_WRPConfig+0x94>
    }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    else if(WRPArea == OB_WRPAREA_BANK2_AREAA)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d10b      	bne.n	8002a70 <FLASH_OB_WRPConfig+0x78>
    {
      MODIFY_REG(FLASH->WRP2AR, (FLASH_WRP2AR_WRP2A_STRT | FLASH_WRP2AR_WRP2A_END),
 8002a58:	4b18      	ldr	r3, [pc, #96]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002a5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a5c:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	0419      	lsls	r1, r3, #16
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	430b      	orrs	r3, r1
 8002a68:	4914      	ldr	r1, [pc, #80]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002a6e:	e00d      	b.n	8002a8c <FLASH_OB_WRPConfig+0x94>
                 (WRPStartOffset | (WRDPEndOffset << 16)));
    }
    else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	d10a      	bne.n	8002a8c <FLASH_OB_WRPConfig+0x94>
    {
      MODIFY_REG(FLASH->WRP2BR, (FLASH_WRP2BR_WRP2B_STRT | FLASH_WRP2BR_WRP2B_END),
 8002a76:	4b11      	ldr	r3, [pc, #68]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002a78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a7a:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	0419      	lsls	r1, r3, #16
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	430b      	orrs	r3, r1
 8002a86:	490d      	ldr	r1, [pc, #52]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	650b      	str	r3, [r1, #80]	@ 0x50
    {
      /* Nothing to do */
    }

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8002a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002a8e:	695b      	ldr	r3, [r3, #20]
 8002a90:	4a0a      	ldr	r2, [pc, #40]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002a92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a96:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002a98:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002a9c:	f7ff fcfa 	bl	8002494 <FLASH_WaitForLastOperation>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	75fb      	strb	r3, [r7, #23]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8002aa4:	4b05      	ldr	r3, [pc, #20]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	4a04      	ldr	r2, [pc, #16]	@ (8002abc <FLASH_OB_WRPConfig+0xc4>)
 8002aaa:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002aae:	6153      	str	r3, [r2, #20]
  }

  return status;
 8002ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3718      	adds	r7, #24
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40022000 	.word	0x40022000

08002ac0 <FLASH_OB_RDPConfig>:
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_RDPConfig(uint32_t RDPLevel)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ac8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002acc:	f7ff fce2 	bl	8002494 <FLASH_WaitForLastOperation>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002ad4:	7bfb      	ldrb	r3, [r7, #15]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d119      	bne.n	8002b0e <FLASH_OB_RDPConfig+0x4e>
  {
    /* Configure the RDP level in the option bytes register */
    MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
 8002ada:	4b0f      	ldr	r3, [pc, #60]	@ (8002b18 <FLASH_OB_RDPConfig+0x58>)
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002ae2:	490d      	ldr	r1, [pc, #52]	@ (8002b18 <FLASH_OB_RDPConfig+0x58>)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	620b      	str	r3, [r1, #32]

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8002aea:	4b0b      	ldr	r3, [pc, #44]	@ (8002b18 <FLASH_OB_RDPConfig+0x58>)
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	4a0a      	ldr	r2, [pc, #40]	@ (8002b18 <FLASH_OB_RDPConfig+0x58>)
 8002af0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002af4:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002af6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002afa:	f7ff fccb 	bl	8002494 <FLASH_WaitForLastOperation>
 8002afe:	4603      	mov	r3, r0
 8002b00:	73fb      	strb	r3, [r7, #15]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8002b02:	4b05      	ldr	r3, [pc, #20]	@ (8002b18 <FLASH_OB_RDPConfig+0x58>)
 8002b04:	695b      	ldr	r3, [r3, #20]
 8002b06:	4a04      	ldr	r2, [pc, #16]	@ (8002b18 <FLASH_OB_RDPConfig+0x58>)
 8002b08:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002b0c:	6153      	str	r3, [r2, #20]
  }

  return status;
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40022000 	.word	0x40022000

08002b1c <FLASH_OB_UserConfig>:
  *         DUALBANK(Bit21), nBOOT1(Bit23), SRAM2_PE(Bit24) and SRAM2_RST(Bit25).
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t optr_reg_val = 0;
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
  uint32_t optr_reg_mask = 0;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b2e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b32:	f7ff fcaf 	bl	8002494 <FLASH_WaitForLastOperation>
 8002b36:	4603      	mov	r3, r0
 8002b38:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f040 80fc 	bne.w	8002d3a <FLASH_OB_UserConfig+0x21e>
  {
    if((UserType & OB_USER_BOR_LEV) != 0U)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d009      	beq.n	8002b60 <FLASH_OB_UserConfig+0x44>
    {
      /* BOR level option byte should be modified */
      assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

      /* Set value and mask for BOR level option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_BOR_LEV;
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b5e:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_nRST_STOP) != 0U)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d009      	beq.n	8002b7e <FLASH_OB_UserConfig+0x62>
    {
      /* nRST_STOP option byte should be modified */
      assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

      /* Set value and mask for nRST_STOP option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b70:	697a      	ldr	r2, [r7, #20]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_STOP;
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b7c:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_nRST_STDBY) != 0U)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f003 0304 	and.w	r3, r3, #4
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d009      	beq.n	8002b9c <FLASH_OB_UserConfig+0x80>
    {
      /* nRST_STDBY option byte should be modified */
      assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

      /* Set value and mask for nRST_STDBY option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b8e:	697a      	ldr	r2, [r7, #20]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b9a:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_nRST_SHDW) != 0U)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d009      	beq.n	8002bba <FLASH_OB_UserConfig+0x9e>
    {
      /* nRST_SHDW option byte should be modified */
      assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

      /* Set value and mask for nRST_SHDW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bb8:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_IWDG_SW) != 0U)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d009      	beq.n	8002bd8 <FLASH_OB_UserConfig+0xbc>
    {
      /* IWDG_SW option byte should be modified */
      assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

      /* Set value and mask for IWDG_SW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_SW;
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bd6:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_IWDG_STOP) != 0U)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f003 0310 	and.w	r3, r3, #16
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d009      	beq.n	8002bf6 <FLASH_OB_UserConfig+0xda>
    {
      /* IWDG_STOP option byte should be modified */
      assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

      /* Set value and mask for IWDG_STOP option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bf4:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_IWDG_STDBY) != 0U)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f003 0320 	and.w	r3, r3, #32
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d009      	beq.n	8002c14 <FLASH_OB_UserConfig+0xf8>
    {
      /* IWDG_STDBY option byte should be modified */
      assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

      /* Set value and mask for IWDG_STDBY option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c12:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_WWDG_SW) != 0U)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d009      	beq.n	8002c32 <FLASH_OB_UserConfig+0x116>
    {
      /* WWDG_SW option byte should be modified */
      assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

      /* Set value and mask for WWDG_SW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_WWDG_SW;
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002c30:	613b      	str	r3, [r7, #16]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    if((UserType & OB_USER_BFB2) != 0U)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d009      	beq.n	8002c50 <FLASH_OB_UserConfig+0x134>
    {
      /* BFB2 option byte should be modified */
      assert_param(IS_OB_USER_BFB2(UserConfig & FLASH_OPTR_BFB2));

      /* Set value and mask for BFB2 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_BFB2);
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_BFB2;
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c4e:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_DUALBANK) != 0U)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d009      	beq.n	8002c6e <FLASH_OB_UserConfig+0x152>
#else
      /* DUALBANK option byte should be modified */
      assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DUALBANK));

      /* Set value and mask for DUALBANK option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_DUALBANK);
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_DUALBANK;
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002c6c:	613b      	str	r3, [r7, #16]
#endif
    }
#endif

    if((UserType & OB_USER_nBOOT1) != 0U)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d009      	beq.n	8002c8c <FLASH_OB_UserConfig+0x170>
    {
      /* nBOOT1 option byte should be modified */
      assert_param(IS_OB_USER_BOOT1(UserConfig & FLASH_OPTR_nBOOT1));

      /* Set value and mask for nBOOT1 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT1);
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c7e:	697a      	ldr	r2, [r7, #20]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nBOOT1;
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c8a:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_SRAM2_PE) != 0U)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d009      	beq.n	8002caa <FLASH_OB_UserConfig+0x18e>
    {
      /* SRAM2_PE option byte should be modified */
      assert_param(IS_OB_USER_SRAM2_PARITY(UserConfig & FLASH_OPTR_SRAM2_PE));

      /* Set value and mask for SRAM2_PE option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_PE);
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_SRAM2_PE;
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ca8:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_SRAM2_RST) != 0U)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d009      	beq.n	8002cc8 <FLASH_OB_UserConfig+0x1ac>
    {
      /* SRAM2_RST option byte should be modified */
      assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST));

      /* Set value and mask for SRAM2_RST option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cba:	697a      	ldr	r2, [r7, #20]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_SRAM2_RST;
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002cc6:	613b      	str	r3, [r7, #16]
#if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || \
    defined (STM32L442xx) || defined (STM32L443xx) || defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    if((UserType & OB_USER_nSWBOOT0) != 0U)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d009      	beq.n	8002ce6 <FLASH_OB_UserConfig+0x1ca>
    {
      /* nSWBOOT0 option byte should be modified */
      assert_param(IS_OB_USER_SWBOOT0(UserConfig & FLASH_OPTR_nSWBOOT0));

      /* Set value and mask for nSWBOOT0 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nSWBOOT0);
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nSWBOOT0;
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002ce4:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_nBOOT0) != 0U)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d009      	beq.n	8002d04 <FLASH_OB_UserConfig+0x1e8>
    {
      /* nBOOT0 option byte should be modified */
      assert_param(IS_OB_USER_BOOT0(UserConfig & FLASH_OPTR_nBOOT0));

      /* Set value and mask for nBOOT0 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT0);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002cf6:	697a      	ldr	r2, [r7, #20]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nBOOT0;
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002d02:	613b      	str	r3, [r7, #16]
    }
#endif

    /* Configure the option bytes register */
    MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 8002d04:	4b0f      	ldr	r3, [pc, #60]	@ (8002d44 <FLASH_OB_UserConfig+0x228>)
 8002d06:	6a1a      	ldr	r2, [r3, #32]
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	401a      	ands	r2, r3
 8002d0e:	490d      	ldr	r1, [pc, #52]	@ (8002d44 <FLASH_OB_UserConfig+0x228>)
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	620b      	str	r3, [r1, #32]

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8002d16:	4b0b      	ldr	r3, [pc, #44]	@ (8002d44 <FLASH_OB_UserConfig+0x228>)
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d44 <FLASH_OB_UserConfig+0x228>)
 8002d1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d20:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d22:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002d26:	f7ff fbb5 	bl	8002494 <FLASH_WaitForLastOperation>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	73fb      	strb	r3, [r7, #15]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8002d2e:	4b05      	ldr	r3, [pc, #20]	@ (8002d44 <FLASH_OB_UserConfig+0x228>)
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	4a04      	ldr	r2, [pc, #16]	@ (8002d44 <FLASH_OB_UserConfig+0x228>)
 8002d34:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002d38:	6153      	str	r3, [r2, #20]
  }

  return status;
 8002d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3718      	adds	r7, #24
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40022000 	.word	0x40022000

08002d48 <FLASH_OB_PCROPConfig>:
  *          This parameter can be an address between PCROPStartAddr and end of the bank
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_PCROPConfig(uint32_t PCROPConfig, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b088      	sub	sp, #32
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_PCROP_RDP(PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPStartAddr));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPEndAddr));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d54:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002d58:	f7ff fb9c 	bl	8002494 <FLASH_WaitForLastOperation>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	77fb      	strb	r3, [r7, #31]

  if(status == HAL_OK)
 8002d60:	7ffb      	ldrb	r3, [r7, #31]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f040 808c 	bne.w	8002e80 <FLASH_OB_PCROPConfig+0x138>
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Get the information about the bank swapping */
    if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 8002d68:	4b48      	ldr	r3, [pc, #288]	@ (8002e8c <FLASH_OB_PCROPConfig+0x144>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d115      	bne.n	8002da0 <FLASH_OB_PCROPConfig+0x58>
    {
      bank1_addr = FLASH_BASE;
 8002d74:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002d78:	61bb      	str	r3, [r7, #24]
      bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8002d7a:	4b45      	ldr	r3, [pc, #276]	@ (8002e90 <FLASH_OB_PCROPConfig+0x148>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d008      	beq.n	8002d9a <FLASH_OB_PCROPConfig+0x52>
 8002d88:	4b41      	ldr	r3, [pc, #260]	@ (8002e90 <FLASH_OB_PCROPConfig+0x148>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	029b      	lsls	r3, r3, #10
 8002d8e:	085a      	lsrs	r2, r3, #1
 8002d90:	4b40      	ldr	r3, [pc, #256]	@ (8002e94 <FLASH_OB_PCROPConfig+0x14c>)
 8002d92:	4013      	ands	r3, r2
 8002d94:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8002d98:	e000      	b.n	8002d9c <FLASH_OB_PCROPConfig+0x54>
 8002d9a:	4b3f      	ldr	r3, [pc, #252]	@ (8002e98 <FLASH_OB_PCROPConfig+0x150>)
 8002d9c:	617b      	str	r3, [r7, #20]
 8002d9e:	e014      	b.n	8002dca <FLASH_OB_PCROPConfig+0x82>
    }
    else
    {
      bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8002da0:	4b3b      	ldr	r3, [pc, #236]	@ (8002e90 <FLASH_OB_PCROPConfig+0x148>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d008      	beq.n	8002dc0 <FLASH_OB_PCROPConfig+0x78>
 8002dae:	4b38      	ldr	r3, [pc, #224]	@ (8002e90 <FLASH_OB_PCROPConfig+0x148>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	029b      	lsls	r3, r3, #10
 8002db4:	085a      	lsrs	r2, r3, #1
 8002db6:	4b37      	ldr	r3, [pc, #220]	@ (8002e94 <FLASH_OB_PCROPConfig+0x14c>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8002dbe:	e000      	b.n	8002dc2 <FLASH_OB_PCROPConfig+0x7a>
 8002dc0:	4b35      	ldr	r3, [pc, #212]	@ (8002e98 <FLASH_OB_PCROPConfig+0x150>)
 8002dc2:	61bb      	str	r3, [r7, #24]
      bank2_addr = FLASH_BASE;
 8002dc4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002dc8:	617b      	str	r3, [r7, #20]
    }
    else
#endif
    {
      /* Configure the Proprietary code readout protection */
      if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_1)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f003 0303 	and.w	r3, r3, #3
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d11a      	bne.n	8002e0a <FLASH_OB_PCROPConfig+0xc2>
      {
        reg_value = ((PCROPStartAddr - bank1_addr) >> 3);
 8002dd4:	68ba      	ldr	r2, [r7, #8]
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	08db      	lsrs	r3, r3, #3
 8002ddc:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value);
 8002dde:	4b2f      	ldr	r3, [pc, #188]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de2:	0c1b      	lsrs	r3, r3, #16
 8002de4:	041b      	lsls	r3, r3, #16
 8002de6:	492d      	ldr	r1, [pc, #180]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002de8:	693a      	ldr	r2, [r7, #16]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	624b      	str	r3, [r1, #36]	@ 0x24

        reg_value = ((PCROPEndAddr - bank1_addr) >> 3);
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	08db      	lsrs	r3, r3, #3
 8002df6:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value);
 8002df8:	4b28      	ldr	r3, [pc, #160]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dfc:	0c1b      	lsrs	r3, r3, #16
 8002dfe:	041b      	lsls	r3, r3, #16
 8002e00:	4926      	ldr	r1, [pc, #152]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e02:	693a      	ldr	r2, [r7, #16]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	628b      	str	r3, [r1, #40]	@ 0x28
 8002e08:	e01e      	b.n	8002e48 <FLASH_OB_PCROPConfig+0x100>
      }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      else if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_2)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f003 0303 	and.w	r3, r3, #3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d119      	bne.n	8002e48 <FLASH_OB_PCROPConfig+0x100>
      {
        reg_value = ((PCROPStartAddr - bank2_addr) >> 3);
 8002e14:	68ba      	ldr	r2, [r7, #8]
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	08db      	lsrs	r3, r3, #3
 8002e1c:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value);
 8002e1e:	4b1f      	ldr	r3, [pc, #124]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e22:	0c1b      	lsrs	r3, r3, #16
 8002e24:	041b      	lsls	r3, r3, #16
 8002e26:	491d      	ldr	r1, [pc, #116]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e28:	693a      	ldr	r2, [r7, #16]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	644b      	str	r3, [r1, #68]	@ 0x44

        reg_value = ((PCROPEndAddr - bank2_addr) >> 3);
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	08db      	lsrs	r3, r3, #3
 8002e36:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value);
 8002e38:	4b18      	ldr	r3, [pc, #96]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e3c:	0c1b      	lsrs	r3, r3, #16
 8002e3e:	041b      	lsls	r3, r3, #16
 8002e40:	4916      	ldr	r1, [pc, #88]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	648b      	str	r3, [r1, #72]	@ 0x48
      {
        /* Nothing to do */
      }
    }

    MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP_RDP, (PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));
 8002e48:	4b14      	ldr	r3, [pc, #80]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e4c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002e56:	4911      	ldr	r1, [pc, #68]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	628b      	str	r3, [r1, #40]	@ 0x28

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8002e5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e5e:	695b      	ldr	r3, [r3, #20]
 8002e60:	4a0e      	ldr	r2, [pc, #56]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e66:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002e68:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e6c:	f7ff fb12 	bl	8002494 <FLASH_WaitForLastOperation>
 8002e70:	4603      	mov	r3, r0
 8002e72:	77fb      	strb	r3, [r7, #31]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8002e74:	4b09      	ldr	r3, [pc, #36]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e76:	695b      	ldr	r3, [r3, #20]
 8002e78:	4a08      	ldr	r2, [pc, #32]	@ (8002e9c <FLASH_OB_PCROPConfig+0x154>)
 8002e7a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002e7e:	6153      	str	r3, [r2, #20]
  }

  return status;
 8002e80:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3720      	adds	r7, #32
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40010000 	.word	0x40010000
 8002e90:	1fff75e0 	.word	0x1fff75e0
 8002e94:	01fffe00 	.word	0x01fffe00
 8002e98:	08080000 	.word	0x08080000
 8002e9c:	40022000 	.word	0x40022000

08002ea0 <FLASH_OB_GetWRP>:
  *                        the write protected area
  *
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t * WRPStartOffset, uint32_t * WRDPEndOffset)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	607a      	str	r2, [r7, #4]
  /* Get the configuration of the write protected area */
  if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d10b      	bne.n	8002eca <FLASH_OB_GetWRP+0x2a>
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT);
 8002eb2:	4b1f      	ldr	r3, [pc, #124]	@ (8002f30 <FLASH_OB_GetWRP+0x90>)
 8002eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> 16);
 8002ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8002f30 <FLASH_OB_GetWRP+0x90>)
 8002ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec0:	0c1b      	lsrs	r3, r3, #16
 8002ec2:	b2da      	uxtb	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	601a      	str	r2, [r3, #0]
#endif
  else
  {
    /* Nothing to do */
  }
}
 8002ec8:	e02b      	b.n	8002f22 <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK1_AREAB)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d10b      	bne.n	8002ee8 <FLASH_OB_GetWRP+0x48>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT);
 8002ed0:	4b17      	ldr	r3, [pc, #92]	@ (8002f30 <FLASH_OB_GetWRP+0x90>)
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed4:	b2da      	uxtb	r2, r3
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> 16);
 8002eda:	4b15      	ldr	r3, [pc, #84]	@ (8002f30 <FLASH_OB_GetWRP+0x90>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	0c1b      	lsrs	r3, r3, #16
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	601a      	str	r2, [r3, #0]
}
 8002ee6:	e01c      	b.n	8002f22 <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK2_AREAA)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d10b      	bne.n	8002f06 <FLASH_OB_GetWRP+0x66>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_STRT);
 8002eee:	4b10      	ldr	r3, [pc, #64]	@ (8002f30 <FLASH_OB_GetWRP+0x90>)
 8002ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef2:	b2da      	uxtb	r2, r3
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_END) >> 16);
 8002ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8002f30 <FLASH_OB_GetWRP+0x90>)
 8002efa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002efc:	0c1b      	lsrs	r3, r3, #16
 8002efe:	b2da      	uxtb	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	601a      	str	r2, [r3, #0]
}
 8002f04:	e00d      	b.n	8002f22 <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2b04      	cmp	r3, #4
 8002f0a:	d10a      	bne.n	8002f22 <FLASH_OB_GetWRP+0x82>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_STRT);
 8002f0c:	4b08      	ldr	r3, [pc, #32]	@ (8002f30 <FLASH_OB_GetWRP+0x90>)
 8002f0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f10:	b2da      	uxtb	r2, r3
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_END) >> 16);
 8002f16:	4b06      	ldr	r3, [pc, #24]	@ (8002f30 <FLASH_OB_GetWRP+0x90>)
 8002f18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f1a:	0c1b      	lsrs	r3, r3, #16
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	601a      	str	r2, [r3, #0]
}
 8002f22:	bf00      	nop
 8002f24:	3714      	adds	r7, #20
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	40022000 	.word	0x40022000

08002f34 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
 8002f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f64 <FLASH_OB_GetRDP+0x30>)
 8002f3c:	6a1b      	ldr	r3, [r3, #32]
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	607b      	str	r3, [r7, #4]

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2baa      	cmp	r3, #170	@ 0xaa
 8002f46:	d004      	beq.n	8002f52 <FLASH_OB_GetRDP+0x1e>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2bcc      	cmp	r3, #204	@ 0xcc
 8002f4c:	d001      	beq.n	8002f52 <FLASH_OB_GetRDP+0x1e>
  {
    return (OB_RDP_LEVEL_1);
 8002f4e:	23bb      	movs	r3, #187	@ 0xbb
 8002f50:	e002      	b.n	8002f58 <FLASH_OB_GetRDP+0x24>
  }
  else
  {
    return (READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP));
 8002f52:	4b04      	ldr	r3, [pc, #16]	@ (8002f64 <FLASH_OB_GetRDP+0x30>)
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	b2db      	uxtb	r3, r3
  }
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	40022000 	.word	0x40022000

08002f68 <FLASH_OB_GetUser>:
  *         BOR_LEV(Bit8-10), nRST_STOP(Bit12), nRST_STDBY(Bit13), nRST_SHDW(Bit14),
  *         IWDG_SW(Bit16), IWDG_STOP(Bit17), IWDG_STDBY(Bit18), WWDG_SW(Bit19),
  *         nBOOT1(Bit23), SRAM2_PE(Bit24), SRAM2_RST(Bit25), nSWBOOT0(Bit26) and nBOOT0(Bit27).
  */
static uint32_t FLASH_OB_GetUser(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
  uint32_t user_config = READ_REG(FLASH->OPTR);
 8002f6e:	4b07      	ldr	r3, [pc, #28]	@ (8002f8c <FLASH_OB_GetUser+0x24>)
 8002f70:	6a1b      	ldr	r3, [r3, #32]
 8002f72:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f7a:	607b      	str	r3, [r7, #4]

  return user_config;
 8002f7c:	687b      	ldr	r3, [r7, #4]
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	40022000 	.word	0x40022000

08002f90 <FLASH_OB_GetPCROP>:
  *                       the Proprietary code readout protection
  *
  * @retval None
  */
static void FLASH_OB_GetPCROP(uint32_t * PCROPConfig, uint32_t * PCROPStartAddr, uint32_t * PCROPEndAddr)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b089      	sub	sp, #36	@ 0x24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	607a      	str	r2, [r7, #4]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  /* Get the information about the bank swapping */
  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 8002f9c:	4b3b      	ldr	r3, [pc, #236]	@ (800308c <FLASH_OB_GetPCROP+0xfc>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d115      	bne.n	8002fd4 <FLASH_OB_GetPCROP+0x44>
  {
    bank1_addr = FLASH_BASE;
 8002fa8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002fac:	61fb      	str	r3, [r7, #28]
    bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8002fae:	4b38      	ldr	r3, [pc, #224]	@ (8003090 <FLASH_OB_GetPCROP+0x100>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d008      	beq.n	8002fce <FLASH_OB_GetPCROP+0x3e>
 8002fbc:	4b34      	ldr	r3, [pc, #208]	@ (8003090 <FLASH_OB_GetPCROP+0x100>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	029b      	lsls	r3, r3, #10
 8002fc2:	085a      	lsrs	r2, r3, #1
 8002fc4:	4b33      	ldr	r3, [pc, #204]	@ (8003094 <FLASH_OB_GetPCROP+0x104>)
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8002fcc:	e000      	b.n	8002fd0 <FLASH_OB_GetPCROP+0x40>
 8002fce:	4b32      	ldr	r3, [pc, #200]	@ (8003098 <FLASH_OB_GetPCROP+0x108>)
 8002fd0:	61bb      	str	r3, [r7, #24]
 8002fd2:	e014      	b.n	8002ffe <FLASH_OB_GetPCROP+0x6e>
  }
  else
  {
    bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8002fd4:	4b2e      	ldr	r3, [pc, #184]	@ (8003090 <FLASH_OB_GetPCROP+0x100>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d008      	beq.n	8002ff4 <FLASH_OB_GetPCROP+0x64>
 8002fe2:	4b2b      	ldr	r3, [pc, #172]	@ (8003090 <FLASH_OB_GetPCROP+0x100>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	029b      	lsls	r3, r3, #10
 8002fe8:	085a      	lsrs	r2, r3, #1
 8002fea:	4b2a      	ldr	r3, [pc, #168]	@ (8003094 <FLASH_OB_GetPCROP+0x104>)
 8002fec:	4013      	ands	r3, r2
 8002fee:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8002ff2:	e000      	b.n	8002ff6 <FLASH_OB_GetPCROP+0x66>
 8002ff4:	4b28      	ldr	r3, [pc, #160]	@ (8003098 <FLASH_OB_GetPCROP+0x108>)
 8002ff6:	61fb      	str	r3, [r7, #28]
    bank2_addr = FLASH_BASE;
 8002ff8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002ffc:	61bb      	str	r3, [r7, #24]
    }
  }
  else
#endif
  {
    if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0303 	and.w	r3, r3, #3
 8003006:	2b01      	cmp	r3, #1
 8003008:	d115      	bne.n	8003036 <FLASH_OB_GetPCROP+0xa6>
    {
      reg_value       = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT);
 800300a:	4b24      	ldr	r3, [pc, #144]	@ (800309c <FLASH_OB_GetPCROP+0x10c>)
 800300c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300e:	b29b      	uxth	r3, r3
 8003010:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 3) + bank1_addr;
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	00da      	lsls	r2, r3, #3
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	441a      	add	r2, r3
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END);
 800301e:	4b1f      	ldr	r3, [pc, #124]	@ (800309c <FLASH_OB_GetPCROP+0x10c>)
 8003020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003022:	b29b      	uxth	r3, r3
 8003024:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 3) + bank1_addr + 0x7U;
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	00da      	lsls	r2, r3, #3
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	4413      	add	r3, r2
 800302e:	1dda      	adds	r2, r3, #7
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	e01a      	b.n	800306c <FLASH_OB_GetPCROP+0xdc>
    }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    else if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0303 	and.w	r3, r3, #3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d114      	bne.n	800306c <FLASH_OB_GetPCROP+0xdc>
    {
      reg_value       = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT);
 8003042:	4b16      	ldr	r3, [pc, #88]	@ (800309c <FLASH_OB_GetPCROP+0x10c>)
 8003044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003046:	b29b      	uxth	r3, r3
 8003048:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 3) + bank2_addr;
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	00da      	lsls	r2, r3, #3
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	441a      	add	r2, r3
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END);
 8003056:	4b11      	ldr	r3, [pc, #68]	@ (800309c <FLASH_OB_GetPCROP+0x10c>)
 8003058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800305a:	b29b      	uxth	r3, r3
 800305c:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 3) + bank2_addr + 0x7U;
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	00da      	lsls	r2, r3, #3
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	4413      	add	r3, r2
 8003066:	1dda      	adds	r2, r3, #7
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	601a      	str	r2, [r3, #0]
    {
      /* Nothing to do */
    }
  }

  *PCROPConfig |= (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP_RDP);
 800306c:	4b0b      	ldr	r3, [pc, #44]	@ (800309c <FLASH_OB_GetPCROP+0x10c>)
 800306e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003070:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	431a      	orrs	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	601a      	str	r2, [r3, #0]
}
 800307e:	bf00      	nop
 8003080:	3724      	adds	r7, #36	@ 0x24
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	40010000 	.word	0x40010000
 8003090:	1fff75e0 	.word	0x1fff75e0
 8003094:	01fffe00 	.word	0x01fffe00
 8003098:	08080000 	.word	0x08080000
 800309c:	40022000 	.word	0x40022000

080030a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b087      	sub	sp, #28
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030aa:	2300      	movs	r3, #0
 80030ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030ae:	e166      	b.n	800337e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	2101      	movs	r1, #1
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	fa01 f303 	lsl.w	r3, r1, r3
 80030bc:	4013      	ands	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	f000 8158 	beq.w	8003378 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f003 0303 	and.w	r3, r3, #3
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d005      	beq.n	80030e0 <HAL_GPIO_Init+0x40>
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f003 0303 	and.w	r3, r3, #3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d130      	bne.n	8003142 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	2203      	movs	r2, #3
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	43db      	mvns	r3, r3
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	4013      	ands	r3, r2
 80030f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	68da      	ldr	r2, [r3, #12]
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	fa02 f303 	lsl.w	r3, r2, r3
 8003104:	693a      	ldr	r2, [r7, #16]
 8003106:	4313      	orrs	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003116:	2201      	movs	r2, #1
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	43db      	mvns	r3, r3
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	4013      	ands	r3, r2
 8003124:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	091b      	lsrs	r3, r3, #4
 800312c:	f003 0201 	and.w	r2, r3, #1
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	4313      	orrs	r3, r2
 800313a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	2b03      	cmp	r3, #3
 800314c:	d017      	beq.n	800317e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	2203      	movs	r2, #3
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	43db      	mvns	r3, r3
 8003160:	693a      	ldr	r2, [r7, #16]
 8003162:	4013      	ands	r3, r2
 8003164:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	4313      	orrs	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	693a      	ldr	r2, [r7, #16]
 800317c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f003 0303 	and.w	r3, r3, #3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d123      	bne.n	80031d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	08da      	lsrs	r2, r3, #3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	3208      	adds	r2, #8
 8003192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003196:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	f003 0307 	and.w	r3, r3, #7
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	220f      	movs	r2, #15
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	43db      	mvns	r3, r3
 80031a8:	693a      	ldr	r2, [r7, #16]
 80031aa:	4013      	ands	r3, r2
 80031ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	691a      	ldr	r2, [r3, #16]
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	fa02 f303 	lsl.w	r3, r2, r3
 80031be:	693a      	ldr	r2, [r7, #16]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	08da      	lsrs	r2, r3, #3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3208      	adds	r2, #8
 80031cc:	6939      	ldr	r1, [r7, #16]
 80031ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	2203      	movs	r2, #3
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	43db      	mvns	r3, r3
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	4013      	ands	r3, r2
 80031e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f003 0203 	and.w	r2, r3, #3
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	fa02 f303 	lsl.w	r3, r2, r3
 80031fa:	693a      	ldr	r2, [r7, #16]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 80b2 	beq.w	8003378 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003214:	4b61      	ldr	r3, [pc, #388]	@ (800339c <HAL_GPIO_Init+0x2fc>)
 8003216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003218:	4a60      	ldr	r2, [pc, #384]	@ (800339c <HAL_GPIO_Init+0x2fc>)
 800321a:	f043 0301 	orr.w	r3, r3, #1
 800321e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003220:	4b5e      	ldr	r3, [pc, #376]	@ (800339c <HAL_GPIO_Init+0x2fc>)
 8003222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	60bb      	str	r3, [r7, #8]
 800322a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800322c:	4a5c      	ldr	r2, [pc, #368]	@ (80033a0 <HAL_GPIO_Init+0x300>)
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	089b      	lsrs	r3, r3, #2
 8003232:	3302      	adds	r3, #2
 8003234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003238:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f003 0303 	and.w	r3, r3, #3
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	220f      	movs	r2, #15
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	4013      	ands	r3, r2
 800324e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003256:	d02b      	beq.n	80032b0 <HAL_GPIO_Init+0x210>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a52      	ldr	r2, [pc, #328]	@ (80033a4 <HAL_GPIO_Init+0x304>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d025      	beq.n	80032ac <HAL_GPIO_Init+0x20c>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a51      	ldr	r2, [pc, #324]	@ (80033a8 <HAL_GPIO_Init+0x308>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d01f      	beq.n	80032a8 <HAL_GPIO_Init+0x208>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a50      	ldr	r2, [pc, #320]	@ (80033ac <HAL_GPIO_Init+0x30c>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d019      	beq.n	80032a4 <HAL_GPIO_Init+0x204>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a4f      	ldr	r2, [pc, #316]	@ (80033b0 <HAL_GPIO_Init+0x310>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d013      	beq.n	80032a0 <HAL_GPIO_Init+0x200>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a4e      	ldr	r2, [pc, #312]	@ (80033b4 <HAL_GPIO_Init+0x314>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d00d      	beq.n	800329c <HAL_GPIO_Init+0x1fc>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a4d      	ldr	r2, [pc, #308]	@ (80033b8 <HAL_GPIO_Init+0x318>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d007      	beq.n	8003298 <HAL_GPIO_Init+0x1f8>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a4c      	ldr	r2, [pc, #304]	@ (80033bc <HAL_GPIO_Init+0x31c>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d101      	bne.n	8003294 <HAL_GPIO_Init+0x1f4>
 8003290:	2307      	movs	r3, #7
 8003292:	e00e      	b.n	80032b2 <HAL_GPIO_Init+0x212>
 8003294:	2308      	movs	r3, #8
 8003296:	e00c      	b.n	80032b2 <HAL_GPIO_Init+0x212>
 8003298:	2306      	movs	r3, #6
 800329a:	e00a      	b.n	80032b2 <HAL_GPIO_Init+0x212>
 800329c:	2305      	movs	r3, #5
 800329e:	e008      	b.n	80032b2 <HAL_GPIO_Init+0x212>
 80032a0:	2304      	movs	r3, #4
 80032a2:	e006      	b.n	80032b2 <HAL_GPIO_Init+0x212>
 80032a4:	2303      	movs	r3, #3
 80032a6:	e004      	b.n	80032b2 <HAL_GPIO_Init+0x212>
 80032a8:	2302      	movs	r3, #2
 80032aa:	e002      	b.n	80032b2 <HAL_GPIO_Init+0x212>
 80032ac:	2301      	movs	r3, #1
 80032ae:	e000      	b.n	80032b2 <HAL_GPIO_Init+0x212>
 80032b0:	2300      	movs	r3, #0
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	f002 0203 	and.w	r2, r2, #3
 80032b8:	0092      	lsls	r2, r2, #2
 80032ba:	4093      	lsls	r3, r2
 80032bc:	693a      	ldr	r2, [r7, #16]
 80032be:	4313      	orrs	r3, r2
 80032c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032c2:	4937      	ldr	r1, [pc, #220]	@ (80033a0 <HAL_GPIO_Init+0x300>)
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	089b      	lsrs	r3, r3, #2
 80032c8:	3302      	adds	r3, #2
 80032ca:	693a      	ldr	r2, [r7, #16]
 80032cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80032d0:	4b3b      	ldr	r3, [pc, #236]	@ (80033c0 <HAL_GPIO_Init+0x320>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	43db      	mvns	r3, r3
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	4013      	ands	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d003      	beq.n	80032f4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80032f4:	4a32      	ldr	r2, [pc, #200]	@ (80033c0 <HAL_GPIO_Init+0x320>)
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80032fa:	4b31      	ldr	r3, [pc, #196]	@ (80033c0 <HAL_GPIO_Init+0x320>)
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	43db      	mvns	r3, r3
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	4013      	ands	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4313      	orrs	r3, r2
 800331c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800331e:	4a28      	ldr	r2, [pc, #160]	@ (80033c0 <HAL_GPIO_Init+0x320>)
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003324:	4b26      	ldr	r3, [pc, #152]	@ (80033c0 <HAL_GPIO_Init+0x320>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	43db      	mvns	r3, r3
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	4013      	ands	r3, r2
 8003332:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d003      	beq.n	8003348 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	4313      	orrs	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003348:	4a1d      	ldr	r2, [pc, #116]	@ (80033c0 <HAL_GPIO_Init+0x320>)
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800334e:	4b1c      	ldr	r3, [pc, #112]	@ (80033c0 <HAL_GPIO_Init+0x320>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	43db      	mvns	r3, r3
 8003358:	693a      	ldr	r2, [r7, #16]
 800335a:	4013      	ands	r3, r2
 800335c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	4313      	orrs	r3, r2
 8003370:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003372:	4a13      	ldr	r2, [pc, #76]	@ (80033c0 <HAL_GPIO_Init+0x320>)
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	3301      	adds	r3, #1
 800337c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	fa22 f303 	lsr.w	r3, r2, r3
 8003388:	2b00      	cmp	r3, #0
 800338a:	f47f ae91 	bne.w	80030b0 <HAL_GPIO_Init+0x10>
  }
}
 800338e:	bf00      	nop
 8003390:	bf00      	nop
 8003392:	371c      	adds	r7, #28
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	40021000 	.word	0x40021000
 80033a0:	40010000 	.word	0x40010000
 80033a4:	48000400 	.word	0x48000400
 80033a8:	48000800 	.word	0x48000800
 80033ac:	48000c00 	.word	0x48000c00
 80033b0:	48001000 	.word	0x48001000
 80033b4:	48001400 	.word	0x48001400
 80033b8:	48001800 	.word	0x48001800
 80033bc:	48001c00 	.word	0x48001c00
 80033c0:	40010400 	.word	0x40010400

080033c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	460b      	mov	r3, r1
 80033ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	691a      	ldr	r2, [r3, #16]
 80033d4:	887b      	ldrh	r3, [r7, #2]
 80033d6:	4013      	ands	r3, r2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d002      	beq.n	80033e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033dc:	2301      	movs	r3, #1
 80033de:	73fb      	strb	r3, [r7, #15]
 80033e0:	e001      	b.n	80033e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033e2:	2300      	movs	r3, #0
 80033e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b085      	sub	sp, #20
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	460b      	mov	r3, r1
 80033fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003406:	887a      	ldrh	r2, [r7, #2]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	4013      	ands	r3, r2
 800340c:	041a      	lsls	r2, r3, #16
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	43d9      	mvns	r1, r3
 8003412:	887b      	ldrh	r3, [r7, #2]
 8003414:	400b      	ands	r3, r1
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	619a      	str	r2, [r3, #24]
}
 800341c:	bf00      	nop
 800341e:	3714      	adds	r7, #20
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800342c:	4b04      	ldr	r3, [pc, #16]	@ (8003440 <HAL_PWREx_GetVoltageRange+0x18>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003434:	4618      	mov	r0, r3
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	40007000 	.word	0x40007000

08003444 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003444:	b480      	push	{r7}
 8003446:	b085      	sub	sp, #20
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003452:	d130      	bne.n	80034b6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003454:	4b23      	ldr	r3, [pc, #140]	@ (80034e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800345c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003460:	d038      	beq.n	80034d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003462:	4b20      	ldr	r3, [pc, #128]	@ (80034e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800346a:	4a1e      	ldr	r2, [pc, #120]	@ (80034e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800346c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003470:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003472:	4b1d      	ldr	r3, [pc, #116]	@ (80034e8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2232      	movs	r2, #50	@ 0x32
 8003478:	fb02 f303 	mul.w	r3, r2, r3
 800347c:	4a1b      	ldr	r2, [pc, #108]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800347e:	fba2 2303 	umull	r2, r3, r2, r3
 8003482:	0c9b      	lsrs	r3, r3, #18
 8003484:	3301      	adds	r3, #1
 8003486:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003488:	e002      	b.n	8003490 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	3b01      	subs	r3, #1
 800348e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003490:	4b14      	ldr	r3, [pc, #80]	@ (80034e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800349c:	d102      	bne.n	80034a4 <HAL_PWREx_ControlVoltageScaling+0x60>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1f2      	bne.n	800348a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034a4:	4b0f      	ldr	r3, [pc, #60]	@ (80034e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034b0:	d110      	bne.n	80034d4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e00f      	b.n	80034d6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80034b6:	4b0b      	ldr	r3, [pc, #44]	@ (80034e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80034be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034c2:	d007      	beq.n	80034d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80034c4:	4b07      	ldr	r3, [pc, #28]	@ (80034e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034cc:	4a05      	ldr	r2, [pc, #20]	@ (80034e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80034d2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3714      	adds	r7, #20
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	40007000 	.word	0x40007000
 80034e8:	20000000 	.word	0x20000000
 80034ec:	431bde83 	.word	0x431bde83

080034f0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80034f4:	4b05      	ldr	r3, [pc, #20]	@ (800350c <HAL_PWREx_EnableVddIO2+0x1c>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	4a04      	ldr	r2, [pc, #16]	@ (800350c <HAL_PWREx_EnableVddIO2+0x1c>)
 80034fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034fe:	6053      	str	r3, [r2, #4]
}
 8003500:	bf00      	nop
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	40007000 	.word	0x40007000

08003510 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b088      	sub	sp, #32
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d102      	bne.n	8003524 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	f000 bc08 	b.w	8003d34 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003524:	4b96      	ldr	r3, [pc, #600]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f003 030c 	and.w	r3, r3, #12
 800352c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800352e:	4b94      	ldr	r3, [pc, #592]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f003 0303 	and.w	r3, r3, #3
 8003536:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0310 	and.w	r3, r3, #16
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 80e4 	beq.w	800370e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d007      	beq.n	800355c <HAL_RCC_OscConfig+0x4c>
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	2b0c      	cmp	r3, #12
 8003550:	f040 808b 	bne.w	800366a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	2b01      	cmp	r3, #1
 8003558:	f040 8087 	bne.w	800366a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800355c:	4b88      	ldr	r3, [pc, #544]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d005      	beq.n	8003574 <HAL_RCC_OscConfig+0x64>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e3df      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a1a      	ldr	r2, [r3, #32]
 8003578:	4b81      	ldr	r3, [pc, #516]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0308 	and.w	r3, r3, #8
 8003580:	2b00      	cmp	r3, #0
 8003582:	d004      	beq.n	800358e <HAL_RCC_OscConfig+0x7e>
 8003584:	4b7e      	ldr	r3, [pc, #504]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800358c:	e005      	b.n	800359a <HAL_RCC_OscConfig+0x8a>
 800358e:	4b7c      	ldr	r3, [pc, #496]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003590:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003594:	091b      	lsrs	r3, r3, #4
 8003596:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800359a:	4293      	cmp	r3, r2
 800359c:	d223      	bcs.n	80035e6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f000 fd92 	bl	80040cc <RCC_SetFlashLatencyFromMSIRange>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e3c0      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035b2:	4b73      	ldr	r3, [pc, #460]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a72      	ldr	r2, [pc, #456]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035b8:	f043 0308 	orr.w	r3, r3, #8
 80035bc:	6013      	str	r3, [r2, #0]
 80035be:	4b70      	ldr	r3, [pc, #448]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	496d      	ldr	r1, [pc, #436]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035d0:	4b6b      	ldr	r3, [pc, #428]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	69db      	ldr	r3, [r3, #28]
 80035dc:	021b      	lsls	r3, r3, #8
 80035de:	4968      	ldr	r1, [pc, #416]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]
 80035e4:	e025      	b.n	8003632 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035e6:	4b66      	ldr	r3, [pc, #408]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a65      	ldr	r2, [pc, #404]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035ec:	f043 0308 	orr.w	r3, r3, #8
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	4b63      	ldr	r3, [pc, #396]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	4960      	ldr	r1, [pc, #384]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003600:	4313      	orrs	r3, r2
 8003602:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003604:	4b5e      	ldr	r3, [pc, #376]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	69db      	ldr	r3, [r3, #28]
 8003610:	021b      	lsls	r3, r3, #8
 8003612:	495b      	ldr	r1, [pc, #364]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003614:	4313      	orrs	r3, r2
 8003616:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d109      	bne.n	8003632 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	4618      	mov	r0, r3
 8003624:	f000 fd52 	bl	80040cc <RCC_SetFlashLatencyFromMSIRange>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e380      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003632:	f000 fc87 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 8003636:	4602      	mov	r2, r0
 8003638:	4b51      	ldr	r3, [pc, #324]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	091b      	lsrs	r3, r3, #4
 800363e:	f003 030f 	and.w	r3, r3, #15
 8003642:	4950      	ldr	r1, [pc, #320]	@ (8003784 <HAL_RCC_OscConfig+0x274>)
 8003644:	5ccb      	ldrb	r3, [r1, r3]
 8003646:	f003 031f 	and.w	r3, r3, #31
 800364a:	fa22 f303 	lsr.w	r3, r2, r3
 800364e:	4a4e      	ldr	r2, [pc, #312]	@ (8003788 <HAL_RCC_OscConfig+0x278>)
 8003650:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003652:	4b4e      	ldr	r3, [pc, #312]	@ (800378c <HAL_RCC_OscConfig+0x27c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f7fe fae4 	bl	8001c24 <HAL_InitTick>
 800365c:	4603      	mov	r3, r0
 800365e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d052      	beq.n	800370c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003666:	7bfb      	ldrb	r3, [r7, #15]
 8003668:	e364      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d032      	beq.n	80036d8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003672:	4b43      	ldr	r3, [pc, #268]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a42      	ldr	r2, [pc, #264]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003678:	f043 0301 	orr.w	r3, r3, #1
 800367c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800367e:	f7fe fb21 	bl	8001cc4 <HAL_GetTick>
 8003682:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003684:	e008      	b.n	8003698 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003686:	f7fe fb1d 	bl	8001cc4 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b02      	cmp	r3, #2
 8003692:	d901      	bls.n	8003698 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e34d      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003698:	4b39      	ldr	r3, [pc, #228]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d0f0      	beq.n	8003686 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036a4:	4b36      	ldr	r3, [pc, #216]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a35      	ldr	r2, [pc, #212]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036aa:	f043 0308 	orr.w	r3, r3, #8
 80036ae:	6013      	str	r3, [r2, #0]
 80036b0:	4b33      	ldr	r3, [pc, #204]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	4930      	ldr	r1, [pc, #192]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	021b      	lsls	r3, r3, #8
 80036d0:	492b      	ldr	r1, [pc, #172]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	604b      	str	r3, [r1, #4]
 80036d6:	e01a      	b.n	800370e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80036d8:	4b29      	ldr	r3, [pc, #164]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a28      	ldr	r2, [pc, #160]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036de:	f023 0301 	bic.w	r3, r3, #1
 80036e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80036e4:	f7fe faee 	bl	8001cc4 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036ec:	f7fe faea 	bl	8001cc4 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e31a      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80036fe:	4b20      	ldr	r3, [pc, #128]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1f0      	bne.n	80036ec <HAL_RCC_OscConfig+0x1dc>
 800370a:	e000      	b.n	800370e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800370c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d073      	beq.n	8003802 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	2b08      	cmp	r3, #8
 800371e:	d005      	beq.n	800372c <HAL_RCC_OscConfig+0x21c>
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	2b0c      	cmp	r3, #12
 8003724:	d10e      	bne.n	8003744 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	2b03      	cmp	r3, #3
 800372a:	d10b      	bne.n	8003744 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800372c:	4b14      	ldr	r3, [pc, #80]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d063      	beq.n	8003800 <HAL_RCC_OscConfig+0x2f0>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d15f      	bne.n	8003800 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e2f7      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800374c:	d106      	bne.n	800375c <HAL_RCC_OscConfig+0x24c>
 800374e:	4b0c      	ldr	r3, [pc, #48]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a0b      	ldr	r2, [pc, #44]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003758:	6013      	str	r3, [r2, #0]
 800375a:	e025      	b.n	80037a8 <HAL_RCC_OscConfig+0x298>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003764:	d114      	bne.n	8003790 <HAL_RCC_OscConfig+0x280>
 8003766:	4b06      	ldr	r3, [pc, #24]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a05      	ldr	r2, [pc, #20]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800376c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	4b03      	ldr	r3, [pc, #12]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a02      	ldr	r2, [pc, #8]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800377c:	6013      	str	r3, [r2, #0]
 800377e:	e013      	b.n	80037a8 <HAL_RCC_OscConfig+0x298>
 8003780:	40021000 	.word	0x40021000
 8003784:	08005f28 	.word	0x08005f28
 8003788:	20000000 	.word	0x20000000
 800378c:	20000004 	.word	0x20000004
 8003790:	4ba0      	ldr	r3, [pc, #640]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a9f      	ldr	r2, [pc, #636]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003796:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800379a:	6013      	str	r3, [r2, #0]
 800379c:	4b9d      	ldr	r3, [pc, #628]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a9c      	ldr	r2, [pc, #624]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80037a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d013      	beq.n	80037d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b0:	f7fe fa88 	bl	8001cc4 <HAL_GetTick>
 80037b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037b6:	e008      	b.n	80037ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b8:	f7fe fa84 	bl	8001cc4 <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b64      	cmp	r3, #100	@ 0x64
 80037c4:	d901      	bls.n	80037ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e2b4      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037ca:	4b92      	ldr	r3, [pc, #584]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d0f0      	beq.n	80037b8 <HAL_RCC_OscConfig+0x2a8>
 80037d6:	e014      	b.n	8003802 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d8:	f7fe fa74 	bl	8001cc4 <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037de:	e008      	b.n	80037f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037e0:	f7fe fa70 	bl	8001cc4 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b64      	cmp	r3, #100	@ 0x64
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e2a0      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037f2:	4b88      	ldr	r3, [pc, #544]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1f0      	bne.n	80037e0 <HAL_RCC_OscConfig+0x2d0>
 80037fe:	e000      	b.n	8003802 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003800:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d060      	beq.n	80038d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	2b04      	cmp	r3, #4
 8003812:	d005      	beq.n	8003820 <HAL_RCC_OscConfig+0x310>
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	2b0c      	cmp	r3, #12
 8003818:	d119      	bne.n	800384e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	2b02      	cmp	r3, #2
 800381e:	d116      	bne.n	800384e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003820:	4b7c      	ldr	r3, [pc, #496]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003828:	2b00      	cmp	r3, #0
 800382a:	d005      	beq.n	8003838 <HAL_RCC_OscConfig+0x328>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d101      	bne.n	8003838 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e27d      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003838:	4b76      	ldr	r3, [pc, #472]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	061b      	lsls	r3, r3, #24
 8003846:	4973      	ldr	r1, [pc, #460]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003848:	4313      	orrs	r3, r2
 800384a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800384c:	e040      	b.n	80038d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d023      	beq.n	800389e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003856:	4b6f      	ldr	r3, [pc, #444]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a6e      	ldr	r2, [pc, #440]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800385c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003860:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003862:	f7fe fa2f 	bl	8001cc4 <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800386a:	f7fe fa2b 	bl	8001cc4 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e25b      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800387c:	4b65      	ldr	r3, [pc, #404]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0f0      	beq.n	800386a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003888:	4b62      	ldr	r3, [pc, #392]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	061b      	lsls	r3, r3, #24
 8003896:	495f      	ldr	r1, [pc, #380]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003898:	4313      	orrs	r3, r2
 800389a:	604b      	str	r3, [r1, #4]
 800389c:	e018      	b.n	80038d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800389e:	4b5d      	ldr	r3, [pc, #372]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a5c      	ldr	r2, [pc, #368]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80038a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038aa:	f7fe fa0b 	bl	8001cc4 <HAL_GetTick>
 80038ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038b0:	e008      	b.n	80038c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038b2:	f7fe fa07 	bl	8001cc4 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e237      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038c4:	4b53      	ldr	r3, [pc, #332]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1f0      	bne.n	80038b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0308 	and.w	r3, r3, #8
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d03c      	beq.n	8003956 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d01c      	beq.n	800391e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038e4:	4b4b      	ldr	r3, [pc, #300]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80038e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038ea:	4a4a      	ldr	r2, [pc, #296]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80038ec:	f043 0301 	orr.w	r3, r3, #1
 80038f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f4:	f7fe f9e6 	bl	8001cc4 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038fc:	f7fe f9e2 	bl	8001cc4 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b02      	cmp	r3, #2
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e212      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800390e:	4b41      	ldr	r3, [pc, #260]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003910:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d0ef      	beq.n	80038fc <HAL_RCC_OscConfig+0x3ec>
 800391c:	e01b      	b.n	8003956 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800391e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003920:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003924:	4a3b      	ldr	r2, [pc, #236]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003926:	f023 0301 	bic.w	r3, r3, #1
 800392a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800392e:	f7fe f9c9 	bl	8001cc4 <HAL_GetTick>
 8003932:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003934:	e008      	b.n	8003948 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003936:	f7fe f9c5 	bl	8001cc4 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e1f5      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003948:	4b32      	ldr	r3, [pc, #200]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800394a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1ef      	bne.n	8003936 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0304 	and.w	r3, r3, #4
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 80a6 	beq.w	8003ab0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003964:	2300      	movs	r3, #0
 8003966:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003968:	4b2a      	ldr	r3, [pc, #168]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800396a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d10d      	bne.n	8003990 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003974:	4b27      	ldr	r3, [pc, #156]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003978:	4a26      	ldr	r2, [pc, #152]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800397a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800397e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003980:	4b24      	ldr	r3, [pc, #144]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003984:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003988:	60bb      	str	r3, [r7, #8]
 800398a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800398c:	2301      	movs	r3, #1
 800398e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003990:	4b21      	ldr	r3, [pc, #132]	@ (8003a18 <HAL_RCC_OscConfig+0x508>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003998:	2b00      	cmp	r3, #0
 800399a:	d118      	bne.n	80039ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800399c:	4b1e      	ldr	r3, [pc, #120]	@ (8003a18 <HAL_RCC_OscConfig+0x508>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003a18 <HAL_RCC_OscConfig+0x508>)
 80039a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039a8:	f7fe f98c 	bl	8001cc4 <HAL_GetTick>
 80039ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039b0:	f7fe f988 	bl	8001cc4 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e1b8      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039c2:	4b15      	ldr	r3, [pc, #84]	@ (8003a18 <HAL_RCC_OscConfig+0x508>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d0f0      	beq.n	80039b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d108      	bne.n	80039e8 <HAL_RCC_OscConfig+0x4d8>
 80039d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80039d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80039de:	f043 0301 	orr.w	r3, r3, #1
 80039e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80039e6:	e029      	b.n	8003a3c <HAL_RCC_OscConfig+0x52c>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	2b05      	cmp	r3, #5
 80039ee:	d115      	bne.n	8003a1c <HAL_RCC_OscConfig+0x50c>
 80039f0:	4b08      	ldr	r3, [pc, #32]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80039f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039f6:	4a07      	ldr	r2, [pc, #28]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80039f8:	f043 0304 	orr.w	r3, r3, #4
 80039fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a00:	4b04      	ldr	r3, [pc, #16]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a06:	4a03      	ldr	r2, [pc, #12]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003a08:	f043 0301 	orr.w	r3, r3, #1
 8003a0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a10:	e014      	b.n	8003a3c <HAL_RCC_OscConfig+0x52c>
 8003a12:	bf00      	nop
 8003a14:	40021000 	.word	0x40021000
 8003a18:	40007000 	.word	0x40007000
 8003a1c:	4b9d      	ldr	r3, [pc, #628]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a22:	4a9c      	ldr	r2, [pc, #624]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003a24:	f023 0301 	bic.w	r3, r3, #1
 8003a28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a2c:	4b99      	ldr	r3, [pc, #612]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a32:	4a98      	ldr	r2, [pc, #608]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003a34:	f023 0304 	bic.w	r3, r3, #4
 8003a38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d016      	beq.n	8003a72 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a44:	f7fe f93e 	bl	8001cc4 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a4a:	e00a      	b.n	8003a62 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4c:	f7fe f93a 	bl	8001cc4 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e168      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a62:	4b8c      	ldr	r3, [pc, #560]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d0ed      	beq.n	8003a4c <HAL_RCC_OscConfig+0x53c>
 8003a70:	e015      	b.n	8003a9e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a72:	f7fe f927 	bl	8001cc4 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a78:	e00a      	b.n	8003a90 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a7a:	f7fe f923 	bl	8001cc4 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e151      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a90:	4b80      	ldr	r3, [pc, #512]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1ed      	bne.n	8003a7a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a9e:	7ffb      	ldrb	r3, [r7, #31]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d105      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa4:	4b7b      	ldr	r3, [pc, #492]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa8:	4a7a      	ldr	r2, [pc, #488]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003aaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0320 	and.w	r3, r3, #32
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d03c      	beq.n	8003b36 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d01c      	beq.n	8003afe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ac4:	4b73      	ldr	r3, [pc, #460]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003ac6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003aca:	4a72      	ldr	r2, [pc, #456]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003acc:	f043 0301 	orr.w	r3, r3, #1
 8003ad0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ad4:	f7fe f8f6 	bl	8001cc4 <HAL_GetTick>
 8003ad8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ada:	e008      	b.n	8003aee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003adc:	f7fe f8f2 	bl	8001cc4 <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e122      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003aee:	4b69      	ldr	r3, [pc, #420]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003af0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0ef      	beq.n	8003adc <HAL_RCC_OscConfig+0x5cc>
 8003afc:	e01b      	b.n	8003b36 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003afe:	4b65      	ldr	r3, [pc, #404]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003b00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b04:	4a63      	ldr	r2, [pc, #396]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003b06:	f023 0301 	bic.w	r3, r3, #1
 8003b0a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b0e:	f7fe f8d9 	bl	8001cc4 <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b14:	e008      	b.n	8003b28 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b16:	f7fe f8d5 	bl	8001cc4 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e105      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b28:	4b5a      	ldr	r3, [pc, #360]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003b2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1ef      	bne.n	8003b16 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	f000 80f9 	beq.w	8003d32 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	f040 80cf 	bne.w	8003ce8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003b4a:	4b52      	ldr	r3, [pc, #328]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	f003 0203 	and.w	r2, r3, #3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d12c      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d123      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b7a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d11b      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b8a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d113      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b9a:	085b      	lsrs	r3, r3, #1
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d109      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bae:	085b      	lsrs	r3, r3, #1
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d071      	beq.n	8003c9c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	2b0c      	cmp	r3, #12
 8003bbc:	d068      	beq.n	8003c90 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003bbe:	4b35      	ldr	r3, [pc, #212]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d105      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003bca:	4b32      	ldr	r3, [pc, #200]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e0ac      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003bda:	4b2e      	ldr	r3, [pc, #184]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a2d      	ldr	r2, [pc, #180]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003be0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003be4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003be6:	f7fe f86d 	bl	8001cc4 <HAL_GetTick>
 8003bea:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bec:	e008      	b.n	8003c00 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bee:	f7fe f869 	bl	8001cc4 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d901      	bls.n	8003c00 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e099      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c00:	4b24      	ldr	r3, [pc, #144]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1f0      	bne.n	8003bee <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c0c:	4b21      	ldr	r3, [pc, #132]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003c0e:	68da      	ldr	r2, [r3, #12]
 8003c10:	4b21      	ldr	r3, [pc, #132]	@ (8003c98 <HAL_RCC_OscConfig+0x788>)
 8003c12:	4013      	ands	r3, r2
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c1c:	3a01      	subs	r2, #1
 8003c1e:	0112      	lsls	r2, r2, #4
 8003c20:	4311      	orrs	r1, r2
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003c26:	0212      	lsls	r2, r2, #8
 8003c28:	4311      	orrs	r1, r2
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c2e:	0852      	lsrs	r2, r2, #1
 8003c30:	3a01      	subs	r2, #1
 8003c32:	0552      	lsls	r2, r2, #21
 8003c34:	4311      	orrs	r1, r2
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003c3a:	0852      	lsrs	r2, r2, #1
 8003c3c:	3a01      	subs	r2, #1
 8003c3e:	0652      	lsls	r2, r2, #25
 8003c40:	4311      	orrs	r1, r2
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c46:	06d2      	lsls	r2, r2, #27
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	4912      	ldr	r1, [pc, #72]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003c50:	4b10      	ldr	r3, [pc, #64]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a0f      	ldr	r2, [pc, #60]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003c56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c5a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	4a0c      	ldr	r2, [pc, #48]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003c62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c66:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c68:	f7fe f82c 	bl	8001cc4 <HAL_GetTick>
 8003c6c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c6e:	e008      	b.n	8003c82 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c70:	f7fe f828 	bl	8001cc4 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d901      	bls.n	8003c82 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e058      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c82:	4b04      	ldr	r3, [pc, #16]	@ (8003c94 <HAL_RCC_OscConfig+0x784>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d0f0      	beq.n	8003c70 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c8e:	e050      	b.n	8003d32 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e04f      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
 8003c94:	40021000 	.word	0x40021000
 8003c98:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c9c:	4b27      	ldr	r3, [pc, #156]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d144      	bne.n	8003d32 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003ca8:	4b24      	ldr	r3, [pc, #144]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a23      	ldr	r2, [pc, #140]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cb2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003cb4:	4b21      	ldr	r3, [pc, #132]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	4a20      	ldr	r2, [pc, #128]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003cba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cbe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003cc0:	f7fe f800 	bl	8001cc4 <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc8:	f7fd fffc 	bl	8001cc4 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e02c      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cda:	4b18      	ldr	r3, [pc, #96]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0f0      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x7b8>
 8003ce6:	e024      	b.n	8003d32 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	2b0c      	cmp	r3, #12
 8003cec:	d01f      	beq.n	8003d2e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cee:	4b13      	ldr	r3, [pc, #76]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a12      	ldr	r2, [pc, #72]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003cf4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cfa:	f7fd ffe3 	bl	8001cc4 <HAL_GetTick>
 8003cfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d00:	e008      	b.n	8003d14 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d02:	f7fd ffdf 	bl	8001cc4 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e00f      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d14:	4b09      	ldr	r3, [pc, #36]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1f0      	bne.n	8003d02 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003d20:	4b06      	ldr	r3, [pc, #24]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003d22:	68da      	ldr	r2, [r3, #12]
 8003d24:	4905      	ldr	r1, [pc, #20]	@ (8003d3c <HAL_RCC_OscConfig+0x82c>)
 8003d26:	4b06      	ldr	r3, [pc, #24]	@ (8003d40 <HAL_RCC_OscConfig+0x830>)
 8003d28:	4013      	ands	r3, r2
 8003d2a:	60cb      	str	r3, [r1, #12]
 8003d2c:	e001      	b.n	8003d32 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e000      	b.n	8003d34 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3720      	adds	r7, #32
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	feeefffc 	.word	0xfeeefffc

08003d44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d101      	bne.n	8003d58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e0e7      	b.n	8003f28 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d58:	4b75      	ldr	r3, [pc, #468]	@ (8003f30 <HAL_RCC_ClockConfig+0x1ec>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0307 	and.w	r3, r3, #7
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d910      	bls.n	8003d88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d66:	4b72      	ldr	r3, [pc, #456]	@ (8003f30 <HAL_RCC_ClockConfig+0x1ec>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f023 0207 	bic.w	r2, r3, #7
 8003d6e:	4970      	ldr	r1, [pc, #448]	@ (8003f30 <HAL_RCC_ClockConfig+0x1ec>)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d76:	4b6e      	ldr	r3, [pc, #440]	@ (8003f30 <HAL_RCC_ClockConfig+0x1ec>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0307 	and.w	r3, r3, #7
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d001      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e0cf      	b.n	8003f28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0302 	and.w	r3, r3, #2
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d010      	beq.n	8003db6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	4b66      	ldr	r3, [pc, #408]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d908      	bls.n	8003db6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003da4:	4b63      	ldr	r3, [pc, #396]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	4960      	ldr	r1, [pc, #384]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d04c      	beq.n	8003e5c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	2b03      	cmp	r3, #3
 8003dc8:	d107      	bne.n	8003dda <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dca:	4b5a      	ldr	r3, [pc, #360]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d121      	bne.n	8003e1a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e0a6      	b.n	8003f28 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d107      	bne.n	8003df2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003de2:	4b54      	ldr	r3, [pc, #336]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d115      	bne.n	8003e1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e09a      	b.n	8003f28 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d107      	bne.n	8003e0a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003dfa:	4b4e      	ldr	r3, [pc, #312]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0302 	and.w	r3, r3, #2
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d109      	bne.n	8003e1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e08e      	b.n	8003f28 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e0a:	4b4a      	ldr	r3, [pc, #296]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d101      	bne.n	8003e1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e086      	b.n	8003f28 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e1a:	4b46      	ldr	r3, [pc, #280]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f023 0203 	bic.w	r2, r3, #3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	4943      	ldr	r1, [pc, #268]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e2c:	f7fd ff4a 	bl	8001cc4 <HAL_GetTick>
 8003e30:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e32:	e00a      	b.n	8003e4a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e34:	f7fd ff46 	bl	8001cc4 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e06e      	b.n	8003f28 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e4a:	4b3a      	ldr	r3, [pc, #232]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f003 020c 	and.w	r2, r3, #12
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d1eb      	bne.n	8003e34 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d010      	beq.n	8003e8a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	4b31      	ldr	r3, [pc, #196]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d208      	bcs.n	8003e8a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e78:	4b2e      	ldr	r3, [pc, #184]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	492b      	ldr	r1, [pc, #172]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e8a:	4b29      	ldr	r3, [pc, #164]	@ (8003f30 <HAL_RCC_ClockConfig+0x1ec>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0307 	and.w	r3, r3, #7
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d210      	bcs.n	8003eba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e98:	4b25      	ldr	r3, [pc, #148]	@ (8003f30 <HAL_RCC_ClockConfig+0x1ec>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f023 0207 	bic.w	r2, r3, #7
 8003ea0:	4923      	ldr	r1, [pc, #140]	@ (8003f30 <HAL_RCC_ClockConfig+0x1ec>)
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ea8:	4b21      	ldr	r3, [pc, #132]	@ (8003f30 <HAL_RCC_ClockConfig+0x1ec>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0307 	and.w	r3, r3, #7
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d001      	beq.n	8003eba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e036      	b.n	8003f28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0304 	and.w	r3, r3, #4
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d008      	beq.n	8003ed8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	4918      	ldr	r1, [pc, #96]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0308 	and.w	r3, r3, #8
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d009      	beq.n	8003ef8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ee4:	4b13      	ldr	r3, [pc, #76]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	691b      	ldr	r3, [r3, #16]
 8003ef0:	00db      	lsls	r3, r3, #3
 8003ef2:	4910      	ldr	r1, [pc, #64]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ef8:	f000 f824 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 8003efc:	4602      	mov	r2, r0
 8003efe:	4b0d      	ldr	r3, [pc, #52]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f0>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	091b      	lsrs	r3, r3, #4
 8003f04:	f003 030f 	and.w	r3, r3, #15
 8003f08:	490b      	ldr	r1, [pc, #44]	@ (8003f38 <HAL_RCC_ClockConfig+0x1f4>)
 8003f0a:	5ccb      	ldrb	r3, [r1, r3]
 8003f0c:	f003 031f 	and.w	r3, r3, #31
 8003f10:	fa22 f303 	lsr.w	r3, r2, r3
 8003f14:	4a09      	ldr	r2, [pc, #36]	@ (8003f3c <HAL_RCC_ClockConfig+0x1f8>)
 8003f16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003f18:	4b09      	ldr	r3, [pc, #36]	@ (8003f40 <HAL_RCC_ClockConfig+0x1fc>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7fd fe81 	bl	8001c24 <HAL_InitTick>
 8003f22:	4603      	mov	r3, r0
 8003f24:	72fb      	strb	r3, [r7, #11]

  return status;
 8003f26:	7afb      	ldrb	r3, [r7, #11]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3710      	adds	r7, #16
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	40022000 	.word	0x40022000
 8003f34:	40021000 	.word	0x40021000
 8003f38:	08005f28 	.word	0x08005f28
 8003f3c:	20000000 	.word	0x20000000
 8003f40:	20000004 	.word	0x20000004

08003f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b089      	sub	sp, #36	@ 0x24
 8003f48:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	61fb      	str	r3, [r7, #28]
 8003f4e:	2300      	movs	r3, #0
 8003f50:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f52:	4b3e      	ldr	r3, [pc, #248]	@ (800404c <HAL_RCC_GetSysClockFreq+0x108>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f003 030c 	and.w	r3, r3, #12
 8003f5a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f5c:	4b3b      	ldr	r3, [pc, #236]	@ (800404c <HAL_RCC_GetSysClockFreq+0x108>)
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	f003 0303 	and.w	r3, r3, #3
 8003f64:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d005      	beq.n	8003f78 <HAL_RCC_GetSysClockFreq+0x34>
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	2b0c      	cmp	r3, #12
 8003f70:	d121      	bne.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d11e      	bne.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003f78:	4b34      	ldr	r3, [pc, #208]	@ (800404c <HAL_RCC_GetSysClockFreq+0x108>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0308 	and.w	r3, r3, #8
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d107      	bne.n	8003f94 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f84:	4b31      	ldr	r3, [pc, #196]	@ (800404c <HAL_RCC_GetSysClockFreq+0x108>)
 8003f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f8a:	0a1b      	lsrs	r3, r3, #8
 8003f8c:	f003 030f 	and.w	r3, r3, #15
 8003f90:	61fb      	str	r3, [r7, #28]
 8003f92:	e005      	b.n	8003fa0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003f94:	4b2d      	ldr	r3, [pc, #180]	@ (800404c <HAL_RCC_GetSysClockFreq+0x108>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	091b      	lsrs	r3, r3, #4
 8003f9a:	f003 030f 	and.w	r3, r3, #15
 8003f9e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003fa0:	4a2b      	ldr	r2, [pc, #172]	@ (8004050 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10d      	bne.n	8003fcc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fb4:	e00a      	b.n	8003fcc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d102      	bne.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003fbc:	4b25      	ldr	r3, [pc, #148]	@ (8004054 <HAL_RCC_GetSysClockFreq+0x110>)
 8003fbe:	61bb      	str	r3, [r7, #24]
 8003fc0:	e004      	b.n	8003fcc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d101      	bne.n	8003fcc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fc8:	4b23      	ldr	r3, [pc, #140]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x114>)
 8003fca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	2b0c      	cmp	r3, #12
 8003fd0:	d134      	bne.n	800403c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800404c <HAL_RCC_GetSysClockFreq+0x108>)
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d003      	beq.n	8003fea <HAL_RCC_GetSysClockFreq+0xa6>
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	2b03      	cmp	r3, #3
 8003fe6:	d003      	beq.n	8003ff0 <HAL_RCC_GetSysClockFreq+0xac>
 8003fe8:	e005      	b.n	8003ff6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003fea:	4b1a      	ldr	r3, [pc, #104]	@ (8004054 <HAL_RCC_GetSysClockFreq+0x110>)
 8003fec:	617b      	str	r3, [r7, #20]
      break;
 8003fee:	e005      	b.n	8003ffc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ff0:	4b19      	ldr	r3, [pc, #100]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ff2:	617b      	str	r3, [r7, #20]
      break;
 8003ff4:	e002      	b.n	8003ffc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	617b      	str	r3, [r7, #20]
      break;
 8003ffa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ffc:	4b13      	ldr	r3, [pc, #76]	@ (800404c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	091b      	lsrs	r3, r3, #4
 8004002:	f003 0307 	and.w	r3, r3, #7
 8004006:	3301      	adds	r3, #1
 8004008:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800400a:	4b10      	ldr	r3, [pc, #64]	@ (800404c <HAL_RCC_GetSysClockFreq+0x108>)
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	0a1b      	lsrs	r3, r3, #8
 8004010:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004014:	697a      	ldr	r2, [r7, #20]
 8004016:	fb03 f202 	mul.w	r2, r3, r2
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004020:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004022:	4b0a      	ldr	r3, [pc, #40]	@ (800404c <HAL_RCC_GetSysClockFreq+0x108>)
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	0e5b      	lsrs	r3, r3, #25
 8004028:	f003 0303 	and.w	r3, r3, #3
 800402c:	3301      	adds	r3, #1
 800402e:	005b      	lsls	r3, r3, #1
 8004030:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	fbb2 f3f3 	udiv	r3, r2, r3
 800403a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800403c:	69bb      	ldr	r3, [r7, #24]
}
 800403e:	4618      	mov	r0, r3
 8004040:	3724      	adds	r7, #36	@ 0x24
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	40021000 	.word	0x40021000
 8004050:	08005f40 	.word	0x08005f40
 8004054:	00f42400 	.word	0x00f42400
 8004058:	007a1200 	.word	0x007a1200

0800405c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004060:	4b03      	ldr	r3, [pc, #12]	@ (8004070 <HAL_RCC_GetHCLKFreq+0x14>)
 8004062:	681b      	ldr	r3, [r3, #0]
}
 8004064:	4618      	mov	r0, r3
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
 800406e:	bf00      	nop
 8004070:	20000000 	.word	0x20000000

08004074 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004078:	f7ff fff0 	bl	800405c <HAL_RCC_GetHCLKFreq>
 800407c:	4602      	mov	r2, r0
 800407e:	4b06      	ldr	r3, [pc, #24]	@ (8004098 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	0a1b      	lsrs	r3, r3, #8
 8004084:	f003 0307 	and.w	r3, r3, #7
 8004088:	4904      	ldr	r1, [pc, #16]	@ (800409c <HAL_RCC_GetPCLK1Freq+0x28>)
 800408a:	5ccb      	ldrb	r3, [r1, r3]
 800408c:	f003 031f 	and.w	r3, r3, #31
 8004090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004094:	4618      	mov	r0, r3
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40021000 	.word	0x40021000
 800409c:	08005f38 	.word	0x08005f38

080040a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80040a4:	f7ff ffda 	bl	800405c <HAL_RCC_GetHCLKFreq>
 80040a8:	4602      	mov	r2, r0
 80040aa:	4b06      	ldr	r3, [pc, #24]	@ (80040c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	0adb      	lsrs	r3, r3, #11
 80040b0:	f003 0307 	and.w	r3, r3, #7
 80040b4:	4904      	ldr	r1, [pc, #16]	@ (80040c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80040b6:	5ccb      	ldrb	r3, [r1, r3]
 80040b8:	f003 031f 	and.w	r3, r3, #31
 80040bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	40021000 	.word	0x40021000
 80040c8:	08005f38 	.word	0x08005f38

080040cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80040d4:	2300      	movs	r3, #0
 80040d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80040d8:	4b2a      	ldr	r3, [pc, #168]	@ (8004184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80040e4:	f7ff f9a0 	bl	8003428 <HAL_PWREx_GetVoltageRange>
 80040e8:	6178      	str	r0, [r7, #20]
 80040ea:	e014      	b.n	8004116 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80040ec:	4b25      	ldr	r3, [pc, #148]	@ (8004184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040f0:	4a24      	ldr	r2, [pc, #144]	@ (8004184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80040f8:	4b22      	ldr	r3, [pc, #136]	@ (8004184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004100:	60fb      	str	r3, [r7, #12]
 8004102:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004104:	f7ff f990 	bl	8003428 <HAL_PWREx_GetVoltageRange>
 8004108:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800410a:	4b1e      	ldr	r3, [pc, #120]	@ (8004184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800410c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800410e:	4a1d      	ldr	r2, [pc, #116]	@ (8004184 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004110:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004114:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800411c:	d10b      	bne.n	8004136 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2b80      	cmp	r3, #128	@ 0x80
 8004122:	d919      	bls.n	8004158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2ba0      	cmp	r3, #160	@ 0xa0
 8004128:	d902      	bls.n	8004130 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800412a:	2302      	movs	r3, #2
 800412c:	613b      	str	r3, [r7, #16]
 800412e:	e013      	b.n	8004158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004130:	2301      	movs	r3, #1
 8004132:	613b      	str	r3, [r7, #16]
 8004134:	e010      	b.n	8004158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2b80      	cmp	r3, #128	@ 0x80
 800413a:	d902      	bls.n	8004142 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800413c:	2303      	movs	r3, #3
 800413e:	613b      	str	r3, [r7, #16]
 8004140:	e00a      	b.n	8004158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b80      	cmp	r3, #128	@ 0x80
 8004146:	d102      	bne.n	800414e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004148:	2302      	movs	r3, #2
 800414a:	613b      	str	r3, [r7, #16]
 800414c:	e004      	b.n	8004158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b70      	cmp	r3, #112	@ 0x70
 8004152:	d101      	bne.n	8004158 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004154:	2301      	movs	r3, #1
 8004156:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004158:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f023 0207 	bic.w	r2, r3, #7
 8004160:	4909      	ldr	r1, [pc, #36]	@ (8004188 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	4313      	orrs	r3, r2
 8004166:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004168:	4b07      	ldr	r3, [pc, #28]	@ (8004188 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0307 	and.w	r3, r3, #7
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	429a      	cmp	r2, r3
 8004174:	d001      	beq.n	800417a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e000      	b.n	800417c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3718      	adds	r7, #24
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40021000 	.word	0x40021000
 8004188:	40022000 	.word	0x40022000

0800418c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004194:	2300      	movs	r3, #0
 8004196:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004198:	2300      	movs	r3, #0
 800419a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d041      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041ac:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041b0:	d02a      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80041b2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041b6:	d824      	bhi.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80041b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041bc:	d008      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80041be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041c2:	d81e      	bhi.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d00a      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x52>
 80041c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041cc:	d010      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80041ce:	e018      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041d0:	4b86      	ldr	r3, [pc, #536]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	4a85      	ldr	r2, [pc, #532]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041da:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041dc:	e015      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	3304      	adds	r3, #4
 80041e2:	2100      	movs	r1, #0
 80041e4:	4618      	mov	r0, r3
 80041e6:	f000 facd 	bl	8004784 <RCCEx_PLLSAI1_Config>
 80041ea:	4603      	mov	r3, r0
 80041ec:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041ee:	e00c      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	3320      	adds	r3, #32
 80041f4:	2100      	movs	r1, #0
 80041f6:	4618      	mov	r0, r3
 80041f8:	f000 fbb6 	bl	8004968 <RCCEx_PLLSAI2_Config>
 80041fc:	4603      	mov	r3, r0
 80041fe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004200:	e003      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	74fb      	strb	r3, [r7, #19]
      break;
 8004206:	e000      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004208:	bf00      	nop
    }

    if(ret == HAL_OK)
 800420a:	7cfb      	ldrb	r3, [r7, #19]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10b      	bne.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004210:	4b76      	ldr	r3, [pc, #472]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004216:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800421e:	4973      	ldr	r1, [pc, #460]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004220:	4313      	orrs	r3, r2
 8004222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004226:	e001      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004228:	7cfb      	ldrb	r3, [r7, #19]
 800422a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d041      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800423c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004240:	d02a      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004242:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004246:	d824      	bhi.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004248:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800424c:	d008      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800424e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004252:	d81e      	bhi.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00a      	beq.n	800426e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004258:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800425c:	d010      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800425e:	e018      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004260:	4b62      	ldr	r3, [pc, #392]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	4a61      	ldr	r2, [pc, #388]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004266:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800426a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800426c:	e015      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	3304      	adds	r3, #4
 8004272:	2100      	movs	r1, #0
 8004274:	4618      	mov	r0, r3
 8004276:	f000 fa85 	bl	8004784 <RCCEx_PLLSAI1_Config>
 800427a:	4603      	mov	r3, r0
 800427c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800427e:	e00c      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	3320      	adds	r3, #32
 8004284:	2100      	movs	r1, #0
 8004286:	4618      	mov	r0, r3
 8004288:	f000 fb6e 	bl	8004968 <RCCEx_PLLSAI2_Config>
 800428c:	4603      	mov	r3, r0
 800428e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004290:	e003      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	74fb      	strb	r3, [r7, #19]
      break;
 8004296:	e000      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004298:	bf00      	nop
    }

    if(ret == HAL_OK)
 800429a:	7cfb      	ldrb	r3, [r7, #19]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10b      	bne.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80042a0:	4b52      	ldr	r3, [pc, #328]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042ae:	494f      	ldr	r1, [pc, #316]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80042b6:	e001      	b.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b8:	7cfb      	ldrb	r3, [r7, #19]
 80042ba:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 80a0 	beq.w	800440a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042ca:	2300      	movs	r3, #0
 80042cc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80042ce:	4b47      	ldr	r3, [pc, #284]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x152>
 80042da:	2301      	movs	r3, #1
 80042dc:	e000      	b.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80042de:	2300      	movs	r3, #0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00d      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042e4:	4b41      	ldr	r3, [pc, #260]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e8:	4a40      	ldr	r2, [pc, #256]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80042f0:	4b3e      	ldr	r3, [pc, #248]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042f8:	60bb      	str	r3, [r7, #8]
 80042fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042fc:	2301      	movs	r3, #1
 80042fe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004300:	4b3b      	ldr	r3, [pc, #236]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a3a      	ldr	r2, [pc, #232]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004306:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800430a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800430c:	f7fd fcda 	bl	8001cc4 <HAL_GetTick>
 8004310:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004312:	e009      	b.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004314:	f7fd fcd6 	bl	8001cc4 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d902      	bls.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	74fb      	strb	r3, [r7, #19]
        break;
 8004326:	e005      	b.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004328:	4b31      	ldr	r3, [pc, #196]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004330:	2b00      	cmp	r3, #0
 8004332:	d0ef      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004334:	7cfb      	ldrb	r3, [r7, #19]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d15c      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800433a:	4b2c      	ldr	r3, [pc, #176]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800433c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004340:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004344:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d01f      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	429a      	cmp	r2, r3
 8004356:	d019      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004358:	4b24      	ldr	r3, [pc, #144]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800435a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800435e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004362:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004364:	4b21      	ldr	r3, [pc, #132]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436a:	4a20      	ldr	r2, [pc, #128]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800436c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004374:	4b1d      	ldr	r3, [pc, #116]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800437a:	4a1c      	ldr	r2, [pc, #112]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800437c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004380:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004384:	4a19      	ldr	r2, [pc, #100]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	d016      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004396:	f7fd fc95 	bl	8001cc4 <HAL_GetTick>
 800439a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800439c:	e00b      	b.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800439e:	f7fd fc91 	bl	8001cc4 <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d902      	bls.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	74fb      	strb	r3, [r7, #19]
            break;
 80043b4:	e006      	b.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043b6:	4b0d      	ldr	r3, [pc, #52]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0ec      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80043c4:	7cfb      	ldrb	r3, [r7, #19]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10c      	bne.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043ca:	4b08      	ldr	r3, [pc, #32]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043da:	4904      	ldr	r1, [pc, #16]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80043e2:	e009      	b.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043e4:	7cfb      	ldrb	r3, [r7, #19]
 80043e6:	74bb      	strb	r3, [r7, #18]
 80043e8:	e006      	b.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80043ea:	bf00      	nop
 80043ec:	40021000 	.word	0x40021000
 80043f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f4:	7cfb      	ldrb	r3, [r7, #19]
 80043f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043f8:	7c7b      	ldrb	r3, [r7, #17]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d105      	bne.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043fe:	4ba6      	ldr	r3, [pc, #664]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004402:	4aa5      	ldr	r2, [pc, #660]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004404:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004408:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00a      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004416:	4ba0      	ldr	r3, [pc, #640]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441c:	f023 0203 	bic.w	r2, r3, #3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004424:	499c      	ldr	r1, [pc, #624]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004426:	4313      	orrs	r3, r2
 8004428:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00a      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004438:	4b97      	ldr	r3, [pc, #604]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800443a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800443e:	f023 020c 	bic.w	r2, r3, #12
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004446:	4994      	ldr	r1, [pc, #592]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004448:	4313      	orrs	r3, r2
 800444a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0304 	and.w	r3, r3, #4
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00a      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800445a:	4b8f      	ldr	r3, [pc, #572]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800445c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004460:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004468:	498b      	ldr	r1, [pc, #556]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800446a:	4313      	orrs	r3, r2
 800446c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0308 	and.w	r3, r3, #8
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00a      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800447c:	4b86      	ldr	r3, [pc, #536]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800447e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004482:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800448a:	4983      	ldr	r1, [pc, #524]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800448c:	4313      	orrs	r3, r2
 800448e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0310 	and.w	r3, r3, #16
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00a      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800449e:	4b7e      	ldr	r3, [pc, #504]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044ac:	497a      	ldr	r1, [pc, #488]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0320 	and.w	r3, r3, #32
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00a      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044c0:	4b75      	ldr	r3, [pc, #468]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ce:	4972      	ldr	r1, [pc, #456]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d00a      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044e2:	4b6d      	ldr	r3, [pc, #436]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044f0:	4969      	ldr	r1, [pc, #420]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00a      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004504:	4b64      	ldr	r3, [pc, #400]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800450a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004512:	4961      	ldr	r1, [pc, #388]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004514:	4313      	orrs	r3, r2
 8004516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00a      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004526:	4b5c      	ldr	r3, [pc, #368]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800452c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004534:	4958      	ldr	r1, [pc, #352]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004536:	4313      	orrs	r3, r2
 8004538:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00a      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004548:	4b53      	ldr	r3, [pc, #332]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800454a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004556:	4950      	ldr	r1, [pc, #320]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004558:	4313      	orrs	r3, r2
 800455a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00a      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800456a:	4b4b      	ldr	r3, [pc, #300]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800456c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004570:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004578:	4947      	ldr	r1, [pc, #284]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800457a:	4313      	orrs	r3, r2
 800457c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00a      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800458c:	4b42      	ldr	r3, [pc, #264]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800458e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004592:	f023 0203 	bic.w	r2, r3, #3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800459a:	493f      	ldr	r1, [pc, #252]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800459c:	4313      	orrs	r3, r2
 800459e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d028      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045ae:	4b3a      	ldr	r3, [pc, #232]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045bc:	4936      	ldr	r1, [pc, #216]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045cc:	d106      	bne.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045ce:	4b32      	ldr	r3, [pc, #200]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	4a31      	ldr	r2, [pc, #196]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045d8:	60d3      	str	r3, [r2, #12]
 80045da:	e011      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045e4:	d10c      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	3304      	adds	r3, #4
 80045ea:	2101      	movs	r1, #1
 80045ec:	4618      	mov	r0, r3
 80045ee:	f000 f8c9 	bl	8004784 <RCCEx_PLLSAI1_Config>
 80045f2:	4603      	mov	r3, r0
 80045f4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80045f6:	7cfb      	ldrb	r3, [r7, #19]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80045fc:	7cfb      	ldrb	r3, [r7, #19]
 80045fe:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d028      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800460c:	4b22      	ldr	r3, [pc, #136]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800460e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004612:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800461a:	491f      	ldr	r1, [pc, #124]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800461c:	4313      	orrs	r3, r2
 800461e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004626:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800462a:	d106      	bne.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800462c:	4b1a      	ldr	r3, [pc, #104]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	4a19      	ldr	r2, [pc, #100]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004632:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004636:	60d3      	str	r3, [r2, #12]
 8004638:	e011      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800463e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004642:	d10c      	bne.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	3304      	adds	r3, #4
 8004648:	2101      	movs	r1, #1
 800464a:	4618      	mov	r0, r3
 800464c:	f000 f89a 	bl	8004784 <RCCEx_PLLSAI1_Config>
 8004650:	4603      	mov	r3, r0
 8004652:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004654:	7cfb      	ldrb	r3, [r7, #19]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d001      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800465a:	7cfb      	ldrb	r3, [r7, #19]
 800465c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d02a      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800466a:	4b0b      	ldr	r3, [pc, #44]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800466c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004670:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004678:	4907      	ldr	r1, [pc, #28]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800467a:	4313      	orrs	r3, r2
 800467c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004684:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004688:	d108      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800468a:	4b03      	ldr	r3, [pc, #12]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	4a02      	ldr	r2, [pc, #8]	@ (8004698 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004690:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004694:	60d3      	str	r3, [r2, #12]
 8004696:	e013      	b.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8004698:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046a4:	d10c      	bne.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	3304      	adds	r3, #4
 80046aa:	2101      	movs	r1, #1
 80046ac:	4618      	mov	r0, r3
 80046ae:	f000 f869 	bl	8004784 <RCCEx_PLLSAI1_Config>
 80046b2:	4603      	mov	r3, r0
 80046b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046b6:	7cfb      	ldrb	r3, [r7, #19]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d001      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80046bc:	7cfb      	ldrb	r3, [r7, #19]
 80046be:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d02f      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80046cc:	4b2c      	ldr	r3, [pc, #176]	@ (8004780 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80046ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046da:	4929      	ldr	r1, [pc, #164]	@ (8004780 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046ea:	d10d      	bne.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	3304      	adds	r3, #4
 80046f0:	2102      	movs	r1, #2
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 f846 	bl	8004784 <RCCEx_PLLSAI1_Config>
 80046f8:	4603      	mov	r3, r0
 80046fa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046fc:	7cfb      	ldrb	r3, [r7, #19]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d014      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004702:	7cfb      	ldrb	r3, [r7, #19]
 8004704:	74bb      	strb	r3, [r7, #18]
 8004706:	e011      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800470c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004710:	d10c      	bne.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3320      	adds	r3, #32
 8004716:	2102      	movs	r1, #2
 8004718:	4618      	mov	r0, r3
 800471a:	f000 f925 	bl	8004968 <RCCEx_PLLSAI2_Config>
 800471e:	4603      	mov	r3, r0
 8004720:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004722:	7cfb      	ldrb	r3, [r7, #19]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d001      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004728:	7cfb      	ldrb	r3, [r7, #19]
 800472a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00b      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004738:	4b11      	ldr	r3, [pc, #68]	@ (8004780 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800473a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004748:	490d      	ldr	r1, [pc, #52]	@ (8004780 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800474a:	4313      	orrs	r3, r2
 800474c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00b      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800475c:	4b08      	ldr	r3, [pc, #32]	@ (8004780 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800475e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004762:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800476c:	4904      	ldr	r1, [pc, #16]	@ (8004780 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800476e:	4313      	orrs	r3, r2
 8004770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004774:	7cbb      	ldrb	r3, [r7, #18]
}
 8004776:	4618      	mov	r0, r3
 8004778:	3718      	adds	r7, #24
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	40021000 	.word	0x40021000

08004784 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004792:	4b74      	ldr	r3, [pc, #464]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d018      	beq.n	80047d0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800479e:	4b71      	ldr	r3, [pc, #452]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	f003 0203 	and.w	r2, r3, #3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d10d      	bne.n	80047ca <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
       ||
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d009      	beq.n	80047ca <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80047b6:	4b6b      	ldr	r3, [pc, #428]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	091b      	lsrs	r3, r3, #4
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	1c5a      	adds	r2, r3, #1
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
       ||
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d047      	beq.n	800485a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	73fb      	strb	r3, [r7, #15]
 80047ce:	e044      	b.n	800485a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b03      	cmp	r3, #3
 80047d6:	d018      	beq.n	800480a <RCCEx_PLLSAI1_Config+0x86>
 80047d8:	2b03      	cmp	r3, #3
 80047da:	d825      	bhi.n	8004828 <RCCEx_PLLSAI1_Config+0xa4>
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d002      	beq.n	80047e6 <RCCEx_PLLSAI1_Config+0x62>
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d009      	beq.n	80047f8 <RCCEx_PLLSAI1_Config+0x74>
 80047e4:	e020      	b.n	8004828 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047e6:	4b5f      	ldr	r3, [pc, #380]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0302 	and.w	r3, r3, #2
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d11d      	bne.n	800482e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047f6:	e01a      	b.n	800482e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80047f8:	4b5a      	ldr	r3, [pc, #360]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004800:	2b00      	cmp	r3, #0
 8004802:	d116      	bne.n	8004832 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004808:	e013      	b.n	8004832 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800480a:	4b56      	ldr	r3, [pc, #344]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10f      	bne.n	8004836 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004816:	4b53      	ldr	r3, [pc, #332]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d109      	bne.n	8004836 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004826:	e006      	b.n	8004836 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	73fb      	strb	r3, [r7, #15]
      break;
 800482c:	e004      	b.n	8004838 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800482e:	bf00      	nop
 8004830:	e002      	b.n	8004838 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004832:	bf00      	nop
 8004834:	e000      	b.n	8004838 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004836:	bf00      	nop
    }

    if(status == HAL_OK)
 8004838:	7bfb      	ldrb	r3, [r7, #15]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d10d      	bne.n	800485a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800483e:	4b49      	ldr	r3, [pc, #292]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6819      	ldr	r1, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	3b01      	subs	r3, #1
 8004850:	011b      	lsls	r3, r3, #4
 8004852:	430b      	orrs	r3, r1
 8004854:	4943      	ldr	r1, [pc, #268]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004856:	4313      	orrs	r3, r2
 8004858:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800485a:	7bfb      	ldrb	r3, [r7, #15]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d17c      	bne.n	800495a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004860:	4b40      	ldr	r3, [pc, #256]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a3f      	ldr	r2, [pc, #252]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004866:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800486a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800486c:	f7fd fa2a 	bl	8001cc4 <HAL_GetTick>
 8004870:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004872:	e009      	b.n	8004888 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004874:	f7fd fa26 	bl	8001cc4 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b02      	cmp	r3, #2
 8004880:	d902      	bls.n	8004888 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	73fb      	strb	r3, [r7, #15]
        break;
 8004886:	e005      	b.n	8004894 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004888:	4b36      	ldr	r3, [pc, #216]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1ef      	bne.n	8004874 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004894:	7bfb      	ldrb	r3, [r7, #15]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d15f      	bne.n	800495a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d110      	bne.n	80048c2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048a0:	4b30      	ldr	r3, [pc, #192]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80048a8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6892      	ldr	r2, [r2, #8]
 80048b0:	0211      	lsls	r1, r2, #8
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	68d2      	ldr	r2, [r2, #12]
 80048b6:	06d2      	lsls	r2, r2, #27
 80048b8:	430a      	orrs	r2, r1
 80048ba:	492a      	ldr	r1, [pc, #168]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048bc:	4313      	orrs	r3, r2
 80048be:	610b      	str	r3, [r1, #16]
 80048c0:	e027      	b.n	8004912 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d112      	bne.n	80048ee <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048c8:	4b26      	ldr	r3, [pc, #152]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80048d0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	6892      	ldr	r2, [r2, #8]
 80048d8:	0211      	lsls	r1, r2, #8
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	6912      	ldr	r2, [r2, #16]
 80048de:	0852      	lsrs	r2, r2, #1
 80048e0:	3a01      	subs	r2, #1
 80048e2:	0552      	lsls	r2, r2, #21
 80048e4:	430a      	orrs	r2, r1
 80048e6:	491f      	ldr	r1, [pc, #124]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	610b      	str	r3, [r1, #16]
 80048ec:	e011      	b.n	8004912 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80048f6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	6892      	ldr	r2, [r2, #8]
 80048fe:	0211      	lsls	r1, r2, #8
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	6952      	ldr	r2, [r2, #20]
 8004904:	0852      	lsrs	r2, r2, #1
 8004906:	3a01      	subs	r2, #1
 8004908:	0652      	lsls	r2, r2, #25
 800490a:	430a      	orrs	r2, r1
 800490c:	4915      	ldr	r1, [pc, #84]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 800490e:	4313      	orrs	r3, r2
 8004910:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004912:	4b14      	ldr	r3, [pc, #80]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a13      	ldr	r2, [pc, #76]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004918:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800491c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800491e:	f7fd f9d1 	bl	8001cc4 <HAL_GetTick>
 8004922:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004924:	e009      	b.n	800493a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004926:	f7fd f9cd 	bl	8001cc4 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d902      	bls.n	800493a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	73fb      	strb	r3, [r7, #15]
          break;
 8004938:	e005      	b.n	8004946 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800493a:	4b0a      	ldr	r3, [pc, #40]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d0ef      	beq.n	8004926 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004946:	7bfb      	ldrb	r3, [r7, #15]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d106      	bne.n	800495a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800494c:	4b05      	ldr	r3, [pc, #20]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 800494e:	691a      	ldr	r2, [r3, #16]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	4903      	ldr	r1, [pc, #12]	@ (8004964 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004956:	4313      	orrs	r3, r2
 8004958:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800495a:	7bfb      	ldrb	r3, [r7, #15]
}
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	40021000 	.word	0x40021000

08004968 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004972:	2300      	movs	r3, #0
 8004974:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004976:	4b69      	ldr	r3, [pc, #420]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	f003 0303 	and.w	r3, r3, #3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d018      	beq.n	80049b4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004982:	4b66      	ldr	r3, [pc, #408]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	f003 0203 	and.w	r2, r3, #3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	429a      	cmp	r2, r3
 8004990:	d10d      	bne.n	80049ae <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
       ||
 8004996:	2b00      	cmp	r3, #0
 8004998:	d009      	beq.n	80049ae <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800499a:	4b60      	ldr	r3, [pc, #384]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	091b      	lsrs	r3, r3, #4
 80049a0:	f003 0307 	and.w	r3, r3, #7
 80049a4:	1c5a      	adds	r2, r3, #1
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
       ||
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d047      	beq.n	8004a3e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	73fb      	strb	r3, [r7, #15]
 80049b2:	e044      	b.n	8004a3e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2b03      	cmp	r3, #3
 80049ba:	d018      	beq.n	80049ee <RCCEx_PLLSAI2_Config+0x86>
 80049bc:	2b03      	cmp	r3, #3
 80049be:	d825      	bhi.n	8004a0c <RCCEx_PLLSAI2_Config+0xa4>
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d002      	beq.n	80049ca <RCCEx_PLLSAI2_Config+0x62>
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d009      	beq.n	80049dc <RCCEx_PLLSAI2_Config+0x74>
 80049c8:	e020      	b.n	8004a0c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80049ca:	4b54      	ldr	r3, [pc, #336]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0302 	and.w	r3, r3, #2
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d11d      	bne.n	8004a12 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049da:	e01a      	b.n	8004a12 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80049dc:	4b4f      	ldr	r3, [pc, #316]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d116      	bne.n	8004a16 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049ec:	e013      	b.n	8004a16 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80049ee:	4b4b      	ldr	r3, [pc, #300]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10f      	bne.n	8004a1a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80049fa:	4b48      	ldr	r3, [pc, #288]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d109      	bne.n	8004a1a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a0a:	e006      	b.n	8004a1a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a10:	e004      	b.n	8004a1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a12:	bf00      	nop
 8004a14:	e002      	b.n	8004a1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a16:	bf00      	nop
 8004a18:	e000      	b.n	8004a1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a1a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10d      	bne.n	8004a3e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a22:	4b3e      	ldr	r3, [pc, #248]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6819      	ldr	r1, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	3b01      	subs	r3, #1
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	430b      	orrs	r3, r1
 8004a38:	4938      	ldr	r1, [pc, #224]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a3e:	7bfb      	ldrb	r3, [r7, #15]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d166      	bne.n	8004b12 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a44:	4b35      	ldr	r3, [pc, #212]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a34      	ldr	r2, [pc, #208]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a50:	f7fd f938 	bl	8001cc4 <HAL_GetTick>
 8004a54:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a56:	e009      	b.n	8004a6c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a58:	f7fd f934 	bl	8001cc4 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d902      	bls.n	8004a6c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	73fb      	strb	r3, [r7, #15]
        break;
 8004a6a:	e005      	b.n	8004a78 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a6c:	4b2b      	ldr	r3, [pc, #172]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1ef      	bne.n	8004a58 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d149      	bne.n	8004b12 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d110      	bne.n	8004aa6 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a84:	4b25      	ldr	r3, [pc, #148]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004a8c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	6892      	ldr	r2, [r2, #8]
 8004a94:	0211      	lsls	r1, r2, #8
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	68d2      	ldr	r2, [r2, #12]
 8004a9a:	06d2      	lsls	r2, r2, #27
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	491f      	ldr	r1, [pc, #124]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	614b      	str	r3, [r1, #20]
 8004aa4:	e011      	b.n	8004aca <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004aae:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	6892      	ldr	r2, [r2, #8]
 8004ab6:	0211      	lsls	r1, r2, #8
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	6912      	ldr	r2, [r2, #16]
 8004abc:	0852      	lsrs	r2, r2, #1
 8004abe:	3a01      	subs	r2, #1
 8004ac0:	0652      	lsls	r2, r2, #25
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	4915      	ldr	r1, [pc, #84]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004aca:	4b14      	ldr	r3, [pc, #80]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a13      	ldr	r2, [pc, #76]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ad4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad6:	f7fd f8f5 	bl	8001cc4 <HAL_GetTick>
 8004ada:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004adc:	e009      	b.n	8004af2 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ade:	f7fd f8f1 	bl	8001cc4 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d902      	bls.n	8004af2 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	73fb      	strb	r3, [r7, #15]
          break;
 8004af0:	e005      	b.n	8004afe <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004af2:	4b0a      	ldr	r3, [pc, #40]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0ef      	beq.n	8004ade <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d106      	bne.n	8004b12 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b04:	4b05      	ldr	r3, [pc, #20]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b06:	695a      	ldr	r2, [r3, #20]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	695b      	ldr	r3, [r3, #20]
 8004b0c:	4903      	ldr	r1, [pc, #12]	@ (8004b1c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	40021000 	.word	0x40021000

08004b20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e040      	b.n	8004bb4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d106      	bne.n	8004b48 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f7fc fb14 	bl	8001170 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2224      	movs	r2, #36	@ 0x24
 8004b4c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f022 0201 	bic.w	r2, r2, #1
 8004b5c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d002      	beq.n	8004b6c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 fc32 	bl	80053d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 f977 	bl	8004e60 <UART_SetConfig>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d101      	bne.n	8004b7c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e01b      	b.n	8004bb4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	685a      	ldr	r2, [r3, #4]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	689a      	ldr	r2, [r3, #8]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f042 0201 	orr.w	r2, r2, #1
 8004baa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f000 fcb1 	bl	8005514 <UART_CheckIdleState>
 8004bb2:	4603      	mov	r3, r0
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3708      	adds	r7, #8
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b08a      	sub	sp, #40	@ 0x28
 8004bc0:	af02      	add	r7, sp, #8
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	603b      	str	r3, [r7, #0]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bd0:	2b20      	cmp	r3, #32
 8004bd2:	d177      	bne.n	8004cc4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d002      	beq.n	8004be0 <HAL_UART_Transmit+0x24>
 8004bda:	88fb      	ldrh	r3, [r7, #6]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d101      	bne.n	8004be4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e070      	b.n	8004cc6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2221      	movs	r2, #33	@ 0x21
 8004bf0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bf2:	f7fd f867 	bl	8001cc4 <HAL_GetTick>
 8004bf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	88fa      	ldrh	r2, [r7, #6]
 8004bfc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	88fa      	ldrh	r2, [r7, #6]
 8004c04:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c10:	d108      	bne.n	8004c24 <HAL_UART_Transmit+0x68>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d104      	bne.n	8004c24 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	61bb      	str	r3, [r7, #24]
 8004c22:	e003      	b.n	8004c2c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c2c:	e02f      	b.n	8004c8e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	9300      	str	r3, [sp, #0]
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	2200      	movs	r2, #0
 8004c36:	2180      	movs	r1, #128	@ 0x80
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f000 fd13 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d004      	beq.n	8004c4e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2220      	movs	r2, #32
 8004c48:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e03b      	b.n	8004cc6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004c4e:	69fb      	ldr	r3, [r7, #28]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d10b      	bne.n	8004c6c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	881a      	ldrh	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c60:	b292      	uxth	r2, r2
 8004c62:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	3302      	adds	r3, #2
 8004c68:	61bb      	str	r3, [r7, #24]
 8004c6a:	e007      	b.n	8004c7c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	781a      	ldrb	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	3301      	adds	r3, #1
 8004c7a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	3b01      	subs	r3, #1
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1c9      	bne.n	8004c2e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	2140      	movs	r1, #64	@ 0x40
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 fcdd 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d004      	beq.n	8004cba <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e005      	b.n	8004cc6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2220      	movs	r2, #32
 8004cbe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	e000      	b.n	8004cc6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004cc4:	2302      	movs	r3, #2
  }
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3720      	adds	r7, #32
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b08a      	sub	sp, #40	@ 0x28
 8004cd2:	af02      	add	r7, sp, #8
 8004cd4:	60f8      	str	r0, [r7, #12]
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	603b      	str	r3, [r7, #0]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ce4:	2b20      	cmp	r3, #32
 8004ce6:	f040 80b6 	bne.w	8004e56 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d002      	beq.n	8004cf6 <HAL_UART_Receive+0x28>
 8004cf0:	88fb      	ldrh	r3, [r7, #6]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e0ae      	b.n	8004e58 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2222      	movs	r2, #34	@ 0x22
 8004d06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d10:	f7fc ffd8 	bl	8001cc4 <HAL_GetTick>
 8004d14:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	88fa      	ldrh	r2, [r7, #6]
 8004d1a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	88fa      	ldrh	r2, [r7, #6]
 8004d22:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d2e:	d10e      	bne.n	8004d4e <HAL_UART_Receive+0x80>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d105      	bne.n	8004d44 <HAL_UART_Receive+0x76>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004d3e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d42:	e02d      	b.n	8004da0 <HAL_UART_Receive+0xd2>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	22ff      	movs	r2, #255	@ 0xff
 8004d48:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d4c:	e028      	b.n	8004da0 <HAL_UART_Receive+0xd2>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10d      	bne.n	8004d72 <HAL_UART_Receive+0xa4>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d104      	bne.n	8004d68 <HAL_UART_Receive+0x9a>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	22ff      	movs	r2, #255	@ 0xff
 8004d62:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d66:	e01b      	b.n	8004da0 <HAL_UART_Receive+0xd2>
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	227f      	movs	r2, #127	@ 0x7f
 8004d6c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d70:	e016      	b.n	8004da0 <HAL_UART_Receive+0xd2>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d7a:	d10d      	bne.n	8004d98 <HAL_UART_Receive+0xca>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d104      	bne.n	8004d8e <HAL_UART_Receive+0xc0>
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	227f      	movs	r2, #127	@ 0x7f
 8004d88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d8c:	e008      	b.n	8004da0 <HAL_UART_Receive+0xd2>
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	223f      	movs	r2, #63	@ 0x3f
 8004d92:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d96:	e003      	b.n	8004da0 <HAL_UART_Receive+0xd2>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004da6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004db0:	d108      	bne.n	8004dc4 <HAL_UART_Receive+0xf6>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d104      	bne.n	8004dc4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	61bb      	str	r3, [r7, #24]
 8004dc2:	e003      	b.n	8004dcc <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004dcc:	e037      	b.n	8004e3e <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	9300      	str	r3, [sp, #0]
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	2120      	movs	r1, #32
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f000 fc43 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d005      	beq.n	8004df0 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2220      	movs	r2, #32
 8004de8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e033      	b.n	8004e58 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10c      	bne.n	8004e10 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004dfc:	b29a      	uxth	r2, r3
 8004dfe:	8a7b      	ldrh	r3, [r7, #18]
 8004e00:	4013      	ands	r3, r2
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	3302      	adds	r3, #2
 8004e0c:	61bb      	str	r3, [r7, #24]
 8004e0e:	e00d      	b.n	8004e2c <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	b2da      	uxtb	r2, r3
 8004e1a:	8a7b      	ldrh	r3, [r7, #18]
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	4013      	ands	r3, r2
 8004e20:	b2da      	uxtb	r2, r3
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	3301      	adds	r3, #1
 8004e2a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	3b01      	subs	r3, #1
 8004e36:	b29a      	uxth	r2, r3
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1c1      	bne.n	8004dce <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8004e52:	2300      	movs	r3, #0
 8004e54:	e000      	b.n	8004e58 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8004e56:	2302      	movs	r3, #2
  }
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3720      	adds	r7, #32
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e64:	b08a      	sub	sp, #40	@ 0x28
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	431a      	orrs	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	431a      	orrs	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	69db      	ldr	r3, [r3, #28]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	4ba4      	ldr	r3, [pc, #656]	@ (8005120 <UART_SetConfig+0x2c0>)
 8004e90:	4013      	ands	r3, r2
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	6812      	ldr	r2, [r2, #0]
 8004e96:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	68da      	ldr	r2, [r3, #12]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a99      	ldr	r2, [pc, #612]	@ (8005124 <UART_SetConfig+0x2c4>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d004      	beq.n	8004ecc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004edc:	430a      	orrs	r2, r1
 8004ede:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a90      	ldr	r2, [pc, #576]	@ (8005128 <UART_SetConfig+0x2c8>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d126      	bne.n	8004f38 <UART_SetConfig+0xd8>
 8004eea:	4b90      	ldr	r3, [pc, #576]	@ (800512c <UART_SetConfig+0x2cc>)
 8004eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ef0:	f003 0303 	and.w	r3, r3, #3
 8004ef4:	2b03      	cmp	r3, #3
 8004ef6:	d81b      	bhi.n	8004f30 <UART_SetConfig+0xd0>
 8004ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8004f00 <UART_SetConfig+0xa0>)
 8004efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efe:	bf00      	nop
 8004f00:	08004f11 	.word	0x08004f11
 8004f04:	08004f21 	.word	0x08004f21
 8004f08:	08004f19 	.word	0x08004f19
 8004f0c:	08004f29 	.word	0x08004f29
 8004f10:	2301      	movs	r3, #1
 8004f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f16:	e116      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f18:	2302      	movs	r3, #2
 8004f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f1e:	e112      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f20:	2304      	movs	r3, #4
 8004f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f26:	e10e      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f28:	2308      	movs	r3, #8
 8004f2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f2e:	e10a      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f30:	2310      	movs	r3, #16
 8004f32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f36:	e106      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a7c      	ldr	r2, [pc, #496]	@ (8005130 <UART_SetConfig+0x2d0>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d138      	bne.n	8004fb4 <UART_SetConfig+0x154>
 8004f42:	4b7a      	ldr	r3, [pc, #488]	@ (800512c <UART_SetConfig+0x2cc>)
 8004f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f48:	f003 030c 	and.w	r3, r3, #12
 8004f4c:	2b0c      	cmp	r3, #12
 8004f4e:	d82d      	bhi.n	8004fac <UART_SetConfig+0x14c>
 8004f50:	a201      	add	r2, pc, #4	@ (adr r2, 8004f58 <UART_SetConfig+0xf8>)
 8004f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f56:	bf00      	nop
 8004f58:	08004f8d 	.word	0x08004f8d
 8004f5c:	08004fad 	.word	0x08004fad
 8004f60:	08004fad 	.word	0x08004fad
 8004f64:	08004fad 	.word	0x08004fad
 8004f68:	08004f9d 	.word	0x08004f9d
 8004f6c:	08004fad 	.word	0x08004fad
 8004f70:	08004fad 	.word	0x08004fad
 8004f74:	08004fad 	.word	0x08004fad
 8004f78:	08004f95 	.word	0x08004f95
 8004f7c:	08004fad 	.word	0x08004fad
 8004f80:	08004fad 	.word	0x08004fad
 8004f84:	08004fad 	.word	0x08004fad
 8004f88:	08004fa5 	.word	0x08004fa5
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f92:	e0d8      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f94:	2302      	movs	r3, #2
 8004f96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f9a:	e0d4      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f9c:	2304      	movs	r3, #4
 8004f9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fa2:	e0d0      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004fa4:	2308      	movs	r3, #8
 8004fa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004faa:	e0cc      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004fac:	2310      	movs	r3, #16
 8004fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fb2:	e0c8      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a5e      	ldr	r2, [pc, #376]	@ (8005134 <UART_SetConfig+0x2d4>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d125      	bne.n	800500a <UART_SetConfig+0x1aa>
 8004fbe:	4b5b      	ldr	r3, [pc, #364]	@ (800512c <UART_SetConfig+0x2cc>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004fc8:	2b30      	cmp	r3, #48	@ 0x30
 8004fca:	d016      	beq.n	8004ffa <UART_SetConfig+0x19a>
 8004fcc:	2b30      	cmp	r3, #48	@ 0x30
 8004fce:	d818      	bhi.n	8005002 <UART_SetConfig+0x1a2>
 8004fd0:	2b20      	cmp	r3, #32
 8004fd2:	d00a      	beq.n	8004fea <UART_SetConfig+0x18a>
 8004fd4:	2b20      	cmp	r3, #32
 8004fd6:	d814      	bhi.n	8005002 <UART_SetConfig+0x1a2>
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d002      	beq.n	8004fe2 <UART_SetConfig+0x182>
 8004fdc:	2b10      	cmp	r3, #16
 8004fde:	d008      	beq.n	8004ff2 <UART_SetConfig+0x192>
 8004fe0:	e00f      	b.n	8005002 <UART_SetConfig+0x1a2>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fe8:	e0ad      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004fea:	2302      	movs	r3, #2
 8004fec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff0:	e0a9      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004ff2:	2304      	movs	r3, #4
 8004ff4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff8:	e0a5      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004ffa:	2308      	movs	r3, #8
 8004ffc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005000:	e0a1      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005002:	2310      	movs	r3, #16
 8005004:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005008:	e09d      	b.n	8005146 <UART_SetConfig+0x2e6>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a4a      	ldr	r2, [pc, #296]	@ (8005138 <UART_SetConfig+0x2d8>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d125      	bne.n	8005060 <UART_SetConfig+0x200>
 8005014:	4b45      	ldr	r3, [pc, #276]	@ (800512c <UART_SetConfig+0x2cc>)
 8005016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800501a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800501e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005020:	d016      	beq.n	8005050 <UART_SetConfig+0x1f0>
 8005022:	2bc0      	cmp	r3, #192	@ 0xc0
 8005024:	d818      	bhi.n	8005058 <UART_SetConfig+0x1f8>
 8005026:	2b80      	cmp	r3, #128	@ 0x80
 8005028:	d00a      	beq.n	8005040 <UART_SetConfig+0x1e0>
 800502a:	2b80      	cmp	r3, #128	@ 0x80
 800502c:	d814      	bhi.n	8005058 <UART_SetConfig+0x1f8>
 800502e:	2b00      	cmp	r3, #0
 8005030:	d002      	beq.n	8005038 <UART_SetConfig+0x1d8>
 8005032:	2b40      	cmp	r3, #64	@ 0x40
 8005034:	d008      	beq.n	8005048 <UART_SetConfig+0x1e8>
 8005036:	e00f      	b.n	8005058 <UART_SetConfig+0x1f8>
 8005038:	2300      	movs	r3, #0
 800503a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800503e:	e082      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005040:	2302      	movs	r3, #2
 8005042:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005046:	e07e      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005048:	2304      	movs	r3, #4
 800504a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800504e:	e07a      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005050:	2308      	movs	r3, #8
 8005052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005056:	e076      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005058:	2310      	movs	r3, #16
 800505a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800505e:	e072      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a35      	ldr	r2, [pc, #212]	@ (800513c <UART_SetConfig+0x2dc>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d12a      	bne.n	80050c0 <UART_SetConfig+0x260>
 800506a:	4b30      	ldr	r3, [pc, #192]	@ (800512c <UART_SetConfig+0x2cc>)
 800506c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005070:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005074:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005078:	d01a      	beq.n	80050b0 <UART_SetConfig+0x250>
 800507a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800507e:	d81b      	bhi.n	80050b8 <UART_SetConfig+0x258>
 8005080:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005084:	d00c      	beq.n	80050a0 <UART_SetConfig+0x240>
 8005086:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800508a:	d815      	bhi.n	80050b8 <UART_SetConfig+0x258>
 800508c:	2b00      	cmp	r3, #0
 800508e:	d003      	beq.n	8005098 <UART_SetConfig+0x238>
 8005090:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005094:	d008      	beq.n	80050a8 <UART_SetConfig+0x248>
 8005096:	e00f      	b.n	80050b8 <UART_SetConfig+0x258>
 8005098:	2300      	movs	r3, #0
 800509a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800509e:	e052      	b.n	8005146 <UART_SetConfig+0x2e6>
 80050a0:	2302      	movs	r3, #2
 80050a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050a6:	e04e      	b.n	8005146 <UART_SetConfig+0x2e6>
 80050a8:	2304      	movs	r3, #4
 80050aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ae:	e04a      	b.n	8005146 <UART_SetConfig+0x2e6>
 80050b0:	2308      	movs	r3, #8
 80050b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050b6:	e046      	b.n	8005146 <UART_SetConfig+0x2e6>
 80050b8:	2310      	movs	r3, #16
 80050ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050be:	e042      	b.n	8005146 <UART_SetConfig+0x2e6>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a17      	ldr	r2, [pc, #92]	@ (8005124 <UART_SetConfig+0x2c4>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d13a      	bne.n	8005140 <UART_SetConfig+0x2e0>
 80050ca:	4b18      	ldr	r3, [pc, #96]	@ (800512c <UART_SetConfig+0x2cc>)
 80050cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80050d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050d8:	d01a      	beq.n	8005110 <UART_SetConfig+0x2b0>
 80050da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050de:	d81b      	bhi.n	8005118 <UART_SetConfig+0x2b8>
 80050e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050e4:	d00c      	beq.n	8005100 <UART_SetConfig+0x2a0>
 80050e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050ea:	d815      	bhi.n	8005118 <UART_SetConfig+0x2b8>
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d003      	beq.n	80050f8 <UART_SetConfig+0x298>
 80050f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050f4:	d008      	beq.n	8005108 <UART_SetConfig+0x2a8>
 80050f6:	e00f      	b.n	8005118 <UART_SetConfig+0x2b8>
 80050f8:	2300      	movs	r3, #0
 80050fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050fe:	e022      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005100:	2302      	movs	r3, #2
 8005102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005106:	e01e      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005108:	2304      	movs	r3, #4
 800510a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800510e:	e01a      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005110:	2308      	movs	r3, #8
 8005112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005116:	e016      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005118:	2310      	movs	r3, #16
 800511a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800511e:	e012      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005120:	efff69f3 	.word	0xefff69f3
 8005124:	40008000 	.word	0x40008000
 8005128:	40013800 	.word	0x40013800
 800512c:	40021000 	.word	0x40021000
 8005130:	40004400 	.word	0x40004400
 8005134:	40004800 	.word	0x40004800
 8005138:	40004c00 	.word	0x40004c00
 800513c:	40005000 	.word	0x40005000
 8005140:	2310      	movs	r3, #16
 8005142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a9f      	ldr	r2, [pc, #636]	@ (80053c8 <UART_SetConfig+0x568>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d17a      	bne.n	8005246 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005150:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005154:	2b08      	cmp	r3, #8
 8005156:	d824      	bhi.n	80051a2 <UART_SetConfig+0x342>
 8005158:	a201      	add	r2, pc, #4	@ (adr r2, 8005160 <UART_SetConfig+0x300>)
 800515a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800515e:	bf00      	nop
 8005160:	08005185 	.word	0x08005185
 8005164:	080051a3 	.word	0x080051a3
 8005168:	0800518d 	.word	0x0800518d
 800516c:	080051a3 	.word	0x080051a3
 8005170:	08005193 	.word	0x08005193
 8005174:	080051a3 	.word	0x080051a3
 8005178:	080051a3 	.word	0x080051a3
 800517c:	080051a3 	.word	0x080051a3
 8005180:	0800519b 	.word	0x0800519b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005184:	f7fe ff76 	bl	8004074 <HAL_RCC_GetPCLK1Freq>
 8005188:	61f8      	str	r0, [r7, #28]
        break;
 800518a:	e010      	b.n	80051ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800518c:	4b8f      	ldr	r3, [pc, #572]	@ (80053cc <UART_SetConfig+0x56c>)
 800518e:	61fb      	str	r3, [r7, #28]
        break;
 8005190:	e00d      	b.n	80051ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005192:	f7fe fed7 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 8005196:	61f8      	str	r0, [r7, #28]
        break;
 8005198:	e009      	b.n	80051ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800519a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800519e:	61fb      	str	r3, [r7, #28]
        break;
 80051a0:	e005      	b.n	80051ae <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80051ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f000 80fb 	beq.w	80053ac <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	685a      	ldr	r2, [r3, #4]
 80051ba:	4613      	mov	r3, r2
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	4413      	add	r3, r2
 80051c0:	69fa      	ldr	r2, [r7, #28]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d305      	bcc.n	80051d2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051cc:	69fa      	ldr	r2, [r7, #28]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d903      	bls.n	80051da <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051d8:	e0e8      	b.n	80053ac <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	2200      	movs	r2, #0
 80051de:	461c      	mov	r4, r3
 80051e0:	4615      	mov	r5, r2
 80051e2:	f04f 0200 	mov.w	r2, #0
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	022b      	lsls	r3, r5, #8
 80051ec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80051f0:	0222      	lsls	r2, r4, #8
 80051f2:	68f9      	ldr	r1, [r7, #12]
 80051f4:	6849      	ldr	r1, [r1, #4]
 80051f6:	0849      	lsrs	r1, r1, #1
 80051f8:	2000      	movs	r0, #0
 80051fa:	4688      	mov	r8, r1
 80051fc:	4681      	mov	r9, r0
 80051fe:	eb12 0a08 	adds.w	sl, r2, r8
 8005202:	eb43 0b09 	adc.w	fp, r3, r9
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	603b      	str	r3, [r7, #0]
 800520e:	607a      	str	r2, [r7, #4]
 8005210:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005214:	4650      	mov	r0, sl
 8005216:	4659      	mov	r1, fp
 8005218:	f7fa ffe8 	bl	80001ec <__aeabi_uldivmod>
 800521c:	4602      	mov	r2, r0
 800521e:	460b      	mov	r3, r1
 8005220:	4613      	mov	r3, r2
 8005222:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800522a:	d308      	bcc.n	800523e <UART_SetConfig+0x3de>
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005232:	d204      	bcs.n	800523e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	60da      	str	r2, [r3, #12]
 800523c:	e0b6      	b.n	80053ac <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005244:	e0b2      	b.n	80053ac <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800524e:	d15e      	bne.n	800530e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005250:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005254:	2b08      	cmp	r3, #8
 8005256:	d828      	bhi.n	80052aa <UART_SetConfig+0x44a>
 8005258:	a201      	add	r2, pc, #4	@ (adr r2, 8005260 <UART_SetConfig+0x400>)
 800525a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800525e:	bf00      	nop
 8005260:	08005285 	.word	0x08005285
 8005264:	0800528d 	.word	0x0800528d
 8005268:	08005295 	.word	0x08005295
 800526c:	080052ab 	.word	0x080052ab
 8005270:	0800529b 	.word	0x0800529b
 8005274:	080052ab 	.word	0x080052ab
 8005278:	080052ab 	.word	0x080052ab
 800527c:	080052ab 	.word	0x080052ab
 8005280:	080052a3 	.word	0x080052a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005284:	f7fe fef6 	bl	8004074 <HAL_RCC_GetPCLK1Freq>
 8005288:	61f8      	str	r0, [r7, #28]
        break;
 800528a:	e014      	b.n	80052b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800528c:	f7fe ff08 	bl	80040a0 <HAL_RCC_GetPCLK2Freq>
 8005290:	61f8      	str	r0, [r7, #28]
        break;
 8005292:	e010      	b.n	80052b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005294:	4b4d      	ldr	r3, [pc, #308]	@ (80053cc <UART_SetConfig+0x56c>)
 8005296:	61fb      	str	r3, [r7, #28]
        break;
 8005298:	e00d      	b.n	80052b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800529a:	f7fe fe53 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 800529e:	61f8      	str	r0, [r7, #28]
        break;
 80052a0:	e009      	b.n	80052b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052a6:	61fb      	str	r3, [r7, #28]
        break;
 80052a8:	e005      	b.n	80052b6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052aa:	2300      	movs	r3, #0
 80052ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80052b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d077      	beq.n	80053ac <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	005a      	lsls	r2, r3, #1
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	085b      	lsrs	r3, r3, #1
 80052c6:	441a      	add	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052d0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	2b0f      	cmp	r3, #15
 80052d6:	d916      	bls.n	8005306 <UART_SetConfig+0x4a6>
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052de:	d212      	bcs.n	8005306 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	f023 030f 	bic.w	r3, r3, #15
 80052e8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	085b      	lsrs	r3, r3, #1
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	f003 0307 	and.w	r3, r3, #7
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	8afb      	ldrh	r3, [r7, #22]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	8afa      	ldrh	r2, [r7, #22]
 8005302:	60da      	str	r2, [r3, #12]
 8005304:	e052      	b.n	80053ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800530c:	e04e      	b.n	80053ac <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800530e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005312:	2b08      	cmp	r3, #8
 8005314:	d827      	bhi.n	8005366 <UART_SetConfig+0x506>
 8005316:	a201      	add	r2, pc, #4	@ (adr r2, 800531c <UART_SetConfig+0x4bc>)
 8005318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800531c:	08005341 	.word	0x08005341
 8005320:	08005349 	.word	0x08005349
 8005324:	08005351 	.word	0x08005351
 8005328:	08005367 	.word	0x08005367
 800532c:	08005357 	.word	0x08005357
 8005330:	08005367 	.word	0x08005367
 8005334:	08005367 	.word	0x08005367
 8005338:	08005367 	.word	0x08005367
 800533c:	0800535f 	.word	0x0800535f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005340:	f7fe fe98 	bl	8004074 <HAL_RCC_GetPCLK1Freq>
 8005344:	61f8      	str	r0, [r7, #28]
        break;
 8005346:	e014      	b.n	8005372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005348:	f7fe feaa 	bl	80040a0 <HAL_RCC_GetPCLK2Freq>
 800534c:	61f8      	str	r0, [r7, #28]
        break;
 800534e:	e010      	b.n	8005372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005350:	4b1e      	ldr	r3, [pc, #120]	@ (80053cc <UART_SetConfig+0x56c>)
 8005352:	61fb      	str	r3, [r7, #28]
        break;
 8005354:	e00d      	b.n	8005372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005356:	f7fe fdf5 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 800535a:	61f8      	str	r0, [r7, #28]
        break;
 800535c:	e009      	b.n	8005372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800535e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005362:	61fb      	str	r3, [r7, #28]
        break;
 8005364:	e005      	b.n	8005372 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005366:	2300      	movs	r3, #0
 8005368:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005370:	bf00      	nop
    }

    if (pclk != 0U)
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d019      	beq.n	80053ac <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	085a      	lsrs	r2, r3, #1
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	441a      	add	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	fbb2 f3f3 	udiv	r3, r2, r3
 800538a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	2b0f      	cmp	r3, #15
 8005390:	d909      	bls.n	80053a6 <UART_SetConfig+0x546>
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005398:	d205      	bcs.n	80053a6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	b29a      	uxth	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	60da      	str	r2, [r3, #12]
 80053a4:	e002      	b.n	80053ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2200      	movs	r2, #0
 80053b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80053b8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3728      	adds	r7, #40	@ 0x28
 80053c0:	46bd      	mov	sp, r7
 80053c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053c6:	bf00      	nop
 80053c8:	40008000 	.word	0x40008000
 80053cc:	00f42400 	.word	0x00f42400

080053d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053dc:	f003 0308 	and.w	r3, r3, #8
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00a      	beq.n	80053fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00a      	beq.n	800541c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00a      	beq.n	800543e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005442:	f003 0304 	and.w	r3, r3, #4
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00a      	beq.n	8005460 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005464:	f003 0310 	and.w	r3, r3, #16
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00a      	beq.n	8005482 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005486:	f003 0320 	and.w	r3, r3, #32
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00a      	beq.n	80054a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d01a      	beq.n	80054e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054ce:	d10a      	bne.n	80054e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	430a      	orrs	r2, r1
 80054e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00a      	beq.n	8005508 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	430a      	orrs	r2, r1
 8005506:	605a      	str	r2, [r3, #4]
  }
}
 8005508:	bf00      	nop
 800550a:	370c      	adds	r7, #12
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b098      	sub	sp, #96	@ 0x60
 8005518:	af02      	add	r7, sp, #8
 800551a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005524:	f7fc fbce 	bl	8001cc4 <HAL_GetTick>
 8005528:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b08      	cmp	r3, #8
 8005536:	d12e      	bne.n	8005596 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005538:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800553c:	9300      	str	r3, [sp, #0]
 800553e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005540:	2200      	movs	r2, #0
 8005542:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f88c 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d021      	beq.n	8005596 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800555a:	e853 3f00 	ldrex	r3, [r3]
 800555e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005562:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005566:	653b      	str	r3, [r7, #80]	@ 0x50
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	461a      	mov	r2, r3
 800556e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005570:	647b      	str	r3, [r7, #68]	@ 0x44
 8005572:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005574:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005576:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005578:	e841 2300 	strex	r3, r2, [r1]
 800557c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800557e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1e6      	bne.n	8005552 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2220      	movs	r2, #32
 8005588:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e062      	b.n	800565c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0304 	and.w	r3, r3, #4
 80055a0:	2b04      	cmp	r3, #4
 80055a2:	d149      	bne.n	8005638 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055a8:	9300      	str	r3, [sp, #0]
 80055aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055ac:	2200      	movs	r2, #0
 80055ae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f856 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d03c      	beq.n	8005638 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c6:	e853 3f00 	ldrex	r3, [r3]
 80055ca:	623b      	str	r3, [r7, #32]
   return(result);
 80055cc:	6a3b      	ldr	r3, [r7, #32]
 80055ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	461a      	mov	r2, r3
 80055da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80055de:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055e4:	e841 2300 	strex	r3, r2, [r1]
 80055e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1e6      	bne.n	80055be <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	3308      	adds	r3, #8
 80055f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	e853 3f00 	ldrex	r3, [r3]
 80055fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f023 0301 	bic.w	r3, r3, #1
 8005606:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	3308      	adds	r3, #8
 800560e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005610:	61fa      	str	r2, [r7, #28]
 8005612:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005614:	69b9      	ldr	r1, [r7, #24]
 8005616:	69fa      	ldr	r2, [r7, #28]
 8005618:	e841 2300 	strex	r3, r2, [r1]
 800561c:	617b      	str	r3, [r7, #20]
   return(result);
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1e5      	bne.n	80055f0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2220      	movs	r2, #32
 8005628:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e011      	b.n	800565c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2220      	movs	r2, #32
 800563c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2220      	movs	r2, #32
 8005642:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3758      	adds	r7, #88	@ 0x58
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	603b      	str	r3, [r7, #0]
 8005670:	4613      	mov	r3, r2
 8005672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005674:	e04f      	b.n	8005716 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800567c:	d04b      	beq.n	8005716 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800567e:	f7fc fb21 	bl	8001cc4 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	69ba      	ldr	r2, [r7, #24]
 800568a:	429a      	cmp	r2, r3
 800568c:	d302      	bcc.n	8005694 <UART_WaitOnFlagUntilTimeout+0x30>
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d101      	bne.n	8005698 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005694:	2303      	movs	r3, #3
 8005696:	e04e      	b.n	8005736 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0304 	and.w	r3, r3, #4
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d037      	beq.n	8005716 <UART_WaitOnFlagUntilTimeout+0xb2>
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	2b80      	cmp	r3, #128	@ 0x80
 80056aa:	d034      	beq.n	8005716 <UART_WaitOnFlagUntilTimeout+0xb2>
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	2b40      	cmp	r3, #64	@ 0x40
 80056b0:	d031      	beq.n	8005716 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	69db      	ldr	r3, [r3, #28]
 80056b8:	f003 0308 	and.w	r3, r3, #8
 80056bc:	2b08      	cmp	r3, #8
 80056be:	d110      	bne.n	80056e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2208      	movs	r2, #8
 80056c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f000 f838 	bl	800573e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2208      	movs	r2, #8
 80056d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e029      	b.n	8005736 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	69db      	ldr	r3, [r3, #28]
 80056e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056f0:	d111      	bne.n	8005716 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056fc:	68f8      	ldr	r0, [r7, #12]
 80056fe:	f000 f81e 	bl	800573e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2220      	movs	r2, #32
 8005706:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2200      	movs	r2, #0
 800570e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e00f      	b.n	8005736 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	69da      	ldr	r2, [r3, #28]
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	4013      	ands	r3, r2
 8005720:	68ba      	ldr	r2, [r7, #8]
 8005722:	429a      	cmp	r2, r3
 8005724:	bf0c      	ite	eq
 8005726:	2301      	moveq	r3, #1
 8005728:	2300      	movne	r3, #0
 800572a:	b2db      	uxtb	r3, r3
 800572c:	461a      	mov	r2, r3
 800572e:	79fb      	ldrb	r3, [r7, #7]
 8005730:	429a      	cmp	r2, r3
 8005732:	d0a0      	beq.n	8005676 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}

0800573e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800573e:	b480      	push	{r7}
 8005740:	b095      	sub	sp, #84	@ 0x54
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800574e:	e853 3f00 	ldrex	r3, [r3]
 8005752:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005756:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800575a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	461a      	mov	r2, r3
 8005762:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005764:	643b      	str	r3, [r7, #64]	@ 0x40
 8005766:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005768:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800576a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800576c:	e841 2300 	strex	r3, r2, [r1]
 8005770:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1e6      	bne.n	8005746 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	3308      	adds	r3, #8
 800577e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005780:	6a3b      	ldr	r3, [r7, #32]
 8005782:	e853 3f00 	ldrex	r3, [r3]
 8005786:	61fb      	str	r3, [r7, #28]
   return(result);
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	f023 0301 	bic.w	r3, r3, #1
 800578e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	3308      	adds	r3, #8
 8005796:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005798:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800579a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800579e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057a0:	e841 2300 	strex	r3, r2, [r1]
 80057a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1e5      	bne.n	8005778 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d118      	bne.n	80057e6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	e853 3f00 	ldrex	r3, [r3]
 80057c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	f023 0310 	bic.w	r3, r3, #16
 80057c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	461a      	mov	r2, r3
 80057d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057d2:	61bb      	str	r3, [r7, #24]
 80057d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d6:	6979      	ldr	r1, [r7, #20]
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	e841 2300 	strex	r3, r2, [r1]
 80057de:	613b      	str	r3, [r7, #16]
   return(result);
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1e6      	bne.n	80057b4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80057fa:	bf00      	nop
 80057fc:	3754      	adds	r7, #84	@ 0x54
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr

08005806 <memset>:
 8005806:	4402      	add	r2, r0
 8005808:	4603      	mov	r3, r0
 800580a:	4293      	cmp	r3, r2
 800580c:	d100      	bne.n	8005810 <memset+0xa>
 800580e:	4770      	bx	lr
 8005810:	f803 1b01 	strb.w	r1, [r3], #1
 8005814:	e7f9      	b.n	800580a <memset+0x4>
	...

08005818 <__libc_init_array>:
 8005818:	b570      	push	{r4, r5, r6, lr}
 800581a:	4d0d      	ldr	r5, [pc, #52]	@ (8005850 <__libc_init_array+0x38>)
 800581c:	4c0d      	ldr	r4, [pc, #52]	@ (8005854 <__libc_init_array+0x3c>)
 800581e:	1b64      	subs	r4, r4, r5
 8005820:	10a4      	asrs	r4, r4, #2
 8005822:	2600      	movs	r6, #0
 8005824:	42a6      	cmp	r6, r4
 8005826:	d109      	bne.n	800583c <__libc_init_array+0x24>
 8005828:	4d0b      	ldr	r5, [pc, #44]	@ (8005858 <__libc_init_array+0x40>)
 800582a:	4c0c      	ldr	r4, [pc, #48]	@ (800585c <__libc_init_array+0x44>)
 800582c:	f000 f818 	bl	8005860 <_init>
 8005830:	1b64      	subs	r4, r4, r5
 8005832:	10a4      	asrs	r4, r4, #2
 8005834:	2600      	movs	r6, #0
 8005836:	42a6      	cmp	r6, r4
 8005838:	d105      	bne.n	8005846 <__libc_init_array+0x2e>
 800583a:	bd70      	pop	{r4, r5, r6, pc}
 800583c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005840:	4798      	blx	r3
 8005842:	3601      	adds	r6, #1
 8005844:	e7ee      	b.n	8005824 <__libc_init_array+0xc>
 8005846:	f855 3b04 	ldr.w	r3, [r5], #4
 800584a:	4798      	blx	r3
 800584c:	3601      	adds	r6, #1
 800584e:	e7f2      	b.n	8005836 <__libc_init_array+0x1e>
 8005850:	08005f78 	.word	0x08005f78
 8005854:	08005f78 	.word	0x08005f78
 8005858:	08005f78 	.word	0x08005f78
 800585c:	08005f7c 	.word	0x08005f7c

08005860 <_init>:
 8005860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005862:	bf00      	nop
 8005864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005866:	bc08      	pop	{r3}
 8005868:	469e      	mov	lr, r3
 800586a:	4770      	bx	lr

0800586c <_fini>:
 800586c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800586e:	bf00      	nop
 8005870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005872:	bc08      	pop	{r3}
 8005874:	469e      	mov	lr, r3
 8005876:	4770      	bx	lr
