$date
	Mon Sep 18 11:34:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX8x1_tb $end
$var wire 1 ! y $end
$var reg 8 " data [7:0] $end
$var reg 3 # sett [2:0] $end
$scope module uut $end
$var wire 8 $ data [7:0] $end
$var wire 3 % sett [2:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#2
b10001101 "
b10001101 $
#4
1!
b0 #
b0 %
#6
0!
b1 #
b1 %
#8
1!
b10 #
b10 %
#10
1!
b11 #
b11 %
#12
0!
b100 #
b100 %
#14
b101 #
b101 %
#16
b110 #
b110 %
#18
1!
b111 #
b111 %
#40
