library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.numeric_std.all;

entity test_counter_2 is
end entity test_counter_2;

architecture test of test_counter_2 is
  signal t_Clk, t_Enable_1, t_Enable_10, t_Direction, t_Init : std_logic;
  signal t_Q_1, t_Q_10 : std_logic_vector(3 downto 0);

  
component BCD_counter is
  port(
       Clk, Enable, Direction, Init : in std_logic;
       Q : out std_logic_vector(3 downto 0));
end component BCD_counter;

begin
 DUT_1: BCD_counter port map(t_Clk,t_Enable_1,t_Direction,t_Init,t_Q_1);
 DUT_10: BCD_counter port map(t_Clk,t_Enable_10,t_Direction,t_Init,t_Q_10);

process
begin

end architecture test;