<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='162' type='416'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='160'>// Vector bitwise select: similar to ISD::VSELECT but not all bits within an
  // element must be identical.</doc>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='151709' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='151709' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1800' c='_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12385' u='r' c='_ZL15tryCombineToBSLPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
