ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  64:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  65:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f4xx_hal_msp.c ****   */
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 73 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 73 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 3


  43              		.loc 1 73 3 view .LVU3
  44 0008 0E4B     		ldr	r3, .L3
  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 73 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 73 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 74 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 74 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 74 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 74 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 74 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* Peripheral interrupt init */
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* RCC_IRQn interrupt configuration */
  80:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
  72              		.loc 1 80 3 view .LVU13
  73 0030 0A46     		mov	r2, r1
  74 0032 0520     		movs	r0, #5
  75 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL0:
  81:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_EnableIRQ(RCC_IRQn);
  77              		.loc 1 81 3 view .LVU14
  78 0038 0520     		movs	r0, #5
  79 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  80              	.LVL1:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  86:Core/Src/stm32f4xx_hal_msp.c **** }
  81              		.loc 1 86 1 is_stmt 0 view .LVU15
  82 003e 03B0     		add	sp, sp, #12
  83              		.cfi_def_cfa_offset 4
  84              		@ sp needed
  85 0040 5DF804FB 		ldr	pc, [sp], #4
  86              	.L4:
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 4


  87              		.align	2
  88              	.L3:
  89 0044 00380240 		.word	1073887232
  90              		.cfi_endproc
  91              	.LFE130:
  93              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_I2C_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	HAL_I2C_MspInit:
 102              	.LVL2:
 103              	.LFB131:
  87:Core/Src/stm32f4xx_hal_msp.c **** 
  88:Core/Src/stm32f4xx_hal_msp.c **** /**
  89:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  90:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  91:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  92:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  93:Core/Src/stm32f4xx_hal_msp.c **** */
  94:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  95:Core/Src/stm32f4xx_hal_msp.c **** {
 104              		.loc 1 95 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 40
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 95 1 is_stmt 0 view .LVU17
 109 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 110              		.cfi_def_cfa_offset 24
 111              		.cfi_offset 4, -24
 112              		.cfi_offset 5, -20
 113              		.cfi_offset 6, -16
 114              		.cfi_offset 7, -12
 115              		.cfi_offset 8, -8
 116              		.cfi_offset 14, -4
 117 0004 8AB0     		sub	sp, sp, #40
 118              		.cfi_def_cfa_offset 64
  96:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 96 3 is_stmt 1 view .LVU18
 120              		.loc 1 96 20 is_stmt 0 view .LVU19
 121 0006 0023     		movs	r3, #0
 122 0008 0593     		str	r3, [sp, #20]
 123 000a 0693     		str	r3, [sp, #24]
 124 000c 0793     		str	r3, [sp, #28]
 125 000e 0893     		str	r3, [sp, #32]
 126 0010 0993     		str	r3, [sp, #36]
  97:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 127              		.loc 1 97 3 is_stmt 1 view .LVU20
 128              		.loc 1 97 10 is_stmt 0 view .LVU21
 129 0012 0368     		ldr	r3, [r0]
 130              		.loc 1 97 5 view .LVU22
 131 0014 354A     		ldr	r2, .L11
 132 0016 9342     		cmp	r3, r2
 133 0018 05D0     		beq	.L9
  98:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 5


  99:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 101:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 105:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 106:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 107:Core/Src/stm32f4xx_hal_msp.c ****     */
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 116:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c ****   }
 121:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 134              		.loc 1 121 8 is_stmt 1 view .LVU23
 135              		.loc 1 121 10 is_stmt 0 view .LVU24
 136 001a 354A     		ldr	r2, .L11+4
 137 001c 9342     		cmp	r3, r2
 138 001e 27D0     		beq	.L10
 139              	.LVL3:
 140              	.L5:
 122:Core/Src/stm32f4xx_hal_msp.c ****   {
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 128:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 129:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 130:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 131:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 132:Core/Src/stm32f4xx_hal_msp.c ****     */
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 137:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 141:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 142:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 143:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 144:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 145:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 148:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 6


 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 152:Core/Src/stm32f4xx_hal_msp.c ****   }
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 154:Core/Src/stm32f4xx_hal_msp.c **** }
 141              		.loc 1 154 1 view .LVU25
 142 0020 0AB0     		add	sp, sp, #40
 143              		.cfi_remember_state
 144              		.cfi_def_cfa_offset 24
 145              		@ sp needed
 146 0022 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 147              	.LVL4:
 148              	.L9:
 149              		.cfi_restore_state
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 150              		.loc 1 103 5 is_stmt 1 view .LVU26
 151              	.LBB4:
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 152              		.loc 1 103 5 view .LVU27
 153 0026 0025     		movs	r5, #0
 154 0028 0095     		str	r5, [sp]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 155              		.loc 1 103 5 view .LVU28
 156 002a 324C     		ldr	r4, .L11+8
 157 002c 236B     		ldr	r3, [r4, #48]
 158 002e 43F00203 		orr	r3, r3, #2
 159 0032 2363     		str	r3, [r4, #48]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 160              		.loc 1 103 5 view .LVU29
 161 0034 236B     		ldr	r3, [r4, #48]
 162 0036 03F00203 		and	r3, r3, #2
 163 003a 0093     		str	r3, [sp]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 164              		.loc 1 103 5 view .LVU30
 165 003c 009B     		ldr	r3, [sp]
 166              	.LBE4:
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 167              		.loc 1 103 5 view .LVU31
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 168              		.loc 1 108 5 view .LVU32
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 169              		.loc 1 108 25 is_stmt 0 view .LVU33
 170 003e 4FF41073 		mov	r3, #576
 171 0042 0593     		str	r3, [sp, #20]
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 109 5 is_stmt 1 view .LVU34
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 109 26 is_stmt 0 view .LVU35
 174 0044 1223     		movs	r3, #18
 175 0046 0693     		str	r3, [sp, #24]
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 176              		.loc 1 110 5 is_stmt 1 view .LVU36
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 177              		.loc 1 110 26 is_stmt 0 view .LVU37
 178 0048 0795     		str	r5, [sp, #28]
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 7


 179              		.loc 1 111 5 is_stmt 1 view .LVU38
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 180              		.loc 1 111 27 is_stmt 0 view .LVU39
 181 004a 0323     		movs	r3, #3
 182 004c 0893     		str	r3, [sp, #32]
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 183              		.loc 1 112 5 is_stmt 1 view .LVU40
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 184              		.loc 1 112 31 is_stmt 0 view .LVU41
 185 004e 0423     		movs	r3, #4
 186 0050 0993     		str	r3, [sp, #36]
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 187              		.loc 1 113 5 is_stmt 1 view .LVU42
 188 0052 05A9     		add	r1, sp, #20
 189 0054 2848     		ldr	r0, .L11+12
 190              	.LVL5:
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 191              		.loc 1 113 5 is_stmt 0 view .LVU43
 192 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 193              	.LVL6:
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 194              		.loc 1 116 5 is_stmt 1 view .LVU44
 195              	.LBB5:
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 196              		.loc 1 116 5 view .LVU45
 197 005a 0195     		str	r5, [sp, #4]
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 198              		.loc 1 116 5 view .LVU46
 199 005c 236C     		ldr	r3, [r4, #64]
 200 005e 43F40013 		orr	r3, r3, #2097152
 201 0062 2364     		str	r3, [r4, #64]
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 202              		.loc 1 116 5 view .LVU47
 203 0064 236C     		ldr	r3, [r4, #64]
 204 0066 03F40013 		and	r3, r3, #2097152
 205 006a 0193     		str	r3, [sp, #4]
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 206              		.loc 1 116 5 view .LVU48
 207 006c 019B     		ldr	r3, [sp, #4]
 208              	.LBE5:
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 209              		.loc 1 116 5 view .LVU49
 210 006e D7E7     		b	.L5
 211              	.LVL7:
 212              	.L10:
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 213              		.loc 1 127 5 view .LVU50
 214              	.LBB6:
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 215              		.loc 1 127 5 view .LVU51
 216 0070 0025     		movs	r5, #0
 217 0072 0295     		str	r5, [sp, #8]
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 218              		.loc 1 127 5 view .LVU52
 219 0074 1F4C     		ldr	r4, .L11+8
 220 0076 236B     		ldr	r3, [r4, #48]
 221 0078 43F00403 		orr	r3, r3, #4
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 8


 222 007c 2363     		str	r3, [r4, #48]
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 223              		.loc 1 127 5 view .LVU53
 224 007e 236B     		ldr	r3, [r4, #48]
 225 0080 03F00403 		and	r3, r3, #4
 226 0084 0293     		str	r3, [sp, #8]
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 227              		.loc 1 127 5 view .LVU54
 228 0086 029B     		ldr	r3, [sp, #8]
 229              	.LBE6:
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 230              		.loc 1 127 5 view .LVU55
 128:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 231              		.loc 1 128 5 view .LVU56
 232              	.LBB7:
 128:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 233              		.loc 1 128 5 view .LVU57
 234 0088 0395     		str	r5, [sp, #12]
 128:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 235              		.loc 1 128 5 view .LVU58
 236 008a 236B     		ldr	r3, [r4, #48]
 237 008c 43F00103 		orr	r3, r3, #1
 238 0090 2363     		str	r3, [r4, #48]
 128:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 239              		.loc 1 128 5 view .LVU59
 240 0092 236B     		ldr	r3, [r4, #48]
 241 0094 03F00103 		and	r3, r3, #1
 242 0098 0393     		str	r3, [sp, #12]
 128:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 243              		.loc 1 128 5 view .LVU60
 244 009a 039B     		ldr	r3, [sp, #12]
 245              	.LBE7:
 128:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 246              		.loc 1 128 5 view .LVU61
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 247              		.loc 1 133 5 view .LVU62
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 248              		.loc 1 133 25 is_stmt 0 view .LVU63
 249 009c 4FF40073 		mov	r3, #512
 250 00a0 0593     		str	r3, [sp, #20]
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 134 5 is_stmt 1 view .LVU64
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 134 26 is_stmt 0 view .LVU65
 253 00a2 4FF01208 		mov	r8, #18
 254 00a6 CDF81880 		str	r8, [sp, #24]
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 255              		.loc 1 135 5 is_stmt 1 view .LVU66
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 256              		.loc 1 135 26 is_stmt 0 view .LVU67
 257 00aa 0795     		str	r5, [sp, #28]
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 258              		.loc 1 136 5 is_stmt 1 view .LVU68
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 259              		.loc 1 136 27 is_stmt 0 view .LVU69
 260 00ac 0327     		movs	r7, #3
 261 00ae 0897     		str	r7, [sp, #32]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 9


 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 262              		.loc 1 137 5 is_stmt 1 view .LVU70
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 263              		.loc 1 137 31 is_stmt 0 view .LVU71
 264 00b0 0426     		movs	r6, #4
 265 00b2 0996     		str	r6, [sp, #36]
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 266              		.loc 1 138 5 is_stmt 1 view .LVU72
 267 00b4 05A9     		add	r1, sp, #20
 268 00b6 1148     		ldr	r0, .L11+16
 269              	.LVL8:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 270              		.loc 1 138 5 is_stmt 0 view .LVU73
 271 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 272              	.LVL9:
 140:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 273              		.loc 1 140 5 is_stmt 1 view .LVU74
 140:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 274              		.loc 1 140 25 is_stmt 0 view .LVU75
 275 00bc 4FF48073 		mov	r3, #256
 276 00c0 0593     		str	r3, [sp, #20]
 141:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 277              		.loc 1 141 5 is_stmt 1 view .LVU76
 141:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 278              		.loc 1 141 26 is_stmt 0 view .LVU77
 279 00c2 CDF81880 		str	r8, [sp, #24]
 142:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 280              		.loc 1 142 5 is_stmt 1 view .LVU78
 142:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 281              		.loc 1 142 26 is_stmt 0 view .LVU79
 282 00c6 0795     		str	r5, [sp, #28]
 143:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 283              		.loc 1 143 5 is_stmt 1 view .LVU80
 143:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 284              		.loc 1 143 27 is_stmt 0 view .LVU81
 285 00c8 0897     		str	r7, [sp, #32]
 144:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 286              		.loc 1 144 5 is_stmt 1 view .LVU82
 144:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 287              		.loc 1 144 31 is_stmt 0 view .LVU83
 288 00ca 0996     		str	r6, [sp, #36]
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 289              		.loc 1 145 5 is_stmt 1 view .LVU84
 290 00cc 05A9     		add	r1, sp, #20
 291 00ce 0C48     		ldr	r0, .L11+20
 292 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL10:
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 294              		.loc 1 148 5 view .LVU85
 295              	.LBB8:
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 296              		.loc 1 148 5 view .LVU86
 297 00d4 0495     		str	r5, [sp, #16]
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 298              		.loc 1 148 5 view .LVU87
 299 00d6 236C     		ldr	r3, [r4, #64]
 300 00d8 43F40003 		orr	r3, r3, #8388608
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 10


 301 00dc 2364     		str	r3, [r4, #64]
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 302              		.loc 1 148 5 view .LVU88
 303 00de 236C     		ldr	r3, [r4, #64]
 304 00e0 03F40003 		and	r3, r3, #8388608
 305 00e4 0493     		str	r3, [sp, #16]
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 306              		.loc 1 148 5 view .LVU89
 307 00e6 049B     		ldr	r3, [sp, #16]
 308              	.LBE8:
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 309              		.loc 1 148 5 view .LVU90
 310              		.loc 1 154 1 is_stmt 0 view .LVU91
 311 00e8 9AE7     		b	.L5
 312              	.L12:
 313 00ea 00BF     		.align	2
 314              	.L11:
 315 00ec 00540040 		.word	1073763328
 316 00f0 005C0040 		.word	1073765376
 317 00f4 00380240 		.word	1073887232
 318 00f8 00040240 		.word	1073873920
 319 00fc 00080240 		.word	1073874944
 320 0100 00000240 		.word	1073872896
 321              		.cfi_endproc
 322              	.LFE131:
 324              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 325              		.align	1
 326              		.global	HAL_I2C_MspDeInit
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu fpv4-sp-d16
 332              	HAL_I2C_MspDeInit:
 333              	.LVL11:
 334              	.LFB132:
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c **** /**
 157:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 158:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 159:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 160:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32f4xx_hal_msp.c **** */
 162:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 163:Core/Src/stm32f4xx_hal_msp.c **** {
 335              		.loc 1 163 1 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		.loc 1 163 1 is_stmt 0 view .LVU93
 340 0000 10B5     		push	{r4, lr}
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 4, -8
 343              		.cfi_offset 14, -4
 164:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 344              		.loc 1 164 3 is_stmt 1 view .LVU94
 345              		.loc 1 164 10 is_stmt 0 view .LVU95
 346 0002 0368     		ldr	r3, [r0]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 11


 347              		.loc 1 164 5 view .LVU96
 348 0004 144A     		ldr	r2, .L19
 349 0006 9342     		cmp	r3, r2
 350 0008 03D0     		beq	.L17
 165:Core/Src/stm32f4xx_hal_msp.c ****   {
 166:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 169:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 170:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 173:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 174:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 175:Core/Src/stm32f4xx_hal_msp.c ****     */
 176:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 183:Core/Src/stm32f4xx_hal_msp.c ****   }
 184:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 351              		.loc 1 184 8 is_stmt 1 view .LVU97
 352              		.loc 1 184 10 is_stmt 0 view .LVU98
 353 000a 144A     		ldr	r2, .L19+4
 354 000c 9342     		cmp	r3, r2
 355 000e 11D0     		beq	.L18
 356              	.LVL12:
 357              	.L13:
 185:Core/Src/stm32f4xx_hal_msp.c ****   {
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 189:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 190:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 193:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 194:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 195:Core/Src/stm32f4xx_hal_msp.c ****     */
 196:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 203:Core/Src/stm32f4xx_hal_msp.c ****   }
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c **** }
 358              		.loc 1 205 1 view .LVU99
 359 0010 10BD     		pop	{r4, pc}
 360              	.LVL13:
 361              	.L17:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 12


 362              		.loc 1 170 5 is_stmt 1 view .LVU100
 363 0012 02F5F232 		add	r2, r2, #123904
 364 0016 136C     		ldr	r3, [r2, #64]
 365 0018 23F40013 		bic	r3, r3, #2097152
 366 001c 1364     		str	r3, [r2, #64]
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 367              		.loc 1 176 5 view .LVU101
 368 001e 104C     		ldr	r4, .L19+8
 369 0020 4021     		movs	r1, #64
 370 0022 2046     		mov	r0, r4
 371              	.LVL14:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 372              		.loc 1 176 5 is_stmt 0 view .LVU102
 373 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 374              	.LVL15:
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 375              		.loc 1 178 5 is_stmt 1 view .LVU103
 376 0028 4FF40071 		mov	r1, #512
 377 002c 2046     		mov	r0, r4
 378 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 379              	.LVL16:
 380 0032 EDE7     		b	.L13
 381              	.LVL17:
 382              	.L18:
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 383              		.loc 1 190 5 view .LVU104
 384 0034 02F5EE32 		add	r2, r2, #121856
 385 0038 136C     		ldr	r3, [r2, #64]
 386 003a 23F40003 		bic	r3, r3, #8388608
 387 003e 1364     		str	r3, [r2, #64]
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 388              		.loc 1 196 5 view .LVU105
 389 0040 4FF40071 		mov	r1, #512
 390 0044 0748     		ldr	r0, .L19+12
 391              	.LVL18:
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 392              		.loc 1 196 5 is_stmt 0 view .LVU106
 393 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 394              	.LVL19:
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 395              		.loc 1 198 5 is_stmt 1 view .LVU107
 396 004a 4FF48071 		mov	r1, #256
 397 004e 0648     		ldr	r0, .L19+16
 398 0050 FFF7FEFF 		bl	HAL_GPIO_DeInit
 399              	.LVL20:
 400              		.loc 1 205 1 is_stmt 0 view .LVU108
 401 0054 DCE7     		b	.L13
 402              	.L20:
 403 0056 00BF     		.align	2
 404              	.L19:
 405 0058 00540040 		.word	1073763328
 406 005c 005C0040 		.word	1073765376
 407 0060 00040240 		.word	1073873920
 408 0064 00080240 		.word	1073874944
 409 0068 00000240 		.word	1073872896
 410              		.cfi_endproc
 411              	.LFE132:
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 13


 413              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 414              		.align	1
 415              		.global	HAL_TIM_Encoder_MspInit
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 419              		.fpu fpv4-sp-d16
 421              	HAL_TIM_Encoder_MspInit:
 422              	.LVL21:
 423              	.LFB133:
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c **** /**
 208:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
 209:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 210:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 211:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 212:Core/Src/stm32f4xx_hal_msp.c **** */
 213:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 214:Core/Src/stm32f4xx_hal_msp.c **** {
 424              		.loc 1 214 1 is_stmt 1 view -0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 40
 427              		@ frame_needed = 0, uses_anonymous_args = 0
 428              		.loc 1 214 1 is_stmt 0 view .LVU110
 429 0000 30B5     		push	{r4, r5, lr}
 430              		.cfi_def_cfa_offset 12
 431              		.cfi_offset 4, -12
 432              		.cfi_offset 5, -8
 433              		.cfi_offset 14, -4
 434 0002 8BB0     		sub	sp, sp, #44
 435              		.cfi_def_cfa_offset 56
 215:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 436              		.loc 1 215 3 is_stmt 1 view .LVU111
 437              		.loc 1 215 20 is_stmt 0 view .LVU112
 438 0004 0023     		movs	r3, #0
 439 0006 0593     		str	r3, [sp, #20]
 440 0008 0693     		str	r3, [sp, #24]
 441 000a 0793     		str	r3, [sp, #28]
 442 000c 0893     		str	r3, [sp, #32]
 443 000e 0993     		str	r3, [sp, #36]
 216:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 444              		.loc 1 216 3 is_stmt 1 view .LVU113
 445              		.loc 1 216 18 is_stmt 0 view .LVU114
 446 0010 0368     		ldr	r3, [r0]
 447              		.loc 1 216 5 view .LVU115
 448 0012 314A     		ldr	r2, .L27
 449 0014 9342     		cmp	r3, r2
 450 0016 04D0     		beq	.L25
 217:Core/Src/stm32f4xx_hal_msp.c ****   {
 218:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 220:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 221:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 222:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 14


 226:Core/Src/stm32f4xx_hal_msp.c ****     PE9     ------> TIM1_CH1
 227:Core/Src/stm32f4xx_hal_msp.c ****     PE11     ------> TIM1_CH2
 228:Core/Src/stm32f4xx_hal_msp.c ****     */
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 234:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 238:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 239:Core/Src/stm32f4xx_hal_msp.c ****   }
 240:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM4)
 451              		.loc 1 240 8 is_stmt 1 view .LVU116
 452              		.loc 1 240 10 is_stmt 0 view .LVU117
 453 0018 304A     		ldr	r2, .L27+4
 454 001a 9342     		cmp	r3, r2
 455 001c 25D0     		beq	.L26
 456              	.LVL22:
 457              	.L21:
 241:Core/Src/stm32f4xx_hal_msp.c ****   {
 242:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 245:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 246:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 249:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 250:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 251:Core/Src/stm32f4xx_hal_msp.c ****     PD12     ------> TIM4_CH1
 252:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 253:Core/Src/stm32f4xx_hal_msp.c ****     */
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 258:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 266:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 268:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 271:Core/Src/stm32f4xx_hal_msp.c ****   }
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c **** }
 458              		.loc 1 273 1 view .LVU118
 459 001e 0BB0     		add	sp, sp, #44
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 15


 460              		.cfi_remember_state
 461              		.cfi_def_cfa_offset 12
 462              		@ sp needed
 463 0020 30BD     		pop	{r4, r5, pc}
 464              	.LVL23:
 465              	.L25:
 466              		.cfi_restore_state
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 467              		.loc 1 222 5 is_stmt 1 view .LVU119
 468              	.LBB9:
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 469              		.loc 1 222 5 view .LVU120
 470 0022 0022     		movs	r2, #0
 471 0024 0092     		str	r2, [sp]
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 472              		.loc 1 222 5 view .LVU121
 473 0026 2E4B     		ldr	r3, .L27+8
 474 0028 596C     		ldr	r1, [r3, #68]
 475 002a 41F00101 		orr	r1, r1, #1
 476 002e 5964     		str	r1, [r3, #68]
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 477              		.loc 1 222 5 view .LVU122
 478 0030 596C     		ldr	r1, [r3, #68]
 479 0032 01F00101 		and	r1, r1, #1
 480 0036 0091     		str	r1, [sp]
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 481              		.loc 1 222 5 view .LVU123
 482 0038 0099     		ldr	r1, [sp]
 483              	.LBE9:
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 484              		.loc 1 222 5 view .LVU124
 224:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 485              		.loc 1 224 5 view .LVU125
 486              	.LBB10:
 224:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 487              		.loc 1 224 5 view .LVU126
 488 003a 0192     		str	r2, [sp, #4]
 224:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 489              		.loc 1 224 5 view .LVU127
 490 003c 196B     		ldr	r1, [r3, #48]
 491 003e 41F01001 		orr	r1, r1, #16
 492 0042 1963     		str	r1, [r3, #48]
 224:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 493              		.loc 1 224 5 view .LVU128
 494 0044 1B6B     		ldr	r3, [r3, #48]
 495 0046 03F01003 		and	r3, r3, #16
 496 004a 0193     		str	r3, [sp, #4]
 224:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 497              		.loc 1 224 5 view .LVU129
 498 004c 019B     		ldr	r3, [sp, #4]
 499              	.LBE10:
 224:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 500              		.loc 1 224 5 view .LVU130
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 501              		.loc 1 229 5 view .LVU131
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 502              		.loc 1 229 25 is_stmt 0 view .LVU132
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 16


 503 004e 4FF42063 		mov	r3, #2560
 504 0052 0593     		str	r3, [sp, #20]
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 505              		.loc 1 230 5 is_stmt 1 view .LVU133
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 506              		.loc 1 230 26 is_stmt 0 view .LVU134
 507 0054 0223     		movs	r3, #2
 508 0056 0693     		str	r3, [sp, #24]
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 509              		.loc 1 231 5 is_stmt 1 view .LVU135
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 510              		.loc 1 231 26 is_stmt 0 view .LVU136
 511 0058 0792     		str	r2, [sp, #28]
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 512              		.loc 1 232 5 is_stmt 1 view .LVU137
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 513              		.loc 1 232 27 is_stmt 0 view .LVU138
 514 005a 0892     		str	r2, [sp, #32]
 233:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 515              		.loc 1 233 5 is_stmt 1 view .LVU139
 233:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 516              		.loc 1 233 31 is_stmt 0 view .LVU140
 517 005c 0123     		movs	r3, #1
 518 005e 0993     		str	r3, [sp, #36]
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 519              		.loc 1 234 5 is_stmt 1 view .LVU141
 520 0060 05A9     		add	r1, sp, #20
 521 0062 2048     		ldr	r0, .L27+12
 522              	.LVL24:
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 523              		.loc 1 234 5 is_stmt 0 view .LVU142
 524 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 525              	.LVL25:
 526 0068 D9E7     		b	.L21
 527              	.LVL26:
 528              	.L26:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 529              		.loc 1 246 5 is_stmt 1 view .LVU143
 530              	.LBB11:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 531              		.loc 1 246 5 view .LVU144
 532 006a 0024     		movs	r4, #0
 533 006c 0294     		str	r4, [sp, #8]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 534              		.loc 1 246 5 view .LVU145
 535 006e 1C4B     		ldr	r3, .L27+8
 536 0070 1A6C     		ldr	r2, [r3, #64]
 537 0072 42F00402 		orr	r2, r2, #4
 538 0076 1A64     		str	r2, [r3, #64]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 539              		.loc 1 246 5 view .LVU146
 540 0078 1A6C     		ldr	r2, [r3, #64]
 541 007a 02F00402 		and	r2, r2, #4
 542 007e 0292     		str	r2, [sp, #8]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 543              		.loc 1 246 5 view .LVU147
 544 0080 029A     		ldr	r2, [sp, #8]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 17


 545              	.LBE11:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 546              		.loc 1 246 5 view .LVU148
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 547              		.loc 1 248 5 view .LVU149
 548              	.LBB12:
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 549              		.loc 1 248 5 view .LVU150
 550 0082 0394     		str	r4, [sp, #12]
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 551              		.loc 1 248 5 view .LVU151
 552 0084 1A6B     		ldr	r2, [r3, #48]
 553 0086 42F00802 		orr	r2, r2, #8
 554 008a 1A63     		str	r2, [r3, #48]
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 555              		.loc 1 248 5 view .LVU152
 556 008c 1A6B     		ldr	r2, [r3, #48]
 557 008e 02F00802 		and	r2, r2, #8
 558 0092 0392     		str	r2, [sp, #12]
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 559              		.loc 1 248 5 view .LVU153
 560 0094 039A     		ldr	r2, [sp, #12]
 561              	.LBE12:
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 562              		.loc 1 248 5 view .LVU154
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 563              		.loc 1 249 5 view .LVU155
 564              	.LBB13:
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 565              		.loc 1 249 5 view .LVU156
 566 0096 0494     		str	r4, [sp, #16]
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 567              		.loc 1 249 5 view .LVU157
 568 0098 1A6B     		ldr	r2, [r3, #48]
 569 009a 42F00202 		orr	r2, r2, #2
 570 009e 1A63     		str	r2, [r3, #48]
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 571              		.loc 1 249 5 view .LVU158
 572 00a0 1B6B     		ldr	r3, [r3, #48]
 573 00a2 03F00203 		and	r3, r3, #2
 574 00a6 0493     		str	r3, [sp, #16]
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 575              		.loc 1 249 5 view .LVU159
 576 00a8 049B     		ldr	r3, [sp, #16]
 577              	.LBE13:
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 578              		.loc 1 249 5 view .LVU160
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 579              		.loc 1 254 5 view .LVU161
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 580              		.loc 1 254 25 is_stmt 0 view .LVU162
 581 00aa 4FF48053 		mov	r3, #4096
 582 00ae 0593     		str	r3, [sp, #20]
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 583              		.loc 1 255 5 is_stmt 1 view .LVU163
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 584              		.loc 1 255 26 is_stmt 0 view .LVU164
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 18


 585 00b0 0225     		movs	r5, #2
 586 00b2 0695     		str	r5, [sp, #24]
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 587              		.loc 1 256 5 is_stmt 1 view .LVU165
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 588              		.loc 1 256 26 is_stmt 0 view .LVU166
 589 00b4 0794     		str	r4, [sp, #28]
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 590              		.loc 1 257 5 is_stmt 1 view .LVU167
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 591              		.loc 1 257 27 is_stmt 0 view .LVU168
 592 00b6 0894     		str	r4, [sp, #32]
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 593              		.loc 1 258 5 is_stmt 1 view .LVU169
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 594              		.loc 1 258 31 is_stmt 0 view .LVU170
 595 00b8 0995     		str	r5, [sp, #36]
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 596              		.loc 1 259 5 is_stmt 1 view .LVU171
 597 00ba 05A9     		add	r1, sp, #20
 598 00bc 0A48     		ldr	r0, .L27+16
 599              	.LVL27:
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 600              		.loc 1 259 5 is_stmt 0 view .LVU172
 601 00be FFF7FEFF 		bl	HAL_GPIO_Init
 602              	.LVL28:
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 603              		.loc 1 261 5 is_stmt 1 view .LVU173
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 604              		.loc 1 261 25 is_stmt 0 view .LVU174
 605 00c2 8023     		movs	r3, #128
 606 00c4 0593     		str	r3, [sp, #20]
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 607              		.loc 1 262 5 is_stmt 1 view .LVU175
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 608              		.loc 1 262 26 is_stmt 0 view .LVU176
 609 00c6 0695     		str	r5, [sp, #24]
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 610              		.loc 1 263 5 is_stmt 1 view .LVU177
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 611              		.loc 1 263 26 is_stmt 0 view .LVU178
 612 00c8 0794     		str	r4, [sp, #28]
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 613              		.loc 1 264 5 is_stmt 1 view .LVU179
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 614              		.loc 1 264 27 is_stmt 0 view .LVU180
 615 00ca 0894     		str	r4, [sp, #32]
 265:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 616              		.loc 1 265 5 is_stmt 1 view .LVU181
 265:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 617              		.loc 1 265 31 is_stmt 0 view .LVU182
 618 00cc 0995     		str	r5, [sp, #36]
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 619              		.loc 1 266 5 is_stmt 1 view .LVU183
 620 00ce 05A9     		add	r1, sp, #20
 621 00d0 0648     		ldr	r0, .L27+20
 622 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 19


 623              	.LVL29:
 624              		.loc 1 273 1 is_stmt 0 view .LVU184
 625 00d6 A2E7     		b	.L21
 626              	.L28:
 627              		.align	2
 628              	.L27:
 629 00d8 00000140 		.word	1073807360
 630 00dc 00080040 		.word	1073743872
 631 00e0 00380240 		.word	1073887232
 632 00e4 00100240 		.word	1073876992
 633 00e8 000C0240 		.word	1073875968
 634 00ec 00040240 		.word	1073873920
 635              		.cfi_endproc
 636              	.LFE133:
 638              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 639              		.align	1
 640              		.global	HAL_TIM_Base_MspInit
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 644              		.fpu fpv4-sp-d16
 646              	HAL_TIM_Base_MspInit:
 647              	.LVL30:
 648              	.LFB134:
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c **** /**
 276:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 277:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 278:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 279:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 280:Core/Src/stm32f4xx_hal_msp.c **** */
 281:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 282:Core/Src/stm32f4xx_hal_msp.c **** {
 649              		.loc 1 282 1 is_stmt 1 view -0
 650              		.cfi_startproc
 651              		@ args = 0, pretend = 0, frame = 8
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 653              		@ link register save eliminated.
 283:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 654              		.loc 1 283 3 view .LVU186
 655              		.loc 1 283 15 is_stmt 0 view .LVU187
 656 0000 0368     		ldr	r3, [r0]
 657              		.loc 1 283 5 view .LVU188
 658 0002 B3F1804F 		cmp	r3, #1073741824
 659 0006 00D0     		beq	.L35
 660 0008 7047     		bx	lr
 661              	.L35:
 282:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 662              		.loc 1 282 1 view .LVU189
 663 000a 82B0     		sub	sp, sp, #8
 664              		.cfi_def_cfa_offset 8
 284:Core/Src/stm32f4xx_hal_msp.c ****   {
 285:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 287:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 288:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 289:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 20


 665              		.loc 1 289 5 is_stmt 1 view .LVU190
 666              	.LBB14:
 667              		.loc 1 289 5 view .LVU191
 668 000c 0023     		movs	r3, #0
 669 000e 0193     		str	r3, [sp, #4]
 670              		.loc 1 289 5 view .LVU192
 671 0010 054B     		ldr	r3, .L36
 672 0012 1A6C     		ldr	r2, [r3, #64]
 673 0014 42F00102 		orr	r2, r2, #1
 674 0018 1A64     		str	r2, [r3, #64]
 675              		.loc 1 289 5 view .LVU193
 676 001a 1B6C     		ldr	r3, [r3, #64]
 677 001c 03F00103 		and	r3, r3, #1
 678 0020 0193     		str	r3, [sp, #4]
 679              		.loc 1 289 5 view .LVU194
 680 0022 019B     		ldr	r3, [sp, #4]
 681              	.LBE14:
 682              		.loc 1 289 5 view .LVU195
 290:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 293:Core/Src/stm32f4xx_hal_msp.c ****   }
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 295:Core/Src/stm32f4xx_hal_msp.c **** }
 683              		.loc 1 295 1 is_stmt 0 view .LVU196
 684 0024 02B0     		add	sp, sp, #8
 685              		.cfi_def_cfa_offset 0
 686              		@ sp needed
 687 0026 7047     		bx	lr
 688              	.L37:
 689              		.align	2
 690              	.L36:
 691 0028 00380240 		.word	1073887232
 692              		.cfi_endproc
 693              	.LFE134:
 695              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 696              		.align	1
 697              		.global	HAL_TIM_MspPostInit
 698              		.syntax unified
 699              		.thumb
 700              		.thumb_func
 701              		.fpu fpv4-sp-d16
 703              	HAL_TIM_MspPostInit:
 704              	.LVL31:
 705              	.LFB135:
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 297:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 298:Core/Src/stm32f4xx_hal_msp.c **** {
 706              		.loc 1 298 1 is_stmt 1 view -0
 707              		.cfi_startproc
 708              		@ args = 0, pretend = 0, frame = 24
 709              		@ frame_needed = 0, uses_anonymous_args = 0
 710              		.loc 1 298 1 is_stmt 0 view .LVU198
 711 0000 00B5     		push	{lr}
 712              		.cfi_def_cfa_offset 4
 713              		.cfi_offset 14, -4
 714 0002 87B0     		sub	sp, sp, #28
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 21


 715              		.cfi_def_cfa_offset 32
 299:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 716              		.loc 1 299 3 is_stmt 1 view .LVU199
 717              		.loc 1 299 20 is_stmt 0 view .LVU200
 718 0004 0023     		movs	r3, #0
 719 0006 0193     		str	r3, [sp, #4]
 720 0008 0293     		str	r3, [sp, #8]
 721 000a 0393     		str	r3, [sp, #12]
 722 000c 0493     		str	r3, [sp, #16]
 723 000e 0593     		str	r3, [sp, #20]
 300:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 724              		.loc 1 300 3 is_stmt 1 view .LVU201
 725              		.loc 1 300 10 is_stmt 0 view .LVU202
 726 0010 0368     		ldr	r3, [r0]
 727              		.loc 1 300 5 view .LVU203
 728 0012 B3F1804F 		cmp	r3, #1073741824
 729 0016 02D0     		beq	.L41
 730              	.LVL32:
 731              	.L38:
 301:Core/Src/stm32f4xx_hal_msp.c ****   {
 302:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 304:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 307:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 308:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 309:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> TIM2_CH1
 310:Core/Src/stm32f4xx_hal_msp.c ****     */
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 312:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 313:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 314:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 315:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 316:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 320:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 321:Core/Src/stm32f4xx_hal_msp.c ****   }
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 323:Core/Src/stm32f4xx_hal_msp.c **** }
 732              		.loc 1 323 1 view .LVU204
 733 0018 07B0     		add	sp, sp, #28
 734              		.cfi_remember_state
 735              		.cfi_def_cfa_offset 4
 736              		@ sp needed
 737 001a 5DF804FB 		ldr	pc, [sp], #4
 738              	.LVL33:
 739              	.L41:
 740              		.cfi_restore_state
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 741              		.loc 1 306 5 is_stmt 1 view .LVU205
 742              	.LBB15:
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 743              		.loc 1 306 5 view .LVU206
 744 001e 0023     		movs	r3, #0
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 22


 745 0020 0093     		str	r3, [sp]
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 746              		.loc 1 306 5 view .LVU207
 747 0022 0B4A     		ldr	r2, .L42
 748 0024 116B     		ldr	r1, [r2, #48]
 749 0026 41F00101 		orr	r1, r1, #1
 750 002a 1163     		str	r1, [r2, #48]
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 751              		.loc 1 306 5 view .LVU208
 752 002c 126B     		ldr	r2, [r2, #48]
 753 002e 02F00102 		and	r2, r2, #1
 754 0032 0092     		str	r2, [sp]
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 755              		.loc 1 306 5 view .LVU209
 756 0034 009A     		ldr	r2, [sp]
 757              	.LBE15:
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 758              		.loc 1 306 5 view .LVU210
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 759              		.loc 1 311 5 view .LVU211
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 760              		.loc 1 311 25 is_stmt 0 view .LVU212
 761 0036 2222     		movs	r2, #34
 762 0038 0192     		str	r2, [sp, #4]
 312:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 763              		.loc 1 312 5 is_stmt 1 view .LVU213
 312:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 764              		.loc 1 312 26 is_stmt 0 view .LVU214
 765 003a 0222     		movs	r2, #2
 766 003c 0292     		str	r2, [sp, #8]
 313:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 767              		.loc 1 313 5 is_stmt 1 view .LVU215
 313:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 768              		.loc 1 313 26 is_stmt 0 view .LVU216
 769 003e 0393     		str	r3, [sp, #12]
 314:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 770              		.loc 1 314 5 is_stmt 1 view .LVU217
 314:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 771              		.loc 1 314 27 is_stmt 0 view .LVU218
 772 0040 0493     		str	r3, [sp, #16]
 315:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 773              		.loc 1 315 5 is_stmt 1 view .LVU219
 315:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 774              		.loc 1 315 31 is_stmt 0 view .LVU220
 775 0042 0123     		movs	r3, #1
 776 0044 0593     		str	r3, [sp, #20]
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 777              		.loc 1 316 5 is_stmt 1 view .LVU221
 778 0046 01A9     		add	r1, sp, #4
 779 0048 0248     		ldr	r0, .L42+4
 780              	.LVL34:
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 781              		.loc 1 316 5 is_stmt 0 view .LVU222
 782 004a FFF7FEFF 		bl	HAL_GPIO_Init
 783              	.LVL35:
 784              		.loc 1 323 1 view .LVU223
 785 004e E3E7     		b	.L38
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 23


 786              	.L43:
 787              		.align	2
 788              	.L42:
 789 0050 00380240 		.word	1073887232
 790 0054 00000240 		.word	1073872896
 791              		.cfi_endproc
 792              	.LFE135:
 794              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 795              		.align	1
 796              		.global	HAL_TIM_Encoder_MspDeInit
 797              		.syntax unified
 798              		.thumb
 799              		.thumb_func
 800              		.fpu fpv4-sp-d16
 802              	HAL_TIM_Encoder_MspDeInit:
 803              	.LVL36:
 804              	.LFB136:
 324:Core/Src/stm32f4xx_hal_msp.c **** /**
 325:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 326:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 327:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 328:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 329:Core/Src/stm32f4xx_hal_msp.c **** */
 330:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 331:Core/Src/stm32f4xx_hal_msp.c **** {
 805              		.loc 1 331 1 is_stmt 1 view -0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 0
 808              		@ frame_needed = 0, uses_anonymous_args = 0
 809              		.loc 1 331 1 is_stmt 0 view .LVU225
 810 0000 08B5     		push	{r3, lr}
 811              		.cfi_def_cfa_offset 8
 812              		.cfi_offset 3, -8
 813              		.cfi_offset 14, -4
 332:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 814              		.loc 1 332 3 is_stmt 1 view .LVU226
 815              		.loc 1 332 18 is_stmt 0 view .LVU227
 816 0002 0368     		ldr	r3, [r0]
 817              		.loc 1 332 5 view .LVU228
 818 0004 114A     		ldr	r2, .L50
 819 0006 9342     		cmp	r3, r2
 820 0008 03D0     		beq	.L48
 333:Core/Src/stm32f4xx_hal_msp.c ****   {
 334:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 336:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 337:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 338:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 339:Core/Src/stm32f4xx_hal_msp.c **** 
 340:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 341:Core/Src/stm32f4xx_hal_msp.c ****     PE9     ------> TIM1_CH1
 342:Core/Src/stm32f4xx_hal_msp.c ****     PE11     ------> TIM1_CH2
 343:Core/Src/stm32f4xx_hal_msp.c ****     */
 344:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_9|GPIO_PIN_11);
 345:Core/Src/stm32f4xx_hal_msp.c **** 
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 347:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 24


 348:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 349:Core/Src/stm32f4xx_hal_msp.c ****   }
 350:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM4)
 821              		.loc 1 350 8 is_stmt 1 view .LVU229
 822              		.loc 1 350 10 is_stmt 0 view .LVU230
 823 000a 114A     		ldr	r2, .L50+4
 824 000c 9342     		cmp	r3, r2
 825 000e 0CD0     		beq	.L49
 826              	.LVL37:
 827              	.L44:
 351:Core/Src/stm32f4xx_hal_msp.c ****   {
 352:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 353:Core/Src/stm32f4xx_hal_msp.c **** 
 354:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 355:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 356:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 357:Core/Src/stm32f4xx_hal_msp.c **** 
 358:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 359:Core/Src/stm32f4xx_hal_msp.c ****     PD12     ------> TIM4_CH1
 360:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 361:Core/Src/stm32f4xx_hal_msp.c ****     */
 362:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_12);
 363:Core/Src/stm32f4xx_hal_msp.c **** 
 364:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 365:Core/Src/stm32f4xx_hal_msp.c **** 
 366:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 368:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 369:Core/Src/stm32f4xx_hal_msp.c ****   }
 370:Core/Src/stm32f4xx_hal_msp.c **** 
 371:Core/Src/stm32f4xx_hal_msp.c **** }
 828              		.loc 1 371 1 view .LVU231
 829 0010 08BD     		pop	{r3, pc}
 830              	.LVL38:
 831              	.L48:
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 832              		.loc 1 338 5 is_stmt 1 view .LVU232
 833 0012 02F59C32 		add	r2, r2, #79872
 834 0016 536C     		ldr	r3, [r2, #68]
 835 0018 23F00103 		bic	r3, r3, #1
 836 001c 5364     		str	r3, [r2, #68]
 344:Core/Src/stm32f4xx_hal_msp.c **** 
 837              		.loc 1 344 5 view .LVU233
 838 001e 4FF42061 		mov	r1, #2560
 839 0022 0C48     		ldr	r0, .L50+8
 840              	.LVL39:
 344:Core/Src/stm32f4xx_hal_msp.c **** 
 841              		.loc 1 344 5 is_stmt 0 view .LVU234
 842 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 843              	.LVL40:
 844 0028 F2E7     		b	.L44
 845              	.LVL41:
 846              	.L49:
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 847              		.loc 1 356 5 is_stmt 1 view .LVU235
 848 002a 02F50C32 		add	r2, r2, #143360
 849 002e 136C     		ldr	r3, [r2, #64]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 25


 850 0030 23F00403 		bic	r3, r3, #4
 851 0034 1364     		str	r3, [r2, #64]
 362:Core/Src/stm32f4xx_hal_msp.c **** 
 852              		.loc 1 362 5 view .LVU236
 853 0036 4FF48051 		mov	r1, #4096
 854 003a 0748     		ldr	r0, .L50+12
 855              	.LVL42:
 362:Core/Src/stm32f4xx_hal_msp.c **** 
 856              		.loc 1 362 5 is_stmt 0 view .LVU237
 857 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 858              	.LVL43:
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 859              		.loc 1 364 5 is_stmt 1 view .LVU238
 860 0040 8021     		movs	r1, #128
 861 0042 0648     		ldr	r0, .L50+16
 862 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 863              	.LVL44:
 864              		.loc 1 371 1 is_stmt 0 view .LVU239
 865 0048 E2E7     		b	.L44
 866              	.L51:
 867 004a 00BF     		.align	2
 868              	.L50:
 869 004c 00000140 		.word	1073807360
 870 0050 00080040 		.word	1073743872
 871 0054 00100240 		.word	1073876992
 872 0058 000C0240 		.word	1073875968
 873 005c 00040240 		.word	1073873920
 874              		.cfi_endproc
 875              	.LFE136:
 877              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 878              		.align	1
 879              		.global	HAL_TIM_Base_MspDeInit
 880              		.syntax unified
 881              		.thumb
 882              		.thumb_func
 883              		.fpu fpv4-sp-d16
 885              	HAL_TIM_Base_MspDeInit:
 886              	.LVL45:
 887              	.LFB137:
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 373:Core/Src/stm32f4xx_hal_msp.c **** /**
 374:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 375:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 376:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 377:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 378:Core/Src/stm32f4xx_hal_msp.c **** */
 379:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 380:Core/Src/stm32f4xx_hal_msp.c **** {
 888              		.loc 1 380 1 is_stmt 1 view -0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              		@ link register save eliminated.
 381:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 893              		.loc 1 381 3 view .LVU241
 894              		.loc 1 381 15 is_stmt 0 view .LVU242
 895 0000 0368     		ldr	r3, [r0]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 26


 896              		.loc 1 381 5 view .LVU243
 897 0002 B3F1804F 		cmp	r3, #1073741824
 898 0006 00D0     		beq	.L54
 899              	.L52:
 382:Core/Src/stm32f4xx_hal_msp.c ****   {
 383:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 384:Core/Src/stm32f4xx_hal_msp.c **** 
 385:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 386:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 387:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 388:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 389:Core/Src/stm32f4xx_hal_msp.c **** 
 390:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 391:Core/Src/stm32f4xx_hal_msp.c ****   }
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c **** }
 900              		.loc 1 393 1 view .LVU244
 901 0008 7047     		bx	lr
 902              	.L54:
 387:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 903              		.loc 1 387 5 is_stmt 1 view .LVU245
 904 000a 034A     		ldr	r2, .L55
 905 000c 136C     		ldr	r3, [r2, #64]
 906 000e 23F00103 		bic	r3, r3, #1
 907 0012 1364     		str	r3, [r2, #64]
 908              		.loc 1 393 1 is_stmt 0 view .LVU246
 909 0014 F8E7     		b	.L52
 910              	.L56:
 911 0016 00BF     		.align	2
 912              	.L55:
 913 0018 00380240 		.word	1073887232
 914              		.cfi_endproc
 915              	.LFE137:
 917              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 918              		.align	1
 919              		.global	HAL_UART_MspInit
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 923              		.fpu fpv4-sp-d16
 925              	HAL_UART_MspInit:
 926              	.LVL46:
 927              	.LFB138:
 394:Core/Src/stm32f4xx_hal_msp.c **** 
 395:Core/Src/stm32f4xx_hal_msp.c **** /**
 396:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 397:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 398:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 399:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 400:Core/Src/stm32f4xx_hal_msp.c **** */
 401:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 402:Core/Src/stm32f4xx_hal_msp.c **** {
 928              		.loc 1 402 1 is_stmt 1 view -0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 40
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932              		.loc 1 402 1 is_stmt 0 view .LVU248
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 27


 933 0000 30B5     		push	{r4, r5, lr}
 934              		.cfi_def_cfa_offset 12
 935              		.cfi_offset 4, -12
 936              		.cfi_offset 5, -8
 937              		.cfi_offset 14, -4
 938 0002 8BB0     		sub	sp, sp, #44
 939              		.cfi_def_cfa_offset 56
 403:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 940              		.loc 1 403 3 is_stmt 1 view .LVU249
 941              		.loc 1 403 20 is_stmt 0 view .LVU250
 942 0004 0023     		movs	r3, #0
 943 0006 0593     		str	r3, [sp, #20]
 944 0008 0693     		str	r3, [sp, #24]
 945 000a 0793     		str	r3, [sp, #28]
 946 000c 0893     		str	r3, [sp, #32]
 947 000e 0993     		str	r3, [sp, #36]
 404:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART3)
 948              		.loc 1 404 3 is_stmt 1 view .LVU251
 949              		.loc 1 404 11 is_stmt 0 view .LVU252
 950 0010 0368     		ldr	r3, [r0]
 951              		.loc 1 404 5 view .LVU253
 952 0012 354A     		ldr	r2, .L65
 953 0014 9342     		cmp	r3, r2
 954 0016 04D0     		beq	.L62
 405:Core/Src/stm32f4xx_hal_msp.c ****   {
 406:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 408:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 409:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 410:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 411:Core/Src/stm32f4xx_hal_msp.c **** 
 412:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 413:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 414:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> USART3_TX
 415:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 416:Core/Src/stm32f4xx_hal_msp.c ****     */
 417:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 418:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 419:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 420:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 421:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 422:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 423:Core/Src/stm32f4xx_hal_msp.c **** 
 424:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 DMA Init */
 425:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3_RX Init */
 426:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Instance = DMA1_Stream1;
 427:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 428:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 429:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 430:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 431:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 432:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 433:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 434:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 435:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 436:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 437:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 28


 438:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 439:Core/Src/stm32f4xx_hal_msp.c ****     }
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 441:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 442:Core/Src/stm32f4xx_hal_msp.c **** 
 443:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 444:Core/Src/stm32f4xx_hal_msp.c **** 
 445:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 446:Core/Src/stm32f4xx_hal_msp.c ****   }
 447:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 955              		.loc 1 447 8 is_stmt 1 view .LVU254
 956              		.loc 1 447 10 is_stmt 0 view .LVU255
 957 0018 344A     		ldr	r2, .L65+4
 958 001a 9342     		cmp	r3, r2
 959 001c 40D0     		beq	.L63
 960              	.LVL47:
 961              	.L57:
 448:Core/Src/stm32f4xx_hal_msp.c ****   {
 449:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
 450:Core/Src/stm32f4xx_hal_msp.c **** 
 451:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
 452:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 453:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
 454:Core/Src/stm32f4xx_hal_msp.c **** 
 455:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 456:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 457:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 458:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 459:Core/Src/stm32f4xx_hal_msp.c ****     */
 460:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 462:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 463:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 464:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 465:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 467:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 468:Core/Src/stm32f4xx_hal_msp.c **** 
 469:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
 470:Core/Src/stm32f4xx_hal_msp.c ****   }
 471:Core/Src/stm32f4xx_hal_msp.c **** 
 472:Core/Src/stm32f4xx_hal_msp.c **** }
 962              		.loc 1 472 1 view .LVU256
 963 001e 0BB0     		add	sp, sp, #44
 964              		.cfi_remember_state
 965              		.cfi_def_cfa_offset 12
 966              		@ sp needed
 967 0020 30BD     		pop	{r4, r5, pc}
 968              	.LVL48:
 969              	.L62:
 970              		.cfi_restore_state
 971              		.loc 1 472 1 view .LVU257
 972 0022 0446     		mov	r4, r0
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 973              		.loc 1 410 5 is_stmt 1 view .LVU258
 974              	.LBB16:
 410:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 29


 975              		.loc 1 410 5 view .LVU259
 976 0024 0025     		movs	r5, #0
 977 0026 0195     		str	r5, [sp, #4]
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 978              		.loc 1 410 5 view .LVU260
 979 0028 314B     		ldr	r3, .L65+8
 980 002a 1A6C     		ldr	r2, [r3, #64]
 981 002c 42F48022 		orr	r2, r2, #262144
 982 0030 1A64     		str	r2, [r3, #64]
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 983              		.loc 1 410 5 view .LVU261
 984 0032 1A6C     		ldr	r2, [r3, #64]
 985 0034 02F48022 		and	r2, r2, #262144
 986 0038 0192     		str	r2, [sp, #4]
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 987              		.loc 1 410 5 view .LVU262
 988 003a 019A     		ldr	r2, [sp, #4]
 989              	.LBE16:
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 990              		.loc 1 410 5 view .LVU263
 412:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 991              		.loc 1 412 5 view .LVU264
 992              	.LBB17:
 412:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 993              		.loc 1 412 5 view .LVU265
 994 003c 0295     		str	r5, [sp, #8]
 412:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 995              		.loc 1 412 5 view .LVU266
 996 003e 1A6B     		ldr	r2, [r3, #48]
 997 0040 42F00202 		orr	r2, r2, #2
 998 0044 1A63     		str	r2, [r3, #48]
 412:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 999              		.loc 1 412 5 view .LVU267
 1000 0046 1B6B     		ldr	r3, [r3, #48]
 1001 0048 03F00203 		and	r3, r3, #2
 1002 004c 0293     		str	r3, [sp, #8]
 412:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1003              		.loc 1 412 5 view .LVU268
 1004 004e 029B     		ldr	r3, [sp, #8]
 1005              	.LBE17:
 412:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1006              		.loc 1 412 5 view .LVU269
 417:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1007              		.loc 1 417 5 view .LVU270
 417:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1008              		.loc 1 417 25 is_stmt 0 view .LVU271
 1009 0050 4FF44063 		mov	r3, #3072
 1010 0054 0593     		str	r3, [sp, #20]
 418:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1011              		.loc 1 418 5 is_stmt 1 view .LVU272
 418:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1012              		.loc 1 418 26 is_stmt 0 view .LVU273
 1013 0056 0223     		movs	r3, #2
 1014 0058 0693     		str	r3, [sp, #24]
 419:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1015              		.loc 1 419 5 is_stmt 1 view .LVU274
 419:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 30


 1016              		.loc 1 419 26 is_stmt 0 view .LVU275
 1017 005a 0795     		str	r5, [sp, #28]
 420:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1018              		.loc 1 420 5 is_stmt 1 view .LVU276
 420:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1019              		.loc 1 420 27 is_stmt 0 view .LVU277
 1020 005c 0323     		movs	r3, #3
 1021 005e 0893     		str	r3, [sp, #32]
 421:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1022              		.loc 1 421 5 is_stmt 1 view .LVU278
 421:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1023              		.loc 1 421 31 is_stmt 0 view .LVU279
 1024 0060 0723     		movs	r3, #7
 1025 0062 0993     		str	r3, [sp, #36]
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 1026              		.loc 1 422 5 is_stmt 1 view .LVU280
 1027 0064 05A9     		add	r1, sp, #20
 1028 0066 2348     		ldr	r0, .L65+12
 1029              	.LVL49:
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 1030              		.loc 1 422 5 is_stmt 0 view .LVU281
 1031 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 1032              	.LVL50:
 426:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 1033              		.loc 1 426 5 is_stmt 1 view .LVU282
 426:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 1034              		.loc 1 426 29 is_stmt 0 view .LVU283
 1035 006c 2248     		ldr	r0, .L65+16
 1036 006e 234B     		ldr	r3, .L65+20
 1037 0070 0360     		str	r3, [r0]
 427:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1038              		.loc 1 427 5 is_stmt 1 view .LVU284
 427:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1039              		.loc 1 427 33 is_stmt 0 view .LVU285
 1040 0072 4FF00063 		mov	r3, #134217728
 1041 0076 4360     		str	r3, [r0, #4]
 428:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1042              		.loc 1 428 5 is_stmt 1 view .LVU286
 428:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1043              		.loc 1 428 35 is_stmt 0 view .LVU287
 1044 0078 8560     		str	r5, [r0, #8]
 429:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1045              		.loc 1 429 5 is_stmt 1 view .LVU288
 429:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1046              		.loc 1 429 35 is_stmt 0 view .LVU289
 1047 007a C560     		str	r5, [r0, #12]
 430:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1048              		.loc 1 430 5 is_stmt 1 view .LVU290
 430:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1049              		.loc 1 430 32 is_stmt 0 view .LVU291
 1050 007c 4FF48063 		mov	r3, #1024
 1051 0080 0361     		str	r3, [r0, #16]
 431:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1052              		.loc 1 431 5 is_stmt 1 view .LVU292
 431:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1053              		.loc 1 431 45 is_stmt 0 view .LVU293
 1054 0082 4561     		str	r5, [r0, #20]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 31


 432:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 1055              		.loc 1 432 5 is_stmt 1 view .LVU294
 432:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 1056              		.loc 1 432 42 is_stmt 0 view .LVU295
 1057 0084 8561     		str	r5, [r0, #24]
 433:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 1058              		.loc 1 433 5 is_stmt 1 view .LVU296
 433:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 1059              		.loc 1 433 30 is_stmt 0 view .LVU297
 1060 0086 C561     		str	r5, [r0, #28]
 434:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1061              		.loc 1 434 5 is_stmt 1 view .LVU298
 434:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1062              		.loc 1 434 34 is_stmt 0 view .LVU299
 1063 0088 0562     		str	r5, [r0, #32]
 435:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 1064              		.loc 1 435 5 is_stmt 1 view .LVU300
 435:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 1065              		.loc 1 435 34 is_stmt 0 view .LVU301
 1066 008a 4562     		str	r5, [r0, #36]
 436:Core/Src/stm32f4xx_hal_msp.c ****     {
 1067              		.loc 1 436 5 is_stmt 1 view .LVU302
 436:Core/Src/stm32f4xx_hal_msp.c ****     {
 1068              		.loc 1 436 9 is_stmt 0 view .LVU303
 1069 008c FFF7FEFF 		bl	HAL_DMA_Init
 1070              	.LVL51:
 436:Core/Src/stm32f4xx_hal_msp.c ****     {
 1071              		.loc 1 436 8 view .LVU304
 1072 0090 18B9     		cbnz	r0, .L64
 1073              	.L59:
 441:Core/Src/stm32f4xx_hal_msp.c **** 
 1074              		.loc 1 441 5 is_stmt 1 view .LVU305
 441:Core/Src/stm32f4xx_hal_msp.c **** 
 1075              		.loc 1 441 5 view .LVU306
 1076 0092 194B     		ldr	r3, .L65+16
 1077 0094 A363     		str	r3, [r4, #56]
 441:Core/Src/stm32f4xx_hal_msp.c **** 
 1078              		.loc 1 441 5 view .LVU307
 1079 0096 9C63     		str	r4, [r3, #56]
 441:Core/Src/stm32f4xx_hal_msp.c **** 
 1080              		.loc 1 441 5 view .LVU308
 1081 0098 C1E7     		b	.L57
 1082              	.L64:
 438:Core/Src/stm32f4xx_hal_msp.c ****     }
 1083              		.loc 1 438 7 view .LVU309
 1084 009a FFF7FEFF 		bl	Error_Handler
 1085              	.LVL52:
 1086 009e F8E7     		b	.L59
 1087              	.LVL53:
 1088              	.L63:
 453:Core/Src/stm32f4xx_hal_msp.c **** 
 1089              		.loc 1 453 5 view .LVU310
 1090              	.LBB18:
 453:Core/Src/stm32f4xx_hal_msp.c **** 
 1091              		.loc 1 453 5 view .LVU311
 1092 00a0 0022     		movs	r2, #0
 1093 00a2 0392     		str	r2, [sp, #12]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 32


 453:Core/Src/stm32f4xx_hal_msp.c **** 
 1094              		.loc 1 453 5 view .LVU312
 1095 00a4 124B     		ldr	r3, .L65+8
 1096 00a6 596C     		ldr	r1, [r3, #68]
 1097 00a8 41F02001 		orr	r1, r1, #32
 1098 00ac 5964     		str	r1, [r3, #68]
 453:Core/Src/stm32f4xx_hal_msp.c **** 
 1099              		.loc 1 453 5 view .LVU313
 1100 00ae 596C     		ldr	r1, [r3, #68]
 1101 00b0 01F02001 		and	r1, r1, #32
 1102 00b4 0391     		str	r1, [sp, #12]
 453:Core/Src/stm32f4xx_hal_msp.c **** 
 1103              		.loc 1 453 5 view .LVU314
 1104 00b6 0399     		ldr	r1, [sp, #12]
 1105              	.LBE18:
 453:Core/Src/stm32f4xx_hal_msp.c **** 
 1106              		.loc 1 453 5 view .LVU315
 455:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1107              		.loc 1 455 5 view .LVU316
 1108              	.LBB19:
 455:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1109              		.loc 1 455 5 view .LVU317
 1110 00b8 0492     		str	r2, [sp, #16]
 455:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1111              		.loc 1 455 5 view .LVU318
 1112 00ba 196B     		ldr	r1, [r3, #48]
 1113 00bc 41F00401 		orr	r1, r1, #4
 1114 00c0 1963     		str	r1, [r3, #48]
 455:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1115              		.loc 1 455 5 view .LVU319
 1116 00c2 1B6B     		ldr	r3, [r3, #48]
 1117 00c4 03F00403 		and	r3, r3, #4
 1118 00c8 0493     		str	r3, [sp, #16]
 455:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1119              		.loc 1 455 5 view .LVU320
 1120 00ca 049B     		ldr	r3, [sp, #16]
 1121              	.LBE19:
 455:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1122              		.loc 1 455 5 view .LVU321
 460:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1123              		.loc 1 460 5 view .LVU322
 460:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1124              		.loc 1 460 25 is_stmt 0 view .LVU323
 1125 00cc C023     		movs	r3, #192
 1126 00ce 0593     		str	r3, [sp, #20]
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1127              		.loc 1 461 5 is_stmt 1 view .LVU324
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1128              		.loc 1 461 26 is_stmt 0 view .LVU325
 1129 00d0 0223     		movs	r3, #2
 1130 00d2 0693     		str	r3, [sp, #24]
 462:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1131              		.loc 1 462 5 is_stmt 1 view .LVU326
 462:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1132              		.loc 1 462 26 is_stmt 0 view .LVU327
 1133 00d4 0792     		str	r2, [sp, #28]
 463:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 33


 1134              		.loc 1 463 5 is_stmt 1 view .LVU328
 463:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 1135              		.loc 1 463 27 is_stmt 0 view .LVU329
 1136 00d6 0323     		movs	r3, #3
 1137 00d8 0893     		str	r3, [sp, #32]
 464:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1138              		.loc 1 464 5 is_stmt 1 view .LVU330
 464:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1139              		.loc 1 464 31 is_stmt 0 view .LVU331
 1140 00da 0823     		movs	r3, #8
 1141 00dc 0993     		str	r3, [sp, #36]
 465:Core/Src/stm32f4xx_hal_msp.c **** 
 1142              		.loc 1 465 5 is_stmt 1 view .LVU332
 1143 00de 05A9     		add	r1, sp, #20
 1144 00e0 0748     		ldr	r0, .L65+24
 1145              	.LVL54:
 465:Core/Src/stm32f4xx_hal_msp.c **** 
 1146              		.loc 1 465 5 is_stmt 0 view .LVU333
 1147 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 1148              	.LVL55:
 1149              		.loc 1 472 1 view .LVU334
 1150 00e6 9AE7     		b	.L57
 1151              	.L66:
 1152              		.align	2
 1153              	.L65:
 1154 00e8 00480040 		.word	1073760256
 1155 00ec 00140140 		.word	1073812480
 1156 00f0 00380240 		.word	1073887232
 1157 00f4 00040240 		.word	1073873920
 1158 00f8 00000000 		.word	hdma_usart3_rx
 1159 00fc 28600240 		.word	1073897512
 1160 0100 00080240 		.word	1073874944
 1161              		.cfi_endproc
 1162              	.LFE138:
 1164              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1165              		.align	1
 1166              		.global	HAL_UART_MspDeInit
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1170              		.fpu fpv4-sp-d16
 1172              	HAL_UART_MspDeInit:
 1173              	.LVL56:
 1174              	.LFB139:
 473:Core/Src/stm32f4xx_hal_msp.c **** 
 474:Core/Src/stm32f4xx_hal_msp.c **** /**
 475:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 476:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 477:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 478:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 479:Core/Src/stm32f4xx_hal_msp.c **** */
 480:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 481:Core/Src/stm32f4xx_hal_msp.c **** {
 1175              		.loc 1 481 1 is_stmt 1 view -0
 1176              		.cfi_startproc
 1177              		@ args = 0, pretend = 0, frame = 0
 1178              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 34


 1179              		.loc 1 481 1 is_stmt 0 view .LVU336
 1180 0000 10B5     		push	{r4, lr}
 1181              		.cfi_def_cfa_offset 8
 1182              		.cfi_offset 4, -8
 1183              		.cfi_offset 14, -4
 482:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART3)
 1184              		.loc 1 482 3 is_stmt 1 view .LVU337
 1185              		.loc 1 482 11 is_stmt 0 view .LVU338
 1186 0002 0368     		ldr	r3, [r0]
 1187              		.loc 1 482 5 view .LVU339
 1188 0004 104A     		ldr	r2, .L73
 1189 0006 9342     		cmp	r3, r2
 1190 0008 03D0     		beq	.L71
 483:Core/Src/stm32f4xx_hal_msp.c ****   {
 484:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 486:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 487:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 488:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 489:Core/Src/stm32f4xx_hal_msp.c **** 
 490:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 491:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> USART3_TX
 492:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 493:Core/Src/stm32f4xx_hal_msp.c ****     */
 494:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 495:Core/Src/stm32f4xx_hal_msp.c **** 
 496:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 DMA DeInit */
 497:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 498:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 499:Core/Src/stm32f4xx_hal_msp.c **** 
 500:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 501:Core/Src/stm32f4xx_hal_msp.c ****   }
 502:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 1191              		.loc 1 502 8 is_stmt 1 view .LVU340
 1192              		.loc 1 502 10 is_stmt 0 view .LVU341
 1193 000a 104A     		ldr	r2, .L73+4
 1194 000c 9342     		cmp	r3, r2
 1195 000e 10D0     		beq	.L72
 1196              	.LVL57:
 1197              	.L67:
 503:Core/Src/stm32f4xx_hal_msp.c ****   {
 504:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
 505:Core/Src/stm32f4xx_hal_msp.c **** 
 506:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
 507:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 508:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 509:Core/Src/stm32f4xx_hal_msp.c **** 
 510:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 511:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 512:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 513:Core/Src/stm32f4xx_hal_msp.c ****     */
 514:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 515:Core/Src/stm32f4xx_hal_msp.c **** 
 516:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 517:Core/Src/stm32f4xx_hal_msp.c **** 
 518:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
 519:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 35


 520:Core/Src/stm32f4xx_hal_msp.c **** 
 521:Core/Src/stm32f4xx_hal_msp.c **** }
 1198              		.loc 1 521 1 view .LVU342
 1199 0010 10BD     		pop	{r4, pc}
 1200              	.LVL58:
 1201              	.L71:
 1202              		.loc 1 521 1 view .LVU343
 1203 0012 0446     		mov	r4, r0
 488:Core/Src/stm32f4xx_hal_msp.c **** 
 1204              		.loc 1 488 5 is_stmt 1 view .LVU344
 1205 0014 02F5F832 		add	r2, r2, #126976
 1206 0018 136C     		ldr	r3, [r2, #64]
 1207 001a 23F48023 		bic	r3, r3, #262144
 1208 001e 1364     		str	r3, [r2, #64]
 494:Core/Src/stm32f4xx_hal_msp.c **** 
 1209              		.loc 1 494 5 view .LVU345
 1210 0020 4FF44061 		mov	r1, #3072
 1211 0024 0A48     		ldr	r0, .L73+8
 1212              	.LVL59:
 494:Core/Src/stm32f4xx_hal_msp.c **** 
 1213              		.loc 1 494 5 is_stmt 0 view .LVU346
 1214 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1215              	.LVL60:
 497:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 1216              		.loc 1 497 5 is_stmt 1 view .LVU347
 1217 002a A06B     		ldr	r0, [r4, #56]
 1218 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 1219              	.LVL61:
 1220 0030 EEE7     		b	.L67
 1221              	.LVL62:
 1222              	.L72:
 508:Core/Src/stm32f4xx_hal_msp.c **** 
 1223              		.loc 1 508 5 view .LVU348
 1224 0032 02F59232 		add	r2, r2, #74752
 1225 0036 536C     		ldr	r3, [r2, #68]
 1226 0038 23F02003 		bic	r3, r3, #32
 1227 003c 5364     		str	r3, [r2, #68]
 514:Core/Src/stm32f4xx_hal_msp.c **** 
 1228              		.loc 1 514 5 view .LVU349
 1229 003e C021     		movs	r1, #192
 1230 0040 0448     		ldr	r0, .L73+12
 1231              	.LVL63:
 514:Core/Src/stm32f4xx_hal_msp.c **** 
 1232              		.loc 1 514 5 is_stmt 0 view .LVU350
 1233 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1234              	.LVL64:
 1235              		.loc 1 521 1 view .LVU351
 1236 0046 E3E7     		b	.L67
 1237              	.L74:
 1238              		.align	2
 1239              	.L73:
 1240 0048 00480040 		.word	1073760256
 1241 004c 00140140 		.word	1073812480
 1242 0050 00040240 		.word	1073873920
 1243 0054 00080240 		.word	1073874944
 1244              		.cfi_endproc
 1245              	.LFE139:
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 36


 1247              		.text
 1248              	.Letext0:
 1249              		.file 2 "c:\\make\\test\\gcc-arm-none-eabi-9-2019-q4-major-win32\\arm-none-eabi\\include\\machine\
 1250              		.file 3 "c:\\make\\test\\gcc-arm-none-eabi-9-2019-q4-major-win32\\arm-none-eabi\\include\\sys\\_st
 1251              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1252              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1253              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1254              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1255              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1256              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1257              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1258              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1259              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1260              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1261              		.file 14 "Core/Inc/main.h"
 1262              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s 			page 37


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:89     .text.HAL_MspInit:00000044 $d
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:94     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:101    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:315    .text.HAL_I2C_MspInit:000000ec $d
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:325    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:332    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:405    .text.HAL_I2C_MspDeInit:00000058 $d
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:414    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:421    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:629    .text.HAL_TIM_Encoder_MspInit:000000d8 $d
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:639    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:646    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:691    .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:696    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:703    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:789    .text.HAL_TIM_MspPostInit:00000050 $d
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:795    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:802    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:869    .text.HAL_TIM_Encoder_MspDeInit:0000004c $d
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:878    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:885    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:913    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:918    .text.HAL_UART_MspInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:925    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:1154   .text.HAL_UART_MspInit:000000e8 $d
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:1165   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:1172   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\anmh1\AppData\Local\Temp\cciTXjr3.s:1240   .text.HAL_UART_MspDeInit:00000048 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_DMA_Init
Error_Handler
hdma_usart3_rx
HAL_DMA_DeInit
