<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsusbhs_data_sync_rx</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsusbhs_data_sync_rx'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsusbhs_data_sync_rx')">cdnsusbhs_data_sync_rx</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.87</td>
<td class="s8 cl rt"><a href="mod1028.html#Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028.html#Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync_rx.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync_rx.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91188"  onclick="showContent('inst_tag_91188')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_0.html#inst_tag_91188_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_0.html#inst_tag_91188_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_0.html#inst_tag_91188_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91189"  onclick="showContent('inst_tag_91189')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_0.html#inst_tag_91189_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_0.html#inst_tag_91189_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_0.html#inst_tag_91189_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91191"  onclick="showContent('inst_tag_91191')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_0.html#inst_tag_91191_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_0.html#inst_tag_91191_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_0.html#inst_tag_91191_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91196"  onclick="showContent('inst_tag_91196')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_0.html#inst_tag_91196_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_0.html#inst_tag_91196_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_0.html#inst_tag_91196_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91198"  onclick="showContent('inst_tag_91198')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_0.html#inst_tag_91198_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_0.html#inst_tag_91198_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_0.html#inst_tag_91198_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91200"  onclick="showContent('inst_tag_91200')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_0.html#inst_tag_91200_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_0.html#inst_tag_91200_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_0.html#inst_tag_91200_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91202"  onclick="showContent('inst_tag_91202')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_0.html#inst_tag_91202_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_0.html#inst_tag_91202_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_0.html#inst_tag_91202_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91204"  onclick="showContent('inst_tag_91204')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91204_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_1.html#inst_tag_91204_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91204_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91206"  onclick="showContent('inst_tag_91206')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91206_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_1.html#inst_tag_91206_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91206_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91208"  onclick="showContent('inst_tag_91208')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91208_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_1.html#inst_tag_91208_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91208_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91210"  onclick="showContent('inst_tag_91210')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91210_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_1.html#inst_tag_91210_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91210_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91212"  onclick="showContent('inst_tag_91212')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91212_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_1.html#inst_tag_91212_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91212_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91214"  onclick="showContent('inst_tag_91214')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91214_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_1.html#inst_tag_91214_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91214_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91216"  onclick="showContent('inst_tag_91216')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91216_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_1.html#inst_tag_91216_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91216_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91218"  onclick="showContent('inst_tag_91218')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91218_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_2.html#inst_tag_91218_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91218_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91220"  onclick="showContent('inst_tag_91220')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91220_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_2.html#inst_tag_91220_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91220_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91222"  onclick="showContent('inst_tag_91222')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91222_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_2.html#inst_tag_91222_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91222_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91224"  onclick="showContent('inst_tag_91224')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91224_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_2.html#inst_tag_91224_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91224_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91226"  onclick="showContent('inst_tag_91226')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91226_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_2.html#inst_tag_91226_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91226_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91228"  onclick="showContent('inst_tag_91228')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91228_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_2.html#inst_tag_91228_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91228_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91230"  onclick="showContent('inst_tag_91230')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91230_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_2.html#inst_tag_91230_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91230_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91232"  onclick="showContent('inst_tag_91232')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91232_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_2.html#inst_tag_91232_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91232_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91234"  onclick="showContent('inst_tag_91234')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91234_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_3.html#inst_tag_91234_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91234_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91236"  onclick="showContent('inst_tag_91236')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91236_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_3.html#inst_tag_91236_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91236_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91238"  onclick="showContent('inst_tag_91238')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91238_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_3.html#inst_tag_91238_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91238_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91240"  onclick="showContent('inst_tag_91240')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91240_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_3.html#inst_tag_91240_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91240_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91242"  onclick="showContent('inst_tag_91242')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91242_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_3.html#inst_tag_91242_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91242_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91244"  onclick="showContent('inst_tag_91244')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91244_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_3.html#inst_tag_91244_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91244_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91246"  onclick="showContent('inst_tag_91246')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91246_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_3.html#inst_tag_91246_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91246_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91248"  onclick="showContent('inst_tag_91248')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91248_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_4.html#inst_tag_91248_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91248_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91250"  onclick="showContent('inst_tag_91250')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91250_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_4.html#inst_tag_91250_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91250_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91252"  onclick="showContent('inst_tag_91252')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91252_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_4.html#inst_tag_91252_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91252_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91254"  onclick="showContent('inst_tag_91254')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91254_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_4.html#inst_tag_91254_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91254_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91256"  onclick="showContent('inst_tag_91256')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91256_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_4.html#inst_tag_91256_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91256_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91258"  onclick="showContent('inst_tag_91258')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91258_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_4.html#inst_tag_91258_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91258_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91260"  onclick="showContent('inst_tag_91260')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91260_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_4.html#inst_tag_91260_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91260_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91261"  onclick="showContent('inst_tag_91261')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91261_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_4.html#inst_tag_91261_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91261_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91262"  onclick="showContent('inst_tag_91262')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91262_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_4.html#inst_tag_91262_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91262_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91263"  onclick="showContent('inst_tag_91263')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91263_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91263_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91263_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91264"  onclick="showContent('inst_tag_91264')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91264_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91264_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91264_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91265"  onclick="showContent('inst_tag_91265')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91265_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91265_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91265_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91266"  onclick="showContent('inst_tag_91266')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91266_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91266_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91266_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91267"  onclick="showContent('inst_tag_91267')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91267_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91267_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91267_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91268"  onclick="showContent('inst_tag_91268')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91268_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91268_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91268_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91269"  onclick="showContent('inst_tag_91269')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91269_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91269_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91269_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91270"  onclick="showContent('inst_tag_91270')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91270_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91270_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91270_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91271"  onclick="showContent('inst_tag_91271')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91271_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91271_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91271_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91272"  onclick="showContent('inst_tag_91272')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91272_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91272_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91272_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91273"  onclick="showContent('inst_tag_91273')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91273_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91273_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91273_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91274"  onclick="showContent('inst_tag_91274')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91274_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91274_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91274_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91275"  onclick="showContent('inst_tag_91275')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91275_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91275_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91275_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91277"  onclick="showContent('inst_tag_91277')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91277_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_5.html#inst_tag_91277_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91277_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91287"  onclick="showContent('inst_tag_91287')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_6.html#inst_tag_91287_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_6.html#inst_tag_91287_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_6.html#inst_tag_91287_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91288"  onclick="showContent('inst_tag_91288')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_6.html#inst_tag_91288_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_6.html#inst_tag_91288_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_6.html#inst_tag_91288_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91290"  onclick="showContent('inst_tag_91290')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_6.html#inst_tag_91290_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_6.html#inst_tag_91290_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_6.html#inst_tag_91290_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91291"  onclick="showContent('inst_tag_91291')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_6.html#inst_tag_91291_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_6.html#inst_tag_91291_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_6.html#inst_tag_91291_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_7.html#inst_tag_91293"  onclick="showContent('inst_tag_91293')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1028_7.html#inst_tag_91293_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_7.html#inst_tag_91293_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_7.html#inst_tag_91293_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91278"  onclick="showContent('inst_tag_91278')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 34.05</td>
<td class="s5 cl rt"><a href="mod1028_6.html#inst_tag_91278_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_6.html#inst_tag_91278_Toggle" >  5.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_6.html#inst_tag_91278_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91195"  onclick="showContent('inst_tag_91195')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.41</td>
<td class="s5 cl rt"><a href="mod1028_0.html#inst_tag_91195_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_0.html#inst_tag_91195_Toggle" >  9.09</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_0.html#inst_tag_91195_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91197"  onclick="showContent('inst_tag_91197')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_0.html#inst_tag_91197_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_0.html#inst_tag_91197_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_0.html#inst_tag_91197_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91201"  onclick="showContent('inst_tag_91201')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_0.html#inst_tag_91201_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_0.html#inst_tag_91201_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_0.html#inst_tag_91201_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91205"  onclick="showContent('inst_tag_91205')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91205_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_1.html#inst_tag_91205_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91205_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91209"  onclick="showContent('inst_tag_91209')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91209_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_1.html#inst_tag_91209_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91209_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91213"  onclick="showContent('inst_tag_91213')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91213_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_1.html#inst_tag_91213_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91213_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91217"  onclick="showContent('inst_tag_91217')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_1.html#inst_tag_91217_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_1.html#inst_tag_91217_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_1.html#inst_tag_91217_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91221"  onclick="showContent('inst_tag_91221')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91221_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_2.html#inst_tag_91221_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91221_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91225"  onclick="showContent('inst_tag_91225')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91225_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_2.html#inst_tag_91225_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91225_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91229"  onclick="showContent('inst_tag_91229')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_2.html#inst_tag_91229_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_2.html#inst_tag_91229_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_2.html#inst_tag_91229_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91233"  onclick="showContent('inst_tag_91233')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91233_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_3.html#inst_tag_91233_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91233_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91237"  onclick="showContent('inst_tag_91237')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91237_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_3.html#inst_tag_91237_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91237_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91241"  onclick="showContent('inst_tag_91241')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91241_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_3.html#inst_tag_91241_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91241_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91245"  onclick="showContent('inst_tag_91245')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_3.html#inst_tag_91245_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_3.html#inst_tag_91245_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_3.html#inst_tag_91245_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91249"  onclick="showContent('inst_tag_91249')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91249_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_4.html#inst_tag_91249_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91249_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91253"  onclick="showContent('inst_tag_91253')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91253_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_4.html#inst_tag_91253_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91253_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91257"  onclick="showContent('inst_tag_91257')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_4.html#inst_tag_91257_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_4.html#inst_tag_91257_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_4.html#inst_tag_91257_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_5.html#inst_tag_91276"  onclick="showContent('inst_tag_91276')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1028_5.html#inst_tag_91276_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_5.html#inst_tag_91276_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_5.html#inst_tag_91276_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91289"  onclick="showContent('inst_tag_91289')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 36.55</td>
<td class="s5 cl rt"><a href="mod1028_6.html#inst_tag_91289_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_6.html#inst_tag_91289_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_6.html#inst_tag_91289_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91279"  onclick="showContent('inst_tag_91279')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.38</td>
<td class="s5 cl rt"><a href="mod1028_6.html#inst_tag_91279_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_6.html#inst_tag_91279_Toggle" > 15.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_6.html#inst_tag_91279_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91292"  onclick="showContent('inst_tag_91292')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 40.71</td>
<td class="s5 cl rt"><a href="mod1028_6.html#inst_tag_91292_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1028_6.html#inst_tag_91292_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1028_6.html#inst_tag_91292_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91284"  onclick="showContent('inst_tag_91284')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.09</td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91284_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_6.html#inst_tag_91284_Toggle" >  5.56</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91284_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91283"  onclick="showContent('inst_tag_91283')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91283_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_6.html#inst_tag_91283_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91283_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91285"  onclick="showContent('inst_tag_91285')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91285_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1028_6.html#inst_tag_91285_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91285_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91280"  onclick="showContent('inst_tag_91280')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.57</td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91280_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_6.html#inst_tag_91280_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91280_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91190"  onclick="showContent('inst_tag_91190')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.94</td>
<td class="s8 cl rt"><a href="mod1028_0.html#inst_tag_91190_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_0.html#inst_tag_91190_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_0.html#inst_tag_91190_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91194"  onclick="showContent('inst_tag_91194')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.40</td>
<td class="s8 cl rt"><a href="mod1028_0.html#inst_tag_91194_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_0.html#inst_tag_91194_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_0.html#inst_tag_91194_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91192"  onclick="showContent('inst_tag_91192')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_0.html#inst_tag_91192_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_0.html#inst_tag_91192_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_0.html#inst_tag_91192_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91193"  onclick="showContent('inst_tag_91193')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_0.html#inst_tag_91193_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_0.html#inst_tag_91193_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_0.html#inst_tag_91193_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_0.html#inst_tag_91199"  onclick="showContent('inst_tag_91199')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_0.html#inst_tag_91199_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_0.html#inst_tag_91199_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_0.html#inst_tag_91199_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91203"  onclick="showContent('inst_tag_91203')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_1.html#inst_tag_91203_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_1.html#inst_tag_91203_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_1.html#inst_tag_91203_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91207"  onclick="showContent('inst_tag_91207')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_1.html#inst_tag_91207_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_1.html#inst_tag_91207_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_1.html#inst_tag_91207_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91211"  onclick="showContent('inst_tag_91211')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_1.html#inst_tag_91211_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_1.html#inst_tag_91211_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_1.html#inst_tag_91211_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_1.html#inst_tag_91215"  onclick="showContent('inst_tag_91215')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_1.html#inst_tag_91215_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_1.html#inst_tag_91215_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_1.html#inst_tag_91215_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91219"  onclick="showContent('inst_tag_91219')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_2.html#inst_tag_91219_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_2.html#inst_tag_91219_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_2.html#inst_tag_91219_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91223"  onclick="showContent('inst_tag_91223')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_2.html#inst_tag_91223_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_2.html#inst_tag_91223_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_2.html#inst_tag_91223_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91227"  onclick="showContent('inst_tag_91227')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_2.html#inst_tag_91227_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_2.html#inst_tag_91227_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_2.html#inst_tag_91227_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_2.html#inst_tag_91231"  onclick="showContent('inst_tag_91231')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_2.html#inst_tag_91231_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_2.html#inst_tag_91231_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_2.html#inst_tag_91231_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91235"  onclick="showContent('inst_tag_91235')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_3.html#inst_tag_91235_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_3.html#inst_tag_91235_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_3.html#inst_tag_91235_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91239"  onclick="showContent('inst_tag_91239')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_3.html#inst_tag_91239_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_3.html#inst_tag_91239_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_3.html#inst_tag_91239_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91243"  onclick="showContent('inst_tag_91243')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_3.html#inst_tag_91243_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_3.html#inst_tag_91243_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_3.html#inst_tag_91243_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_3.html#inst_tag_91247"  onclick="showContent('inst_tag_91247')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_3.html#inst_tag_91247_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_3.html#inst_tag_91247_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_3.html#inst_tag_91247_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91251"  onclick="showContent('inst_tag_91251')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_4.html#inst_tag_91251_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_4.html#inst_tag_91251_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_4.html#inst_tag_91251_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91255"  onclick="showContent('inst_tag_91255')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_4.html#inst_tag_91255_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_4.html#inst_tag_91255_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_4.html#inst_tag_91255_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_4.html#inst_tag_91259"  onclick="showContent('inst_tag_91259')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_4.html#inst_tag_91259_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_4.html#inst_tag_91259_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_4.html#inst_tag_91259_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91281"  onclick="showContent('inst_tag_91281')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91281_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1028_6.html#inst_tag_91281_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91281_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91282"  onclick="showContent('inst_tag_91282')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 61.90</td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91282_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1028_6.html#inst_tag_91282_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91282_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1028_6.html#inst_tag_91286"  onclick="showContent('inst_tag_91286')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 61.90</td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91286_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1028_6.html#inst_tag_91286_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1028_6.html#inst_tag_91286_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsusbhs_data_sync_rx'>
<a name="Line"></a>
Line Coverage for Module : <a name="1455887115"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
75                          begin : REQ_DATA_PROC
76         1/1              if `CDNSUSBHS_RESET(rxrst)
77                            begin
78         1/1                cdc_req_r &lt;= 1'b0;
79                            end
80                          else
81                            begin
82         1/1                cdc_req_r &lt;= cdc_req;
83                            end
84                          end
85                      
86                      
87                      
88                        assign cdc_ack = cdc_req_r;
89                      
90                      
91                      
92                        `CDNSUSBHS_ALWAYS(rxclk,rxrst)
93                          begin : DATA_HOLD_PROC
94         1/1              if `CDNSUSBHS_RESET(rxrst)
95                            begin
96         1/1                rxdata &lt;= {DATA_SYNC_WIDTH{1'b0}};
97                            end
98                          else
99                            begin
100        1/1                if (cdc_req != cdc_req_r)
101                             begin
102        <font color = "red">0/1     ==>          rxdata &lt;= cdc_data;</font>
103                             end
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1978637931"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=13 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91260_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91261_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91262_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91263_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91264_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91265_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91266_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91267_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91268_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91269_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91270_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91271_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91272_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91273_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91274_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91275_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">60</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">60</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1164148178"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.90</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91282_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.90</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91286_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91291_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="394978163"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91191_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91198_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91202_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91206_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91210_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91214_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91218_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91222_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91226_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91230_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91234_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91238_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91242_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91246_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91250_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91254_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91258_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.71</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91292_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="374191852"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91192_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91193_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91199_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91203_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91207_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91211_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91215_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91219_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91223_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91227_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91231_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91235_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91239_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91243_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91247_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91251_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91255_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91259_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91281_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91290_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1143361867"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.40</td>
<td class="s1 cl rt"> 12.50</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91194_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_7.html#inst_tag_91293_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="844095384"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=9 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.41</td>
<td class="s0 cl rt">  9.09</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91195_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1613265399"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=8 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91197_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91201_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91205_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91209_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91213_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91217_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91221_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91225_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91229_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91233_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91237_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91241_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91245_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91249_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91253_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91257_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91276_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_5.html#inst_tag_91277_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 34.05</td>
<td class="s0 cl rt">  5.00</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91278_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.38</td>
<td class="s1 cl rt"> 15.00</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91279_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.57</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91280_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91288_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">14</td>
<td class="rt">35.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">7</td>
<td class="rt">35.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">7</td>
<td class="rt">35.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">14</td>
<td class="rt">35.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">7</td>
<td class="rt">35.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">7</td>
<td class="rt">35.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1912531882"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=7 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91188_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91189_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.94</td>
<td class="s1 cl rt"> 11.11</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91190_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91287_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1933318193"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.55</td>
<td class="s1 cl rt"> 12.50</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91289_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="87114118"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=11 + DATA_SYNC_WIDTH=11 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91196_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_0.html#inst_tag_91200_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91204_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91208_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91212_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_1.html#inst_tag_91216_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91220_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91224_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91228_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_2.html#inst_tag_91232_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91236_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91240_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_3.html#inst_tag_91244_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91248_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91252_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1028_4.html#inst_tag_91256_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91283_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91285_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="834696728"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=16 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.09</td>
<td class="s0 cl rt">  5.56</td>
</tr></table>
<span class=inst><a href="mod1028_6.html#inst_tag_91284_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">72</td>
<td class="rt">4</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">72</td>
<td class="rt">4</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1455887115"></a>
<a href="mod1028.html" >cdnsusbhs_data_sync_rx</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if `CDNSUSBHS_RESET(rxrst)
               <font color = "green">-1-</font>  
77               begin
78               cdc_req_r <= 1'b0;
           <font color = "green">      ==></font>
79               end
80             else
81               begin
82               cdc_req_r <= cdc_req;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94             if `CDNSUSBHS_RESET(rxrst)
               <font color = "green">-1-</font>  
95               begin
96               rxdata <= {DATA_SYNC_WIDTH{1'b0}};
           <font color = "green">      ==></font>
97               end
98             else
99               begin
100              if (cdc_req != cdc_req_r)
                 <font color = "red">-2-</font>  
101                begin
102                rxdata <= cdc_data;
           <font color = "red">        ==></font>
103                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
