INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/langlang_flow_lab/langlang_flow_lab.srcs/sources_1/new/flow_lab.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_lab
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/langlang_flow_lab/langlang_flow_lab.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
