$comment
	File created using the following command:
		vcd file decoder.msim.vcd -direction
$end
$date
	Sat Jun 15 20:26:11 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module decoder_vlg_vec_tst $end
$var reg 8 ! entrada [7:0] $end
$var wire 1 " decoded [3] $end
$var wire 1 # decoded [2] $end
$var wire 1 $ decoded [1] $end
$var wire 1 % decoded [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Mux0~0_combout $end
$var wire 1 . Mux3~0_combout $end
$var wire 1 / Mux3~1_combout $end
$var wire 1 0 Mux2~0_combout $end
$var wire 1 1 Mux2~1_combout $end
$var wire 1 2 Mux1~0_combout $end
$var wire 1 3 Mux1~1_combout $end
$var wire 1 4 Mux0~1_combout $end
$var wire 1 5 Mux0~2_combout $end
$var wire 1 6 entrada~combout [7] $end
$var wire 1 7 entrada~combout [6] $end
$var wire 1 8 entrada~combout [5] $end
$var wire 1 9 entrada~combout [4] $end
$var wire 1 : entrada~combout [3] $end
$var wire 1 ; entrada~combout [2] $end
$var wire 1 < entrada~combout [1] $end
$var wire 1 = entrada~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0%
0$
0#
0"
x&
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
01
02
03
04
05
0=
0<
0;
0:
09
08
07
06
$end
#10000
b10000000 !
b10100000 !
18
16
0&
12
11
15
1$
1"
#130000
b100000 !
b0 !
08
06
1&
02
01
05
0$
0"
#170000
b1000000 !
b1010000 !
b1110000 !
19
18
17
0&
12
10
1/
11
1.
13
03
01
0/
1%
1$
1#
0#
0$
0%
#310000
b110000 !
b100000 !
b0 !
09
08
07
1&
02
00
0.
#320000
b10000000 !
b11000000 !
b11010000 !
b11110000 !
19
18
17
16
0&
1/
11
13
15
1%
1$
1#
1"
#400000
b1110000 !
b110000 !
b100000 !
b0 !
09
08
07
06
1&
0/
01
03
05
0%
0$
0#
0"
#1000000
