{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1646737544587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1646737544587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 12:05:44 2022 " "Processing started: Tue Mar 08 12:05:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1646737544587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1646737544587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise3 -c exercise3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise3 -c exercise3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1646737544587 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1646737545100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_div.vhd 4 1 " "Found 4 design units, including 1 entities, in source file shift_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_div-shift_left_one " "Found design unit 1: shift_div-shift_left_one" {  } { { "shift_div.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/shift_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545628 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shift_div-shift_right_two " "Found design unit 2: shift_div-shift_right_two" {  } { { "shift_div.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/shift_div.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545628 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 shift_div-rotate_three " "Found design unit 3: shift_div-rotate_three" {  } { { "shift_div.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/shift_div.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545628 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_div " "Found entity 1: shift_div" {  } { { "shift_div.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/shift_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646737545628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_tester_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_tester_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester_carry-four_bit_adder_tester_impl " "Found design unit 1: four_bit_adder_tester_carry-four_bit_adder_tester_impl" {  } { { "four_bit_adder_tester_carry.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_tester_carry.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545628 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester_carry " "Found entity 1: four_bit_adder_tester_carry" {  } { { "four_bit_adder_tester_carry.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_tester_carry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646737545628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_carry.vhd 3 1 " "Found 3 design units, including 1 entities, in source file four_bit_adder_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_carry-unsigned_impl " "Found design unit 1: four_bit_adder_carry-unsigned_impl" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder_carry-signed_impl " "Found design unit 2: four_bit_adder_carry-signed_impl" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545637 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_carry " "Found entity 1: four_bit_adder_carry" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646737545637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_simulering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_simulering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simulering-four_bit_adder_simulering_impl " "Found design unit 1: four_bit_adder_simulering-four_bit_adder_simulering_impl" {  } { { "four_bit_adder_simulering.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_simulering.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545637 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simulering " "Found entity 1: four_bit_adder_simulering" {  } { { "four_bit_adder_simulering.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_simulering.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646737545637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester-four_bit_adder_tester_impl " "Found design unit 1: four_bit_adder_tester-four_bit_adder_tester_impl" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_tester.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545645 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester " "Found entity 1: four_bit_adder_tester" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646737545645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_simple.vhd 3 1 " "Found 3 design units, including 1 entities, in source file four_bit_adder_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simple-unsigned_impl " "Found design unit 1: four_bit_adder_simple-unsigned_impl" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder_simple-signed_impl " "Found design unit 2: four_bit_adder_simple-signed_impl" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545645 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simple " "Found entity 1: four_bit_adder_simple" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646737545645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fba_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fba_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fba_test-four_bit_adder_tester_impl " "Found design unit 1: fba_test-four_bit_adder_tester_impl" {  } { { "fba_test.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/fba_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545653 ""} { "Info" "ISGN_ENTITY_NAME" "1 fba_test " "Found entity 1: fba_test" {  } { { "fba_test.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/fba_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646737545653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646737545653 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" shift_div_tester.vhd(12) " "VHDL syntax error at shift_div_tester.vhd(12) near text \"end\";  expecting \";\"" {  } { { "shift_div_tester.vhd" "" { Text "C:/altera/13.0sp1/DSD/exercise3_template_restored/shift_div_tester.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1646737545653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_div_tester.vhd 0 0 " "Found 0 design units, including 0 entities, in source file shift_div_tester.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646737545653 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1646737545837 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 08 12:05:45 2022 " "Processing ended: Tue Mar 08 12:05:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1646737545837 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1646737545837 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1646737545837 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1646737545837 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1646737546470 ""}
