
CCD_Subsystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003334  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080033f4  080033f4  000043f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003418  08003418  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003418  08003418  00005010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003418  08003418  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003418  08003418  00004418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800341c  0800341c  0000441c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08003420  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  20000010  08003430  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000154  08003430  00005154  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000080dc  00000000  00000000  00005038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e2b  00000000  00000000  0000d114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c8  00000000  00000000  0000ef40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000698  00000000  00000000  0000f808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000021bb  00000000  00000000  0000fea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aae5  00000000  00000000  0001205b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b355  00000000  00000000  0001cb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00097e95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001dec  00000000  00000000  00097ed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00099cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080033dc 	.word	0x080033dc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080033dc 	.word	0x080033dc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <BSP_W25Qx_Init>:
extern SPI_HandleTypeDef hspi2;
 /**********************************************************************************
  * 函数功能: 模块初始化
  */
uint8_t BSP_W25Qx_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	BSP_W25Qx_Reset();
 8000224:	f000 f806 	bl	8000234 <BSP_W25Qx_Reset>
	return BSP_W25Qx_GetStatus();
 8000228:	f000 f81a 	bl	8000260 <BSP_W25Qx_GetStatus>
 800022c:	0003      	movs	r3, r0
}
 800022e:	0018      	movs	r0, r3
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}

08000234 <BSP_W25Qx_Reset>:


static void	BSP_W25Qx_Reset(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
	uint8_t cmd[2] = {RESET_ENABLE_CMD,RESET_MEMORY_CMD};
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	4a06      	ldr	r2, [pc, #24]	@ (8000258 <BSP_W25Qx_Reset+0x24>)
 800023e:	801a      	strh	r2, [r3, #0]

	W25Qx_Enable();
	/* Send the reset command */
	HAL_SPI_Transmit(&hspi2, cmd, 2, W25Qx_TIMEOUT_VALUE);
 8000240:	23fa      	movs	r3, #250	@ 0xfa
 8000242:	009b      	lsls	r3, r3, #2
 8000244:	1d39      	adds	r1, r7, #4
 8000246:	4805      	ldr	r0, [pc, #20]	@ (800025c <BSP_W25Qx_Reset+0x28>)
 8000248:	2202      	movs	r2, #2
 800024a:	f002 fb17 	bl	800287c <HAL_SPI_Transmit>
	W25Qx_Disable();

}
 800024e:	46c0      	nop			@ (mov r8, r8)
 8000250:	46bd      	mov	sp, r7
 8000252:	b002      	add	sp, #8
 8000254:	bd80      	pop	{r7, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffff9966 	.word	0xffff9966
 800025c:	200000f4 	.word	0x200000f4

08000260 <BSP_W25Qx_GetStatus>:

 /**********************************************************************************
  * 函数功能: 获取设备状态
  */
static uint8_t BSP_W25Qx_GetStatus(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b082      	sub	sp, #8
 8000264:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {READ_STATUS_REG1_CMD};
 8000266:	1d3b      	adds	r3, r7, #4
 8000268:	4a0e      	ldr	r2, [pc, #56]	@ (80002a4 <BSP_W25Qx_GetStatus+0x44>)
 800026a:	7812      	ldrb	r2, [r2, #0]
 800026c:	701a      	strb	r2, [r3, #0]
	uint8_t status;

	W25Qx_Enable();
	/* Send the read status command */
	HAL_SPI_Transmit(&hspi2, cmd, 1, W25Qx_TIMEOUT_VALUE);
 800026e:	23fa      	movs	r3, #250	@ 0xfa
 8000270:	009b      	lsls	r3, r3, #2
 8000272:	1d39      	adds	r1, r7, #4
 8000274:	480c      	ldr	r0, [pc, #48]	@ (80002a8 <BSP_W25Qx_GetStatus+0x48>)
 8000276:	2201      	movs	r2, #1
 8000278:	f002 fb00 	bl	800287c <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi2,&status, 1, W25Qx_TIMEOUT_VALUE);
 800027c:	23fa      	movs	r3, #250	@ 0xfa
 800027e:	009b      	lsls	r3, r3, #2
 8000280:	1cf9      	adds	r1, r7, #3
 8000282:	4809      	ldr	r0, [pc, #36]	@ (80002a8 <BSP_W25Qx_GetStatus+0x48>)
 8000284:	2201      	movs	r2, #1
 8000286:	f002 fc49 	bl	8002b1c <HAL_SPI_Receive>
	W25Qx_Disable();

	/* Check the value of the register */
  if((status & W25Q128FV_FSR_BUSY) != 0)
 800028a:	1cfb      	adds	r3, r7, #3
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	001a      	movs	r2, r3
 8000290:	2301      	movs	r3, #1
 8000292:	4013      	ands	r3, r2
 8000294:	d001      	beq.n	800029a <BSP_W25Qx_GetStatus+0x3a>
  {
    return W25Qx_BUSY;
 8000296:	2302      	movs	r3, #2
 8000298:	e000      	b.n	800029c <BSP_W25Qx_GetStatus+0x3c>
  }
	else
	{
		return W25Qx_OK;
 800029a:	2300      	movs	r3, #0
	}
}
 800029c:	0018      	movs	r0, r3
 800029e:	46bd      	mov	sp, r7
 80002a0:	b002      	add	sp, #8
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	080033f4 	.word	0x080033f4
 80002a8:	200000f4 	.word	0x200000f4

080002ac <bsp_InitW5500Gpio>:
uint8_t Tx_Buffer[2048];//端口发送数据缓冲区


//W5500 GPIO初始化配置
void bsp_InitW5500Gpio(void)
{
 80002ac:	b590      	push	{r4, r7, lr}
 80002ae:	b089      	sub	sp, #36	@ 0x24
 80002b0:	af00      	add	r7, sp, #0
		GPIO_InitTypeDef GPIO_InitStructure;

//		EXTI_InitTypeDef  EXTI_InitStructure;

		//使能GPIO 时钟
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80002b2:	4b46      	ldr	r3, [pc, #280]	@ (80003cc <bsp_InitW5500Gpio+0x120>)
 80002b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80002b6:	4b45      	ldr	r3, [pc, #276]	@ (80003cc <bsp_InitW5500Gpio+0x120>)
 80002b8:	2101      	movs	r1, #1
 80002ba:	430a      	orrs	r2, r1
 80002bc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80002be:	4b43      	ldr	r3, [pc, #268]	@ (80003cc <bsp_InitW5500Gpio+0x120>)
 80002c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80002c2:	2201      	movs	r2, #1
 80002c4:	4013      	ands	r3, r2
 80002c6:	60bb      	str	r3, [r7, #8]
 80002c8:	68bb      	ldr	r3, [r7, #8]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80002ca:	4b40      	ldr	r3, [pc, #256]	@ (80003cc <bsp_InitW5500Gpio+0x120>)
 80002cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80002ce:	4b3f      	ldr	r3, [pc, #252]	@ (80003cc <bsp_InitW5500Gpio+0x120>)
 80002d0:	2102      	movs	r1, #2
 80002d2:	430a      	orrs	r2, r1
 80002d4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80002d6:	4b3d      	ldr	r3, [pc, #244]	@ (80003cc <bsp_InitW5500Gpio+0x120>)
 80002d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80002da:	2202      	movs	r2, #2
 80002dc:	4013      	ands	r3, r2
 80002de:	607b      	str	r3, [r7, #4]
 80002e0:	687b      	ldr	r3, [r7, #4]

		//W5500_RST引脚初始化配置(PA9)->PB10
		GPIO_InitStructure.Pin  = W5500_RST;
 80002e2:	210c      	movs	r1, #12
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	2280      	movs	r2, #128	@ 0x80
 80002e8:	00d2      	lsls	r2, r2, #3
 80002ea:	601a      	str	r2, [r3, #0]
		GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 80002ec:	000c      	movs	r4, r1
 80002ee:	193b      	adds	r3, r7, r4
 80002f0:	2202      	movs	r2, #2
 80002f2:	60da      	str	r2, [r3, #12]
		GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80002f4:	193b      	adds	r3, r7, r4
 80002f6:	2201      	movs	r2, #1
 80002f8:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Pull = GPIO_PULLUP;
 80002fa:	193b      	adds	r3, r7, r4
 80002fc:	2201      	movs	r2, #1
 80002fe:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(W5500_RST_PORT, &GPIO_InitStructure);
 8000300:	193b      	adds	r3, r7, r4
 8000302:	4a33      	ldr	r2, [pc, #204]	@ (80003d0 <bsp_InitW5500Gpio+0x124>)
 8000304:	0019      	movs	r1, r3
 8000306:	0010      	movs	r0, r2
 8000308:	f001 fa68 	bl	80017dc <HAL_GPIO_Init>
		HAL_GPIO_WritePin(W5500_RST_PORT,W5500_RST, GPIO_PIN_RESET);
 800030c:	2380      	movs	r3, #128	@ 0x80
 800030e:	00db      	lsls	r3, r3, #3
 8000310:	482f      	ldr	r0, [pc, #188]	@ (80003d0 <bsp_InitW5500Gpio+0x124>)
 8000312:	2200      	movs	r2, #0
 8000314:	0019      	movs	r1, r3
 8000316:	f001 fbfc 	bl	8001b12 <HAL_GPIO_WritePin>
//		EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
//		EXTI_InitStructure.EXTI_LineCmd = ENABLE;
//		EXTI_Init(&EXTI_InitStructure);

		/* 配置片选口线为推挽输出模式 */
		GPIO_InitStructure.Pin  = W5500_SCS;
 800031a:	193b      	adds	r3, r7, r4
 800031c:	2210      	movs	r2, #16
 800031e:	601a      	str	r2, [r3, #0]
		GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8000320:	193b      	adds	r3, r7, r4
 8000322:	2202      	movs	r2, #2
 8000324:	60da      	str	r2, [r3, #12]
		GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000326:	193b      	adds	r3, r7, r4
 8000328:	2201      	movs	r2, #1
 800032a:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Pull = GPIO_PULLUP;
 800032c:	193b      	adds	r3, r7, r4
 800032e:	2201      	movs	r2, #1
 8000330:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(W5500_SCS_PORT, &GPIO_InitStructure);
 8000332:	193a      	adds	r2, r7, r4
 8000334:	23a0      	movs	r3, #160	@ 0xa0
 8000336:	05db      	lsls	r3, r3, #23
 8000338:	0011      	movs	r1, r2
 800033a:	0018      	movs	r0, r3
 800033c:	f001 fa4e 	bl	80017dc <HAL_GPIO_Init>

		//配置 SCK, MISO 、 MOSI
		//SCK pin configuration
		GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000340:	193b      	adds	r3, r7, r4
 8000342:	2201      	movs	r2, #1
 8000344:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000346:	193b      	adds	r3, r7, r4
 8000348:	2202      	movs	r2, #2
 800034a:	60da      	str	r2, [r3, #12]
		GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800034c:	193b      	adds	r3, r7, r4
 800034e:	2200      	movs	r2, #0
 8000350:	609a      	str	r2, [r3, #8]
		GPIO_InitStructure.Pin = SPIx_SCK_PIN;
 8000352:	193b      	adds	r3, r7, r4
 8000354:	2220      	movs	r2, #32
 8000356:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStructure);
 8000358:	193a      	adds	r2, r7, r4
 800035a:	23a0      	movs	r3, #160	@ 0xa0
 800035c:	05db      	lsls	r3, r3, #23
 800035e:	0011      	movs	r1, r2
 8000360:	0018      	movs	r0, r3
 8000362:	f001 fa3b 	bl	80017dc <HAL_GPIO_Init>
    //MOSI pin configuration
		GPIO_InitStructure.Pin = SPIx_MOSI_PIN;
 8000366:	193b      	adds	r3, r7, r4
 8000368:	2280      	movs	r2, #128	@ 0x80
 800036a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStructure);
 800036c:	193a      	adds	r2, r7, r4
 800036e:	23a0      	movs	r3, #160	@ 0xa0
 8000370:	05db      	lsls	r3, r3, #23
 8000372:	0011      	movs	r1, r2
 8000374:	0018      	movs	r0, r3
 8000376:	f001 fa31 	bl	80017dc <HAL_GPIO_Init>
		//MISO pin configuration
		GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800037a:	193b      	adds	r3, r7, r4
 800037c:	2200      	movs	r2, #0
 800037e:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Pull  = GPIO_PULLUP;
 8000380:	193b      	adds	r3, r7, r4
 8000382:	2201      	movs	r2, #1
 8000384:	609a      	str	r2, [r3, #8]
		GPIO_InitStructure.Pin = SPIx_MISO_PIN;
 8000386:	193b      	adds	r3, r7, r4
 8000388:	2240      	movs	r2, #64	@ 0x40
 800038a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStructure);
 800038c:	193a      	adds	r2, r7, r4
 800038e:	23a0      	movs	r3, #160	@ 0xa0
 8000390:	05db      	lsls	r3, r3, #23
 8000392:	0011      	movs	r1, r2
 8000394:	0018      	movs	r0, r3
 8000396:	f001 fa21 	bl	80017dc <HAL_GPIO_Init>

		HAL_GPIO_WritePin( W5500_SCS_PORT,W5500_SCS,GPIO_PIN_SET);//Set CS to High
 800039a:	23a0      	movs	r3, #160	@ 0xa0
 800039c:	05db      	lsls	r3, r3, #23
 800039e:	2201      	movs	r2, #1
 80003a0:	2110      	movs	r1, #16
 80003a2:	0018      	movs	r0, r3
 80003a4:	f001 fbb5 	bl	8001b12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin( SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_SET);	//Set SCK to High
 80003a8:	23a0      	movs	r3, #160	@ 0xa0
 80003aa:	05db      	lsls	r3, r3, #23
 80003ac:	2201      	movs	r2, #1
 80003ae:	2120      	movs	r1, #32
 80003b0:	0018      	movs	r0, r3
 80003b2:	f001 fbae 	bl	8001b12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin( SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_SET);	//Set MOSI to High
 80003b6:	23a0      	movs	r3, #160	@ 0xa0
 80003b8:	05db      	lsls	r3, r3, #23
 80003ba:	2201      	movs	r2, #1
 80003bc:	2180      	movs	r1, #128	@ 0x80
 80003be:	0018      	movs	r0, r3
 80003c0:	f001 fba7 	bl	8001b12 <HAL_GPIO_WritePin>
}
 80003c4:	46c0      	nop			@ (mov r8, r8)
 80003c6:	46bd      	mov	sp, r7
 80003c8:	b009      	add	sp, #36	@ 0x24
 80003ca:	bd90      	pop	{r4, r7, pc}
 80003cc:	40021000 	.word	0x40021000
 80003d0:	50000400 	.word	0x50000400

080003d4 <sf_spi_RW>:
*	形    参:  TxDat : 发送的字节值
*	返 回 值: 从MISO口线采样器件返回的数据
*********************************************************************************************************
*/
uint8_t sf_spi_RW(uint8_t TxDat)
{
 80003d4:	b590      	push	{r4, r7, lr}
 80003d6:	b085      	sub	sp, #20
 80003d8:	af00      	add	r7, sp, #0
 80003da:	0002      	movs	r2, r0
 80003dc:	1dfb      	adds	r3, r7, #7
 80003de:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	uint8_t ret;
	ret=0;
 80003e0:	230e      	movs	r3, #14
 80003e2:	18fb      	adds	r3, r7, r3
 80003e4:	2200      	movs	r2, #0
 80003e6:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)
 80003e8:	230f      	movs	r3, #15
 80003ea:	18fb      	adds	r3, r7, r3
 80003ec:	2200      	movs	r2, #0
 80003ee:	701a      	strb	r2, [r3, #0]
 80003f0:	e040      	b.n	8000474 <sf_spi_RW+0xa0>
	{
		HAL_GPIO_WritePin(SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_RESET);//SCK=0
 80003f2:	23a0      	movs	r3, #160	@ 0xa0
 80003f4:	05db      	lsls	r3, r3, #23
 80003f6:	2200      	movs	r2, #0
 80003f8:	2120      	movs	r1, #32
 80003fa:	0018      	movs	r0, r3
 80003fc:	f001 fb89 	bl	8001b12 <HAL_GPIO_WritePin>
		if(TxDat&0x80)
 8000400:	1dfb      	adds	r3, r7, #7
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	b25b      	sxtb	r3, r3
 8000406:	2b00      	cmp	r3, #0
 8000408:	da07      	bge.n	800041a <sf_spi_RW+0x46>
			HAL_GPIO_WritePin(SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_SET);
 800040a:	23a0      	movs	r3, #160	@ 0xa0
 800040c:	05db      	lsls	r3, r3, #23
 800040e:	2201      	movs	r2, #1
 8000410:	2180      	movs	r1, #128	@ 0x80
 8000412:	0018      	movs	r0, r3
 8000414:	f001 fb7d 	bl	8001b12 <HAL_GPIO_WritePin>
 8000418:	e006      	b.n	8000428 <sf_spi_RW+0x54>
		else
			HAL_GPIO_WritePin(SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_RESET);
 800041a:	23a0      	movs	r3, #160	@ 0xa0
 800041c:	05db      	lsls	r3, r3, #23
 800041e:	2200      	movs	r2, #0
 8000420:	2180      	movs	r1, #128	@ 0x80
 8000422:	0018      	movs	r0, r3
 8000424:	f001 fb75 	bl	8001b12 <HAL_GPIO_WritePin>
		TxDat<<=1;
 8000428:	1dfa      	adds	r2, r7, #7
 800042a:	1dfb      	adds	r3, r7, #7
 800042c:	781b      	ldrb	r3, [r3, #0]
 800042e:	18db      	adds	r3, r3, r3
 8000430:	7013      	strb	r3, [r2, #0]
		HAL_GPIO_WritePin(SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_SET);//SCK=1
 8000432:	23a0      	movs	r3, #160	@ 0xa0
 8000434:	05db      	lsls	r3, r3, #23
 8000436:	2201      	movs	r2, #1
 8000438:	2120      	movs	r1, #32
 800043a:	0018      	movs	r0, r3
 800043c:	f001 fb69 	bl	8001b12 <HAL_GPIO_WritePin>
		ret<<=1;
 8000440:	240e      	movs	r4, #14
 8000442:	193a      	adds	r2, r7, r4
 8000444:	193b      	adds	r3, r7, r4
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	18db      	adds	r3, r3, r3
 800044a:	7013      	strb	r3, [r2, #0]
		if(HAL_GPIO_ReadPin(SPIx_MISO_GPIO_PORT,SPIx_MISO_PIN)==1)
 800044c:	23a0      	movs	r3, #160	@ 0xa0
 800044e:	05db      	lsls	r3, r3, #23
 8000450:	2140      	movs	r1, #64	@ 0x40
 8000452:	0018      	movs	r0, r3
 8000454:	f001 fb40 	bl	8001ad8 <HAL_GPIO_ReadPin>
 8000458:	0003      	movs	r3, r0
 800045a:	2b01      	cmp	r3, #1
 800045c:	d104      	bne.n	8000468 <sf_spi_RW+0x94>
			ret+=1;
 800045e:	193b      	adds	r3, r7, r4
 8000460:	193a      	adds	r2, r7, r4
 8000462:	7812      	ldrb	r2, [r2, #0]
 8000464:	3201      	adds	r2, #1
 8000466:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)
 8000468:	210f      	movs	r1, #15
 800046a:	187b      	adds	r3, r7, r1
 800046c:	781a      	ldrb	r2, [r3, #0]
 800046e:	187b      	adds	r3, r7, r1
 8000470:	3201      	adds	r2, #1
 8000472:	701a      	strb	r2, [r3, #0]
 8000474:	230f      	movs	r3, #15
 8000476:	18fb      	adds	r3, r7, r3
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	2b07      	cmp	r3, #7
 800047c:	d9b9      	bls.n	80003f2 <sf_spi_RW+0x1e>
	}
	return ret;
 800047e:	230e      	movs	r3, #14
 8000480:	18fb      	adds	r3, r7, r3
 8000482:	781b      	ldrb	r3, [r3, #0]
}
 8000484:	0018      	movs	r0, r3
 8000486:	46bd      	mov	sp, r7
 8000488:	b005      	add	sp, #20
 800048a:	bd90      	pop	{r4, r7, pc}

0800048c <sf_spiWriteWord>:
*	形    参: TxDat
*	返 回 值: 无
*********************************************************************************************************
*/
void sf_spiWriteWord(uint16_t TxDat)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0
 8000492:	0002      	movs	r2, r0
 8000494:	1dbb      	adds	r3, r7, #6
 8000496:	801a      	strh	r2, [r3, #0]
	sf_spi_RW(TxDat/256);
 8000498:	1dbb      	adds	r3, r7, #6
 800049a:	881b      	ldrh	r3, [r3, #0]
 800049c:	0a1b      	lsrs	r3, r3, #8
 800049e:	b29b      	uxth	r3, r3
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	0018      	movs	r0, r3
 80004a4:	f7ff ff96 	bl	80003d4 <sf_spi_RW>
	sf_spi_RW(TxDat);
 80004a8:	1dbb      	adds	r3, r7, #6
 80004aa:	881b      	ldrh	r3, [r3, #0]
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	0018      	movs	r0, r3
 80004b0:	f7ff ff90 	bl	80003d4 <sf_spi_RW>
}
 80004b4:	46c0      	nop			@ (mov r8, r8)
 80004b6:	46bd      	mov	sp, r7
 80004b8:	b002      	add	sp, #8
 80004ba:	bd80      	pop	{r7, pc}

080004bc <Write_W5500_Byte>:
//通过SPI向指定地址寄存器写单字节数据
void Write_W5500_Byte(uint16_t reg, uint8_t dat)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	0002      	movs	r2, r0
 80004c4:	1dbb      	adds	r3, r7, #6
 80004c6:	801a      	strh	r2, [r3, #0]
 80004c8:	1d7b      	adds	r3, r7, #5
 80004ca:	1c0a      	adds	r2, r1, #0
 80004cc:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS,GPIO_PIN_RESET);//Set the SCS of w5500 to Low
 80004ce:	23a0      	movs	r3, #160	@ 0xa0
 80004d0:	05db      	lsls	r3, r3, #23
 80004d2:	2200      	movs	r2, #0
 80004d4:	2110      	movs	r1, #16
 80004d6:	0018      	movs	r0, r3
 80004d8:	f001 fb1b 	bl	8001b12 <HAL_GPIO_WritePin>

	sf_spiWriteWord(reg);//写16位寄存器地址
 80004dc:	1dbb      	adds	r3, r7, #6
 80004de:	881b      	ldrh	r3, [r3, #0]
 80004e0:	0018      	movs	r0, r3
 80004e2:	f7ff ffd3 	bl	800048c <sf_spiWriteWord>
	//写控制字节,1个字节数据长度,写数据,选择通用寄存器
	sf_spi_RW(dat);//写1个字节数据
 80004e6:	1d7b      	adds	r3, r7, #5
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	0018      	movs	r0, r3
 80004ec:	f7ff ff72 	bl	80003d4 <sf_spi_RW>

	HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS,GPIO_PIN_SET); //Set the SCS of w5500 to High
 80004f0:	23a0      	movs	r3, #160	@ 0xa0
 80004f2:	05db      	lsls	r3, r3, #23
 80004f4:	2201      	movs	r2, #1
 80004f6:	2110      	movs	r1, #16
 80004f8:	0018      	movs	r0, r3
 80004fa:	f001 fb0a 	bl	8001b12 <HAL_GPIO_WritePin>
}
 80004fe:	46c0      	nop			@ (mov r8, r8)
 8000500:	46bd      	mov	sp, r7
 8000502:	b002      	add	sp, #8
 8000504:	bd80      	pop	{r7, pc}

08000506 <Write_W5500_String>:

	HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS,GPIO_PIN_SET); //置W5500的SCS为高电平
}
//通过SPI向指定地址寄存器写n个字节数据
void Write_W5500_String(uint16_t reg, uint8_t *dat_ptr, uint16_t size)
{
 8000506:	b580      	push	{r7, lr}
 8000508:	b084      	sub	sp, #16
 800050a:	af00      	add	r7, sp, #0
 800050c:	6039      	str	r1, [r7, #0]
 800050e:	0011      	movs	r1, r2
 8000510:	1dbb      	adds	r3, r7, #6
 8000512:	1c02      	adds	r2, r0, #0
 8000514:	801a      	strh	r2, [r3, #0]
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	1c0a      	adds	r2, r1, #0
 800051a:	801a      	strh	r2, [r3, #0]
	uint16_t i;

	HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS,GPIO_PIN_RESET);//置W5500的SCS为低电平
 800051c:	23a0      	movs	r3, #160	@ 0xa0
 800051e:	05db      	lsls	r3, r3, #23
 8000520:	2200      	movs	r2, #0
 8000522:	2110      	movs	r1, #16
 8000524:	0018      	movs	r0, r3
 8000526:	f001 faf4 	bl	8001b12 <HAL_GPIO_WritePin>

	sf_spiWriteWord(reg);//写16位寄存器地址
 800052a:	1dbb      	adds	r3, r7, #6
 800052c:	881b      	ldrh	r3, [r3, #0]
 800052e:	0018      	movs	r0, r3
 8000530:	f7ff ffac 	bl	800048c <sf_spiWriteWord>
	sf_spi_RW(VDM|RWB_WRITE|COMMON_R);//写控制字节,N个字节数据长度,写数据,选择通用寄存器
 8000534:	2004      	movs	r0, #4
 8000536:	f7ff ff4d 	bl	80003d4 <sf_spi_RW>

	for(i=0;i<size;i++)//循环将缓冲区的size个字节数据写入W5500
 800053a:	230e      	movs	r3, #14
 800053c:	18fb      	adds	r3, r7, r3
 800053e:	2200      	movs	r2, #0
 8000540:	801a      	strh	r2, [r3, #0]
 8000542:	e00c      	b.n	800055e <Write_W5500_String+0x58>
	{
		sf_spi_RW(*dat_ptr++);//写1个字节数据
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	1c5a      	adds	r2, r3, #1
 8000548:	603a      	str	r2, [r7, #0]
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	0018      	movs	r0, r3
 800054e:	f7ff ff41 	bl	80003d4 <sf_spi_RW>
	for(i=0;i<size;i++)//循环将缓冲区的size个字节数据写入W5500
 8000552:	210e      	movs	r1, #14
 8000554:	187b      	adds	r3, r7, r1
 8000556:	881a      	ldrh	r2, [r3, #0]
 8000558:	187b      	adds	r3, r7, r1
 800055a:	3201      	adds	r2, #1
 800055c:	801a      	strh	r2, [r3, #0]
 800055e:	230e      	movs	r3, #14
 8000560:	18fa      	adds	r2, r7, r3
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	8812      	ldrh	r2, [r2, #0]
 8000566:	881b      	ldrh	r3, [r3, #0]
 8000568:	429a      	cmp	r2, r3
 800056a:	d3eb      	bcc.n	8000544 <Write_W5500_String+0x3e>
	}

	HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS,GPIO_PIN_SET); //置W5500的SCS为高电平
 800056c:	23a0      	movs	r3, #160	@ 0xa0
 800056e:	05db      	lsls	r3, r3, #23
 8000570:	2201      	movs	r2, #1
 8000572:	2110      	movs	r1, #16
 8000574:	0018      	movs	r0, r3
 8000576:	f001 facc 	bl	8001b12 <HAL_GPIO_WritePin>
}
 800057a:	46c0      	nop			@ (mov r8, r8)
 800057c:	46bd      	mov	sp, r7
 800057e:	b004      	add	sp, #16
 8000580:	bd80      	pop	{r7, pc}

08000582 <Write_W5500_SOCK_Byte>:
//
void Write_W5500_SOCK_Byte(SOCKET s, uint16_t reg, uint8_t dat)
{
 8000582:	b590      	push	{r4, r7, lr}
 8000584:	b083      	sub	sp, #12
 8000586:	af00      	add	r7, sp, #0
 8000588:	0004      	movs	r4, r0
 800058a:	0008      	movs	r0, r1
 800058c:	0011      	movs	r1, r2
 800058e:	1dfb      	adds	r3, r7, #7
 8000590:	1c22      	adds	r2, r4, #0
 8000592:	701a      	strb	r2, [r3, #0]
 8000594:	1d3b      	adds	r3, r7, #4
 8000596:	1c02      	adds	r2, r0, #0
 8000598:	801a      	strh	r2, [r3, #0]
 800059a:	1dbb      	adds	r3, r7, #6
 800059c:	1c0a      	adds	r2, r1, #0
 800059e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS,GPIO_PIN_RESET);
 80005a0:	23a0      	movs	r3, #160	@ 0xa0
 80005a2:	05db      	lsls	r3, r3, #23
 80005a4:	2200      	movs	r2, #0
 80005a6:	2110      	movs	r1, #16
 80005a8:	0018      	movs	r0, r3
 80005aa:	f001 fab2 	bl	8001b12 <HAL_GPIO_WritePin>

	sf_spiWriteWord(reg);//写16位寄存器地址
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	881b      	ldrh	r3, [r3, #0]
 80005b2:	0018      	movs	r0, r3
 80005b4:	f7ff ff6a 	bl	800048c <sf_spiWriteWord>
	sf_spi_RW(FDM1|RWB_WRITE|(s*0x20+0x08));//写控制字节,1个字节数据长度,写数据,选择端口s的寄存器
 80005b8:	1dfb      	adds	r3, r7, #7
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	015b      	lsls	r3, r3, #5
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	3308      	adds	r3, #8
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	b25b      	sxtb	r3, r3
 80005c6:	2205      	movs	r2, #5
 80005c8:	4313      	orrs	r3, r2
 80005ca:	b25b      	sxtb	r3, r3
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	0018      	movs	r0, r3
 80005d0:	f7ff ff00 	bl	80003d4 <sf_spi_RW>
	sf_spi_RW(dat);//写1个字节数据
 80005d4:	1dbb      	adds	r3, r7, #6
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	0018      	movs	r0, r3
 80005da:	f7ff fefb 	bl	80003d4 <sf_spi_RW>

	HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS,GPIO_PIN_SET);
 80005de:	23a0      	movs	r3, #160	@ 0xa0
 80005e0:	05db      	lsls	r3, r3, #23
 80005e2:	2201      	movs	r2, #1
 80005e4:	2110      	movs	r1, #16
 80005e6:	0018      	movs	r0, r3
 80005e8:	f001 fa93 	bl	8001b12 <HAL_GPIO_WritePin>
}
 80005ec:	46c0      	nop			@ (mov r8, r8)
 80005ee:	46bd      	mov	sp, r7
 80005f0:	b003      	add	sp, #12
 80005f2:	bd90      	pop	{r4, r7, pc}

080005f4 <Read_W5500_Byte>:
* 输出    : 无
* 返回值  : 读取到寄存器的1个字节数据
* 说明    : 无
*******************************************************************************/
uint8_t Read_W5500_Byte(uint16_t reg)
{
 80005f4:	b5b0      	push	{r4, r5, r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	0002      	movs	r2, r0
 80005fc:	1dbb      	adds	r3, r7, #6
 80005fe:	801a      	strh	r2, [r3, #0]
	uint8_t ret;

	HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS,GPIO_PIN_RESET);//置W5500的SCS为低电平
 8000600:	23a0      	movs	r3, #160	@ 0xa0
 8000602:	05db      	lsls	r3, r3, #23
 8000604:	2200      	movs	r2, #0
 8000606:	2110      	movs	r1, #16
 8000608:	0018      	movs	r0, r3
 800060a:	f001 fa82 	bl	8001b12 <HAL_GPIO_WritePin>
	//写16位寄存器地址
	sf_spiWriteWord(reg);
 800060e:	1dbb      	adds	r3, r7, #6
 8000610:	881b      	ldrh	r3, [r3, #0]
 8000612:	0018      	movs	r0, r3
 8000614:	f7ff ff3a 	bl	800048c <sf_spiWriteWord>
	//写控制字节,1个字节数据长度,读数据,选择通用寄存器 Write Control Byte
	sf_spi_RW(FDM1|RWB_READ|COMMON_R);
 8000618:	2001      	movs	r0, #1
 800061a:	f7ff fedb 	bl	80003d4 <sf_spi_RW>
	//发送1个哑数据,用于提供8个SCLK读取MISO数据
	ret=sf_spi_RW(0x00);
 800061e:	250f      	movs	r5, #15
 8000620:	197c      	adds	r4, r7, r5
 8000622:	2000      	movs	r0, #0
 8000624:	f7ff fed6 	bl	80003d4 <sf_spi_RW>
 8000628:	0003      	movs	r3, r0
 800062a:	7023      	strb	r3, [r4, #0]

	HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS,GPIO_PIN_SET);//置W5500的SCS为高电平
 800062c:	23a0      	movs	r3, #160	@ 0xa0
 800062e:	05db      	lsls	r3, r3, #23
 8000630:	2201      	movs	r2, #1
 8000632:	2110      	movs	r1, #16
 8000634:	0018      	movs	r0, r3
 8000636:	f001 fa6c 	bl	8001b12 <HAL_GPIO_WritePin>
	return ret;//返回读取到的寄存器数据
 800063a:	197b      	adds	r3, r7, r5
 800063c:	781b      	ldrb	r3, [r3, #0]
}
 800063e:	0018      	movs	r0, r3
 8000640:	46bd      	mov	sp, r7
 8000642:	b004      	add	sp, #16
 8000644:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000648 <W5500HardwareReset>:
	Write_W5500_SOCK_Byte(s, Sn_CR, SEND);//发送启动发送命令
}

//
void W5500HardwareReset(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
	uint8_t count;
	count=5;
 800064e:	1dfb      	adds	r3, r7, #7
 8000650:	2205      	movs	r2, #5
 8000652:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(W5500_RST_PORT,W5500_RST, GPIO_PIN_RESET);//复位引脚拉低
 8000654:	2380      	movs	r3, #128	@ 0x80
 8000656:	00db      	lsls	r3, r3, #3
 8000658:	4814      	ldr	r0, [pc, #80]	@ (80006ac <W5500HardwareReset+0x64>)
 800065a:	2200      	movs	r2, #0
 800065c:	0019      	movs	r1, r3
 800065e:	f001 fa58 	bl	8001b12 <HAL_GPIO_WritePin>
	bsp_DelayMS(20);
 8000662:	2014      	movs	r0, #20
 8000664:	f000 fa54 	bl	8000b10 <bsp_DelayMS>
	HAL_GPIO_WritePin(W5500_RST_PORT,W5500_RST, GPIO_PIN_SET);//复位引脚拉高
 8000668:	2380      	movs	r3, #128	@ 0x80
 800066a:	00db      	lsls	r3, r3, #3
 800066c:	480f      	ldr	r0, [pc, #60]	@ (80006ac <W5500HardwareReset+0x64>)
 800066e:	2201      	movs	r2, #1
 8000670:	0019      	movs	r1, r3
 8000672:	f001 fa4e 	bl	8001b12 <HAL_GPIO_WritePin>
	bsp_DelayMS(100);
 8000676:	2064      	movs	r0, #100	@ 0x64
 8000678:	f000 fa4a 	bl	8000b10 <bsp_DelayMS>
	//等待以太网连接完成
	while(count--)
 800067c:	e008      	b.n	8000690 <W5500HardwareReset+0x48>
	{
		if((Read_W5500_Byte(PHYCFGR)&LINK)==1)
 800067e:	202e      	movs	r0, #46	@ 0x2e
 8000680:	f7ff ffb8 	bl	80005f4 <Read_W5500_Byte>
 8000684:	0003      	movs	r3, r0
 8000686:	001a      	movs	r2, r3
 8000688:	2301      	movs	r3, #1
 800068a:	4013      	ands	r3, r2
 800068c:	2b01      	cmp	r3, #1
 800068e:	d007      	beq.n	80006a0 <W5500HardwareReset+0x58>
	while(count--)
 8000690:	1dfb      	adds	r3, r7, #7
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	1dfa      	adds	r2, r7, #7
 8000696:	1e59      	subs	r1, r3, #1
 8000698:	7011      	strb	r1, [r2, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d1ef      	bne.n	800067e <W5500HardwareReset+0x36>
			break;
	}
}
 800069e:	e000      	b.n	80006a2 <W5500HardwareReset+0x5a>
			break;
 80006a0:	46c0      	nop			@ (mov r8, r8)
}
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b002      	add	sp, #8
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			@ (mov r8, r8)
 80006ac:	50000400 	.word	0x50000400

080006b0 <Load_Net_Parameters>:
//
void Load_Net_Parameters(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	Gateway_IP[0] = 192;//加载网关参数
 80006b4:	4b26      	ldr	r3, [pc, #152]	@ (8000750 <Load_Net_Parameters+0xa0>)
 80006b6:	22c0      	movs	r2, #192	@ 0xc0
 80006b8:	701a      	strb	r2, [r3, #0]
	Gateway_IP[1] = 168;
 80006ba:	4b25      	ldr	r3, [pc, #148]	@ (8000750 <Load_Net_Parameters+0xa0>)
 80006bc:	22a8      	movs	r2, #168	@ 0xa8
 80006be:	705a      	strb	r2, [r3, #1]
	Gateway_IP[2] = 1;
 80006c0:	4b23      	ldr	r3, [pc, #140]	@ (8000750 <Load_Net_Parameters+0xa0>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	709a      	strb	r2, [r3, #2]
	Gateway_IP[3] = 1;
 80006c6:	4b22      	ldr	r3, [pc, #136]	@ (8000750 <Load_Net_Parameters+0xa0>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	70da      	strb	r2, [r3, #3]

	Sub_Mask[0]=255;//加载子网掩码
 80006cc:	4b21      	ldr	r3, [pc, #132]	@ (8000754 <Load_Net_Parameters+0xa4>)
 80006ce:	22ff      	movs	r2, #255	@ 0xff
 80006d0:	701a      	strb	r2, [r3, #0]
	Sub_Mask[1]=255;
 80006d2:	4b20      	ldr	r3, [pc, #128]	@ (8000754 <Load_Net_Parameters+0xa4>)
 80006d4:	22ff      	movs	r2, #255	@ 0xff
 80006d6:	705a      	strb	r2, [r3, #1]
	Sub_Mask[2]=255;
 80006d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000754 <Load_Net_Parameters+0xa4>)
 80006da:	22ff      	movs	r2, #255	@ 0xff
 80006dc:	709a      	strb	r2, [r3, #2]
	Sub_Mask[3]=0;
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <Load_Net_Parameters+0xa4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	70da      	strb	r2, [r3, #3]

	Phy_Addr[0]=0x0c;//加载物理地址
 80006e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000758 <Load_Net_Parameters+0xa8>)
 80006e6:	220c      	movs	r2, #12
 80006e8:	701a      	strb	r2, [r3, #0]
	Phy_Addr[1]=0x29;
 80006ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <Load_Net_Parameters+0xa8>)
 80006ec:	2229      	movs	r2, #41	@ 0x29
 80006ee:	705a      	strb	r2, [r3, #1]
	Phy_Addr[2]=0xab;
 80006f0:	4b19      	ldr	r3, [pc, #100]	@ (8000758 <Load_Net_Parameters+0xa8>)
 80006f2:	22ab      	movs	r2, #171	@ 0xab
 80006f4:	709a      	strb	r2, [r3, #2]
	Phy_Addr[3]=0x7c;
 80006f6:	4b18      	ldr	r3, [pc, #96]	@ (8000758 <Load_Net_Parameters+0xa8>)
 80006f8:	227c      	movs	r2, #124	@ 0x7c
 80006fa:	70da      	strb	r2, [r3, #3]
	Phy_Addr[4]=0x00;
 80006fc:	4b16      	ldr	r3, [pc, #88]	@ (8000758 <Load_Net_Parameters+0xa8>)
 80006fe:	2200      	movs	r2, #0
 8000700:	711a      	strb	r2, [r3, #4]
	Phy_Addr[5]=0x01;
 8000702:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <Load_Net_Parameters+0xa8>)
 8000704:	2201      	movs	r2, #1
 8000706:	715a      	strb	r2, [r3, #5]

	IP_Addr[0]=192;//加载本机IP地址
 8000708:	4b14      	ldr	r3, [pc, #80]	@ (800075c <Load_Net_Parameters+0xac>)
 800070a:	22c0      	movs	r2, #192	@ 0xc0
 800070c:	701a      	strb	r2, [r3, #0]
	IP_Addr[1]=168;
 800070e:	4b13      	ldr	r3, [pc, #76]	@ (800075c <Load_Net_Parameters+0xac>)
 8000710:	22a8      	movs	r2, #168	@ 0xa8
 8000712:	705a      	strb	r2, [r3, #1]
	IP_Addr[2]=1;
 8000714:	4b11      	ldr	r3, [pc, #68]	@ (800075c <Load_Net_Parameters+0xac>)
 8000716:	2201      	movs	r2, #1
 8000718:	709a      	strb	r2, [r3, #2]
	IP_Addr[3]=199;
 800071a:	4b10      	ldr	r3, [pc, #64]	@ (800075c <Load_Net_Parameters+0xac>)
 800071c:	22c7      	movs	r2, #199	@ 0xc7
 800071e:	70da      	strb	r2, [r3, #3]

    //加载端口0的目的（如调试用的pc机）IP地址
	UDP_DIPR[0] = 192;
 8000720:	4b0f      	ldr	r3, [pc, #60]	@ (8000760 <Load_Net_Parameters+0xb0>)
 8000722:	22c0      	movs	r2, #192	@ 0xc0
 8000724:	701a      	strb	r2, [r3, #0]
	UDP_DIPR[1] = 168;
 8000726:	4b0e      	ldr	r3, [pc, #56]	@ (8000760 <Load_Net_Parameters+0xb0>)
 8000728:	22a8      	movs	r2, #168	@ 0xa8
 800072a:	705a      	strb	r2, [r3, #1]
	UDP_DIPR[2] = 1;
 800072c:	4b0c      	ldr	r3, [pc, #48]	@ (8000760 <Load_Net_Parameters+0xb0>)
 800072e:	2201      	movs	r2, #1
 8000730:	709a      	strb	r2, [r3, #2]
	UDP_DIPR[3] = 188;
 8000732:	4b0b      	ldr	r3, [pc, #44]	@ (8000760 <Load_Net_Parameters+0xb0>)
 8000734:	22bc      	movs	r2, #188	@ 0xbc
 8000736:	70da      	strb	r2, [r3, #3]
	//加载端口0的目的（如调试用的pc机）端口号6000
	UDP_DPORT[0] = 0x17;
 8000738:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <Load_Net_Parameters+0xb4>)
 800073a:	2217      	movs	r2, #23
 800073c:	701a      	strb	r2, [r3, #0]
	UDP_DPORT[1] = 0x70;
 800073e:	4b09      	ldr	r3, [pc, #36]	@ (8000764 <Load_Net_Parameters+0xb4>)
 8000740:	2270      	movs	r2, #112	@ 0x70
 8000742:	705a      	strb	r2, [r3, #1]
	S0_Mode=UDP_MODE;//加载端口0的工作模式,UDP(广播)模式
 8000744:	4b08      	ldr	r3, [pc, #32]	@ (8000768 <Load_Net_Parameters+0xb8>)
 8000746:	2202      	movs	r2, #2
 8000748:	701a      	strb	r2, [r3, #0]
}
 800074a:	46c0      	nop			@ (mov r8, r8)
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	2000002c 	.word	0x2000002c
 8000754:	20000030 	.word	0x20000030
 8000758:	20000034 	.word	0x20000034
 800075c:	2000003c 	.word	0x2000003c
 8000760:	20000040 	.word	0x20000040
 8000764:	20000044 	.word	0x20000044
 8000768:	20000000 	.word	0x20000000

0800076c <setkeepalive>:
/**
@brief  W5500心跳检测程序，设置Socket在线时间寄存器Sn_KPALVTR，单位为5s
*/
void setkeepalive(SOCKET s)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	0002      	movs	r2, r0
 8000774:	1dfb      	adds	r3, r7, #7
 8000776:	701a      	strb	r2, [r3, #0]
	Write_W5500_SOCK_Byte(s,Sn_KPALVTR,2);
 8000778:	1dfb      	adds	r3, r7, #7
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	2202      	movs	r2, #2
 800077e:	212f      	movs	r1, #47	@ 0x2f
 8000780:	0018      	movs	r0, r3
 8000782:	f7ff fefe 	bl	8000582 <Write_W5500_SOCK_Byte>
}
 8000786:	46c0      	nop			@ (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	b002      	add	sp, #8
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <W5500_Init>:
//
void W5500_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8000796:	1dfb      	adds	r3, r7, #7
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]

	Write_W5500_Byte(MR, RST);//软件复位W5500,置1有效,复位后自动清0
 800079c:	2180      	movs	r1, #128	@ 0x80
 800079e:	2000      	movs	r0, #0
 80007a0:	f7ff fe8c 	bl	80004bc <Write_W5500_Byte>
	bsp_DelayMS(10);//延时10ms,自己定义该函数
 80007a4:	200a      	movs	r0, #10
 80007a6:	f000 f9b3 	bl	8000b10 <bsp_DelayMS>

	//设置网关(Gateway)的IP地址,Gateway_IP为4字节unsigned char数组,自己定义
	//使用网关可以使通信突破子网的局限，通过网关可以访问到其它子网或进入Internet
	Write_W5500_String(GAR, Gateway_IP, 4);
 80007aa:	4b1c      	ldr	r3, [pc, #112]	@ (800081c <W5500_Init+0x8c>)
 80007ac:	2204      	movs	r2, #4
 80007ae:	0019      	movs	r1, r3
 80007b0:	2001      	movs	r0, #1
 80007b2:	f7ff fea8 	bl	8000506 <Write_W5500_String>

	//设置子网掩码(MASK)值,SUB_MASK为4字节unsigned char数组,自己定义
	//子网掩码用于子网运算
	Write_W5500_String(SUBR,Sub_Mask,4);
 80007b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000820 <W5500_Init+0x90>)
 80007b8:	2204      	movs	r2, #4
 80007ba:	0019      	movs	r1, r3
 80007bc:	2005      	movs	r0, #5
 80007be:	f7ff fea2 	bl	8000506 <Write_W5500_String>

	//设置物理地址,PHY_ADDR为6字节unsigned char数组,自己定义,用于唯一标识网络设备的物理地址值
	//该地址值需要到IEEE申请，按照OUI的规定，前3个字节为厂商代码，后三个字节为产品序号
	//如果自己定义物理地址，注意第一个字节必须为偶数
	Write_W5500_String(SHAR,Phy_Addr,6);
 80007c2:	4b18      	ldr	r3, [pc, #96]	@ (8000824 <W5500_Init+0x94>)
 80007c4:	2206      	movs	r2, #6
 80007c6:	0019      	movs	r1, r3
 80007c8:	2009      	movs	r0, #9
 80007ca:	f7ff fe9c 	bl	8000506 <Write_W5500_String>

	//设置本机的IP地址,IP_ADDR为4字节unsigned char数组,自己定义
	//注意，网关IP必须与本机IP属于同一个子网，否则本机将无法找到网关
	Write_W5500_String(SIPR,IP_Addr,4);
 80007ce:	4b16      	ldr	r3, [pc, #88]	@ (8000828 <W5500_Init+0x98>)
 80007d0:	2204      	movs	r2, #4
 80007d2:	0019      	movs	r1, r3
 80007d4:	200f      	movs	r0, #15
 80007d6:	f7ff fe96 	bl	8000506 <Write_W5500_String>

	//设置发送缓冲区和接收缓冲区的大小，参考W5500数据手册
	for(i=0;i<8;i++)
 80007da:	1dfb      	adds	r3, r7, #7
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]
 80007e0:	e012      	b.n	8000808 <W5500_Init+0x78>
	{
		Write_W5500_SOCK_Byte(i,Sn_RXBUF_SIZE, 0x02);//Socket Rx memory size=2k
 80007e2:	1dfb      	adds	r3, r7, #7
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2202      	movs	r2, #2
 80007e8:	211e      	movs	r1, #30
 80007ea:	0018      	movs	r0, r3
 80007ec:	f7ff fec9 	bl	8000582 <Write_W5500_SOCK_Byte>
		Write_W5500_SOCK_Byte(i,Sn_TXBUF_SIZE, 0x02);//Socket Tx mempry size=2k
 80007f0:	1dfb      	adds	r3, r7, #7
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2202      	movs	r2, #2
 80007f6:	211f      	movs	r1, #31
 80007f8:	0018      	movs	r0, r3
 80007fa:	f7ff fec2 	bl	8000582 <Write_W5500_SOCK_Byte>
	for(i=0;i<8;i++)
 80007fe:	1dfb      	adds	r3, r7, #7
 8000800:	781a      	ldrb	r2, [r3, #0]
 8000802:	1dfb      	adds	r3, r7, #7
 8000804:	3201      	adds	r2, #1
 8000806:	701a      	strb	r2, [r3, #0]
 8000808:	1dfb      	adds	r3, r7, #7
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b07      	cmp	r3, #7
 800080e:	d9e8      	bls.n	80007e2 <W5500_Init+0x52>
	//IMR_CONFLICT是IP地址冲突异常中断,IMR_UNREACH是UDP通信时，地址无法到达的异常中断
	//其它是Socket事件中断，根据需要添加
	//Write_W5500_Byte(IMR,IM_IR7 | IM_IR6);
	//Write_W5500_Byte(SIMR,S0_IMR);
	//Write_W5500_SOCK_Byte(0, Sn_IMR, IMR_SENDOK | IMR_TIMEOUT | IMR_RECV | IMR_DISCON | IMR_CON);
}
 8000810:	46c0      	nop			@ (mov r8, r8)
 8000812:	46c0      	nop			@ (mov r8, r8)
 8000814:	46bd      	mov	sp, r7
 8000816:	b002      	add	sp, #8
 8000818:	bd80      	pop	{r7, pc}
 800081a:	46c0      	nop			@ (mov r8, r8)
 800081c:	2000002c 	.word	0x2000002c
 8000820:	20000030 	.word	0x20000030
 8000824:	20000034 	.word	0x20000034
 8000828:	2000003c 	.word	0x2000003c

0800082c <init_chip>:
		goto IntDispose;
}
//
//W5500HardwareInitilize
void init_chip(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	bsp_InitW5500Gpio();
 8000830:	f7ff fd3c 	bl	80002ac <bsp_InitW5500Gpio>
	W5500HardwareReset();
 8000834:	f7ff ff08 	bl	8000648 <W5500HardwareReset>
	Load_Net_Parameters();
 8000838:	f7ff ff3a 	bl	80006b0 <Load_Net_Parameters>
	W5500_Init();//初始化W5500寄存器函数
 800083c:	f7ff ffa8 	bl	8000790 <W5500_Init>
	//Detect_Gateway();
	//打开W5500的Keepalive功能
	setkeepalive(0);
 8000840:	2000      	movs	r0, #0
 8000842:	f7ff ff93 	bl	800076c <setkeepalive>
}
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	0002      	movs	r2, r0
 8000854:	6039      	str	r1, [r7, #0]
 8000856:	1dfb      	adds	r3, r7, #7
 8000858:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800085a:	1dfb      	adds	r3, r7, #7
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000860:	d828      	bhi.n	80008b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000862:	4a2f      	ldr	r2, [pc, #188]	@ (8000920 <__NVIC_SetPriority+0xd4>)
 8000864:	1dfb      	adds	r3, r7, #7
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	b25b      	sxtb	r3, r3
 800086a:	089b      	lsrs	r3, r3, #2
 800086c:	33c0      	adds	r3, #192	@ 0xc0
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	589b      	ldr	r3, [r3, r2]
 8000872:	1dfa      	adds	r2, r7, #7
 8000874:	7812      	ldrb	r2, [r2, #0]
 8000876:	0011      	movs	r1, r2
 8000878:	2203      	movs	r2, #3
 800087a:	400a      	ands	r2, r1
 800087c:	00d2      	lsls	r2, r2, #3
 800087e:	21ff      	movs	r1, #255	@ 0xff
 8000880:	4091      	lsls	r1, r2
 8000882:	000a      	movs	r2, r1
 8000884:	43d2      	mvns	r2, r2
 8000886:	401a      	ands	r2, r3
 8000888:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	019b      	lsls	r3, r3, #6
 800088e:	22ff      	movs	r2, #255	@ 0xff
 8000890:	401a      	ands	r2, r3
 8000892:	1dfb      	adds	r3, r7, #7
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	0018      	movs	r0, r3
 8000898:	2303      	movs	r3, #3
 800089a:	4003      	ands	r3, r0
 800089c:	00db      	lsls	r3, r3, #3
 800089e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008a0:	481f      	ldr	r0, [pc, #124]	@ (8000920 <__NVIC_SetPriority+0xd4>)
 80008a2:	1dfb      	adds	r3, r7, #7
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	b25b      	sxtb	r3, r3
 80008a8:	089b      	lsrs	r3, r3, #2
 80008aa:	430a      	orrs	r2, r1
 80008ac:	33c0      	adds	r3, #192	@ 0xc0
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008b2:	e031      	b.n	8000918 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000924 <__NVIC_SetPriority+0xd8>)
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	0019      	movs	r1, r3
 80008bc:	230f      	movs	r3, #15
 80008be:	400b      	ands	r3, r1
 80008c0:	3b08      	subs	r3, #8
 80008c2:	089b      	lsrs	r3, r3, #2
 80008c4:	3306      	adds	r3, #6
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	18d3      	adds	r3, r2, r3
 80008ca:	3304      	adds	r3, #4
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	1dfa      	adds	r2, r7, #7
 80008d0:	7812      	ldrb	r2, [r2, #0]
 80008d2:	0011      	movs	r1, r2
 80008d4:	2203      	movs	r2, #3
 80008d6:	400a      	ands	r2, r1
 80008d8:	00d2      	lsls	r2, r2, #3
 80008da:	21ff      	movs	r1, #255	@ 0xff
 80008dc:	4091      	lsls	r1, r2
 80008de:	000a      	movs	r2, r1
 80008e0:	43d2      	mvns	r2, r2
 80008e2:	401a      	ands	r2, r3
 80008e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	019b      	lsls	r3, r3, #6
 80008ea:	22ff      	movs	r2, #255	@ 0xff
 80008ec:	401a      	ands	r2, r3
 80008ee:	1dfb      	adds	r3, r7, #7
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	0018      	movs	r0, r3
 80008f4:	2303      	movs	r3, #3
 80008f6:	4003      	ands	r3, r0
 80008f8:	00db      	lsls	r3, r3, #3
 80008fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008fc:	4809      	ldr	r0, [pc, #36]	@ (8000924 <__NVIC_SetPriority+0xd8>)
 80008fe:	1dfb      	adds	r3, r7, #7
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	001c      	movs	r4, r3
 8000904:	230f      	movs	r3, #15
 8000906:	4023      	ands	r3, r4
 8000908:	3b08      	subs	r3, #8
 800090a:	089b      	lsrs	r3, r3, #2
 800090c:	430a      	orrs	r2, r1
 800090e:	3306      	adds	r3, #6
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	18c3      	adds	r3, r0, r3
 8000914:	3304      	adds	r3, #4
 8000916:	601a      	str	r2, [r3, #0]
}
 8000918:	46c0      	nop			@ (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	b003      	add	sp, #12
 800091e:	bd90      	pop	{r4, r7, pc}
 8000920:	e000e100 	.word	0xe000e100
 8000924:	e000ed00 	.word	0xe000ed00

08000928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	1e5a      	subs	r2, r3, #1
 8000934:	2380      	movs	r3, #128	@ 0x80
 8000936:	045b      	lsls	r3, r3, #17
 8000938:	429a      	cmp	r2, r3
 800093a:	d301      	bcc.n	8000940 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800093c:	2301      	movs	r3, #1
 800093e:	e010      	b.n	8000962 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000940:	4b0a      	ldr	r3, [pc, #40]	@ (800096c <SysTick_Config+0x44>)
 8000942:	687a      	ldr	r2, [r7, #4]
 8000944:	3a01      	subs	r2, #1
 8000946:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000948:	2301      	movs	r3, #1
 800094a:	425b      	negs	r3, r3
 800094c:	2103      	movs	r1, #3
 800094e:	0018      	movs	r0, r3
 8000950:	f7ff ff7c 	bl	800084c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000954:	4b05      	ldr	r3, [pc, #20]	@ (800096c <SysTick_Config+0x44>)
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800095a:	4b04      	ldr	r3, [pc, #16]	@ (800096c <SysTick_Config+0x44>)
 800095c:	2207      	movs	r2, #7
 800095e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000960:	2300      	movs	r3, #0
}
 8000962:	0018      	movs	r0, r3
 8000964:	46bd      	mov	sp, r7
 8000966:	b002      	add	sp, #8
 8000968:	bd80      	pop	{r7, pc}
 800096a:	46c0      	nop			@ (mov r8, r8)
 800096c:	e000e010 	.word	0xe000e010

08000970 <bsp_InitTimer>:
*	形    参:  无
*	返 回 值: 无
*********************************************************************************************************
*/
void bsp_InitTimer(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
	uint8_t i;

	/* 清零所有的软件定时器 */
	for (i = 0; i < TMR_COUNT; i++)
 8000976:	1dfb      	adds	r3, r7, #7
 8000978:	2200      	movs	r2, #0
 800097a:	701a      	strb	r2, [r3, #0]
 800097c:	e02e      	b.n	80009dc <bsp_InitTimer+0x6c>
	{
		s_tTmr[i].Count = 0;
 800097e:	1dfb      	adds	r3, r7, #7
 8000980:	781a      	ldrb	r2, [r3, #0]
 8000982:	4921      	ldr	r1, [pc, #132]	@ (8000a08 <bsp_InitTimer+0x98>)
 8000984:	0013      	movs	r3, r2
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	189b      	adds	r3, r3, r2
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	18cb      	adds	r3, r1, r3
 800098e:	3304      	adds	r3, #4
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
		s_tTmr[i].PreLoad = 0;
 8000994:	1dfb      	adds	r3, r7, #7
 8000996:	781a      	ldrb	r2, [r3, #0]
 8000998:	491b      	ldr	r1, [pc, #108]	@ (8000a08 <bsp_InitTimer+0x98>)
 800099a:	0013      	movs	r3, r2
 800099c:	005b      	lsls	r3, r3, #1
 800099e:	189b      	adds	r3, r3, r2
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	18cb      	adds	r3, r1, r3
 80009a4:	3308      	adds	r3, #8
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
		s_tTmr[i].Flag = 0;
 80009aa:	1dfb      	adds	r3, r7, #7
 80009ac:	781a      	ldrb	r2, [r3, #0]
 80009ae:	4916      	ldr	r1, [pc, #88]	@ (8000a08 <bsp_InitTimer+0x98>)
 80009b0:	0013      	movs	r3, r2
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	189b      	adds	r3, r3, r2
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	18cb      	adds	r3, r1, r3
 80009ba:	3301      	adds	r3, #1
 80009bc:	2200      	movs	r2, #0
 80009be:	701a      	strb	r2, [r3, #0]
		s_tTmr[i].Mode = TMR_ONCE_MODE;	/* 缺省是1次性工作模式 */
 80009c0:	1dfb      	adds	r3, r7, #7
 80009c2:	781a      	ldrb	r2, [r3, #0]
 80009c4:	4910      	ldr	r1, [pc, #64]	@ (8000a08 <bsp_InitTimer+0x98>)
 80009c6:	0013      	movs	r3, r2
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	189b      	adds	r3, r3, r2
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	2200      	movs	r2, #0
 80009d0:	545a      	strb	r2, [r3, r1]
	for (i = 0; i < TMR_COUNT; i++)
 80009d2:	1dfb      	adds	r3, r7, #7
 80009d4:	781a      	ldrb	r2, [r3, #0]
 80009d6:	1dfb      	adds	r3, r7, #7
 80009d8:	3201      	adds	r2, #1
 80009da:	701a      	strb	r2, [r3, #0]
 80009dc:	1dfb      	adds	r3, r7, #7
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2b03      	cmp	r3, #3
 80009e2:	d9cc      	bls.n	800097e <bsp_InitTimer+0xe>
	    	-- SystemCoreClock / 500   表示定时频率为 500Hz，  也就是定时周期为  2ms
	    	-- SystemCoreClock / 2000  表示定时频率为 2000Hz， 也就是定时周期为  500us

    	对于常规的应用，我们一般取定时周期1ms。对于低速CPU或者低功耗应用，可以设置定时周期为 10ms
    */
	SysTick_Config(SystemCoreClock / 1000);
 80009e4:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <bsp_InitTimer+0x9c>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	22fa      	movs	r2, #250	@ 0xfa
 80009ea:	0091      	lsls	r1, r2, #2
 80009ec:	0018      	movs	r0, r3
 80009ee:	f7ff fb8b 	bl	8000108 <__udivsi3>
 80009f2:	0003      	movs	r3, r0
 80009f4:	0018      	movs	r0, r3
 80009f6:	f7ff ff97 	bl	8000928 <SysTick_Config>

	g_ucEnableSystickISR = 1;		/* 1表示执行systick中断 */
 80009fa:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <bsp_InitTimer+0xa0>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	701a      	strb	r2, [r3, #0]


}
 8000a00:	46c0      	nop			@ (mov r8, r8)
 8000a02:	46bd      	mov	sp, r7
 8000a04:	b002      	add	sp, #8
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	20000050 	.word	0x20000050
 8000a0c:	20000004 	.word	0x20000004
 8000a10:	20000084 	.word	0x20000084

08000a14 <bsp_Idle>:
*	形    参：无
*	返 回 值: 无
*********************************************************************************************************
*/
void bsp_Idle(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	//--- 让CPU进入休眠，由Systick定时中断唤醒或者其他中断唤醒

	//例如 uIP 协议，可以插入uip轮询函数

	//GT811_Scan();	//触摸扫描
}
 8000a18:	46c0      	nop			@ (mov r8, r8)
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
	...

08000a20 <SysTick_ISR>:
*********************************************************************************************************
*/
extern void bsp_RunPer1ms(void);
extern void bsp_RunPer10ms(void);
void SysTick_ISR(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
	static uint8_t s_count = 0;
	uint8_t i;

	/* 每隔1ms进来1次 （仅用于 bsp_DelayMS） */
	if (s_uiDelayCount > 0)
 8000a26:	4b24      	ldr	r3, [pc, #144]	@ (8000ab8 <SysTick_ISR+0x98>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d009      	beq.n	8000a42 <SysTick_ISR+0x22>
	{
		if (--s_uiDelayCount == 0)
 8000a2e:	4b22      	ldr	r3, [pc, #136]	@ (8000ab8 <SysTick_ISR+0x98>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	3b01      	subs	r3, #1
 8000a34:	4a20      	ldr	r2, [pc, #128]	@ (8000ab8 <SysTick_ISR+0x98>)
 8000a36:	6013      	str	r3, [r2, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d102      	bne.n	8000a42 <SysTick_ISR+0x22>
		{
			s_ucTimeOutFlag = 1;
 8000a3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000abc <SysTick_ISR+0x9c>)
 8000a3e:	2201      	movs	r2, #1
 8000a40:	701a      	strb	r2, [r3, #0]
		}
	}

	/* 每隔1ms，对软件定时器的计数器进行减一操作 */
	for (i = 0; i < TMR_COUNT; i++)
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	2200      	movs	r2, #0
 8000a46:	701a      	strb	r2, [r3, #0]
 8000a48:	e00f      	b.n	8000a6a <SysTick_ISR+0x4a>
	{
		bsp_SoftTimerDec(&s_tTmr[i]);
 8000a4a:	1dfb      	adds	r3, r7, #7
 8000a4c:	781a      	ldrb	r2, [r3, #0]
 8000a4e:	0013      	movs	r3, r2
 8000a50:	005b      	lsls	r3, r3, #1
 8000a52:	189b      	adds	r3, r3, r2
 8000a54:	009b      	lsls	r3, r3, #2
 8000a56:	4a1a      	ldr	r2, [pc, #104]	@ (8000ac0 <SysTick_ISR+0xa0>)
 8000a58:	189b      	adds	r3, r3, r2
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f000 f838 	bl	8000ad0 <bsp_SoftTimerDec>
	for (i = 0; i < TMR_COUNT; i++)
 8000a60:	1dfb      	adds	r3, r7, #7
 8000a62:	781a      	ldrb	r2, [r3, #0]
 8000a64:	1dfb      	adds	r3, r7, #7
 8000a66:	3201      	adds	r2, #1
 8000a68:	701a      	strb	r2, [r3, #0]
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b03      	cmp	r3, #3
 8000a70:	d9eb      	bls.n	8000a4a <SysTick_ISR+0x2a>
	}

	/* 全局运行时间每1ms增1 */
	g_iRunTime++;
 8000a72:	4b14      	ldr	r3, [pc, #80]	@ (8000ac4 <SysTick_ISR+0xa4>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	1c5a      	adds	r2, r3, #1
 8000a78:	4b12      	ldr	r3, [pc, #72]	@ (8000ac4 <SysTick_ISR+0xa4>)
 8000a7a:	601a      	str	r2, [r3, #0]
	if (g_iRunTime == 0x7FFFFFFF)	/* 这个变量是 int32_t 类型，最大数为 0x7FFFFFFF */
 8000a7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ac4 <SysTick_ISR+0xa4>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a11      	ldr	r2, [pc, #68]	@ (8000ac8 <SysTick_ISR+0xa8>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d102      	bne.n	8000a8c <SysTick_ISR+0x6c>
	{
		g_iRunTime = 0;
 8000a86:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac4 <SysTick_ISR+0xa4>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
	}

	bsp_RunPer1ms();		/* 每隔1ms调用一次此函数，此函数在 bsp.c */
 8000a8c:	f000 fa56 	bl	8000f3c <bsp_RunPer1ms>

	if (++s_count >= 10)
 8000a90:	4b0e      	ldr	r3, [pc, #56]	@ (8000acc <SysTick_ISR+0xac>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	3301      	adds	r3, #1
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	4b0c      	ldr	r3, [pc, #48]	@ (8000acc <SysTick_ISR+0xac>)
 8000a9a:	701a      	strb	r2, [r3, #0]
 8000a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000acc <SysTick_ISR+0xac>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b09      	cmp	r3, #9
 8000aa2:	d904      	bls.n	8000aae <SysTick_ISR+0x8e>
	{
		s_count = 0;
 8000aa4:	4b09      	ldr	r3, [pc, #36]	@ (8000acc <SysTick_ISR+0xac>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	701a      	strb	r2, [r3, #0]

		bsp_RunPer10ms();	/* 每隔10ms调用一次此函数，此函数在 bsp.c */
 8000aaa:	f000 fa4d 	bl	8000f48 <bsp_RunPer10ms>
	}
}
 8000aae:	46c0      	nop			@ (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	b002      	add	sp, #8
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	46c0      	nop			@ (mov r8, r8)
 8000ab8:	20000048 	.word	0x20000048
 8000abc:	2000004c 	.word	0x2000004c
 8000ac0:	20000050 	.word	0x20000050
 8000ac4:	20000080 	.word	0x20000080
 8000ac8:	7fffffff 	.word	0x7fffffff
 8000acc:	20000085 	.word	0x20000085

08000ad0 <bsp_SoftTimerDec>:
*	形    参:  _tmr : 定时器变量指针
*	返 回 值: 无
*********************************************************************************************************
*/
static void bsp_SoftTimerDec(SOFT_TMR *_tmr)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	if (_tmr->Count > 0)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d012      	beq.n	8000b06 <bsp_SoftTimerDec+0x36>
	{
		/* 如果定时器变量减到1则设置定时器到达标志 */
		if (--_tmr->Count == 0)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	3b01      	subs	r3, #1
 8000ae6:	687a      	ldr	r2, [r7, #4]
 8000ae8:	6053      	str	r3, [r2, #4]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d10b      	bne.n	8000b06 <bsp_SoftTimerDec+0x36>
		{
			_tmr->Flag = 1;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2201      	movs	r2, #1
 8000af2:	705a      	strb	r2, [r3, #1]

			/* 如果是自动模式，则自动重装计数器 */
			if(_tmr->Mode == TMR_AUTO_MODE)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	d103      	bne.n	8000b06 <bsp_SoftTimerDec+0x36>
			{
				_tmr->Count = _tmr->PreLoad;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	689a      	ldr	r2, [r3, #8]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	605a      	str	r2, [r3, #4]
			}
		}
	}
}
 8000b06:	46c0      	nop			@ (mov r8, r8)
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	b002      	add	sp, #8
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <bsp_DelayMS>:
*	形    参:  n : 延迟长度，单位1 ms。 n 应大于2
*	返 回 值: 无
*********************************************************************************************************
*/
void bsp_DelayMS(uint32_t n)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	if (n == 0)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d01e      	beq.n	8000b5c <bsp_DelayMS+0x4c>
	{
		return;
	}
	else if (n == 1)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d101      	bne.n	8000b28 <bsp_DelayMS+0x18>
	{
		n = 2;
 8000b24:	2302      	movs	r3, #2
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	2301      	movs	r3, #1
 8000b2a:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	f383 8810 	msr	PRIMASK, r3
}
 8000b32:	46c0      	nop			@ (mov r8, r8)
	}

	DISABLE_INT();  			/* 关中断 */

	s_uiDelayCount = n;
 8000b34:	4b0c      	ldr	r3, [pc, #48]	@ (8000b68 <bsp_DelayMS+0x58>)
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	601a      	str	r2, [r3, #0]
	s_ucTimeOutFlag = 0;
 8000b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b6c <bsp_DelayMS+0x5c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	f383 8810 	msr	PRIMASK, r3
}
 8000b4a:	46c0      	nop			@ (mov r8, r8)

	ENABLE_INT();  				/* 开中断 */

	while (1)
	{
		bsp_Idle();				/* CPU空闲执行的操作， 见 bsp.c 和 bsp.h 文件 */
 8000b4c:	f7ff ff62 	bl	8000a14 <bsp_Idle>

		/*
			等待延迟时间到
			注意：编译器认为 s_ucTimeOutFlag = 0，所以可能优化错误，因此 s_ucTimeOutFlag 变量必须申明为 volatile
		*/
		if (s_ucTimeOutFlag == 1)
 8000b50:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <bsp_DelayMS+0x5c>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d002      	beq.n	8000b60 <bsp_DelayMS+0x50>
		bsp_Idle();				/* CPU空闲执行的操作， 见 bsp.c 和 bsp.h 文件 */
 8000b5a:	e7f7      	b.n	8000b4c <bsp_DelayMS+0x3c>
		return;
 8000b5c:	46c0      	nop			@ (mov r8, r8)
 8000b5e:	e000      	b.n	8000b62 <bsp_DelayMS+0x52>
		{
			break;
 8000b60:	46c0      	nop			@ (mov r8, r8)
		}
	}
}
 8000b62:	46bd      	mov	sp, r7
 8000b64:	b004      	add	sp, #16
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20000048 	.word	0x20000048
 8000b6c:	2000004c 	.word	0x2000004c

08000b70 <SysTick_Handler>:
*	形    参:  无
*	返 回 值: 无
*********************************************************************************************************
*/
void SysTick_Handler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
	HAL_IncTick();	/* ST HAL库的滴答定时中断服务程序 */
 8000b74:	f000 fb2e 	bl	80011d4 <HAL_IncTick>

	if (g_ucEnableSystickISR == 0)
 8000b78:	4b05      	ldr	r3, [pc, #20]	@ (8000b90 <SysTick_Handler+0x20>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d002      	beq.n	8000b88 <SysTick_Handler+0x18>
	{
		return;
	}

	SysTick_ISR();	/* 安富莱bsp库的滴答定时中断服务程序 */
 8000b82:	f7ff ff4d 	bl	8000a20 <SysTick_ISR>
 8000b86:	e000      	b.n	8000b8a <SysTick_Handler+0x1a>
		return;
 8000b88:	46c0      	nop			@ (mov r8, r8)
}
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	46c0      	nop			@ (mov r8, r8)
 8000b90:	20000084 	.word	0x20000084

08000b94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b98:	f000 fac8 	bl	800112c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b9c:	f000 f816 	bl	8000bcc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  bsp_InitTimer();  	/* 初始化滴答定时器 */
 8000ba0:	f7ff fee6 	bl	8000970 <bsp_InitTimer>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ba4:	f000 f94a 	bl	8000e3c <MX_GPIO_Init>
  MX_ADC_Init();
 8000ba8:	f000 f86e 	bl	8000c88 <MX_ADC_Init>
  MX_IWDG_Init();
 8000bac:	f000 f8ee 	bl	8000d8c <MX_IWDG_Init>
  MX_SPI2_Init();
 8000bb0:	f000 f90c 	bl	8000dcc <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  BSP_W25Qx_Init();
 8000bb4:	f7ff fb34 	bl	8000220 <BSP_W25Qx_Init>
  /* USER CODE END 2 */
  //W5500HardwareInitilize;
  init_chip();
 8000bb8:	f7ff fe38 	bl	800082c <init_chip>
  {
    /* USER CODE END WHILE */
	  //ad_dataflush();


	  HAL_IWDG_Refresh(&hiwdg); //喂狗：重装看门狗数据为4095.
 8000bbc:	4b02      	ldr	r3, [pc, #8]	@ (8000bc8 <main+0x34>)
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f001 f816 	bl	8001bf0 <HAL_IWDG_Refresh>
 8000bc4:	e7fa      	b.n	8000bbc <main+0x28>
 8000bc6:	46c0      	nop			@ (mov r8, r8)
 8000bc8:	200000e4 	.word	0x200000e4

08000bcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bcc:	b590      	push	{r4, r7, lr}
 8000bce:	b095      	sub	sp, #84	@ 0x54
 8000bd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bd2:	2418      	movs	r4, #24
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	2338      	movs	r3, #56	@ 0x38
 8000bda:	001a      	movs	r2, r3
 8000bdc:	2100      	movs	r1, #0
 8000bde:	f002 fbd1 	bl	8003384 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000be2:	1d3b      	adds	r3, r7, #4
 8000be4:	0018      	movs	r0, r3
 8000be6:	2314      	movs	r3, #20
 8000be8:	001a      	movs	r2, r3
 8000bea:	2100      	movs	r1, #0
 8000bec:	f002 fbca 	bl	8003384 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bf0:	4b23      	ldr	r3, [pc, #140]	@ (8000c80 <SystemClock_Config+0xb4>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a23      	ldr	r2, [pc, #140]	@ (8000c84 <SystemClock_Config+0xb8>)
 8000bf6:	401a      	ands	r2, r3
 8000bf8:	4b21      	ldr	r3, [pc, #132]	@ (8000c80 <SystemClock_Config+0xb4>)
 8000bfa:	2180      	movs	r1, #128	@ 0x80
 8000bfc:	0109      	lsls	r1, r1, #4
 8000bfe:	430a      	orrs	r2, r1
 8000c00:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000c02:	193b      	adds	r3, r7, r4
 8000c04:	2209      	movs	r2, #9
 8000c06:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c08:	193b      	adds	r3, r7, r4
 8000c0a:	2280      	movs	r2, #128	@ 0x80
 8000c0c:	0252      	lsls	r2, r2, #9
 8000c0e:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c10:	0021      	movs	r1, r4
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	2201      	movs	r2, #1
 8000c16:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c18:	187b      	adds	r3, r7, r1
 8000c1a:	2202      	movs	r2, #2
 8000c1c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	2280      	movs	r2, #128	@ 0x80
 8000c22:	0252      	lsls	r2, r2, #9
 8000c24:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
 8000c26:	187b      	adds	r3, r7, r1
 8000c28:	22c0      	movs	r2, #192	@ 0xc0
 8000c2a:	0312      	lsls	r2, r2, #12
 8000c2c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000c2e:	187b      	adds	r3, r7, r1
 8000c30:	2280      	movs	r2, #128	@ 0x80
 8000c32:	03d2      	lsls	r2, r2, #15
 8000c34:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c36:	187b      	adds	r3, r7, r1
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f000 ffe9 	bl	8001c10 <HAL_RCC_OscConfig>
 8000c3e:	1e03      	subs	r3, r0, #0
 8000c40:	d001      	beq.n	8000c46 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000c42:	f000 f995 	bl	8000f70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	220f      	movs	r2, #15
 8000c4a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	2203      	movs	r2, #3
 8000c50:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	2200      	movs	r2, #0
 8000c56:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2200      	movs	r2, #0
 8000c62:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	2101      	movs	r1, #1
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f001 fba5 	bl	80023b8 <HAL_RCC_ClockConfig>
 8000c6e:	1e03      	subs	r3, r0, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c72:	f000 f97d 	bl	8000f70 <Error_Handler>
  }
}
 8000c76:	46c0      	nop			@ (mov r8, r8)
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b015      	add	sp, #84	@ 0x54
 8000c7c:	bd90      	pop	{r4, r7, pc}
 8000c7e:	46c0      	nop			@ (mov r8, r8)
 8000c80:	40007000 	.word	0x40007000
 8000c84:	ffffe7ff 	.word	0xffffe7ff

08000c88 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c8e:	003b      	movs	r3, r7
 8000c90:	0018      	movs	r0, r3
 8000c92:	2308      	movs	r3, #8
 8000c94:	001a      	movs	r2, r3
 8000c96:	2100      	movs	r1, #0
 8000c98:	f002 fb74 	bl	8003384 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000c9c:	4b37      	ldr	r3, [pc, #220]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000c9e:	4a38      	ldr	r2, [pc, #224]	@ (8000d80 <MX_ADC_Init+0xf8>)
 8000ca0:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000ca2:	4b36      	ldr	r3, [pc, #216]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ca8:	4b34      	ldr	r3, [pc, #208]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000caa:	2280      	movs	r2, #128	@ 0x80
 8000cac:	05d2      	lsls	r2, r2, #23
 8000cae:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000cb0:	4b32      	ldr	r3, [pc, #200]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cb6:	4b31      	ldr	r3, [pc, #196]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000cbc:	4b2f      	ldr	r3, [pc, #188]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cc2:	4b2e      	ldr	r3, [pc, #184]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000cc8:	4b2c      	ldr	r3, [pc, #176]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000cca:	2220      	movs	r2, #32
 8000ccc:	2100      	movs	r1, #0
 8000cce:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000cd0:	4b2a      	ldr	r3, [pc, #168]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000cd2:	2221      	movs	r2, #33	@ 0x21
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cd8:	4b28      	ldr	r3, [pc, #160]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cde:	4b27      	ldr	r3, [pc, #156]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000ce0:	22c2      	movs	r2, #194	@ 0xc2
 8000ce2:	32ff      	adds	r2, #255	@ 0xff
 8000ce4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000ce6:	4b25      	ldr	r3, [pc, #148]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000ce8:	222c      	movs	r2, #44	@ 0x2c
 8000cea:	2100      	movs	r1, #0
 8000cec:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cee:	4b23      	ldr	r3, [pc, #140]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000cf0:	2204      	movs	r2, #4
 8000cf2:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cf4:	4b21      	ldr	r3, [pc, #132]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000cfa:	4b20      	ldr	r3, [pc, #128]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000d00:	4b1e      	ldr	r3, [pc, #120]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000d06:	4b1d      	ldr	r3, [pc, #116]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f000 fa7c 	bl	800120c <HAL_ADC_Init>
 8000d14:	1e03      	subs	r3, r0, #0
 8000d16:	d001      	beq.n	8000d1c <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000d18:	f000 f92a 	bl	8000f70 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000d1c:	003b      	movs	r3, r7
 8000d1e:	2201      	movs	r2, #1
 8000d20:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000d22:	003b      	movs	r3, r7
 8000d24:	2280      	movs	r2, #128	@ 0x80
 8000d26:	0152      	lsls	r2, r2, #5
 8000d28:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d2a:	003a      	movs	r2, r7
 8000d2c:	4b13      	ldr	r3, [pc, #76]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000d2e:	0011      	movs	r1, r2
 8000d30:	0018      	movs	r0, r3
 8000d32:	f000 fbdf 	bl	80014f4 <HAL_ADC_ConfigChannel>
 8000d36:	1e03      	subs	r3, r0, #0
 8000d38:	d001      	beq.n	8000d3e <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000d3a:	f000 f919 	bl	8000f70 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000d3e:	003b      	movs	r3, r7
 8000d40:	4a10      	ldr	r2, [pc, #64]	@ (8000d84 <MX_ADC_Init+0xfc>)
 8000d42:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d44:	003a      	movs	r2, r7
 8000d46:	4b0d      	ldr	r3, [pc, #52]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000d48:	0011      	movs	r1, r2
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f000 fbd2 	bl	80014f4 <HAL_ADC_ConfigChannel>
 8000d50:	1e03      	subs	r3, r0, #0
 8000d52:	d001      	beq.n	8000d58 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8000d54:	f000 f90c 	bl	8000f70 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d58:	003b      	movs	r3, r7
 8000d5a:	4a0b      	ldr	r2, [pc, #44]	@ (8000d88 <MX_ADC_Init+0x100>)
 8000d5c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d5e:	003a      	movs	r2, r7
 8000d60:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <MX_ADC_Init+0xf4>)
 8000d62:	0011      	movs	r1, r2
 8000d64:	0018      	movs	r0, r3
 8000d66:	f000 fbc5 	bl	80014f4 <HAL_ADC_ConfigChannel>
 8000d6a:	1e03      	subs	r3, r0, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_ADC_Init+0xea>
  {
    Error_Handler();
 8000d6e:	f000 f8ff 	bl	8000f70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000d72:	46c0      	nop			@ (mov r8, r8)
 8000d74:	46bd      	mov	sp, r7
 8000d76:	b002      	add	sp, #8
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	46c0      	nop			@ (mov r8, r8)
 8000d7c:	20000088 	.word	0x20000088
 8000d80:	40012400 	.word	0x40012400
 8000d84:	08000004 	.word	0x08000004
 8000d88:	0c000008 	.word	0x0c000008

08000d8c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000d90:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc0 <MX_IWDG_Init+0x34>)
 8000d92:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc4 <MX_IWDG_Init+0x38>)
 8000d94:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000d96:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc0 <MX_IWDG_Init+0x34>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000d9c:	4b08      	ldr	r3, [pc, #32]	@ (8000dc0 <MX_IWDG_Init+0x34>)
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc8 <MX_IWDG_Init+0x3c>)
 8000da0:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8000da2:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <MX_IWDG_Init+0x34>)
 8000da4:	4a08      	ldr	r2, [pc, #32]	@ (8000dc8 <MX_IWDG_Init+0x3c>)
 8000da6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000da8:	4b05      	ldr	r3, [pc, #20]	@ (8000dc0 <MX_IWDG_Init+0x34>)
 8000daa:	0018      	movs	r0, r3
 8000dac:	f000 fece 	bl	8001b4c <HAL_IWDG_Init>
 8000db0:	1e03      	subs	r3, r0, #0
 8000db2:	d001      	beq.n	8000db8 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8000db4:	f000 f8dc 	bl	8000f70 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000db8:	46c0      	nop			@ (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	46c0      	nop			@ (mov r8, r8)
 8000dc0:	200000e4 	.word	0x200000e4
 8000dc4:	40003000 	.word	0x40003000
 8000dc8:	00000fff 	.word	0x00000fff

08000dcc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000dd0:	4b18      	ldr	r3, [pc, #96]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000dd2:	4a19      	ldr	r2, [pc, #100]	@ (8000e38 <MX_SPI2_Init+0x6c>)
 8000dd4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000dd6:	4b17      	ldr	r3, [pc, #92]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000dd8:	2282      	movs	r2, #130	@ 0x82
 8000dda:	0052      	lsls	r2, r2, #1
 8000ddc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000dde:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000de4:	4b13      	ldr	r3, [pc, #76]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dea:	4b12      	ldr	r3, [pc, #72]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000df0:	4b10      	ldr	r3, [pc, #64]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000df6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000df8:	2280      	movs	r2, #128	@ 0x80
 8000dfa:	0092      	lsls	r2, r2, #2
 8000dfc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e04:	4b0b      	ldr	r3, [pc, #44]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e10:	4b08      	ldr	r3, [pc, #32]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000e16:	4b07      	ldr	r3, [pc, #28]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000e18:	2207      	movs	r2, #7
 8000e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e1c:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <MX_SPI2_Init+0x68>)
 8000e1e:	0018      	movs	r0, r3
 8000e20:	f001 fc98 	bl	8002754 <HAL_SPI_Init>
 8000e24:	1e03      	subs	r3, r0, #0
 8000e26:	d001      	beq.n	8000e2c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000e28:	f000 f8a2 	bl	8000f70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e2c:	46c0      	nop			@ (mov r8, r8)
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	200000f4 	.word	0x200000f4
 8000e38:	40003800 	.word	0x40003800

08000e3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e3c:	b590      	push	{r4, r7, lr}
 8000e3e:	b089      	sub	sp, #36	@ 0x24
 8000e40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e42:	240c      	movs	r4, #12
 8000e44:	193b      	adds	r3, r7, r4
 8000e46:	0018      	movs	r0, r3
 8000e48:	2314      	movs	r3, #20
 8000e4a:	001a      	movs	r2, r3
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	f002 fa99 	bl	8003384 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e52:	4b36      	ldr	r3, [pc, #216]	@ (8000f2c <MX_GPIO_Init+0xf0>)
 8000e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e56:	4b35      	ldr	r3, [pc, #212]	@ (8000f2c <MX_GPIO_Init+0xf0>)
 8000e58:	2180      	movs	r1, #128	@ 0x80
 8000e5a:	430a      	orrs	r2, r1
 8000e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e5e:	4b33      	ldr	r3, [pc, #204]	@ (8000f2c <MX_GPIO_Init+0xf0>)
 8000e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e62:	2280      	movs	r2, #128	@ 0x80
 8000e64:	4013      	ands	r3, r2
 8000e66:	60bb      	str	r3, [r7, #8]
 8000e68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e6a:	4b30      	ldr	r3, [pc, #192]	@ (8000f2c <MX_GPIO_Init+0xf0>)
 8000e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e6e:	4b2f      	ldr	r3, [pc, #188]	@ (8000f2c <MX_GPIO_Init+0xf0>)
 8000e70:	2101      	movs	r1, #1
 8000e72:	430a      	orrs	r2, r1
 8000e74:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e76:	4b2d      	ldr	r3, [pc, #180]	@ (8000f2c <MX_GPIO_Init+0xf0>)
 8000e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	607b      	str	r3, [r7, #4]
 8000e80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e82:	4b2a      	ldr	r3, [pc, #168]	@ (8000f2c <MX_GPIO_Init+0xf0>)
 8000e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e86:	4b29      	ldr	r3, [pc, #164]	@ (8000f2c <MX_GPIO_Init+0xf0>)
 8000e88:	2102      	movs	r1, #2
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e8e:	4b27      	ldr	r3, [pc, #156]	@ (8000f2c <MX_GPIO_Init+0xf0>)
 8000e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e92:	2202      	movs	r2, #2
 8000e94:	4013      	ands	r3, r2
 8000e96:	603b      	str	r3, [r7, #0]
 8000e98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 8000e9a:	4925      	ldr	r1, [pc, #148]	@ (8000f30 <MX_GPIO_Init+0xf4>)
 8000e9c:	23a0      	movs	r3, #160	@ 0xa0
 8000e9e:	05db      	lsls	r3, r3, #23
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f000 fe35 	bl	8001b12 <HAL_GPIO_WritePin>
                          |Ethernet_RST_Pin|E_PM0_Pin|E_PM1_Pin|E_PM2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|FLASH_WP_Pin
 8000ea8:	4922      	ldr	r1, [pc, #136]	@ (8000f34 <MX_GPIO_Init+0xf8>)
 8000eaa:	4b23      	ldr	r3, [pc, #140]	@ (8000f38 <MX_GPIO_Init+0xfc>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	0018      	movs	r0, r3
 8000eb0:	f000 fe2f 	bl	8001b12 <HAL_GPIO_WritePin>
                          |FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin|CCD_R3_Pin
                          |CCD_R_Pin|LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ADC_Select_Pin Ethernet_CE_Pin Ethernet_SCK_Pin Ethernet_MOSI_Pin
                           Ethernet_RST_Pin E_PM0_Pin E_PM1_Pin E_PM2_Pin */
  GPIO_InitStruct.Pin = ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 8000eb4:	193b      	adds	r3, r7, r4
 8000eb6:	4a1e      	ldr	r2, [pc, #120]	@ (8000f30 <MX_GPIO_Init+0xf4>)
 8000eb8:	601a      	str	r2, [r3, #0]
                          |Ethernet_RST_Pin|E_PM0_Pin|E_PM1_Pin|E_PM2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	193b      	adds	r3, r7, r4
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	193b      	adds	r3, r7, r4
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec6:	193b      	adds	r3, r7, r4
 8000ec8:	2200      	movs	r2, #0
 8000eca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ecc:	193a      	adds	r2, r7, r4
 8000ece:	23a0      	movs	r3, #160	@ 0xa0
 8000ed0:	05db      	lsls	r3, r3, #23
 8000ed2:	0011      	movs	r1, r2
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	f000 fc81 	bl	80017dc <HAL_GPIO_Init>

  /*Configure GPIO pins : Ethernet_MISO_Pin Ethernet_INT_Pin */
  GPIO_InitStruct.Pin = Ethernet_MISO_Pin|Ethernet_INT_Pin;
 8000eda:	193b      	adds	r3, r7, r4
 8000edc:	22a0      	movs	r2, #160	@ 0xa0
 8000ede:	0052      	lsls	r2, r2, #1
 8000ee0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee2:	193b      	adds	r3, r7, r4
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	193b      	adds	r3, r7, r4
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eee:	193a      	adds	r2, r7, r4
 8000ef0:	23a0      	movs	r3, #160	@ 0xa0
 8000ef2:	05db      	lsls	r3, r3, #23
 8000ef4:	0011      	movs	r1, r2
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f000 fc70 	bl	80017dc <HAL_GPIO_Init>

  /*Configure GPIO pins : CCD_I1_Pin CCD_I2_Pin CCD_I3_Pin FLASH_WP_Pin
                           FLASH_CS_Pin CCD_R1_Pin CCD_R2_Pin CCD_R3_Pin
                           CCD_R_Pin LED_Pin */
  GPIO_InitStruct.Pin = CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|FLASH_WP_Pin
 8000efc:	0021      	movs	r1, r4
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	4a0c      	ldr	r2, [pc, #48]	@ (8000f34 <MX_GPIO_Init+0xf8>)
 8000f02:	601a      	str	r2, [r3, #0]
                          |FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin|CCD_R3_Pin
                          |CCD_R_Pin|LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	2201      	movs	r2, #1
 8000f08:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	2200      	movs	r2, #0
 8000f14:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f16:	187b      	adds	r3, r7, r1
 8000f18:	4a07      	ldr	r2, [pc, #28]	@ (8000f38 <MX_GPIO_Init+0xfc>)
 8000f1a:	0019      	movs	r1, r3
 8000f1c:	0010      	movs	r0, r2
 8000f1e:	f000 fc5d 	bl	80017dc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b009      	add	sp, #36	@ 0x24
 8000f28:	bd90      	pop	{r4, r7, pc}
 8000f2a:	46c0      	nop			@ (mov r8, r8)
 8000f2c:	40021000 	.word	0x40021000
 8000f30:	00001eb2 	.word	0x00001eb2
 8000f34:	000018ff 	.word	0x000018ff
 8000f38:	50000400 	.word	0x50000400

08000f3c <bsp_RunPer1ms>:
*	形    参: 无
*	返 回 值: 无
*********************************************************************************************************
*/
void bsp_RunPer1ms(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0


}
 8000f40:	46c0      	nop			@ (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <bsp_RunPer10ms>:
*	形    参：无
*	返 回 值: 无
*********************************************************************************************************
*/
void bsp_RunPer10ms(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	static uint8_t count;

	count++;
 8000f4c:	4b07      	ldr	r3, [pc, #28]	@ (8000f6c <bsp_RunPer10ms+0x24>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	3301      	adds	r3, #1
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	4b05      	ldr	r3, [pc, #20]	@ (8000f6c <bsp_RunPer10ms+0x24>)
 8000f56:	701a      	strb	r2, [r3, #0]
	if(count>=50)
 8000f58:	4b04      	ldr	r3, [pc, #16]	@ (8000f6c <bsp_RunPer10ms+0x24>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b31      	cmp	r3, #49	@ 0x31
 8000f5e:	d902      	bls.n	8000f66 <bsp_RunPer10ms+0x1e>
	{
		count=0;
 8000f60:	4b02      	ldr	r3, [pc, #8]	@ (8000f6c <bsp_RunPer10ms+0x24>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	701a      	strb	r2, [r3, #0]

	}
}
 8000f66:	46c0      	nop			@ (mov r8, r8)
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	2000014c 	.word	0x2000014c

08000f70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f74:	b672      	cpsid	i
}
 8000f76:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f78:	46c0      	nop			@ (mov r8, r8)
 8000f7a:	e7fd      	b.n	8000f78 <Error_Handler+0x8>

08000f7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f80:	4b07      	ldr	r3, [pc, #28]	@ (8000fa0 <HAL_MspInit+0x24>)
 8000f82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f84:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <HAL_MspInit+0x24>)
 8000f86:	2101      	movs	r1, #1
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8c:	4b04      	ldr	r3, [pc, #16]	@ (8000fa0 <HAL_MspInit+0x24>)
 8000f8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f90:	4b03      	ldr	r3, [pc, #12]	@ (8000fa0 <HAL_MspInit+0x24>)
 8000f92:	2180      	movs	r1, #128	@ 0x80
 8000f94:	0549      	lsls	r1, r1, #21
 8000f96:	430a      	orrs	r2, r1
 8000f98:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f9a:	46c0      	nop			@ (mov r8, r8)
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b089      	sub	sp, #36	@ 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fac:	240c      	movs	r4, #12
 8000fae:	193b      	adds	r3, r7, r4
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	2314      	movs	r3, #20
 8000fb4:	001a      	movs	r2, r3
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	f002 f9e4 	bl	8003384 <memset>
  if(hadc->Instance==ADC1)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a14      	ldr	r2, [pc, #80]	@ (8001014 <HAL_ADC_MspInit+0x70>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d122      	bne.n	800100c <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fc6:	4b14      	ldr	r3, [pc, #80]	@ (8001018 <HAL_ADC_MspInit+0x74>)
 8000fc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fca:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <HAL_ADC_MspInit+0x74>)
 8000fcc:	2180      	movs	r1, #128	@ 0x80
 8000fce:	0089      	lsls	r1, r1, #2
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd4:	4b10      	ldr	r3, [pc, #64]	@ (8001018 <HAL_ADC_MspInit+0x74>)
 8000fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <HAL_ADC_MspInit+0x74>)
 8000fda:	2101      	movs	r1, #1
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fe0:	4b0d      	ldr	r3, [pc, #52]	@ (8001018 <HAL_ADC_MspInit+0x74>)
 8000fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	60bb      	str	r3, [r7, #8]
 8000fea:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = PreAmp_Out_Pin|Temp_1_Pin|Temp_2_Pin;
 8000fec:	193b      	adds	r3, r7, r4
 8000fee:	220d      	movs	r2, #13
 8000ff0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ff2:	193b      	adds	r3, r7, r4
 8000ff4:	2203      	movs	r2, #3
 8000ff6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	193b      	adds	r3, r7, r4
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffe:	193a      	adds	r2, r7, r4
 8001000:	23a0      	movs	r3, #160	@ 0xa0
 8001002:	05db      	lsls	r3, r3, #23
 8001004:	0011      	movs	r1, r2
 8001006:	0018      	movs	r0, r3
 8001008:	f000 fbe8 	bl	80017dc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800100c:	46c0      	nop			@ (mov r8, r8)
 800100e:	46bd      	mov	sp, r7
 8001010:	b009      	add	sp, #36	@ 0x24
 8001012:	bd90      	pop	{r4, r7, pc}
 8001014:	40012400 	.word	0x40012400
 8001018:	40021000 	.word	0x40021000

0800101c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800101c:	b590      	push	{r4, r7, lr}
 800101e:	b089      	sub	sp, #36	@ 0x24
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001024:	240c      	movs	r4, #12
 8001026:	193b      	adds	r3, r7, r4
 8001028:	0018      	movs	r0, r3
 800102a:	2314      	movs	r3, #20
 800102c:	001a      	movs	r2, r3
 800102e:	2100      	movs	r1, #0
 8001030:	f002 f9a8 	bl	8003384 <memset>
  if(hspi->Instance==SPI2)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a18      	ldr	r2, [pc, #96]	@ (800109c <HAL_SPI_MspInit+0x80>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d129      	bne.n	8001092 <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800103e:	4b18      	ldr	r3, [pc, #96]	@ (80010a0 <HAL_SPI_MspInit+0x84>)
 8001040:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001042:	4b17      	ldr	r3, [pc, #92]	@ (80010a0 <HAL_SPI_MspInit+0x84>)
 8001044:	2180      	movs	r1, #128	@ 0x80
 8001046:	01c9      	lsls	r1, r1, #7
 8001048:	430a      	orrs	r2, r1
 800104a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800104c:	4b14      	ldr	r3, [pc, #80]	@ (80010a0 <HAL_SPI_MspInit+0x84>)
 800104e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001050:	4b13      	ldr	r3, [pc, #76]	@ (80010a0 <HAL_SPI_MspInit+0x84>)
 8001052:	2102      	movs	r1, #2
 8001054:	430a      	orrs	r2, r1
 8001056:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001058:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <HAL_SPI_MspInit+0x84>)
 800105a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800105c:	2202      	movs	r2, #2
 800105e:	4013      	ands	r3, r2
 8001060:	60bb      	str	r3, [r7, #8]
 8001062:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 8001064:	193b      	adds	r3, r7, r4
 8001066:	22e0      	movs	r2, #224	@ 0xe0
 8001068:	0212      	lsls	r2, r2, #8
 800106a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106c:	0021      	movs	r1, r4
 800106e:	187b      	adds	r3, r7, r1
 8001070:	2202      	movs	r2, #2
 8001072:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	187b      	adds	r3, r7, r1
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107a:	187b      	adds	r3, r7, r1
 800107c:	2203      	movs	r2, #3
 800107e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001080:	187b      	adds	r3, r7, r1
 8001082:	2200      	movs	r2, #0
 8001084:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001086:	187b      	adds	r3, r7, r1
 8001088:	4a06      	ldr	r2, [pc, #24]	@ (80010a4 <HAL_SPI_MspInit+0x88>)
 800108a:	0019      	movs	r1, r3
 800108c:	0010      	movs	r0, r2
 800108e:	f000 fba5 	bl	80017dc <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001092:	46c0      	nop			@ (mov r8, r8)
 8001094:	46bd      	mov	sp, r7
 8001096:	b009      	add	sp, #36	@ 0x24
 8001098:	bd90      	pop	{r4, r7, pc}
 800109a:	46c0      	nop			@ (mov r8, r8)
 800109c:	40003800 	.word	0x40003800
 80010a0:	40021000 	.word	0x40021000
 80010a4:	50000400 	.word	0x50000400

080010a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ac:	46c0      	nop			@ (mov r8, r8)
 80010ae:	e7fd      	b.n	80010ac <NMI_Handler+0x4>

080010b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b4:	46c0      	nop			@ (mov r8, r8)
 80010b6:	e7fd      	b.n	80010b4 <HardFault_Handler+0x4>

080010b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010bc:	46c0      	nop			@ (mov r8, r8)
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010c6:	46c0      	nop			@ (mov r8, r8)
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010d0:	46c0      	nop			@ (mov r8, r8)
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80010d8:	480d      	ldr	r0, [pc, #52]	@ (8001110 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80010da:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010dc:	f7ff fff6 	bl	80010cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e0:	480c      	ldr	r0, [pc, #48]	@ (8001114 <LoopForever+0x6>)
  ldr r1, =_edata
 80010e2:	490d      	ldr	r1, [pc, #52]	@ (8001118 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010e4:	4a0d      	ldr	r2, [pc, #52]	@ (800111c <LoopForever+0xe>)
  movs r3, #0
 80010e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010e8:	e002      	b.n	80010f0 <LoopCopyDataInit>

080010ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ee:	3304      	adds	r3, #4

080010f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010f4:	d3f9      	bcc.n	80010ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001120 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001124 <LoopForever+0x16>)
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010fc:	e001      	b.n	8001102 <LoopFillZerobss>

080010fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001100:	3204      	adds	r2, #4

08001102 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001102:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001104:	d3fb      	bcc.n	80010fe <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8001106:	f002 f945 	bl	8003394 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800110a:	f7ff fd43 	bl	8000b94 <main>

0800110e <LoopForever>:

LoopForever:
    b LoopForever
 800110e:	e7fe      	b.n	800110e <LoopForever>
   ldr   r0, =_estack
 8001110:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001114:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001118:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800111c:	08003420 	.word	0x08003420
  ldr r2, =_sbss
 8001120:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001124:	20000154 	.word	0x20000154

08001128 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001128:	e7fe      	b.n	8001128 <ADC1_COMP_IRQHandler>
	...

0800112c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001132:	1dfb      	adds	r3, r7, #7
 8001134:	2200      	movs	r2, #0
 8001136:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001138:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <HAL_Init+0x3c>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4b0a      	ldr	r3, [pc, #40]	@ (8001168 <HAL_Init+0x3c>)
 800113e:	2140      	movs	r1, #64	@ 0x40
 8001140:	430a      	orrs	r2, r1
 8001142:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001144:	2003      	movs	r0, #3
 8001146:	f000 f811 	bl	800116c <HAL_InitTick>
 800114a:	1e03      	subs	r3, r0, #0
 800114c:	d003      	beq.n	8001156 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800114e:	1dfb      	adds	r3, r7, #7
 8001150:	2201      	movs	r2, #1
 8001152:	701a      	strb	r2, [r3, #0]
 8001154:	e001      	b.n	800115a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001156:	f7ff ff11 	bl	8000f7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800115a:	1dfb      	adds	r3, r7, #7
 800115c:	781b      	ldrb	r3, [r3, #0]
}
 800115e:	0018      	movs	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	b002      	add	sp, #8
 8001164:	bd80      	pop	{r7, pc}
 8001166:	46c0      	nop			@ (mov r8, r8)
 8001168:	40022000 	.word	0x40022000

0800116c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <HAL_InitTick+0x5c>)
 8001176:	681c      	ldr	r4, [r3, #0]
 8001178:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <HAL_InitTick+0x60>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	0019      	movs	r1, r3
 800117e:	23fa      	movs	r3, #250	@ 0xfa
 8001180:	0098      	lsls	r0, r3, #2
 8001182:	f7fe ffc1 	bl	8000108 <__udivsi3>
 8001186:	0003      	movs	r3, r0
 8001188:	0019      	movs	r1, r3
 800118a:	0020      	movs	r0, r4
 800118c:	f7fe ffbc 	bl	8000108 <__udivsi3>
 8001190:	0003      	movs	r3, r0
 8001192:	0018      	movs	r0, r3
 8001194:	f000 fb15 	bl	80017c2 <HAL_SYSTICK_Config>
 8001198:	1e03      	subs	r3, r0, #0
 800119a:	d001      	beq.n	80011a0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800119c:	2301      	movs	r3, #1
 800119e:	e00f      	b.n	80011c0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b03      	cmp	r3, #3
 80011a4:	d80b      	bhi.n	80011be <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011a6:	6879      	ldr	r1, [r7, #4]
 80011a8:	2301      	movs	r3, #1
 80011aa:	425b      	negs	r3, r3
 80011ac:	2200      	movs	r2, #0
 80011ae:	0018      	movs	r0, r3
 80011b0:	f000 faf2 	bl	8001798 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011b4:	4b06      	ldr	r3, [pc, #24]	@ (80011d0 <HAL_InitTick+0x64>)
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
 80011bc:	e000      	b.n	80011c0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
}
 80011c0:	0018      	movs	r0, r3
 80011c2:	46bd      	mov	sp, r7
 80011c4:	b003      	add	sp, #12
 80011c6:	bd90      	pop	{r4, r7, pc}
 80011c8:	20000004 	.word	0x20000004
 80011cc:	2000000c 	.word	0x2000000c
 80011d0:	20000008 	.word	0x20000008

080011d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d8:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <HAL_IncTick+0x1c>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	001a      	movs	r2, r3
 80011de:	4b05      	ldr	r3, [pc, #20]	@ (80011f4 <HAL_IncTick+0x20>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	18d2      	adds	r2, r2, r3
 80011e4:	4b03      	ldr	r3, [pc, #12]	@ (80011f4 <HAL_IncTick+0x20>)
 80011e6:	601a      	str	r2, [r3, #0]
}
 80011e8:	46c0      	nop			@ (mov r8, r8)
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	46c0      	nop			@ (mov r8, r8)
 80011f0:	2000000c 	.word	0x2000000c
 80011f4:	20000150 	.word	0x20000150

080011f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  return uwTick;
 80011fc:	4b02      	ldr	r3, [pc, #8]	@ (8001208 <HAL_GetTick+0x10>)
 80011fe:	681b      	ldr	r3, [r3, #0]
}
 8001200:	0018      	movs	r0, r3
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	46c0      	nop			@ (mov r8, r8)
 8001208:	20000150 	.word	0x20000150

0800120c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e159      	b.n	80014d2 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10a      	bne.n	800123c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2250      	movs	r2, #80	@ 0x50
 8001230:	2100      	movs	r1, #0
 8001232:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	0018      	movs	r0, r3
 8001238:	f7ff feb4 	bl	8000fa4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001240:	2210      	movs	r2, #16
 8001242:	4013      	ands	r3, r2
 8001244:	2b10      	cmp	r3, #16
 8001246:	d005      	beq.n	8001254 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	2204      	movs	r2, #4
 8001250:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001252:	d00b      	beq.n	800126c <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001258:	2210      	movs	r2, #16
 800125a:	431a      	orrs	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2250      	movs	r2, #80	@ 0x50
 8001264:	2100      	movs	r1, #0
 8001266:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e132      	b.n	80014d2 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001270:	4a9a      	ldr	r2, [pc, #616]	@ (80014dc <HAL_ADC_Init+0x2d0>)
 8001272:	4013      	ands	r3, r2
 8001274:	2202      	movs	r2, #2
 8001276:	431a      	orrs	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	2203      	movs	r2, #3
 8001284:	4013      	ands	r3, r2
 8001286:	2b01      	cmp	r3, #1
 8001288:	d108      	bne.n	800129c <HAL_ADC_Init+0x90>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2201      	movs	r2, #1
 8001292:	4013      	ands	r3, r2
 8001294:	2b01      	cmp	r3, #1
 8001296:	d101      	bne.n	800129c <HAL_ADC_Init+0x90>
 8001298:	2301      	movs	r3, #1
 800129a:	e000      	b.n	800129e <HAL_ADC_Init+0x92>
 800129c:	2300      	movs	r3, #0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d149      	bne.n	8001336 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	23c0      	movs	r3, #192	@ 0xc0
 80012a8:	061b      	lsls	r3, r3, #24
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d00b      	beq.n	80012c6 <HAL_ADC_Init+0xba>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685a      	ldr	r2, [r3, #4]
 80012b2:	2380      	movs	r3, #128	@ 0x80
 80012b4:	05db      	lsls	r3, r3, #23
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d005      	beq.n	80012c6 <HAL_ADC_Init+0xba>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	2380      	movs	r3, #128	@ 0x80
 80012c0:	061b      	lsls	r3, r3, #24
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d111      	bne.n	80012ea <HAL_ADC_Init+0xde>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	691a      	ldr	r2, [r3, #16]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	0092      	lsls	r2, r2, #2
 80012d2:	0892      	lsrs	r2, r2, #2
 80012d4:	611a      	str	r2, [r3, #16]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	6919      	ldr	r1, [r3, #16]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	685a      	ldr	r2, [r3, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	430a      	orrs	r2, r1
 80012e6:	611a      	str	r2, [r3, #16]
 80012e8:	e014      	b.n	8001314 <HAL_ADC_Init+0x108>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	691a      	ldr	r2, [r3, #16]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	0092      	lsls	r2, r2, #2
 80012f6:	0892      	lsrs	r2, r2, #2
 80012f8:	611a      	str	r2, [r3, #16]
 80012fa:	4b79      	ldr	r3, [pc, #484]	@ (80014e0 <HAL_ADC_Init+0x2d4>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	4b78      	ldr	r3, [pc, #480]	@ (80014e0 <HAL_ADC_Init+0x2d4>)
 8001300:	4978      	ldr	r1, [pc, #480]	@ (80014e4 <HAL_ADC_Init+0x2d8>)
 8001302:	400a      	ands	r2, r1
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	4b76      	ldr	r3, [pc, #472]	@ (80014e0 <HAL_ADC_Init+0x2d4>)
 8001308:	6819      	ldr	r1, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685a      	ldr	r2, [r3, #4]
 800130e:	4b74      	ldr	r3, [pc, #464]	@ (80014e0 <HAL_ADC_Init+0x2d4>)
 8001310:	430a      	orrs	r2, r1
 8001312:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	68da      	ldr	r2, [r3, #12]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2118      	movs	r1, #24
 8001320:	438a      	bics	r2, r1
 8001322:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	68d9      	ldr	r1, [r3, #12]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	689a      	ldr	r2, [r3, #8]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	430a      	orrs	r2, r1
 8001334:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001336:	4b6a      	ldr	r3, [pc, #424]	@ (80014e0 <HAL_ADC_Init+0x2d4>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	4b69      	ldr	r3, [pc, #420]	@ (80014e0 <HAL_ADC_Init+0x2d4>)
 800133c:	496a      	ldr	r1, [pc, #424]	@ (80014e8 <HAL_ADC_Init+0x2dc>)
 800133e:	400a      	ands	r2, r1
 8001340:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8001342:	4b67      	ldr	r3, [pc, #412]	@ (80014e0 <HAL_ADC_Init+0x2d4>)
 8001344:	6819      	ldr	r1, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800134a:	065a      	lsls	r2, r3, #25
 800134c:	4b64      	ldr	r3, [pc, #400]	@ (80014e0 <HAL_ADC_Init+0x2d4>)
 800134e:	430a      	orrs	r2, r1
 8001350:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	689a      	ldr	r2, [r3, #8]
 8001358:	2380      	movs	r3, #128	@ 0x80
 800135a:	055b      	lsls	r3, r3, #21
 800135c:	4013      	ands	r3, r2
 800135e:	d108      	bne.n	8001372 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2180      	movs	r1, #128	@ 0x80
 800136c:	0549      	lsls	r1, r1, #21
 800136e:	430a      	orrs	r2, r1
 8001370:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	68da      	ldr	r2, [r3, #12]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	495b      	ldr	r1, [pc, #364]	@ (80014ec <HAL_ADC_Init+0x2e0>)
 800137e:	400a      	ands	r2, r1
 8001380:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	68d9      	ldr	r1, [r3, #12]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	691b      	ldr	r3, [r3, #16]
 8001390:	2b02      	cmp	r3, #2
 8001392:	d101      	bne.n	8001398 <HAL_ADC_Init+0x18c>
 8001394:	2304      	movs	r3, #4
 8001396:	e000      	b.n	800139a <HAL_ADC_Init+0x18e>
 8001398:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800139a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2020      	movs	r0, #32
 80013a0:	5c1b      	ldrb	r3, [r3, r0]
 80013a2:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80013a4:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	202c      	movs	r0, #44	@ 0x2c
 80013aa:	5c1b      	ldrb	r3, [r3, r0]
 80013ac:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80013ae:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80013b4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80013bc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80013c4:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	430a      	orrs	r2, r1
 80013cc:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013d2:	23c2      	movs	r3, #194	@ 0xc2
 80013d4:	33ff      	adds	r3, #255	@ 0xff
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d00b      	beq.n	80013f2 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68d9      	ldr	r1, [r3, #12]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80013e8:	431a      	orrs	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	430a      	orrs	r2, r1
 80013f0:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2221      	movs	r2, #33	@ 0x21
 80013f6:	5c9b      	ldrb	r3, [r3, r2]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d11a      	bne.n	8001432 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2220      	movs	r2, #32
 8001400:	5c9b      	ldrb	r3, [r3, r2]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d109      	bne.n	800141a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	68da      	ldr	r2, [r3, #12]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2180      	movs	r1, #128	@ 0x80
 8001412:	0249      	lsls	r1, r1, #9
 8001414:	430a      	orrs	r2, r1
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	e00b      	b.n	8001432 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800141e:	2220      	movs	r2, #32
 8001420:	431a      	orrs	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800142a:	2201      	movs	r2, #1
 800142c:	431a      	orrs	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001436:	2b01      	cmp	r3, #1
 8001438:	d11f      	bne.n	800147a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	691a      	ldr	r2, [r3, #16]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	492a      	ldr	r1, [pc, #168]	@ (80014f0 <HAL_ADC_Init+0x2e4>)
 8001446:	400a      	ands	r2, r1
 8001448:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	6919      	ldr	r1, [r3, #16]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001458:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 800145e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	430a      	orrs	r2, r1
 8001466:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	691a      	ldr	r2, [r3, #16]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2101      	movs	r1, #1
 8001474:	430a      	orrs	r2, r1
 8001476:	611a      	str	r2, [r3, #16]
 8001478:	e00e      	b.n	8001498 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	2201      	movs	r2, #1
 8001482:	4013      	ands	r3, r2
 8001484:	2b01      	cmp	r3, #1
 8001486:	d107      	bne.n	8001498 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	691a      	ldr	r2, [r3, #16]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2101      	movs	r1, #1
 8001494:	438a      	bics	r2, r1
 8001496:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	695a      	ldr	r2, [r3, #20]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2107      	movs	r1, #7
 80014a4:	438a      	bics	r2, r1
 80014a6:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	6959      	ldr	r1, [r3, #20]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	430a      	orrs	r2, r1
 80014b8:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014c4:	2203      	movs	r2, #3
 80014c6:	4393      	bics	r3, r2
 80014c8:	2201      	movs	r2, #1
 80014ca:	431a      	orrs	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	0018      	movs	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	b002      	add	sp, #8
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	46c0      	nop			@ (mov r8, r8)
 80014dc:	fffffefd 	.word	0xfffffefd
 80014e0:	40012708 	.word	0x40012708
 80014e4:	ffc3ffff 	.word	0xffc3ffff
 80014e8:	fdffffff 	.word	0xfdffffff
 80014ec:	fffe0219 	.word	0xfffe0219
 80014f0:	fffffc03 	.word	0xfffffc03

080014f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2250      	movs	r2, #80	@ 0x50
 8001502:	5c9b      	ldrb	r3, [r3, r2]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d101      	bne.n	800150c <HAL_ADC_ConfigChannel+0x18>
 8001508:	2302      	movs	r3, #2
 800150a:	e085      	b.n	8001618 <HAL_ADC_ConfigChannel+0x124>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2250      	movs	r2, #80	@ 0x50
 8001510:	2101      	movs	r1, #1
 8001512:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	2204      	movs	r2, #4
 800151c:	4013      	ands	r3, r2
 800151e:	d00b      	beq.n	8001538 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001524:	2220      	movs	r2, #32
 8001526:	431a      	orrs	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2250      	movs	r2, #80	@ 0x50
 8001530:	2100      	movs	r1, #0
 8001532:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e06f      	b.n	8001618 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	4a38      	ldr	r2, [pc, #224]	@ (8001620 <HAL_ADC_ConfigChannel+0x12c>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d035      	beq.n	80015ae <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	035b      	lsls	r3, r3, #13
 800154e:	0b5a      	lsrs	r2, r3, #13
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	430a      	orrs	r2, r1
 8001556:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	2380      	movs	r3, #128	@ 0x80
 800155e:	02db      	lsls	r3, r3, #11
 8001560:	4013      	ands	r3, r2
 8001562:	d009      	beq.n	8001578 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8001564:	4b2f      	ldr	r3, [pc, #188]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	4b2e      	ldr	r3, [pc, #184]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 800156a:	2180      	movs	r1, #128	@ 0x80
 800156c:	0409      	lsls	r1, r1, #16
 800156e:	430a      	orrs	r2, r1
 8001570:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001572:	200a      	movs	r0, #10
 8001574:	f000 f85e 	bl	8001634 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	2380      	movs	r3, #128	@ 0x80
 800157e:	029b      	lsls	r3, r3, #10
 8001580:	4013      	ands	r3, r2
 8001582:	d006      	beq.n	8001592 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8001584:	4b27      	ldr	r3, [pc, #156]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	4b26      	ldr	r3, [pc, #152]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 800158a:	2180      	movs	r1, #128	@ 0x80
 800158c:	03c9      	lsls	r1, r1, #15
 800158e:	430a      	orrs	r2, r1
 8001590:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	2380      	movs	r3, #128	@ 0x80
 8001598:	025b      	lsls	r3, r3, #9
 800159a:	4013      	ands	r3, r2
 800159c:	d037      	beq.n	800160e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 800159e:	4b21      	ldr	r3, [pc, #132]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	4b20      	ldr	r3, [pc, #128]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 80015a4:	2180      	movs	r1, #128	@ 0x80
 80015a6:	0449      	lsls	r1, r1, #17
 80015a8:	430a      	orrs	r2, r1
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	e02f      	b.n	800160e <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	035b      	lsls	r3, r3, #13
 80015ba:	0b5b      	lsrs	r3, r3, #13
 80015bc:	43d9      	mvns	r1, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	400a      	ands	r2, r1
 80015c4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	2380      	movs	r3, #128	@ 0x80
 80015cc:	02db      	lsls	r3, r3, #11
 80015ce:	4013      	ands	r3, r2
 80015d0:	d005      	beq.n	80015de <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80015d2:	4b14      	ldr	r3, [pc, #80]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 80015d8:	4913      	ldr	r1, [pc, #76]	@ (8001628 <HAL_ADC_ConfigChannel+0x134>)
 80015da:	400a      	ands	r2, r1
 80015dc:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	2380      	movs	r3, #128	@ 0x80
 80015e4:	029b      	lsls	r3, r3, #10
 80015e6:	4013      	ands	r3, r2
 80015e8:	d005      	beq.n	80015f6 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 80015f0:	490e      	ldr	r1, [pc, #56]	@ (800162c <HAL_ADC_ConfigChannel+0x138>)
 80015f2:	400a      	ands	r2, r1
 80015f4:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	2380      	movs	r3, #128	@ 0x80
 80015fc:	025b      	lsls	r3, r3, #9
 80015fe:	4013      	ands	r3, r2
 8001600:	d005      	beq.n	800160e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 8001602:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <HAL_ADC_ConfigChannel+0x130>)
 8001608:	4909      	ldr	r1, [pc, #36]	@ (8001630 <HAL_ADC_ConfigChannel+0x13c>)
 800160a:	400a      	ands	r2, r1
 800160c:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2250      	movs	r2, #80	@ 0x50
 8001612:	2100      	movs	r1, #0
 8001614:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001616:	2300      	movs	r3, #0
}
 8001618:	0018      	movs	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	b002      	add	sp, #8
 800161e:	bd80      	pop	{r7, pc}
 8001620:	00001001 	.word	0x00001001
 8001624:	40012708 	.word	0x40012708
 8001628:	ff7fffff 	.word	0xff7fffff
 800162c:	ffbfffff 	.word	0xffbfffff
 8001630:	feffffff 	.word	0xfeffffff

08001634 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800163c:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <ADC_DelayMicroSecond+0x38>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	490b      	ldr	r1, [pc, #44]	@ (8001670 <ADC_DelayMicroSecond+0x3c>)
 8001642:	0018      	movs	r0, r3
 8001644:	f7fe fd60 	bl	8000108 <__udivsi3>
 8001648:	0003      	movs	r3, r0
 800164a:	001a      	movs	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	4353      	muls	r3, r2
 8001650:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8001652:	e002      	b.n	800165a <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	3b01      	subs	r3, #1
 8001658:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f9      	bne.n	8001654 <ADC_DelayMicroSecond+0x20>
  }
}
 8001660:	46c0      	nop			@ (mov r8, r8)
 8001662:	46c0      	nop			@ (mov r8, r8)
 8001664:	46bd      	mov	sp, r7
 8001666:	b004      	add	sp, #16
 8001668:	bd80      	pop	{r7, pc}
 800166a:	46c0      	nop			@ (mov r8, r8)
 800166c:	20000004 	.word	0x20000004
 8001670:	000f4240 	.word	0x000f4240

08001674 <__NVIC_SetPriority>:
{
 8001674:	b590      	push	{r4, r7, lr}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	0002      	movs	r2, r0
 800167c:	6039      	str	r1, [r7, #0]
 800167e:	1dfb      	adds	r3, r7, #7
 8001680:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001682:	1dfb      	adds	r3, r7, #7
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	2b7f      	cmp	r3, #127	@ 0x7f
 8001688:	d828      	bhi.n	80016dc <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800168a:	4a2f      	ldr	r2, [pc, #188]	@ (8001748 <__NVIC_SetPriority+0xd4>)
 800168c:	1dfb      	adds	r3, r7, #7
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	b25b      	sxtb	r3, r3
 8001692:	089b      	lsrs	r3, r3, #2
 8001694:	33c0      	adds	r3, #192	@ 0xc0
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	589b      	ldr	r3, [r3, r2]
 800169a:	1dfa      	adds	r2, r7, #7
 800169c:	7812      	ldrb	r2, [r2, #0]
 800169e:	0011      	movs	r1, r2
 80016a0:	2203      	movs	r2, #3
 80016a2:	400a      	ands	r2, r1
 80016a4:	00d2      	lsls	r2, r2, #3
 80016a6:	21ff      	movs	r1, #255	@ 0xff
 80016a8:	4091      	lsls	r1, r2
 80016aa:	000a      	movs	r2, r1
 80016ac:	43d2      	mvns	r2, r2
 80016ae:	401a      	ands	r2, r3
 80016b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	019b      	lsls	r3, r3, #6
 80016b6:	22ff      	movs	r2, #255	@ 0xff
 80016b8:	401a      	ands	r2, r3
 80016ba:	1dfb      	adds	r3, r7, #7
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	0018      	movs	r0, r3
 80016c0:	2303      	movs	r3, #3
 80016c2:	4003      	ands	r3, r0
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016c8:	481f      	ldr	r0, [pc, #124]	@ (8001748 <__NVIC_SetPriority+0xd4>)
 80016ca:	1dfb      	adds	r3, r7, #7
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	b25b      	sxtb	r3, r3
 80016d0:	089b      	lsrs	r3, r3, #2
 80016d2:	430a      	orrs	r2, r1
 80016d4:	33c0      	adds	r3, #192	@ 0xc0
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	501a      	str	r2, [r3, r0]
}
 80016da:	e031      	b.n	8001740 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016dc:	4a1b      	ldr	r2, [pc, #108]	@ (800174c <__NVIC_SetPriority+0xd8>)
 80016de:	1dfb      	adds	r3, r7, #7
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	0019      	movs	r1, r3
 80016e4:	230f      	movs	r3, #15
 80016e6:	400b      	ands	r3, r1
 80016e8:	3b08      	subs	r3, #8
 80016ea:	089b      	lsrs	r3, r3, #2
 80016ec:	3306      	adds	r3, #6
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	18d3      	adds	r3, r2, r3
 80016f2:	3304      	adds	r3, #4
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	1dfa      	adds	r2, r7, #7
 80016f8:	7812      	ldrb	r2, [r2, #0]
 80016fa:	0011      	movs	r1, r2
 80016fc:	2203      	movs	r2, #3
 80016fe:	400a      	ands	r2, r1
 8001700:	00d2      	lsls	r2, r2, #3
 8001702:	21ff      	movs	r1, #255	@ 0xff
 8001704:	4091      	lsls	r1, r2
 8001706:	000a      	movs	r2, r1
 8001708:	43d2      	mvns	r2, r2
 800170a:	401a      	ands	r2, r3
 800170c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	019b      	lsls	r3, r3, #6
 8001712:	22ff      	movs	r2, #255	@ 0xff
 8001714:	401a      	ands	r2, r3
 8001716:	1dfb      	adds	r3, r7, #7
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	0018      	movs	r0, r3
 800171c:	2303      	movs	r3, #3
 800171e:	4003      	ands	r3, r0
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001724:	4809      	ldr	r0, [pc, #36]	@ (800174c <__NVIC_SetPriority+0xd8>)
 8001726:	1dfb      	adds	r3, r7, #7
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	001c      	movs	r4, r3
 800172c:	230f      	movs	r3, #15
 800172e:	4023      	ands	r3, r4
 8001730:	3b08      	subs	r3, #8
 8001732:	089b      	lsrs	r3, r3, #2
 8001734:	430a      	orrs	r2, r1
 8001736:	3306      	adds	r3, #6
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	18c3      	adds	r3, r0, r3
 800173c:	3304      	adds	r3, #4
 800173e:	601a      	str	r2, [r3, #0]
}
 8001740:	46c0      	nop			@ (mov r8, r8)
 8001742:	46bd      	mov	sp, r7
 8001744:	b003      	add	sp, #12
 8001746:	bd90      	pop	{r4, r7, pc}
 8001748:	e000e100 	.word	0xe000e100
 800174c:	e000ed00 	.word	0xe000ed00

08001750 <SysTick_Config>:
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	1e5a      	subs	r2, r3, #1
 800175c:	2380      	movs	r3, #128	@ 0x80
 800175e:	045b      	lsls	r3, r3, #17
 8001760:	429a      	cmp	r2, r3
 8001762:	d301      	bcc.n	8001768 <SysTick_Config+0x18>
    return (1UL);                                                   /* Reload value impossible */
 8001764:	2301      	movs	r3, #1
 8001766:	e010      	b.n	800178a <SysTick_Config+0x3a>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001768:	4b0a      	ldr	r3, [pc, #40]	@ (8001794 <SysTick_Config+0x44>)
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	3a01      	subs	r2, #1
 800176e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001770:	2301      	movs	r3, #1
 8001772:	425b      	negs	r3, r3
 8001774:	2103      	movs	r1, #3
 8001776:	0018      	movs	r0, r3
 8001778:	f7ff ff7c 	bl	8001674 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800177c:	4b05      	ldr	r3, [pc, #20]	@ (8001794 <SysTick_Config+0x44>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001782:	4b04      	ldr	r3, [pc, #16]	@ (8001794 <SysTick_Config+0x44>)
 8001784:	2207      	movs	r2, #7
 8001786:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001788:	2300      	movs	r3, #0
}
 800178a:	0018      	movs	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	b002      	add	sp, #8
 8001790:	bd80      	pop	{r7, pc}
 8001792:	46c0      	nop			@ (mov r8, r8)
 8001794:	e000e010 	.word	0xe000e010

08001798 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
 80017a2:	210f      	movs	r1, #15
 80017a4:	187b      	adds	r3, r7, r1
 80017a6:	1c02      	adds	r2, r0, #0
 80017a8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80017aa:	68ba      	ldr	r2, [r7, #8]
 80017ac:	187b      	adds	r3, r7, r1
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	b25b      	sxtb	r3, r3
 80017b2:	0011      	movs	r1, r2
 80017b4:	0018      	movs	r0, r3
 80017b6:	f7ff ff5d 	bl	8001674 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80017ba:	46c0      	nop			@ (mov r8, r8)
 80017bc:	46bd      	mov	sp, r7
 80017be:	b004      	add	sp, #16
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b082      	sub	sp, #8
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	0018      	movs	r0, r3
 80017ce:	f7ff ffbf 	bl	8001750 <SysTick_Config>
 80017d2:	0003      	movs	r3, r0
}
 80017d4:	0018      	movs	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	b002      	add	sp, #8
 80017da:	bd80      	pop	{r7, pc}

080017dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80017ee:	2300      	movs	r3, #0
 80017f0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80017f2:	e155      	b.n	8001aa0 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2101      	movs	r1, #1
 80017fa:	697a      	ldr	r2, [r7, #20]
 80017fc:	4091      	lsls	r1, r2
 80017fe:	000a      	movs	r2, r1
 8001800:	4013      	ands	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d100      	bne.n	800180c <HAL_GPIO_Init+0x30>
 800180a:	e146      	b.n	8001a9a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	2203      	movs	r2, #3
 8001812:	4013      	ands	r3, r2
 8001814:	2b01      	cmp	r3, #1
 8001816:	d005      	beq.n	8001824 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	2203      	movs	r2, #3
 800181e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001820:	2b02      	cmp	r3, #2
 8001822:	d130      	bne.n	8001886 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	2203      	movs	r2, #3
 8001830:	409a      	lsls	r2, r3
 8001832:	0013      	movs	r3, r2
 8001834:	43da      	mvns	r2, r3
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	4013      	ands	r3, r2
 800183a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	68da      	ldr	r2, [r3, #12]
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	409a      	lsls	r2, r3
 8001846:	0013      	movs	r3, r2
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4313      	orrs	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800185a:	2201      	movs	r2, #1
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	409a      	lsls	r2, r3
 8001860:	0013      	movs	r3, r2
 8001862:	43da      	mvns	r2, r3
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	4013      	ands	r3, r2
 8001868:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	091b      	lsrs	r3, r3, #4
 8001870:	2201      	movs	r2, #1
 8001872:	401a      	ands	r2, r3
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	409a      	lsls	r2, r3
 8001878:	0013      	movs	r3, r2
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	4313      	orrs	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	2203      	movs	r2, #3
 800188c:	4013      	ands	r3, r2
 800188e:	2b03      	cmp	r3, #3
 8001890:	d017      	beq.n	80018c2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	2203      	movs	r2, #3
 800189e:	409a      	lsls	r2, r3
 80018a0:	0013      	movs	r3, r2
 80018a2:	43da      	mvns	r2, r3
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4013      	ands	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	689a      	ldr	r2, [r3, #8]
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	409a      	lsls	r2, r3
 80018b4:	0013      	movs	r3, r2
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	2203      	movs	r2, #3
 80018c8:	4013      	ands	r3, r2
 80018ca:	2b02      	cmp	r3, #2
 80018cc:	d123      	bne.n	8001916 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	08da      	lsrs	r2, r3, #3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3208      	adds	r2, #8
 80018d6:	0092      	lsls	r2, r2, #2
 80018d8:	58d3      	ldr	r3, [r2, r3]
 80018da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	2207      	movs	r2, #7
 80018e0:	4013      	ands	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	220f      	movs	r2, #15
 80018e6:	409a      	lsls	r2, r3
 80018e8:	0013      	movs	r3, r2
 80018ea:	43da      	mvns	r2, r3
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	4013      	ands	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	691a      	ldr	r2, [r3, #16]
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	2107      	movs	r1, #7
 80018fa:	400b      	ands	r3, r1
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	409a      	lsls	r2, r3
 8001900:	0013      	movs	r3, r2
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	4313      	orrs	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	08da      	lsrs	r2, r3, #3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3208      	adds	r2, #8
 8001910:	0092      	lsls	r2, r2, #2
 8001912:	6939      	ldr	r1, [r7, #16]
 8001914:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	2203      	movs	r2, #3
 8001922:	409a      	lsls	r2, r3
 8001924:	0013      	movs	r3, r2
 8001926:	43da      	mvns	r2, r3
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	4013      	ands	r3, r2
 800192c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	2203      	movs	r2, #3
 8001934:	401a      	ands	r2, r3
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	409a      	lsls	r2, r3
 800193c:	0013      	movs	r3, r2
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	4313      	orrs	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685a      	ldr	r2, [r3, #4]
 800194e:	23c0      	movs	r3, #192	@ 0xc0
 8001950:	029b      	lsls	r3, r3, #10
 8001952:	4013      	ands	r3, r2
 8001954:	d100      	bne.n	8001958 <HAL_GPIO_Init+0x17c>
 8001956:	e0a0      	b.n	8001a9a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001958:	4b57      	ldr	r3, [pc, #348]	@ (8001ab8 <HAL_GPIO_Init+0x2dc>)
 800195a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800195c:	4b56      	ldr	r3, [pc, #344]	@ (8001ab8 <HAL_GPIO_Init+0x2dc>)
 800195e:	2101      	movs	r1, #1
 8001960:	430a      	orrs	r2, r1
 8001962:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001964:	4a55      	ldr	r2, [pc, #340]	@ (8001abc <HAL_GPIO_Init+0x2e0>)
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	089b      	lsrs	r3, r3, #2
 800196a:	3302      	adds	r3, #2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	589b      	ldr	r3, [r3, r2]
 8001970:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	2203      	movs	r2, #3
 8001976:	4013      	ands	r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	220f      	movs	r2, #15
 800197c:	409a      	lsls	r2, r3
 800197e:	0013      	movs	r3, r2
 8001980:	43da      	mvns	r2, r3
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	23a0      	movs	r3, #160	@ 0xa0
 800198c:	05db      	lsls	r3, r3, #23
 800198e:	429a      	cmp	r2, r3
 8001990:	d01f      	beq.n	80019d2 <HAL_GPIO_Init+0x1f6>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a4a      	ldr	r2, [pc, #296]	@ (8001ac0 <HAL_GPIO_Init+0x2e4>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d019      	beq.n	80019ce <HAL_GPIO_Init+0x1f2>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a49      	ldr	r2, [pc, #292]	@ (8001ac4 <HAL_GPIO_Init+0x2e8>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d013      	beq.n	80019ca <HAL_GPIO_Init+0x1ee>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a48      	ldr	r2, [pc, #288]	@ (8001ac8 <HAL_GPIO_Init+0x2ec>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d00d      	beq.n	80019c6 <HAL_GPIO_Init+0x1ea>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a47      	ldr	r2, [pc, #284]	@ (8001acc <HAL_GPIO_Init+0x2f0>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d007      	beq.n	80019c2 <HAL_GPIO_Init+0x1e6>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a46      	ldr	r2, [pc, #280]	@ (8001ad0 <HAL_GPIO_Init+0x2f4>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d101      	bne.n	80019be <HAL_GPIO_Init+0x1e2>
 80019ba:	2305      	movs	r3, #5
 80019bc:	e00a      	b.n	80019d4 <HAL_GPIO_Init+0x1f8>
 80019be:	2306      	movs	r3, #6
 80019c0:	e008      	b.n	80019d4 <HAL_GPIO_Init+0x1f8>
 80019c2:	2304      	movs	r3, #4
 80019c4:	e006      	b.n	80019d4 <HAL_GPIO_Init+0x1f8>
 80019c6:	2303      	movs	r3, #3
 80019c8:	e004      	b.n	80019d4 <HAL_GPIO_Init+0x1f8>
 80019ca:	2302      	movs	r3, #2
 80019cc:	e002      	b.n	80019d4 <HAL_GPIO_Init+0x1f8>
 80019ce:	2301      	movs	r3, #1
 80019d0:	e000      	b.n	80019d4 <HAL_GPIO_Init+0x1f8>
 80019d2:	2300      	movs	r3, #0
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	2103      	movs	r1, #3
 80019d8:	400a      	ands	r2, r1
 80019da:	0092      	lsls	r2, r2, #2
 80019dc:	4093      	lsls	r3, r2
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019e4:	4935      	ldr	r1, [pc, #212]	@ (8001abc <HAL_GPIO_Init+0x2e0>)
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	089b      	lsrs	r3, r3, #2
 80019ea:	3302      	adds	r3, #2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019f2:	4b38      	ldr	r3, [pc, #224]	@ (8001ad4 <HAL_GPIO_Init+0x2f8>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	43da      	mvns	r2, r3
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	4013      	ands	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685a      	ldr	r2, [r3, #4]
 8001a06:	2380      	movs	r3, #128	@ 0x80
 8001a08:	035b      	lsls	r3, r3, #13
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	d003      	beq.n	8001a16 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a16:	4b2f      	ldr	r3, [pc, #188]	@ (8001ad4 <HAL_GPIO_Init+0x2f8>)
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001a1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ad4 <HAL_GPIO_Init+0x2f8>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	43da      	mvns	r2, r3
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685a      	ldr	r2, [r3, #4]
 8001a30:	2380      	movs	r3, #128	@ 0x80
 8001a32:	039b      	lsls	r3, r3, #14
 8001a34:	4013      	ands	r3, r2
 8001a36:	d003      	beq.n	8001a40 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a40:	4b24      	ldr	r3, [pc, #144]	@ (8001ad4 <HAL_GPIO_Init+0x2f8>)
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001a46:	4b23      	ldr	r3, [pc, #140]	@ (8001ad4 <HAL_GPIO_Init+0x2f8>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	43da      	mvns	r2, r3
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	4013      	ands	r3, r2
 8001a54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	2380      	movs	r3, #128	@ 0x80
 8001a5c:	029b      	lsls	r3, r3, #10
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d003      	beq.n	8001a6a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad4 <HAL_GPIO_Init+0x2f8>)
 8001a6c:	693a      	ldr	r2, [r7, #16]
 8001a6e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a70:	4b18      	ldr	r3, [pc, #96]	@ (8001ad4 <HAL_GPIO_Init+0x2f8>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	43da      	mvns	r2, r3
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685a      	ldr	r2, [r3, #4]
 8001a84:	2380      	movs	r3, #128	@ 0x80
 8001a86:	025b      	lsls	r3, r3, #9
 8001a88:	4013      	ands	r3, r2
 8001a8a:	d003      	beq.n	8001a94 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a94:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad4 <HAL_GPIO_Init+0x2f8>)
 8001a96:	693a      	ldr	r2, [r7, #16]
 8001a98:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	40da      	lsrs	r2, r3
 8001aa8:	1e13      	subs	r3, r2, #0
 8001aaa:	d000      	beq.n	8001aae <HAL_GPIO_Init+0x2d2>
 8001aac:	e6a2      	b.n	80017f4 <HAL_GPIO_Init+0x18>
  }
}
 8001aae:	46c0      	nop			@ (mov r8, r8)
 8001ab0:	46c0      	nop			@ (mov r8, r8)
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	b006      	add	sp, #24
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40010000 	.word	0x40010000
 8001ac0:	50000400 	.word	0x50000400
 8001ac4:	50000800 	.word	0x50000800
 8001ac8:	50000c00 	.word	0x50000c00
 8001acc:	50001000 	.word	0x50001000
 8001ad0:	50001c00 	.word	0x50001c00
 8001ad4:	40010400 	.word	0x40010400

08001ad8 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	000a      	movs	r2, r1
 8001ae2:	1cbb      	adds	r3, r7, #2
 8001ae4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	691b      	ldr	r3, [r3, #16]
 8001aea:	1cba      	adds	r2, r7, #2
 8001aec:	8812      	ldrh	r2, [r2, #0]
 8001aee:	4013      	ands	r3, r2
 8001af0:	d004      	beq.n	8001afc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001af2:	230f      	movs	r3, #15
 8001af4:	18fb      	adds	r3, r7, r3
 8001af6:	2201      	movs	r2, #1
 8001af8:	701a      	strb	r2, [r3, #0]
 8001afa:	e003      	b.n	8001b04 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001afc:	230f      	movs	r3, #15
 8001afe:	18fb      	adds	r3, r7, r3
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001b04:	230f      	movs	r3, #15
 8001b06:	18fb      	adds	r3, r7, r3
 8001b08:	781b      	ldrb	r3, [r3, #0]
}
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	b004      	add	sp, #16
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	0008      	movs	r0, r1
 8001b1c:	0011      	movs	r1, r2
 8001b1e:	1cbb      	adds	r3, r7, #2
 8001b20:	1c02      	adds	r2, r0, #0
 8001b22:	801a      	strh	r2, [r3, #0]
 8001b24:	1c7b      	adds	r3, r7, #1
 8001b26:	1c0a      	adds	r2, r1, #0
 8001b28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b2a:	1c7b      	adds	r3, r7, #1
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d004      	beq.n	8001b3c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b32:	1cbb      	adds	r3, r7, #2
 8001b34:	881a      	ldrh	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001b3a:	e003      	b.n	8001b44 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001b3c:	1cbb      	adds	r3, r7, #2
 8001b3e:	881a      	ldrh	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b44:	46c0      	nop			@ (mov r8, r8)
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b002      	add	sp, #8
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e03d      	b.n	8001bda <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a20      	ldr	r2, [pc, #128]	@ (8001be4 <HAL_IWDG_Init+0x98>)
 8001b64:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8001be8 <HAL_IWDG_Init+0x9c>)
 8001b6c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	6852      	ldr	r2, [r2, #4]
 8001b76:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6892      	ldr	r2, [r2, #8]
 8001b80:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001b82:	f7ff fb39 	bl	80011f8 <HAL_GetTick>
 8001b86:	0003      	movs	r3, r0
 8001b88:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001b8a:	e00e      	b.n	8001baa <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001b8c:	f7ff fb34 	bl	80011f8 <HAL_GetTick>
 8001b90:	0002      	movs	r2, r0
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b2a      	cmp	r3, #42	@ 0x2a
 8001b98:	d907      	bls.n	8001baa <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	2207      	movs	r2, #7
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d001      	beq.n	8001baa <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e017      	b.n	8001bda <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	2207      	movs	r2, #7
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d1ea      	bne.n	8001b8c <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	691a      	ldr	r2, [r3, #16]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d005      	beq.n	8001bd0 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	68d2      	ldr	r2, [r2, #12]
 8001bcc:	611a      	str	r2, [r3, #16]
 8001bce:	e003      	b.n	8001bd8 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a05      	ldr	r2, [pc, #20]	@ (8001bec <HAL_IWDG_Init+0xa0>)
 8001bd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	0018      	movs	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	b004      	add	sp, #16
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	46c0      	nop			@ (mov r8, r8)
 8001be4:	0000cccc 	.word	0x0000cccc
 8001be8:	00005555 	.word	0x00005555
 8001bec:	0000aaaa 	.word	0x0000aaaa

08001bf0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a03      	ldr	r2, [pc, #12]	@ (8001c0c <HAL_IWDG_Refresh+0x1c>)
 8001bfe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	0018      	movs	r0, r3
 8001c04:	46bd      	mov	sp, r7
 8001c06:	b002      	add	sp, #8
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	46c0      	nop			@ (mov r8, r8)
 8001c0c:	0000aaaa 	.word	0x0000aaaa

08001c10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c10:	b5b0      	push	{r4, r5, r7, lr}
 8001c12:	b08a      	sub	sp, #40	@ 0x28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d102      	bne.n	8001c24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	f000 fbbf 	bl	80023a2 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c24:	4bc9      	ldr	r3, [pc, #804]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	220c      	movs	r2, #12
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c2e:	4bc7      	ldr	r3, [pc, #796]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001c30:	68da      	ldr	r2, [r3, #12]
 8001c32:	2380      	movs	r3, #128	@ 0x80
 8001c34:	025b      	lsls	r3, r3, #9
 8001c36:	4013      	ands	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	4013      	ands	r3, r2
 8001c42:	d100      	bne.n	8001c46 <HAL_RCC_OscConfig+0x36>
 8001c44:	e07e      	b.n	8001d44 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	2b08      	cmp	r3, #8
 8001c4a:	d007      	beq.n	8001c5c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	2b0c      	cmp	r3, #12
 8001c50:	d112      	bne.n	8001c78 <HAL_RCC_OscConfig+0x68>
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	2380      	movs	r3, #128	@ 0x80
 8001c56:	025b      	lsls	r3, r3, #9
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d10d      	bne.n	8001c78 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c5c:	4bbb      	ldr	r3, [pc, #748]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	2380      	movs	r3, #128	@ 0x80
 8001c62:	029b      	lsls	r3, r3, #10
 8001c64:	4013      	ands	r3, r2
 8001c66:	d100      	bne.n	8001c6a <HAL_RCC_OscConfig+0x5a>
 8001c68:	e06b      	b.n	8001d42 <HAL_RCC_OscConfig+0x132>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d167      	bne.n	8001d42 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	f000 fb95 	bl	80023a2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	2380      	movs	r3, #128	@ 0x80
 8001c7e:	025b      	lsls	r3, r3, #9
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d107      	bne.n	8001c94 <HAL_RCC_OscConfig+0x84>
 8001c84:	4bb1      	ldr	r3, [pc, #708]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4bb0      	ldr	r3, [pc, #704]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001c8a:	2180      	movs	r1, #128	@ 0x80
 8001c8c:	0249      	lsls	r1, r1, #9
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	e027      	b.n	8001ce4 <HAL_RCC_OscConfig+0xd4>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685a      	ldr	r2, [r3, #4]
 8001c98:	23a0      	movs	r3, #160	@ 0xa0
 8001c9a:	02db      	lsls	r3, r3, #11
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d10e      	bne.n	8001cbe <HAL_RCC_OscConfig+0xae>
 8001ca0:	4baa      	ldr	r3, [pc, #680]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4ba9      	ldr	r3, [pc, #676]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001ca6:	2180      	movs	r1, #128	@ 0x80
 8001ca8:	02c9      	lsls	r1, r1, #11
 8001caa:	430a      	orrs	r2, r1
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	4ba7      	ldr	r3, [pc, #668]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	4ba6      	ldr	r3, [pc, #664]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001cb4:	2180      	movs	r1, #128	@ 0x80
 8001cb6:	0249      	lsls	r1, r1, #9
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	e012      	b.n	8001ce4 <HAL_RCC_OscConfig+0xd4>
 8001cbe:	4ba3      	ldr	r3, [pc, #652]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	4ba2      	ldr	r3, [pc, #648]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001cc4:	49a2      	ldr	r1, [pc, #648]	@ (8001f50 <HAL_RCC_OscConfig+0x340>)
 8001cc6:	400a      	ands	r2, r1
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	4ba0      	ldr	r3, [pc, #640]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	2380      	movs	r3, #128	@ 0x80
 8001cd0:	025b      	lsls	r3, r3, #9
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	4b9c      	ldr	r3, [pc, #624]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b9b      	ldr	r3, [pc, #620]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001cde:	499d      	ldr	r1, [pc, #628]	@ (8001f54 <HAL_RCC_OscConfig+0x344>)
 8001ce0:	400a      	ands	r2, r1
 8001ce2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d015      	beq.n	8001d18 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cec:	f7ff fa84 	bl	80011f8 <HAL_GetTick>
 8001cf0:	0003      	movs	r3, r0
 8001cf2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cf4:	e009      	b.n	8001d0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cf6:	f7ff fa7f 	bl	80011f8 <HAL_GetTick>
 8001cfa:	0002      	movs	r2, r0
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	2b64      	cmp	r3, #100	@ 0x64
 8001d02:	d902      	bls.n	8001d0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	f000 fb4c 	bl	80023a2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d0a:	4b90      	ldr	r3, [pc, #576]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	2380      	movs	r3, #128	@ 0x80
 8001d10:	029b      	lsls	r3, r3, #10
 8001d12:	4013      	ands	r3, r2
 8001d14:	d0ef      	beq.n	8001cf6 <HAL_RCC_OscConfig+0xe6>
 8001d16:	e015      	b.n	8001d44 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d18:	f7ff fa6e 	bl	80011f8 <HAL_GetTick>
 8001d1c:	0003      	movs	r3, r0
 8001d1e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d20:	e008      	b.n	8001d34 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d22:	f7ff fa69 	bl	80011f8 <HAL_GetTick>
 8001d26:	0002      	movs	r2, r0
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b64      	cmp	r3, #100	@ 0x64
 8001d2e:	d901      	bls.n	8001d34 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e336      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d34:	4b85      	ldr	r3, [pc, #532]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	2380      	movs	r3, #128	@ 0x80
 8001d3a:	029b      	lsls	r3, r3, #10
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	d1f0      	bne.n	8001d22 <HAL_RCC_OscConfig+0x112>
 8001d40:	e000      	b.n	8001d44 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d42:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2202      	movs	r2, #2
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	d100      	bne.n	8001d50 <HAL_RCC_OscConfig+0x140>
 8001d4e:	e099      	b.n	8001e84 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d58:	2220      	movs	r2, #32
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	d009      	beq.n	8001d72 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001d5e:	4b7b      	ldr	r3, [pc, #492]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	4b7a      	ldr	r3, [pc, #488]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001d64:	2120      	movs	r1, #32
 8001d66:	430a      	orrs	r2, r1
 8001d68:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6c:	2220      	movs	r2, #32
 8001d6e:	4393      	bics	r3, r2
 8001d70:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	2b04      	cmp	r3, #4
 8001d76:	d005      	beq.n	8001d84 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	2b0c      	cmp	r3, #12
 8001d7c:	d13e      	bne.n	8001dfc <HAL_RCC_OscConfig+0x1ec>
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d13b      	bne.n	8001dfc <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001d84:	4b71      	ldr	r3, [pc, #452]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2204      	movs	r2, #4
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d004      	beq.n	8001d98 <HAL_RCC_OscConfig+0x188>
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e304      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d98:	4b6c      	ldr	r3, [pc, #432]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	4a6e      	ldr	r2, [pc, #440]	@ (8001f58 <HAL_RCC_OscConfig+0x348>)
 8001d9e:	4013      	ands	r3, r2
 8001da0:	0019      	movs	r1, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	021a      	lsls	r2, r3, #8
 8001da8:	4b68      	ldr	r3, [pc, #416]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001daa:	430a      	orrs	r2, r1
 8001dac:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001dae:	4b67      	ldr	r3, [pc, #412]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2209      	movs	r2, #9
 8001db4:	4393      	bics	r3, r2
 8001db6:	0019      	movs	r1, r3
 8001db8:	4b64      	ldr	r3, [pc, #400]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001dba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dc0:	f000 fc42 	bl	8002648 <HAL_RCC_GetSysClockFreq>
 8001dc4:	0001      	movs	r1, r0
 8001dc6:	4b61      	ldr	r3, [pc, #388]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	091b      	lsrs	r3, r3, #4
 8001dcc:	220f      	movs	r2, #15
 8001dce:	4013      	ands	r3, r2
 8001dd0:	4a62      	ldr	r2, [pc, #392]	@ (8001f5c <HAL_RCC_OscConfig+0x34c>)
 8001dd2:	5cd3      	ldrb	r3, [r2, r3]
 8001dd4:	000a      	movs	r2, r1
 8001dd6:	40da      	lsrs	r2, r3
 8001dd8:	4b61      	ldr	r3, [pc, #388]	@ (8001f60 <HAL_RCC_OscConfig+0x350>)
 8001dda:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001ddc:	4b61      	ldr	r3, [pc, #388]	@ (8001f64 <HAL_RCC_OscConfig+0x354>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2513      	movs	r5, #19
 8001de2:	197c      	adds	r4, r7, r5
 8001de4:	0018      	movs	r0, r3
 8001de6:	f7ff f9c1 	bl	800116c <HAL_InitTick>
 8001dea:	0003      	movs	r3, r0
 8001dec:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001dee:	197b      	adds	r3, r7, r5
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d046      	beq.n	8001e84 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001df6:	197b      	adds	r3, r7, r5
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	e2d2      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d027      	beq.n	8001e52 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001e02:	4b52      	ldr	r3, [pc, #328]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2209      	movs	r2, #9
 8001e08:	4393      	bics	r3, r2
 8001e0a:	0019      	movs	r1, r3
 8001e0c:	4b4f      	ldr	r3, [pc, #316]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001e0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e10:	430a      	orrs	r2, r1
 8001e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e14:	f7ff f9f0 	bl	80011f8 <HAL_GetTick>
 8001e18:	0003      	movs	r3, r0
 8001e1a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e1c:	e008      	b.n	8001e30 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e1e:	f7ff f9eb 	bl	80011f8 <HAL_GetTick>
 8001e22:	0002      	movs	r2, r0
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d901      	bls.n	8001e30 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e2b8      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e30:	4b46      	ldr	r3, [pc, #280]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2204      	movs	r2, #4
 8001e36:	4013      	ands	r3, r2
 8001e38:	d0f1      	beq.n	8001e1e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e3a:	4b44      	ldr	r3, [pc, #272]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	4a46      	ldr	r2, [pc, #280]	@ (8001f58 <HAL_RCC_OscConfig+0x348>)
 8001e40:	4013      	ands	r3, r2
 8001e42:	0019      	movs	r1, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	021a      	lsls	r2, r3, #8
 8001e4a:	4b40      	ldr	r3, [pc, #256]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	e018      	b.n	8001e84 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e52:	4b3e      	ldr	r3, [pc, #248]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	4b3d      	ldr	r3, [pc, #244]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001e58:	2101      	movs	r1, #1
 8001e5a:	438a      	bics	r2, r1
 8001e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e5e:	f7ff f9cb 	bl	80011f8 <HAL_GetTick>
 8001e62:	0003      	movs	r3, r0
 8001e64:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e66:	e008      	b.n	8001e7a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e68:	f7ff f9c6 	bl	80011f8 <HAL_GetTick>
 8001e6c:	0002      	movs	r2, r0
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e293      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e7a:	4b34      	ldr	r3, [pc, #208]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2204      	movs	r2, #4
 8001e80:	4013      	ands	r3, r2
 8001e82:	d1f1      	bne.n	8001e68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2210      	movs	r2, #16
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d100      	bne.n	8001e90 <HAL_RCC_OscConfig+0x280>
 8001e8e:	e0a2      	b.n	8001fd6 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d140      	bne.n	8001f18 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e96:	4b2d      	ldr	r3, [pc, #180]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	2380      	movs	r3, #128	@ 0x80
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	d005      	beq.n	8001eae <HAL_RCC_OscConfig+0x29e>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69db      	ldr	r3, [r3, #28]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d101      	bne.n	8001eae <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e279      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001eae:	4b27      	ldr	r3, [pc, #156]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	4a2d      	ldr	r2, [pc, #180]	@ (8001f68 <HAL_RCC_OscConfig+0x358>)
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	0019      	movs	r1, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ebc:	4b23      	ldr	r3, [pc, #140]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ec2:	4b22      	ldr	r3, [pc, #136]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	0a19      	lsrs	r1, r3, #8
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a1b      	ldr	r3, [r3, #32]
 8001ece:	061a      	lsls	r2, r3, #24
 8001ed0:	4b1e      	ldr	r3, [pc, #120]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eda:	0b5b      	lsrs	r3, r3, #13
 8001edc:	3301      	adds	r3, #1
 8001ede:	2280      	movs	r2, #128	@ 0x80
 8001ee0:	0212      	lsls	r2, r2, #8
 8001ee2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001ee4:	4b19      	ldr	r3, [pc, #100]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	091b      	lsrs	r3, r3, #4
 8001eea:	210f      	movs	r1, #15
 8001eec:	400b      	ands	r3, r1
 8001eee:	491b      	ldr	r1, [pc, #108]	@ (8001f5c <HAL_RCC_OscConfig+0x34c>)
 8001ef0:	5ccb      	ldrb	r3, [r1, r3]
 8001ef2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f60 <HAL_RCC_OscConfig+0x350>)
 8001ef6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f64 <HAL_RCC_OscConfig+0x354>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2513      	movs	r5, #19
 8001efe:	197c      	adds	r4, r7, r5
 8001f00:	0018      	movs	r0, r3
 8001f02:	f7ff f933 	bl	800116c <HAL_InitTick>
 8001f06:	0003      	movs	r3, r0
 8001f08:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001f0a:	197b      	adds	r3, r7, r5
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d061      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8001f12:	197b      	adds	r3, r7, r5
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	e244      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	69db      	ldr	r3, [r3, #28]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d040      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f20:	4b0a      	ldr	r3, [pc, #40]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <HAL_RCC_OscConfig+0x33c>)
 8001f26:	2180      	movs	r1, #128	@ 0x80
 8001f28:	0049      	lsls	r1, r1, #1
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f2e:	f7ff f963 	bl	80011f8 <HAL_GetTick>
 8001f32:	0003      	movs	r3, r0
 8001f34:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f36:	e019      	b.n	8001f6c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f38:	f7ff f95e 	bl	80011f8 <HAL_GetTick>
 8001f3c:	0002      	movs	r2, r0
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d912      	bls.n	8001f6c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e22b      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
 8001f4a:	46c0      	nop			@ (mov r8, r8)
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	fffeffff 	.word	0xfffeffff
 8001f54:	fffbffff 	.word	0xfffbffff
 8001f58:	ffffe0ff 	.word	0xffffe0ff
 8001f5c:	080033fc 	.word	0x080033fc
 8001f60:	20000004 	.word	0x20000004
 8001f64:	20000008 	.word	0x20000008
 8001f68:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f6c:	4bca      	ldr	r3, [pc, #808]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	2380      	movs	r3, #128	@ 0x80
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4013      	ands	r3, r2
 8001f76:	d0df      	beq.n	8001f38 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f78:	4bc7      	ldr	r3, [pc, #796]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	4ac7      	ldr	r2, [pc, #796]	@ (800229c <HAL_RCC_OscConfig+0x68c>)
 8001f7e:	4013      	ands	r3, r2
 8001f80:	0019      	movs	r1, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f86:	4bc4      	ldr	r3, [pc, #784]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f8c:	4bc2      	ldr	r3, [pc, #776]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	021b      	lsls	r3, r3, #8
 8001f92:	0a19      	lsrs	r1, r3, #8
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	061a      	lsls	r2, r3, #24
 8001f9a:	4bbf      	ldr	r3, [pc, #764]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	605a      	str	r2, [r3, #4]
 8001fa0:	e019      	b.n	8001fd6 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001fa2:	4bbd      	ldr	r3, [pc, #756]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	4bbc      	ldr	r3, [pc, #752]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8001fa8:	49bd      	ldr	r1, [pc, #756]	@ (80022a0 <HAL_RCC_OscConfig+0x690>)
 8001faa:	400a      	ands	r2, r1
 8001fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fae:	f7ff f923 	bl	80011f8 <HAL_GetTick>
 8001fb2:	0003      	movs	r3, r0
 8001fb4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fb8:	f7ff f91e 	bl	80011f8 <HAL_GetTick>
 8001fbc:	0002      	movs	r2, r0
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e1eb      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001fca:	4bb3      	ldr	r3, [pc, #716]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	2380      	movs	r3, #128	@ 0x80
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	d1f0      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2208      	movs	r2, #8
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d036      	beq.n	800204e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	695b      	ldr	r3, [r3, #20]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d019      	beq.n	800201c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fe8:	4bab      	ldr	r3, [pc, #684]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8001fea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001fec:	4baa      	ldr	r3, [pc, #680]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8001fee:	2101      	movs	r1, #1
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff4:	f7ff f900 	bl	80011f8 <HAL_GetTick>
 8001ff8:	0003      	movs	r3, r0
 8001ffa:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ffc:	e008      	b.n	8002010 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ffe:	f7ff f8fb 	bl	80011f8 <HAL_GetTick>
 8002002:	0002      	movs	r2, r0
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d901      	bls.n	8002010 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e1c8      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002010:	4ba1      	ldr	r3, [pc, #644]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002012:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002014:	2202      	movs	r2, #2
 8002016:	4013      	ands	r3, r2
 8002018:	d0f1      	beq.n	8001ffe <HAL_RCC_OscConfig+0x3ee>
 800201a:	e018      	b.n	800204e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800201c:	4b9e      	ldr	r3, [pc, #632]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 800201e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002020:	4b9d      	ldr	r3, [pc, #628]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002022:	2101      	movs	r1, #1
 8002024:	438a      	bics	r2, r1
 8002026:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002028:	f7ff f8e6 	bl	80011f8 <HAL_GetTick>
 800202c:	0003      	movs	r3, r0
 800202e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002030:	e008      	b.n	8002044 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002032:	f7ff f8e1 	bl	80011f8 <HAL_GetTick>
 8002036:	0002      	movs	r2, r0
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d901      	bls.n	8002044 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e1ae      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002044:	4b94      	ldr	r3, [pc, #592]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002048:	2202      	movs	r2, #2
 800204a:	4013      	ands	r3, r2
 800204c:	d1f1      	bne.n	8002032 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2204      	movs	r2, #4
 8002054:	4013      	ands	r3, r2
 8002056:	d100      	bne.n	800205a <HAL_RCC_OscConfig+0x44a>
 8002058:	e0ae      	b.n	80021b8 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800205a:	2023      	movs	r0, #35	@ 0x23
 800205c:	183b      	adds	r3, r7, r0
 800205e:	2200      	movs	r2, #0
 8002060:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002062:	4b8d      	ldr	r3, [pc, #564]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002064:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002066:	2380      	movs	r3, #128	@ 0x80
 8002068:	055b      	lsls	r3, r3, #21
 800206a:	4013      	ands	r3, r2
 800206c:	d109      	bne.n	8002082 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800206e:	4b8a      	ldr	r3, [pc, #552]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002070:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002072:	4b89      	ldr	r3, [pc, #548]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002074:	2180      	movs	r1, #128	@ 0x80
 8002076:	0549      	lsls	r1, r1, #21
 8002078:	430a      	orrs	r2, r1
 800207a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800207c:	183b      	adds	r3, r7, r0
 800207e:	2201      	movs	r2, #1
 8002080:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002082:	4b88      	ldr	r3, [pc, #544]	@ (80022a4 <HAL_RCC_OscConfig+0x694>)
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	2380      	movs	r3, #128	@ 0x80
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	4013      	ands	r3, r2
 800208c:	d11a      	bne.n	80020c4 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800208e:	4b85      	ldr	r3, [pc, #532]	@ (80022a4 <HAL_RCC_OscConfig+0x694>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	4b84      	ldr	r3, [pc, #528]	@ (80022a4 <HAL_RCC_OscConfig+0x694>)
 8002094:	2180      	movs	r1, #128	@ 0x80
 8002096:	0049      	lsls	r1, r1, #1
 8002098:	430a      	orrs	r2, r1
 800209a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800209c:	f7ff f8ac 	bl	80011f8 <HAL_GetTick>
 80020a0:	0003      	movs	r3, r0
 80020a2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020a6:	f7ff f8a7 	bl	80011f8 <HAL_GetTick>
 80020aa:	0002      	movs	r2, r0
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b64      	cmp	r3, #100	@ 0x64
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e174      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b8:	4b7a      	ldr	r3, [pc, #488]	@ (80022a4 <HAL_RCC_OscConfig+0x694>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	2380      	movs	r3, #128	@ 0x80
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	4013      	ands	r3, r2
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	2380      	movs	r3, #128	@ 0x80
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d107      	bne.n	80020e0 <HAL_RCC_OscConfig+0x4d0>
 80020d0:	4b71      	ldr	r3, [pc, #452]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80020d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020d4:	4b70      	ldr	r3, [pc, #448]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80020d6:	2180      	movs	r1, #128	@ 0x80
 80020d8:	0049      	lsls	r1, r1, #1
 80020da:	430a      	orrs	r2, r1
 80020dc:	651a      	str	r2, [r3, #80]	@ 0x50
 80020de:	e031      	b.n	8002144 <HAL_RCC_OscConfig+0x534>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d10c      	bne.n	8002102 <HAL_RCC_OscConfig+0x4f2>
 80020e8:	4b6b      	ldr	r3, [pc, #428]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80020ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020ec:	4b6a      	ldr	r3, [pc, #424]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80020ee:	496c      	ldr	r1, [pc, #432]	@ (80022a0 <HAL_RCC_OscConfig+0x690>)
 80020f0:	400a      	ands	r2, r1
 80020f2:	651a      	str	r2, [r3, #80]	@ 0x50
 80020f4:	4b68      	ldr	r3, [pc, #416]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80020f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020f8:	4b67      	ldr	r3, [pc, #412]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80020fa:	496b      	ldr	r1, [pc, #428]	@ (80022a8 <HAL_RCC_OscConfig+0x698>)
 80020fc:	400a      	ands	r2, r1
 80020fe:	651a      	str	r2, [r3, #80]	@ 0x50
 8002100:	e020      	b.n	8002144 <HAL_RCC_OscConfig+0x534>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	23a0      	movs	r3, #160	@ 0xa0
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	429a      	cmp	r2, r3
 800210c:	d10e      	bne.n	800212c <HAL_RCC_OscConfig+0x51c>
 800210e:	4b62      	ldr	r3, [pc, #392]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002110:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002112:	4b61      	ldr	r3, [pc, #388]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002114:	2180      	movs	r1, #128	@ 0x80
 8002116:	00c9      	lsls	r1, r1, #3
 8002118:	430a      	orrs	r2, r1
 800211a:	651a      	str	r2, [r3, #80]	@ 0x50
 800211c:	4b5e      	ldr	r3, [pc, #376]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 800211e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002120:	4b5d      	ldr	r3, [pc, #372]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002122:	2180      	movs	r1, #128	@ 0x80
 8002124:	0049      	lsls	r1, r1, #1
 8002126:	430a      	orrs	r2, r1
 8002128:	651a      	str	r2, [r3, #80]	@ 0x50
 800212a:	e00b      	b.n	8002144 <HAL_RCC_OscConfig+0x534>
 800212c:	4b5a      	ldr	r3, [pc, #360]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 800212e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002130:	4b59      	ldr	r3, [pc, #356]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002132:	495b      	ldr	r1, [pc, #364]	@ (80022a0 <HAL_RCC_OscConfig+0x690>)
 8002134:	400a      	ands	r2, r1
 8002136:	651a      	str	r2, [r3, #80]	@ 0x50
 8002138:	4b57      	ldr	r3, [pc, #348]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 800213a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800213c:	4b56      	ldr	r3, [pc, #344]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 800213e:	495a      	ldr	r1, [pc, #360]	@ (80022a8 <HAL_RCC_OscConfig+0x698>)
 8002140:	400a      	ands	r2, r1
 8002142:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d015      	beq.n	8002178 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800214c:	f7ff f854 	bl	80011f8 <HAL_GetTick>
 8002150:	0003      	movs	r3, r0
 8002152:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002154:	e009      	b.n	800216a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002156:	f7ff f84f 	bl	80011f8 <HAL_GetTick>
 800215a:	0002      	movs	r2, r0
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	4a52      	ldr	r2, [pc, #328]	@ (80022ac <HAL_RCC_OscConfig+0x69c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e11b      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800216a:	4b4b      	ldr	r3, [pc, #300]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 800216c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800216e:	2380      	movs	r3, #128	@ 0x80
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4013      	ands	r3, r2
 8002174:	d0ef      	beq.n	8002156 <HAL_RCC_OscConfig+0x546>
 8002176:	e014      	b.n	80021a2 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002178:	f7ff f83e 	bl	80011f8 <HAL_GetTick>
 800217c:	0003      	movs	r3, r0
 800217e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002180:	e009      	b.n	8002196 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002182:	f7ff f839 	bl	80011f8 <HAL_GetTick>
 8002186:	0002      	movs	r2, r0
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	4a47      	ldr	r2, [pc, #284]	@ (80022ac <HAL_RCC_OscConfig+0x69c>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e105      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002196:	4b40      	ldr	r3, [pc, #256]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002198:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800219a:	2380      	movs	r3, #128	@ 0x80
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4013      	ands	r3, r2
 80021a0:	d1ef      	bne.n	8002182 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021a2:	2323      	movs	r3, #35	@ 0x23
 80021a4:	18fb      	adds	r3, r7, r3
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d105      	bne.n	80021b8 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ac:	4b3a      	ldr	r3, [pc, #232]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80021ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021b0:	4b39      	ldr	r3, [pc, #228]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80021b2:	493f      	ldr	r1, [pc, #252]	@ (80022b0 <HAL_RCC_OscConfig+0x6a0>)
 80021b4:	400a      	ands	r2, r1
 80021b6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2220      	movs	r2, #32
 80021be:	4013      	ands	r3, r2
 80021c0:	d049      	beq.n	8002256 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d026      	beq.n	8002218 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80021ca:	4b33      	ldr	r3, [pc, #204]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	4b32      	ldr	r3, [pc, #200]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80021d0:	2101      	movs	r1, #1
 80021d2:	430a      	orrs	r2, r1
 80021d4:	609a      	str	r2, [r3, #8]
 80021d6:	4b30      	ldr	r3, [pc, #192]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80021d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021da:	4b2f      	ldr	r3, [pc, #188]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 80021dc:	2101      	movs	r1, #1
 80021de:	430a      	orrs	r2, r1
 80021e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80021e2:	4b34      	ldr	r3, [pc, #208]	@ (80022b4 <HAL_RCC_OscConfig+0x6a4>)
 80021e4:	6a1a      	ldr	r2, [r3, #32]
 80021e6:	4b33      	ldr	r3, [pc, #204]	@ (80022b4 <HAL_RCC_OscConfig+0x6a4>)
 80021e8:	2180      	movs	r1, #128	@ 0x80
 80021ea:	0189      	lsls	r1, r1, #6
 80021ec:	430a      	orrs	r2, r1
 80021ee:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f0:	f7ff f802 	bl	80011f8 <HAL_GetTick>
 80021f4:	0003      	movs	r3, r0
 80021f6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021fa:	f7fe fffd 	bl	80011f8 <HAL_GetTick>
 80021fe:	0002      	movs	r2, r0
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e0ca      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800220c:	4b22      	ldr	r3, [pc, #136]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	2202      	movs	r2, #2
 8002212:	4013      	ands	r3, r2
 8002214:	d0f1      	beq.n	80021fa <HAL_RCC_OscConfig+0x5ea>
 8002216:	e01e      	b.n	8002256 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002218:	4b1f      	ldr	r3, [pc, #124]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 800221a:	689a      	ldr	r2, [r3, #8]
 800221c:	4b1e      	ldr	r3, [pc, #120]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 800221e:	2101      	movs	r1, #1
 8002220:	438a      	bics	r2, r1
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	4b23      	ldr	r3, [pc, #140]	@ (80022b4 <HAL_RCC_OscConfig+0x6a4>)
 8002226:	6a1a      	ldr	r2, [r3, #32]
 8002228:	4b22      	ldr	r3, [pc, #136]	@ (80022b4 <HAL_RCC_OscConfig+0x6a4>)
 800222a:	4923      	ldr	r1, [pc, #140]	@ (80022b8 <HAL_RCC_OscConfig+0x6a8>)
 800222c:	400a      	ands	r2, r1
 800222e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7fe ffe2 	bl	80011f8 <HAL_GetTick>
 8002234:	0003      	movs	r3, r0
 8002236:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002238:	e008      	b.n	800224c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800223a:	f7fe ffdd 	bl	80011f8 <HAL_GetTick>
 800223e:	0002      	movs	r2, r0
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d901      	bls.n	800224c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e0aa      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800224c:	4b12      	ldr	r3, [pc, #72]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	2202      	movs	r2, #2
 8002252:	4013      	ands	r3, r2
 8002254:	d1f1      	bne.n	800223a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225a:	2b00      	cmp	r3, #0
 800225c:	d100      	bne.n	8002260 <HAL_RCC_OscConfig+0x650>
 800225e:	e09f      	b.n	80023a0 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	2b0c      	cmp	r3, #12
 8002264:	d100      	bne.n	8002268 <HAL_RCC_OscConfig+0x658>
 8002266:	e078      	b.n	800235a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226c:	2b02      	cmp	r3, #2
 800226e:	d159      	bne.n	8002324 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002270:	4b09      	ldr	r3, [pc, #36]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b08      	ldr	r3, [pc, #32]	@ (8002298 <HAL_RCC_OscConfig+0x688>)
 8002276:	4911      	ldr	r1, [pc, #68]	@ (80022bc <HAL_RCC_OscConfig+0x6ac>)
 8002278:	400a      	ands	r2, r1
 800227a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227c:	f7fe ffbc 	bl	80011f8 <HAL_GetTick>
 8002280:	0003      	movs	r3, r0
 8002282:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002284:	e01c      	b.n	80022c0 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002286:	f7fe ffb7 	bl	80011f8 <HAL_GetTick>
 800228a:	0002      	movs	r2, r0
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d915      	bls.n	80022c0 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e084      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
 8002298:	40021000 	.word	0x40021000
 800229c:	ffff1fff 	.word	0xffff1fff
 80022a0:	fffffeff 	.word	0xfffffeff
 80022a4:	40007000 	.word	0x40007000
 80022a8:	fffffbff 	.word	0xfffffbff
 80022ac:	00001388 	.word	0x00001388
 80022b0:	efffffff 	.word	0xefffffff
 80022b4:	40010000 	.word	0x40010000
 80022b8:	ffffdfff 	.word	0xffffdfff
 80022bc:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022c0:	4b3a      	ldr	r3, [pc, #232]	@ (80023ac <HAL_RCC_OscConfig+0x79c>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	2380      	movs	r3, #128	@ 0x80
 80022c6:	049b      	lsls	r3, r3, #18
 80022c8:	4013      	ands	r3, r2
 80022ca:	d1dc      	bne.n	8002286 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022cc:	4b37      	ldr	r3, [pc, #220]	@ (80023ac <HAL_RCC_OscConfig+0x79c>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	4a37      	ldr	r2, [pc, #220]	@ (80023b0 <HAL_RCC_OscConfig+0x7a0>)
 80022d2:	4013      	ands	r3, r2
 80022d4:	0019      	movs	r1, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022e4:	431a      	orrs	r2, r3
 80022e6:	4b31      	ldr	r3, [pc, #196]	@ (80023ac <HAL_RCC_OscConfig+0x79c>)
 80022e8:	430a      	orrs	r2, r1
 80022ea:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022ec:	4b2f      	ldr	r3, [pc, #188]	@ (80023ac <HAL_RCC_OscConfig+0x79c>)
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	4b2e      	ldr	r3, [pc, #184]	@ (80023ac <HAL_RCC_OscConfig+0x79c>)
 80022f2:	2180      	movs	r1, #128	@ 0x80
 80022f4:	0449      	lsls	r1, r1, #17
 80022f6:	430a      	orrs	r2, r1
 80022f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022fa:	f7fe ff7d 	bl	80011f8 <HAL_GetTick>
 80022fe:	0003      	movs	r3, r0
 8002300:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002302:	e008      	b.n	8002316 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002304:	f7fe ff78 	bl	80011f8 <HAL_GetTick>
 8002308:	0002      	movs	r2, r0
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b02      	cmp	r3, #2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e045      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002316:	4b25      	ldr	r3, [pc, #148]	@ (80023ac <HAL_RCC_OscConfig+0x79c>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	2380      	movs	r3, #128	@ 0x80
 800231c:	049b      	lsls	r3, r3, #18
 800231e:	4013      	ands	r3, r2
 8002320:	d0f0      	beq.n	8002304 <HAL_RCC_OscConfig+0x6f4>
 8002322:	e03d      	b.n	80023a0 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002324:	4b21      	ldr	r3, [pc, #132]	@ (80023ac <HAL_RCC_OscConfig+0x79c>)
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	4b20      	ldr	r3, [pc, #128]	@ (80023ac <HAL_RCC_OscConfig+0x79c>)
 800232a:	4922      	ldr	r1, [pc, #136]	@ (80023b4 <HAL_RCC_OscConfig+0x7a4>)
 800232c:	400a      	ands	r2, r1
 800232e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002330:	f7fe ff62 	bl	80011f8 <HAL_GetTick>
 8002334:	0003      	movs	r3, r0
 8002336:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002338:	e008      	b.n	800234c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800233a:	f7fe ff5d 	bl	80011f8 <HAL_GetTick>
 800233e:	0002      	movs	r2, r0
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d901      	bls.n	800234c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e02a      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800234c:	4b17      	ldr	r3, [pc, #92]	@ (80023ac <HAL_RCC_OscConfig+0x79c>)
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	2380      	movs	r3, #128	@ 0x80
 8002352:	049b      	lsls	r3, r3, #18
 8002354:	4013      	ands	r3, r2
 8002356:	d1f0      	bne.n	800233a <HAL_RCC_OscConfig+0x72a>
 8002358:	e022      	b.n	80023a0 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235e:	2b01      	cmp	r3, #1
 8002360:	d101      	bne.n	8002366 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e01d      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002366:	4b11      	ldr	r3, [pc, #68]	@ (80023ac <HAL_RCC_OscConfig+0x79c>)
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	2380      	movs	r3, #128	@ 0x80
 8002370:	025b      	lsls	r3, r3, #9
 8002372:	401a      	ands	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002378:	429a      	cmp	r2, r3
 800237a:	d10f      	bne.n	800239c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	23f0      	movs	r3, #240	@ 0xf0
 8002380:	039b      	lsls	r3, r3, #14
 8002382:	401a      	ands	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002388:	429a      	cmp	r2, r3
 800238a:	d107      	bne.n	800239c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	23c0      	movs	r3, #192	@ 0xc0
 8002390:	041b      	lsls	r3, r3, #16
 8002392:	401a      	ands	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002398:	429a      	cmp	r2, r3
 800239a:	d001      	beq.n	80023a0 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	0018      	movs	r0, r3
 80023a4:	46bd      	mov	sp, r7
 80023a6:	b00a      	add	sp, #40	@ 0x28
 80023a8:	bdb0      	pop	{r4, r5, r7, pc}
 80023aa:	46c0      	nop			@ (mov r8, r8)
 80023ac:	40021000 	.word	0x40021000
 80023b0:	ff02ffff 	.word	0xff02ffff
 80023b4:	feffffff 	.word	0xfeffffff

080023b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023b8:	b5b0      	push	{r4, r5, r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d101      	bne.n	80023cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e128      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023cc:	4b96      	ldr	r3, [pc, #600]	@ (8002628 <HAL_RCC_ClockConfig+0x270>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2201      	movs	r2, #1
 80023d2:	4013      	ands	r3, r2
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d91e      	bls.n	8002418 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023da:	4b93      	ldr	r3, [pc, #588]	@ (8002628 <HAL_RCC_ClockConfig+0x270>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2201      	movs	r2, #1
 80023e0:	4393      	bics	r3, r2
 80023e2:	0019      	movs	r1, r3
 80023e4:	4b90      	ldr	r3, [pc, #576]	@ (8002628 <HAL_RCC_ClockConfig+0x270>)
 80023e6:	683a      	ldr	r2, [r7, #0]
 80023e8:	430a      	orrs	r2, r1
 80023ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80023ec:	f7fe ff04 	bl	80011f8 <HAL_GetTick>
 80023f0:	0003      	movs	r3, r0
 80023f2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f4:	e009      	b.n	800240a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023f6:	f7fe feff 	bl	80011f8 <HAL_GetTick>
 80023fa:	0002      	movs	r2, r0
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	4a8a      	ldr	r2, [pc, #552]	@ (800262c <HAL_RCC_ClockConfig+0x274>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d901      	bls.n	800240a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e109      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800240a:	4b87      	ldr	r3, [pc, #540]	@ (8002628 <HAL_RCC_ClockConfig+0x270>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2201      	movs	r2, #1
 8002410:	4013      	ands	r3, r2
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	429a      	cmp	r2, r3
 8002416:	d1ee      	bne.n	80023f6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2202      	movs	r2, #2
 800241e:	4013      	ands	r3, r2
 8002420:	d009      	beq.n	8002436 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002422:	4b83      	ldr	r3, [pc, #524]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	22f0      	movs	r2, #240	@ 0xf0
 8002428:	4393      	bics	r3, r2
 800242a:	0019      	movs	r1, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	4b7f      	ldr	r3, [pc, #508]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 8002432:	430a      	orrs	r2, r1
 8002434:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2201      	movs	r2, #1
 800243c:	4013      	ands	r3, r2
 800243e:	d100      	bne.n	8002442 <HAL_RCC_ClockConfig+0x8a>
 8002440:	e089      	b.n	8002556 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b02      	cmp	r3, #2
 8002448:	d107      	bne.n	800245a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800244a:	4b79      	ldr	r3, [pc, #484]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	029b      	lsls	r3, r3, #10
 8002452:	4013      	ands	r3, r2
 8002454:	d120      	bne.n	8002498 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e0e1      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b03      	cmp	r3, #3
 8002460:	d107      	bne.n	8002472 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002462:	4b73      	ldr	r3, [pc, #460]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	2380      	movs	r3, #128	@ 0x80
 8002468:	049b      	lsls	r3, r3, #18
 800246a:	4013      	ands	r3, r2
 800246c:	d114      	bne.n	8002498 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e0d5      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d106      	bne.n	8002488 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800247a:	4b6d      	ldr	r3, [pc, #436]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2204      	movs	r2, #4
 8002480:	4013      	ands	r3, r2
 8002482:	d109      	bne.n	8002498 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e0ca      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002488:	4b69      	ldr	r3, [pc, #420]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	2380      	movs	r3, #128	@ 0x80
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	4013      	ands	r3, r2
 8002492:	d101      	bne.n	8002498 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e0c2      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002498:	4b65      	ldr	r3, [pc, #404]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	2203      	movs	r2, #3
 800249e:	4393      	bics	r3, r2
 80024a0:	0019      	movs	r1, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	4b62      	ldr	r3, [pc, #392]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 80024a8:	430a      	orrs	r2, r1
 80024aa:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024ac:	f7fe fea4 	bl	80011f8 <HAL_GetTick>
 80024b0:	0003      	movs	r3, r0
 80024b2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d111      	bne.n	80024e0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024bc:	e009      	b.n	80024d2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024be:	f7fe fe9b 	bl	80011f8 <HAL_GetTick>
 80024c2:	0002      	movs	r2, r0
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	4a58      	ldr	r2, [pc, #352]	@ (800262c <HAL_RCC_ClockConfig+0x274>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e0a5      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024d2:	4b57      	ldr	r3, [pc, #348]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	220c      	movs	r2, #12
 80024d8:	4013      	ands	r3, r2
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d1ef      	bne.n	80024be <HAL_RCC_ClockConfig+0x106>
 80024de:	e03a      	b.n	8002556 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2b03      	cmp	r3, #3
 80024e6:	d111      	bne.n	800250c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024e8:	e009      	b.n	80024fe <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ea:	f7fe fe85 	bl	80011f8 <HAL_GetTick>
 80024ee:	0002      	movs	r2, r0
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	4a4d      	ldr	r2, [pc, #308]	@ (800262c <HAL_RCC_ClockConfig+0x274>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e08f      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024fe:	4b4c      	ldr	r3, [pc, #304]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	220c      	movs	r2, #12
 8002504:	4013      	ands	r3, r2
 8002506:	2b0c      	cmp	r3, #12
 8002508:	d1ef      	bne.n	80024ea <HAL_RCC_ClockConfig+0x132>
 800250a:	e024      	b.n	8002556 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d11b      	bne.n	800254c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002514:	e009      	b.n	800252a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002516:	f7fe fe6f 	bl	80011f8 <HAL_GetTick>
 800251a:	0002      	movs	r2, r0
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	4a42      	ldr	r2, [pc, #264]	@ (800262c <HAL_RCC_ClockConfig+0x274>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d901      	bls.n	800252a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e079      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800252a:	4b41      	ldr	r3, [pc, #260]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	220c      	movs	r2, #12
 8002530:	4013      	ands	r3, r2
 8002532:	2b04      	cmp	r3, #4
 8002534:	d1ef      	bne.n	8002516 <HAL_RCC_ClockConfig+0x15e>
 8002536:	e00e      	b.n	8002556 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002538:	f7fe fe5e 	bl	80011f8 <HAL_GetTick>
 800253c:	0002      	movs	r2, r0
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	4a3a      	ldr	r2, [pc, #232]	@ (800262c <HAL_RCC_ClockConfig+0x274>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d901      	bls.n	800254c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e068      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800254c:	4b38      	ldr	r3, [pc, #224]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	220c      	movs	r2, #12
 8002552:	4013      	ands	r3, r2
 8002554:	d1f0      	bne.n	8002538 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002556:	4b34      	ldr	r3, [pc, #208]	@ (8002628 <HAL_RCC_ClockConfig+0x270>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2201      	movs	r2, #1
 800255c:	4013      	ands	r3, r2
 800255e:	683a      	ldr	r2, [r7, #0]
 8002560:	429a      	cmp	r2, r3
 8002562:	d21e      	bcs.n	80025a2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002564:	4b30      	ldr	r3, [pc, #192]	@ (8002628 <HAL_RCC_ClockConfig+0x270>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2201      	movs	r2, #1
 800256a:	4393      	bics	r3, r2
 800256c:	0019      	movs	r1, r3
 800256e:	4b2e      	ldr	r3, [pc, #184]	@ (8002628 <HAL_RCC_ClockConfig+0x270>)
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002576:	f7fe fe3f 	bl	80011f8 <HAL_GetTick>
 800257a:	0003      	movs	r3, r0
 800257c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800257e:	e009      	b.n	8002594 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002580:	f7fe fe3a 	bl	80011f8 <HAL_GetTick>
 8002584:	0002      	movs	r2, r0
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	4a28      	ldr	r2, [pc, #160]	@ (800262c <HAL_RCC_ClockConfig+0x274>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d901      	bls.n	8002594 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e044      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002594:	4b24      	ldr	r3, [pc, #144]	@ (8002628 <HAL_RCC_ClockConfig+0x270>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2201      	movs	r2, #1
 800259a:	4013      	ands	r3, r2
 800259c:	683a      	ldr	r2, [r7, #0]
 800259e:	429a      	cmp	r2, r3
 80025a0:	d1ee      	bne.n	8002580 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2204      	movs	r2, #4
 80025a8:	4013      	ands	r3, r2
 80025aa:	d009      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025ac:	4b20      	ldr	r3, [pc, #128]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	4a20      	ldr	r2, [pc, #128]	@ (8002634 <HAL_RCC_ClockConfig+0x27c>)
 80025b2:	4013      	ands	r3, r2
 80025b4:	0019      	movs	r1, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 80025bc:	430a      	orrs	r2, r1
 80025be:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2208      	movs	r2, #8
 80025c6:	4013      	ands	r3, r2
 80025c8:	d00a      	beq.n	80025e0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025ca:	4b19      	ldr	r3, [pc, #100]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	4a1a      	ldr	r2, [pc, #104]	@ (8002638 <HAL_RCC_ClockConfig+0x280>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	0019      	movs	r1, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	691b      	ldr	r3, [r3, #16]
 80025d8:	00da      	lsls	r2, r3, #3
 80025da:	4b15      	ldr	r3, [pc, #84]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 80025dc:	430a      	orrs	r2, r1
 80025de:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80025e0:	f000 f832 	bl	8002648 <HAL_RCC_GetSysClockFreq>
 80025e4:	0001      	movs	r1, r0
 80025e6:	4b12      	ldr	r3, [pc, #72]	@ (8002630 <HAL_RCC_ClockConfig+0x278>)
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	091b      	lsrs	r3, r3, #4
 80025ec:	220f      	movs	r2, #15
 80025ee:	4013      	ands	r3, r2
 80025f0:	4a12      	ldr	r2, [pc, #72]	@ (800263c <HAL_RCC_ClockConfig+0x284>)
 80025f2:	5cd3      	ldrb	r3, [r2, r3]
 80025f4:	000a      	movs	r2, r1
 80025f6:	40da      	lsrs	r2, r3
 80025f8:	4b11      	ldr	r3, [pc, #68]	@ (8002640 <HAL_RCC_ClockConfig+0x288>)
 80025fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80025fc:	4b11      	ldr	r3, [pc, #68]	@ (8002644 <HAL_RCC_ClockConfig+0x28c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	250b      	movs	r5, #11
 8002602:	197c      	adds	r4, r7, r5
 8002604:	0018      	movs	r0, r3
 8002606:	f7fe fdb1 	bl	800116c <HAL_InitTick>
 800260a:	0003      	movs	r3, r0
 800260c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800260e:	197b      	adds	r3, r7, r5
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d002      	beq.n	800261c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002616:	197b      	adds	r3, r7, r5
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	e000      	b.n	800261e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800261c:	2300      	movs	r3, #0
}
 800261e:	0018      	movs	r0, r3
 8002620:	46bd      	mov	sp, r7
 8002622:	b004      	add	sp, #16
 8002624:	bdb0      	pop	{r4, r5, r7, pc}
 8002626:	46c0      	nop			@ (mov r8, r8)
 8002628:	40022000 	.word	0x40022000
 800262c:	00001388 	.word	0x00001388
 8002630:	40021000 	.word	0x40021000
 8002634:	fffff8ff 	.word	0xfffff8ff
 8002638:	ffffc7ff 	.word	0xffffc7ff
 800263c:	080033fc 	.word	0x080033fc
 8002640:	20000004 	.word	0x20000004
 8002644:	20000008 	.word	0x20000008

08002648 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800264e:	4b3c      	ldr	r3, [pc, #240]	@ (8002740 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	220c      	movs	r2, #12
 8002658:	4013      	ands	r3, r2
 800265a:	2b0c      	cmp	r3, #12
 800265c:	d013      	beq.n	8002686 <HAL_RCC_GetSysClockFreq+0x3e>
 800265e:	d85c      	bhi.n	800271a <HAL_RCC_GetSysClockFreq+0xd2>
 8002660:	2b04      	cmp	r3, #4
 8002662:	d002      	beq.n	800266a <HAL_RCC_GetSysClockFreq+0x22>
 8002664:	2b08      	cmp	r3, #8
 8002666:	d00b      	beq.n	8002680 <HAL_RCC_GetSysClockFreq+0x38>
 8002668:	e057      	b.n	800271a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800266a:	4b35      	ldr	r3, [pc, #212]	@ (8002740 <HAL_RCC_GetSysClockFreq+0xf8>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2210      	movs	r2, #16
 8002670:	4013      	ands	r3, r2
 8002672:	d002      	beq.n	800267a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002674:	4b33      	ldr	r3, [pc, #204]	@ (8002744 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002676:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002678:	e05d      	b.n	8002736 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800267a:	4b33      	ldr	r3, [pc, #204]	@ (8002748 <HAL_RCC_GetSysClockFreq+0x100>)
 800267c:	613b      	str	r3, [r7, #16]
      break;
 800267e:	e05a      	b.n	8002736 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002680:	4b32      	ldr	r3, [pc, #200]	@ (800274c <HAL_RCC_GetSysClockFreq+0x104>)
 8002682:	613b      	str	r3, [r7, #16]
      break;
 8002684:	e057      	b.n	8002736 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	0c9b      	lsrs	r3, r3, #18
 800268a:	220f      	movs	r2, #15
 800268c:	4013      	ands	r3, r2
 800268e:	4a30      	ldr	r2, [pc, #192]	@ (8002750 <HAL_RCC_GetSysClockFreq+0x108>)
 8002690:	5cd3      	ldrb	r3, [r2, r3]
 8002692:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	0d9b      	lsrs	r3, r3, #22
 8002698:	2203      	movs	r2, #3
 800269a:	4013      	ands	r3, r2
 800269c:	3301      	adds	r3, #1
 800269e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026a0:	4b27      	ldr	r3, [pc, #156]	@ (8002740 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026a2:	68da      	ldr	r2, [r3, #12]
 80026a4:	2380      	movs	r3, #128	@ 0x80
 80026a6:	025b      	lsls	r3, r3, #9
 80026a8:	4013      	ands	r3, r2
 80026aa:	d00f      	beq.n	80026cc <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80026ac:	68b9      	ldr	r1, [r7, #8]
 80026ae:	000a      	movs	r2, r1
 80026b0:	0152      	lsls	r2, r2, #5
 80026b2:	1a52      	subs	r2, r2, r1
 80026b4:	0193      	lsls	r3, r2, #6
 80026b6:	1a9b      	subs	r3, r3, r2
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	185b      	adds	r3, r3, r1
 80026bc:	025b      	lsls	r3, r3, #9
 80026be:	6879      	ldr	r1, [r7, #4]
 80026c0:	0018      	movs	r0, r3
 80026c2:	f7fd fd21 	bl	8000108 <__udivsi3>
 80026c6:	0003      	movs	r3, r0
 80026c8:	617b      	str	r3, [r7, #20]
 80026ca:	e023      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80026cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002740 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2210      	movs	r2, #16
 80026d2:	4013      	ands	r3, r2
 80026d4:	d00f      	beq.n	80026f6 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80026d6:	68b9      	ldr	r1, [r7, #8]
 80026d8:	000a      	movs	r2, r1
 80026da:	0152      	lsls	r2, r2, #5
 80026dc:	1a52      	subs	r2, r2, r1
 80026de:	0193      	lsls	r3, r2, #6
 80026e0:	1a9b      	subs	r3, r3, r2
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	185b      	adds	r3, r3, r1
 80026e6:	021b      	lsls	r3, r3, #8
 80026e8:	6879      	ldr	r1, [r7, #4]
 80026ea:	0018      	movs	r0, r3
 80026ec:	f7fd fd0c 	bl	8000108 <__udivsi3>
 80026f0:	0003      	movs	r3, r0
 80026f2:	617b      	str	r3, [r7, #20]
 80026f4:	e00e      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80026f6:	68b9      	ldr	r1, [r7, #8]
 80026f8:	000a      	movs	r2, r1
 80026fa:	0152      	lsls	r2, r2, #5
 80026fc:	1a52      	subs	r2, r2, r1
 80026fe:	0193      	lsls	r3, r2, #6
 8002700:	1a9b      	subs	r3, r3, r2
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	185b      	adds	r3, r3, r1
 8002706:	029b      	lsls	r3, r3, #10
 8002708:	6879      	ldr	r1, [r7, #4]
 800270a:	0018      	movs	r0, r3
 800270c:	f7fd fcfc 	bl	8000108 <__udivsi3>
 8002710:	0003      	movs	r3, r0
 8002712:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	613b      	str	r3, [r7, #16]
      break;
 8002718:	e00d      	b.n	8002736 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800271a:	4b09      	ldr	r3, [pc, #36]	@ (8002740 <HAL_RCC_GetSysClockFreq+0xf8>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	0b5b      	lsrs	r3, r3, #13
 8002720:	2207      	movs	r2, #7
 8002722:	4013      	ands	r3, r2
 8002724:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	3301      	adds	r3, #1
 800272a:	2280      	movs	r2, #128	@ 0x80
 800272c:	0212      	lsls	r2, r2, #8
 800272e:	409a      	lsls	r2, r3
 8002730:	0013      	movs	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
      break;
 8002734:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002736:	693b      	ldr	r3, [r7, #16]
}
 8002738:	0018      	movs	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	b006      	add	sp, #24
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40021000 	.word	0x40021000
 8002744:	003d0900 	.word	0x003d0900
 8002748:	00f42400 	.word	0x00f42400
 800274c:	007a1200 	.word	0x007a1200
 8002750:	0800340c 	.word	0x0800340c

08002754 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e083      	b.n	800286e <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800276a:	2b00      	cmp	r3, #0
 800276c:	d109      	bne.n	8002782 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	2382      	movs	r3, #130	@ 0x82
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	429a      	cmp	r2, r3
 8002778:	d009      	beq.n	800278e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	61da      	str	r2, [r3, #28]
 8002780:	e005      	b.n	800278e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2251      	movs	r2, #81	@ 0x51
 8002798:	5c9b      	ldrb	r3, [r3, r2]
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b00      	cmp	r3, #0
 800279e:	d107      	bne.n	80027b0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2250      	movs	r2, #80	@ 0x50
 80027a4:	2100      	movs	r1, #0
 80027a6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	0018      	movs	r0, r3
 80027ac:	f7fe fc36 	bl	800101c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2251      	movs	r2, #81	@ 0x51
 80027b4:	2102      	movs	r1, #2
 80027b6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2140      	movs	r1, #64	@ 0x40
 80027c4:	438a      	bics	r2, r1
 80027c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	2382      	movs	r3, #130	@ 0x82
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	401a      	ands	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6899      	ldr	r1, [r3, #8]
 80027d6:	2384      	movs	r3, #132	@ 0x84
 80027d8:	021b      	lsls	r3, r3, #8
 80027da:	400b      	ands	r3, r1
 80027dc:	431a      	orrs	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68d9      	ldr	r1, [r3, #12]
 80027e2:	2380      	movs	r3, #128	@ 0x80
 80027e4:	011b      	lsls	r3, r3, #4
 80027e6:	400b      	ands	r3, r1
 80027e8:	431a      	orrs	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	2102      	movs	r1, #2
 80027f0:	400b      	ands	r3, r1
 80027f2:	431a      	orrs	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	695b      	ldr	r3, [r3, #20]
 80027f8:	2101      	movs	r1, #1
 80027fa:	400b      	ands	r3, r1
 80027fc:	431a      	orrs	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6999      	ldr	r1, [r3, #24]
 8002802:	2380      	movs	r3, #128	@ 0x80
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	400b      	ands	r3, r1
 8002808:	431a      	orrs	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	2138      	movs	r1, #56	@ 0x38
 8002810:	400b      	ands	r3, r1
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	2180      	movs	r1, #128	@ 0x80
 800281a:	400b      	ands	r3, r1
 800281c:	431a      	orrs	r2, r3
 800281e:	0011      	movs	r1, r2
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002824:	2380      	movs	r3, #128	@ 0x80
 8002826:	019b      	lsls	r3, r3, #6
 8002828:	401a      	ands	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	430a      	orrs	r2, r1
 8002830:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	0c1b      	lsrs	r3, r3, #16
 8002838:	2204      	movs	r2, #4
 800283a:	4013      	ands	r3, r2
 800283c:	0019      	movs	r1, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002842:	2210      	movs	r2, #16
 8002844:	401a      	ands	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	69da      	ldr	r2, [r3, #28]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4907      	ldr	r1, [pc, #28]	@ (8002878 <HAL_SPI_Init+0x124>)
 800285a:	400a      	ands	r2, r1
 800285c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2251      	movs	r2, #81	@ 0x51
 8002868:	2101      	movs	r1, #1
 800286a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	0018      	movs	r0, r3
 8002870:	46bd      	mov	sp, r7
 8002872:	b002      	add	sp, #8
 8002874:	bd80      	pop	{r7, pc}
 8002876:	46c0      	nop			@ (mov r8, r8)
 8002878:	fffff7ff 	.word	0xfffff7ff

0800287c <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b088      	sub	sp, #32
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	1dbb      	adds	r3, r7, #6
 800288a:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800288c:	f7fe fcb4 	bl	80011f8 <HAL_GetTick>
 8002890:	0003      	movs	r3, r0
 8002892:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002894:	231a      	movs	r3, #26
 8002896:	18fb      	adds	r3, r7, r3
 8002898:	1dba      	adds	r2, r7, #6
 800289a:	8812      	ldrh	r2, [r2, #0]
 800289c:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2251      	movs	r2, #81	@ 0x51
 80028a2:	5c9b      	ldrb	r3, [r3, r2]
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d001      	beq.n	80028ae <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 80028aa:	2302      	movs	r3, #2
 80028ac:	e132      	b.n	8002b14 <HAL_SPI_Transmit+0x298>
  }

  if ((pData == NULL) || (Size == 0U))
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d003      	beq.n	80028bc <HAL_SPI_Transmit+0x40>
 80028b4:	1dbb      	adds	r3, r7, #6
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e129      	b.n	8002b14 <HAL_SPI_Transmit+0x298>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2250      	movs	r2, #80	@ 0x50
 80028c4:	5c9b      	ldrb	r3, [r3, r2]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d101      	bne.n	80028ce <HAL_SPI_Transmit+0x52>
 80028ca:	2302      	movs	r3, #2
 80028cc:	e122      	b.n	8002b14 <HAL_SPI_Transmit+0x298>
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2250      	movs	r2, #80	@ 0x50
 80028d2:	2101      	movs	r1, #1
 80028d4:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2251      	movs	r2, #81	@ 0x51
 80028da:	2103      	movs	r1, #3
 80028dc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2200      	movs	r2, #0
 80028e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	1dba      	adds	r2, r7, #6
 80028ee:	8812      	ldrh	r2, [r2, #0]
 80028f0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	1dba      	adds	r2, r7, #6
 80028f6:	8812      	ldrh	r2, [r2, #0]
 80028f8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2200      	movs	r2, #0
 80028fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2200      	movs	r2, #0
 8002910:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2200      	movs	r2, #0
 8002916:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	689a      	ldr	r2, [r3, #8]
 800291c:	2380      	movs	r3, #128	@ 0x80
 800291e:	021b      	lsls	r3, r3, #8
 8002920:	429a      	cmp	r2, r3
 8002922:	d110      	bne.n	8002946 <HAL_SPI_Transmit+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2140      	movs	r1, #64	@ 0x40
 8002930:	438a      	bics	r2, r1
 8002932:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2180      	movs	r1, #128	@ 0x80
 8002940:	01c9      	lsls	r1, r1, #7
 8002942:	430a      	orrs	r2, r1
 8002944:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2240      	movs	r2, #64	@ 0x40
 800294e:	4013      	ands	r3, r2
 8002950:	2b40      	cmp	r3, #64	@ 0x40
 8002952:	d007      	beq.n	8002964 <HAL_SPI_Transmit+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2140      	movs	r1, #64	@ 0x40
 8002960:	430a      	orrs	r2, r1
 8002962:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	68da      	ldr	r2, [r3, #12]
 8002968:	2380      	movs	r3, #128	@ 0x80
 800296a:	011b      	lsls	r3, r3, #4
 800296c:	429a      	cmp	r2, r3
 800296e:	d153      	bne.n	8002a18 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d004      	beq.n	8002982 <HAL_SPI_Transmit+0x106>
 8002978:	231a      	movs	r3, #26
 800297a:	18fb      	adds	r3, r7, r3
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d144      	bne.n	8002a0c <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	881a      	ldrh	r2, [r3, #0]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002992:	1c9a      	adds	r2, r3, #2
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800299c:	b29b      	uxth	r3, r3
 800299e:	3b01      	subs	r3, #1
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80029a6:	e031      	b.n	8002a0c <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	2202      	movs	r2, #2
 80029b0:	4013      	ands	r3, r2
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d112      	bne.n	80029dc <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	881a      	ldrh	r2, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c6:	1c9a      	adds	r2, r3, #2
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	3b01      	subs	r3, #1
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80029da:	e017      	b.n	8002a0c <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029dc:	f7fe fc0c 	bl	80011f8 <HAL_GetTick>
 80029e0:	0002      	movs	r2, r0
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d802      	bhi.n	80029f2 <HAL_SPI_Transmit+0x176>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	3301      	adds	r3, #1
 80029f0:	d102      	bne.n	80029f8 <HAL_SPI_Transmit+0x17c>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d109      	bne.n	8002a0c <HAL_SPI_Transmit+0x190>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2251      	movs	r2, #81	@ 0x51
 80029fc:	2101      	movs	r1, #1
 80029fe:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2250      	movs	r2, #80	@ 0x50
 8002a04:	2100      	movs	r1, #0
 8002a06:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e083      	b.n	8002b14 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1c8      	bne.n	80029a8 <HAL_SPI_Transmit+0x12c>
 8002a16:	e054      	b.n	8002ac2 <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d004      	beq.n	8002a2a <HAL_SPI_Transmit+0x1ae>
 8002a20:	231a      	movs	r3, #26
 8002a22:	18fb      	adds	r3, r7, r3
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d146      	bne.n	8002ab8 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	330c      	adds	r3, #12
 8002a34:	7812      	ldrb	r2, [r2, #0]
 8002a36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3c:	1c5a      	adds	r2, r3, #1
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002a50:	e032      	b.n	8002ab8 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	2202      	movs	r2, #2
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d113      	bne.n	8002a88 <HAL_SPI_Transmit+0x20c>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	330c      	adds	r3, #12
 8002a6a:	7812      	ldrb	r2, [r2, #0]
 8002a6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a72:	1c5a      	adds	r2, r3, #1
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002a86:	e017      	b.n	8002ab8 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a88:	f7fe fbb6 	bl	80011f8 <HAL_GetTick>
 8002a8c:	0002      	movs	r2, r0
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d802      	bhi.n	8002a9e <HAL_SPI_Transmit+0x222>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	d102      	bne.n	8002aa4 <HAL_SPI_Transmit+0x228>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d109      	bne.n	8002ab8 <HAL_SPI_Transmit+0x23c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2251      	movs	r2, #81	@ 0x51
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2250      	movs	r2, #80	@ 0x50
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e02d      	b.n	8002b14 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1c7      	bne.n	8002a52 <HAL_SPI_Transmit+0x1d6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ac2:	69fa      	ldr	r2, [r7, #28]
 8002ac4:	6839      	ldr	r1, [r7, #0]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	0018      	movs	r0, r3
 8002aca:	f000 fc01 	bl	80032d0 <SPI_EndRxTxTransaction>
 8002ace:	1e03      	subs	r3, r0, #0
 8002ad0:	d002      	beq.n	8002ad8 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10a      	bne.n	8002af6 <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	617b      	str	r3, [r7, #20]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	617b      	str	r3, [r7, #20]
 8002af4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2251      	movs	r2, #81	@ 0x51
 8002afa:	2101      	movs	r1, #1
 8002afc:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2250      	movs	r2, #80	@ 0x50
 8002b02:	2100      	movs	r1, #0
 8002b04:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <HAL_SPI_Transmit+0x296>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <HAL_SPI_Transmit+0x298>
  }
  else
  {
    return HAL_OK;
 8002b12:	2300      	movs	r3, #0
  }
}
 8002b14:	0018      	movs	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b008      	add	sp, #32
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b1c:	b590      	push	{r4, r7, lr}
 8002b1e:	b089      	sub	sp, #36	@ 0x24
 8002b20:	af02      	add	r7, sp, #8
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	603b      	str	r3, [r7, #0]
 8002b28:	1dbb      	adds	r3, r7, #6
 8002b2a:	801a      	strh	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2251      	movs	r2, #81	@ 0x51
 8002b30:	5c9b      	ldrb	r3, [r3, r2]
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d001      	beq.n	8002b3c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002b38:	2302      	movs	r3, #2
 8002b3a:	e10a      	b.n	8002d52 <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <HAL_SPI_Receive+0x2e>
 8002b42:	1dbb      	adds	r3, r7, #6
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_SPI_Receive+0x32>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e101      	b.n	8002d52 <HAL_SPI_Receive+0x236>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	685a      	ldr	r2, [r3, #4]
 8002b52:	2382      	movs	r3, #130	@ 0x82
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d113      	bne.n	8002b82 <HAL_SPI_Receive+0x66>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10f      	bne.n	8002b82 <HAL_SPI_Receive+0x66>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2251      	movs	r2, #81	@ 0x51
 8002b66:	2104      	movs	r1, #4
 8002b68:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002b6a:	1dbb      	adds	r3, r7, #6
 8002b6c:	881c      	ldrh	r4, [r3, #0]
 8002b6e:	68ba      	ldr	r2, [r7, #8]
 8002b70:	68b9      	ldr	r1, [r7, #8]
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	9300      	str	r3, [sp, #0]
 8002b78:	0023      	movs	r3, r4
 8002b7a:	f000 f8f1 	bl	8002d60 <HAL_SPI_TransmitReceive>
 8002b7e:	0003      	movs	r3, r0
 8002b80:	e0e7      	b.n	8002d52 <HAL_SPI_Receive+0x236>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b82:	f7fe fb39 	bl	80011f8 <HAL_GetTick>
 8002b86:	0003      	movs	r3, r0
 8002b88:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2250      	movs	r2, #80	@ 0x50
 8002b8e:	5c9b      	ldrb	r3, [r3, r2]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d101      	bne.n	8002b98 <HAL_SPI_Receive+0x7c>
 8002b94:	2302      	movs	r3, #2
 8002b96:	e0dc      	b.n	8002d52 <HAL_SPI_Receive+0x236>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2250      	movs	r2, #80	@ 0x50
 8002b9c:	2101      	movs	r1, #1
 8002b9e:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2251      	movs	r2, #81	@ 0x51
 8002ba4:	2104      	movs	r1, #4
 8002ba6:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	68ba      	ldr	r2, [r7, #8]
 8002bb2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	1dba      	adds	r2, r7, #6
 8002bb8:	8812      	ldrh	r2, [r2, #0]
 8002bba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	1dba      	adds	r2, r7, #6
 8002bc0:	8812      	ldrh	r2, [r2, #0]
 8002bc2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2200      	movs	r2, #0
 8002be0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	689a      	ldr	r2, [r3, #8]
 8002be6:	2380      	movs	r3, #128	@ 0x80
 8002be8:	021b      	lsls	r3, r3, #8
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d10f      	bne.n	8002c0e <HAL_SPI_Receive+0xf2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2140      	movs	r1, #64	@ 0x40
 8002bfa:	438a      	bics	r2, r1
 8002bfc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4954      	ldr	r1, [pc, #336]	@ (8002d5c <HAL_SPI_Receive+0x240>)
 8002c0a:	400a      	ands	r2, r1
 8002c0c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2240      	movs	r2, #64	@ 0x40
 8002c16:	4013      	ands	r3, r2
 8002c18:	2b40      	cmp	r3, #64	@ 0x40
 8002c1a:	d007      	beq.n	8002c2c <HAL_SPI_Receive+0x110>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2140      	movs	r1, #64	@ 0x40
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d000      	beq.n	8002c36 <HAL_SPI_Receive+0x11a>
 8002c34:	e06e      	b.n	8002d14 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002c36:	e034      	b.n	8002ca2 <HAL_SPI_Receive+0x186>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	4013      	ands	r3, r2
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d115      	bne.n	8002c72 <HAL_SPI_Receive+0x156>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	330c      	adds	r3, #12
 8002c4c:	001a      	movs	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c52:	7812      	ldrb	r2, [r2, #0]
 8002c54:	b2d2      	uxtb	r2, r2
 8002c56:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002c70:	e017      	b.n	8002ca2 <HAL_SPI_Receive+0x186>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c72:	f7fe fac1 	bl	80011f8 <HAL_GetTick>
 8002c76:	0002      	movs	r2, r0
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	683a      	ldr	r2, [r7, #0]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d802      	bhi.n	8002c88 <HAL_SPI_Receive+0x16c>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	3301      	adds	r3, #1
 8002c86:	d102      	bne.n	8002c8e <HAL_SPI_Receive+0x172>
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d109      	bne.n	8002ca2 <HAL_SPI_Receive+0x186>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2251      	movs	r2, #81	@ 0x51
 8002c92:	2101      	movs	r1, #1
 8002c94:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2250      	movs	r2, #80	@ 0x50
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e057      	b.n	8002d52 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1c5      	bne.n	8002c38 <HAL_SPI_Receive+0x11c>
 8002cac:	e037      	b.n	8002d1e <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d113      	bne.n	8002ce4 <HAL_SPI_Receive+0x1c8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cc6:	b292      	uxth	r2, r2
 8002cc8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cce:	1c9a      	adds	r2, r3, #2
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ce2:	e017      	b.n	8002d14 <HAL_SPI_Receive+0x1f8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ce4:	f7fe fa88 	bl	80011f8 <HAL_GetTick>
 8002ce8:	0002      	movs	r2, r0
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d802      	bhi.n	8002cfa <HAL_SPI_Receive+0x1de>
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	d102      	bne.n	8002d00 <HAL_SPI_Receive+0x1e4>
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d109      	bne.n	8002d14 <HAL_SPI_Receive+0x1f8>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2251      	movs	r2, #81	@ 0x51
 8002d04:	2101      	movs	r1, #1
 8002d06:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2250      	movs	r2, #80	@ 0x50
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e01e      	b.n	8002d52 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1c7      	bne.n	8002cae <HAL_SPI_Receive+0x192>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	6839      	ldr	r1, [r7, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	0018      	movs	r0, r3
 8002d26:	f000 fa69 	bl	80031fc <SPI_EndRxTransaction>
 8002d2a:	1e03      	subs	r3, r0, #0
 8002d2c:	d002      	beq.n	8002d34 <HAL_SPI_Receive+0x218>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2220      	movs	r2, #32
 8002d32:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2251      	movs	r2, #81	@ 0x51
 8002d38:	2101      	movs	r1, #1
 8002d3a:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2250      	movs	r2, #80	@ 0x50
 8002d40:	2100      	movs	r1, #0
 8002d42:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_SPI_Receive+0x234>
  {
    return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e000      	b.n	8002d52 <HAL_SPI_Receive+0x236>
  }
  else
  {
    return HAL_OK;
 8002d50:	2300      	movs	r3, #0
  }
}
 8002d52:	0018      	movs	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	b007      	add	sp, #28
 8002d58:	bd90      	pop	{r4, r7, pc}
 8002d5a:	46c0      	nop			@ (mov r8, r8)
 8002d5c:	ffffbfff 	.word	0xffffbfff

08002d60 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b08a      	sub	sp, #40	@ 0x28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]
 8002d6c:	001a      	movs	r2, r3
 8002d6e:	1cbb      	adds	r3, r7, #2
 8002d70:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002d72:	2301      	movs	r3, #1
 8002d74:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d76:	f7fe fa3f 	bl	80011f8 <HAL_GetTick>
 8002d7a:	0003      	movs	r3, r0
 8002d7c:	623b      	str	r3, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002d7e:	201f      	movs	r0, #31
 8002d80:	183b      	adds	r3, r7, r0
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	2151      	movs	r1, #81	@ 0x51
 8002d86:	5c52      	ldrb	r2, [r2, r1]
 8002d88:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002d90:	2316      	movs	r3, #22
 8002d92:	18fb      	adds	r3, r7, r3
 8002d94:	1cba      	adds	r2, r7, #2
 8002d96:	8812      	ldrh	r2, [r2, #0]
 8002d98:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002d9a:	183b      	adds	r3, r7, r0
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d00e      	beq.n	8002dc0 <HAL_SPI_TransmitReceive+0x60>
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	2382      	movs	r3, #130	@ 0x82
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d107      	bne.n	8002dbc <HAL_SPI_TransmitReceive+0x5c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d103      	bne.n	8002dbc <HAL_SPI_TransmitReceive+0x5c>
 8002db4:	183b      	adds	r3, r7, r0
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	d001      	beq.n	8002dc0 <HAL_SPI_TransmitReceive+0x60>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	e18a      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x376>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d006      	beq.n	8002dd4 <HAL_SPI_TransmitReceive+0x74>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <HAL_SPI_TransmitReceive+0x74>
 8002dcc:	1cbb      	adds	r3, r7, #2
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d101      	bne.n	8002dd8 <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e17e      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x376>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2250      	movs	r2, #80	@ 0x50
 8002ddc:	5c9b      	ldrb	r3, [r3, r2]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d101      	bne.n	8002de6 <HAL_SPI_TransmitReceive+0x86>
 8002de2:	2302      	movs	r3, #2
 8002de4:	e177      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x376>
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2250      	movs	r2, #80	@ 0x50
 8002dea:	2101      	movs	r1, #1
 8002dec:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2251      	movs	r2, #81	@ 0x51
 8002df2:	5c9b      	ldrb	r3, [r3, r2]
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	d003      	beq.n	8002e02 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2251      	movs	r2, #81	@ 0x51
 8002dfe:	2105      	movs	r1, #5
 8002e00:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2200      	movs	r2, #0
 8002e06:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	1cba      	adds	r2, r7, #2
 8002e12:	8812      	ldrh	r2, [r2, #0]
 8002e14:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	1cba      	adds	r2, r7, #2
 8002e1a:	8812      	ldrh	r2, [r2, #0]
 8002e1c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	1cba      	adds	r2, r7, #2
 8002e28:	8812      	ldrh	r2, [r2, #0]
 8002e2a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	1cba      	adds	r2, r7, #2
 8002e30:	8812      	ldrh	r2, [r2, #0]
 8002e32:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2240      	movs	r2, #64	@ 0x40
 8002e48:	4013      	ands	r3, r2
 8002e4a:	2b40      	cmp	r3, #64	@ 0x40
 8002e4c:	d007      	beq.n	8002e5e <HAL_SPI_TransmitReceive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2140      	movs	r1, #64	@ 0x40
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	68da      	ldr	r2, [r3, #12]
 8002e62:	2380      	movs	r3, #128	@ 0x80
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d000      	beq.n	8002e6c <HAL_SPI_TransmitReceive+0x10c>
 8002e6a:	e080      	b.n	8002f6e <HAL_SPI_TransmitReceive+0x20e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d005      	beq.n	8002e80 <HAL_SPI_TransmitReceive+0x120>
 8002e74:	2316      	movs	r3, #22
 8002e76:	18fb      	adds	r3, r7, r3
 8002e78:	881b      	ldrh	r3, [r3, #0]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d000      	beq.n	8002e80 <HAL_SPI_TransmitReceive+0x120>
 8002e7e:	e06b      	b.n	8002f58 <HAL_SPI_TransmitReceive+0x1f8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e84:	881a      	ldrh	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e90:	1c9a      	adds	r2, r3, #2
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ea4:	e058      	b.n	8002f58 <HAL_SPI_TransmitReceive+0x1f8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	2202      	movs	r2, #2
 8002eae:	4013      	ands	r3, r2
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d11b      	bne.n	8002eec <HAL_SPI_TransmitReceive+0x18c>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d016      	beq.n	8002eec <HAL_SPI_TransmitReceive+0x18c>
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d113      	bne.n	8002eec <HAL_SPI_TransmitReceive+0x18c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec8:	881a      	ldrh	r2, [r3, #0]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed4:	1c9a      	adds	r2, r3, #2
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d119      	bne.n	8002f2e <HAL_SPI_TransmitReceive+0x1ce>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d014      	beq.n	8002f2e <HAL_SPI_TransmitReceive+0x1ce>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	68da      	ldr	r2, [r3, #12]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f0e:	b292      	uxth	r2, r2
 8002f10:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f16:	1c9a      	adds	r2, r3, #2
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	3b01      	subs	r3, #1
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002f2e:	f7fe f963 	bl	80011f8 <HAL_GetTick>
 8002f32:	0002      	movs	r2, r0
 8002f34:	6a3b      	ldr	r3, [r7, #32]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d80c      	bhi.n	8002f58 <HAL_SPI_TransmitReceive+0x1f8>
 8002f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f40:	3301      	adds	r3, #1
 8002f42:	d009      	beq.n	8002f58 <HAL_SPI_TransmitReceive+0x1f8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2251      	movs	r2, #81	@ 0x51
 8002f48:	2101      	movs	r1, #1
 8002f4a:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2250      	movs	r2, #80	@ 0x50
 8002f50:	2100      	movs	r1, #0
 8002f52:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e0be      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d1a1      	bne.n	8002ea6 <HAL_SPI_TransmitReceive+0x146>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d19c      	bne.n	8002ea6 <HAL_SPI_TransmitReceive+0x146>
 8002f6c:	e084      	b.n	8003078 <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d005      	beq.n	8002f82 <HAL_SPI_TransmitReceive+0x222>
 8002f76:	2316      	movs	r3, #22
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	881b      	ldrh	r3, [r3, #0]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d000      	beq.n	8002f82 <HAL_SPI_TransmitReceive+0x222>
 8002f80:	e070      	b.n	8003064 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	330c      	adds	r3, #12
 8002f8c:	7812      	ldrb	r2, [r2, #0]
 8002f8e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f94:	1c5a      	adds	r2, r3, #1
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fa8:	e05c      	b.n	8003064 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d11c      	bne.n	8002ff2 <HAL_SPI_TransmitReceive+0x292>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d017      	beq.n	8002ff2 <HAL_SPI_TransmitReceive+0x292>
 8002fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d114      	bne.n	8002ff2 <HAL_SPI_TransmitReceive+0x292>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	330c      	adds	r3, #12
 8002fd2:	7812      	ldrb	r2, [r2, #0]
 8002fd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fda:	1c5a      	adds	r2, r3, #1
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d119      	bne.n	8003034 <HAL_SPI_TransmitReceive+0x2d4>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003004:	b29b      	uxth	r3, r3
 8003006:	2b00      	cmp	r3, #0
 8003008:	d014      	beq.n	8003034 <HAL_SPI_TransmitReceive+0x2d4>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003014:	b2d2      	uxtb	r2, r2
 8003016:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800301c:	1c5a      	adds	r2, r3, #1
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003026:	b29b      	uxth	r3, r3
 8003028:	3b01      	subs	r3, #1
 800302a:	b29a      	uxth	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003030:	2301      	movs	r3, #1
 8003032:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003034:	f7fe f8e0 	bl	80011f8 <HAL_GetTick>
 8003038:	0002      	movs	r2, r0
 800303a:	6a3b      	ldr	r3, [r7, #32]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003040:	429a      	cmp	r2, r3
 8003042:	d802      	bhi.n	800304a <HAL_SPI_TransmitReceive+0x2ea>
 8003044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003046:	3301      	adds	r3, #1
 8003048:	d102      	bne.n	8003050 <HAL_SPI_TransmitReceive+0x2f0>
 800304a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304c:	2b00      	cmp	r3, #0
 800304e:	d109      	bne.n	8003064 <HAL_SPI_TransmitReceive+0x304>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2251      	movs	r2, #81	@ 0x51
 8003054:	2101      	movs	r1, #1
 8003056:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2250      	movs	r2, #80	@ 0x50
 800305c:	2100      	movs	r1, #0
 800305e:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e038      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003068:	b29b      	uxth	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d19d      	bne.n	8002faa <HAL_SPI_TransmitReceive+0x24a>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003072:	b29b      	uxth	r3, r3
 8003074:	2b00      	cmp	r3, #0
 8003076:	d198      	bne.n	8002faa <HAL_SPI_TransmitReceive+0x24a>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003078:	6a3a      	ldr	r2, [r7, #32]
 800307a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	0018      	movs	r0, r3
 8003080:	f000 f926 	bl	80032d0 <SPI_EndRxTxTransaction>
 8003084:	1e03      	subs	r3, r0, #0
 8003086:	d008      	beq.n	800309a <HAL_SPI_TransmitReceive+0x33a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2220      	movs	r2, #32
 800308c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2250      	movs	r2, #80	@ 0x50
 8003092:	2100      	movs	r1, #0
 8003094:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e01d      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x376>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d10a      	bne.n	80030b8 <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030a2:	2300      	movs	r3, #0
 80030a4:	613b      	str	r3, [r7, #16]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	613b      	str	r3, [r7, #16]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	613b      	str	r3, [r7, #16]
 80030b6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2251      	movs	r2, #81	@ 0x51
 80030bc:	2101      	movs	r1, #1
 80030be:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2250      	movs	r2, #80	@ 0x50
 80030c4:	2100      	movs	r1, #0
 80030c6:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <HAL_SPI_TransmitReceive+0x374>
  {
    return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e000      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x376>
  }
  else
  {
    return HAL_OK;
 80030d4:	2300      	movs	r3, #0
  }
}
 80030d6:	0018      	movs	r0, r3
 80030d8:	46bd      	mov	sp, r7
 80030da:	b00a      	add	sp, #40	@ 0x28
 80030dc:	bd80      	pop	{r7, pc}
	...

080030e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b088      	sub	sp, #32
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	603b      	str	r3, [r7, #0]
 80030ec:	1dfb      	adds	r3, r7, #7
 80030ee:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80030f0:	f7fe f882 	bl	80011f8 <HAL_GetTick>
 80030f4:	0002      	movs	r2, r0
 80030f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f8:	1a9b      	subs	r3, r3, r2
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	18d3      	adds	r3, r2, r3
 80030fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003100:	f7fe f87a 	bl	80011f8 <HAL_GetTick>
 8003104:	0003      	movs	r3, r0
 8003106:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003108:	4b3a      	ldr	r3, [pc, #232]	@ (80031f4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	015b      	lsls	r3, r3, #5
 800310e:	0d1b      	lsrs	r3, r3, #20
 8003110:	69fa      	ldr	r2, [r7, #28]
 8003112:	4353      	muls	r3, r2
 8003114:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003116:	e059      	b.n	80031cc <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	3301      	adds	r3, #1
 800311c:	d056      	beq.n	80031cc <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800311e:	f7fe f86b 	bl	80011f8 <HAL_GetTick>
 8003122:	0002      	movs	r2, r0
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	69fa      	ldr	r2, [r7, #28]
 800312a:	429a      	cmp	r2, r3
 800312c:	d902      	bls.n	8003134 <SPI_WaitFlagStateUntilTimeout+0x54>
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d142      	bne.n	80031ba <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	21e0      	movs	r1, #224	@ 0xe0
 8003140:	438a      	bics	r2, r1
 8003142:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	2382      	movs	r3, #130	@ 0x82
 800314a:	005b      	lsls	r3, r3, #1
 800314c:	429a      	cmp	r2, r3
 800314e:	d113      	bne.n	8003178 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	2380      	movs	r3, #128	@ 0x80
 8003156:	021b      	lsls	r3, r3, #8
 8003158:	429a      	cmp	r2, r3
 800315a:	d005      	beq.n	8003168 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	2380      	movs	r3, #128	@ 0x80
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	429a      	cmp	r2, r3
 8003166:	d107      	bne.n	8003178 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2140      	movs	r1, #64	@ 0x40
 8003174:	438a      	bics	r2, r1
 8003176:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800317c:	2380      	movs	r3, #128	@ 0x80
 800317e:	019b      	lsls	r3, r3, #6
 8003180:	429a      	cmp	r2, r3
 8003182:	d110      	bne.n	80031a6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	491a      	ldr	r1, [pc, #104]	@ (80031f8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003190:	400a      	ands	r2, r1
 8003192:	601a      	str	r2, [r3, #0]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2180      	movs	r1, #128	@ 0x80
 80031a0:	0189      	lsls	r1, r1, #6
 80031a2:	430a      	orrs	r2, r1
 80031a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2251      	movs	r2, #81	@ 0x51
 80031aa:	2101      	movs	r1, #1
 80031ac:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2250      	movs	r2, #80	@ 0x50
 80031b2:	2100      	movs	r1, #0
 80031b4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e018      	b.n	80031ec <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d102      	bne.n	80031c6 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	61fb      	str	r3, [r7, #28]
 80031c4:	e002      	b.n	80031cc <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	3b01      	subs	r3, #1
 80031ca:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	68ba      	ldr	r2, [r7, #8]
 80031d4:	4013      	ands	r3, r2
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	425a      	negs	r2, r3
 80031dc:	4153      	adcs	r3, r2
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	001a      	movs	r2, r3
 80031e2:	1dfb      	adds	r3, r7, #7
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d196      	bne.n	8003118 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	0018      	movs	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	b008      	add	sp, #32
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	20000004 	.word	0x20000004
 80031f8:	ffffdfff 	.word	0xffffdfff

080031fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af02      	add	r7, sp, #8
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	2382      	movs	r3, #130	@ 0x82
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	429a      	cmp	r2, r3
 8003212:	d113      	bne.n	800323c <SPI_EndRxTransaction+0x40>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	2380      	movs	r3, #128	@ 0x80
 800321a:	021b      	lsls	r3, r3, #8
 800321c:	429a      	cmp	r2, r3
 800321e:	d005      	beq.n	800322c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	2380      	movs	r3, #128	@ 0x80
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	429a      	cmp	r2, r3
 800322a:	d107      	bne.n	800323c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2140      	movs	r1, #64	@ 0x40
 8003238:	438a      	bics	r2, r1
 800323a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	2382      	movs	r3, #130	@ 0x82
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	429a      	cmp	r2, r3
 8003246:	d12b      	bne.n	80032a0 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	2380      	movs	r3, #128	@ 0x80
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	429a      	cmp	r2, r3
 8003252:	d012      	beq.n	800327a <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	0013      	movs	r3, r2
 800325e:	2200      	movs	r2, #0
 8003260:	2180      	movs	r1, #128	@ 0x80
 8003262:	f7ff ff3d 	bl	80030e0 <SPI_WaitFlagStateUntilTimeout>
 8003266:	1e03      	subs	r3, r0, #0
 8003268:	d02d      	beq.n	80032c6 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800326e:	2220      	movs	r2, #32
 8003270:	431a      	orrs	r2, r3
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e026      	b.n	80032c8 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800327a:	68ba      	ldr	r2, [r7, #8]
 800327c:	68f8      	ldr	r0, [r7, #12]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	9300      	str	r3, [sp, #0]
 8003282:	0013      	movs	r3, r2
 8003284:	2200      	movs	r2, #0
 8003286:	2101      	movs	r1, #1
 8003288:	f7ff ff2a 	bl	80030e0 <SPI_WaitFlagStateUntilTimeout>
 800328c:	1e03      	subs	r3, r0, #0
 800328e:	d01a      	beq.n	80032c6 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003294:	2220      	movs	r2, #32
 8003296:	431a      	orrs	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e013      	b.n	80032c8 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	68f8      	ldr	r0, [r7, #12]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	0013      	movs	r3, r2
 80032aa:	2200      	movs	r2, #0
 80032ac:	2101      	movs	r1, #1
 80032ae:	f7ff ff17 	bl	80030e0 <SPI_WaitFlagStateUntilTimeout>
 80032b2:	1e03      	subs	r3, r0, #0
 80032b4:	d007      	beq.n	80032c6 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ba:	2220      	movs	r2, #32
 80032bc:	431a      	orrs	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e000      	b.n	80032c8 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	0018      	movs	r0, r3
 80032ca:	46bd      	mov	sp, r7
 80032cc:	b004      	add	sp, #16
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b088      	sub	sp, #32
 80032d4:	af02      	add	r7, sp, #8
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	0013      	movs	r3, r2
 80032e6:	2201      	movs	r2, #1
 80032e8:	2102      	movs	r1, #2
 80032ea:	f7ff fef9 	bl	80030e0 <SPI_WaitFlagStateUntilTimeout>
 80032ee:	1e03      	subs	r3, r0, #0
 80032f0:	d007      	beq.n	8003302 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032f6:	2220      	movs	r2, #32
 80032f8:	431a      	orrs	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e037      	b.n	8003372 <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003302:	4b1e      	ldr	r3, [pc, #120]	@ (800337c <SPI_EndRxTxTransaction+0xac>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	491e      	ldr	r1, [pc, #120]	@ (8003380 <SPI_EndRxTxTransaction+0xb0>)
 8003308:	0018      	movs	r0, r3
 800330a:	f7fc fefd 	bl	8000108 <__udivsi3>
 800330e:	0003      	movs	r3, r0
 8003310:	001a      	movs	r2, r3
 8003312:	0013      	movs	r3, r2
 8003314:	015b      	lsls	r3, r3, #5
 8003316:	1a9b      	subs	r3, r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	189b      	adds	r3, r3, r2
 800331c:	00db      	lsls	r3, r3, #3
 800331e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	2382      	movs	r3, #130	@ 0x82
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	429a      	cmp	r2, r3
 800332a:	d112      	bne.n	8003352 <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800332c:	68ba      	ldr	r2, [r7, #8]
 800332e:	68f8      	ldr	r0, [r7, #12]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	0013      	movs	r3, r2
 8003336:	2200      	movs	r2, #0
 8003338:	2180      	movs	r1, #128	@ 0x80
 800333a:	f7ff fed1 	bl	80030e0 <SPI_WaitFlagStateUntilTimeout>
 800333e:	1e03      	subs	r3, r0, #0
 8003340:	d016      	beq.n	8003370 <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003346:	2220      	movs	r2, #32
 8003348:	431a      	orrs	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e00f      	b.n	8003372 <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00a      	beq.n	800336e <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	3b01      	subs	r3, #1
 800335c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	2280      	movs	r2, #128	@ 0x80
 8003366:	4013      	ands	r3, r2
 8003368:	2b80      	cmp	r3, #128	@ 0x80
 800336a:	d0f2      	beq.n	8003352 <SPI_EndRxTxTransaction+0x82>
 800336c:	e000      	b.n	8003370 <SPI_EndRxTxTransaction+0xa0>
        break;
 800336e:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	0018      	movs	r0, r3
 8003374:	46bd      	mov	sp, r7
 8003376:	b006      	add	sp, #24
 8003378:	bd80      	pop	{r7, pc}
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	20000004 	.word	0x20000004
 8003380:	016e3600 	.word	0x016e3600

08003384 <memset>:
 8003384:	0003      	movs	r3, r0
 8003386:	1882      	adds	r2, r0, r2
 8003388:	4293      	cmp	r3, r2
 800338a:	d100      	bne.n	800338e <memset+0xa>
 800338c:	4770      	bx	lr
 800338e:	7019      	strb	r1, [r3, #0]
 8003390:	3301      	adds	r3, #1
 8003392:	e7f9      	b.n	8003388 <memset+0x4>

08003394 <__libc_init_array>:
 8003394:	b570      	push	{r4, r5, r6, lr}
 8003396:	2600      	movs	r6, #0
 8003398:	4c0c      	ldr	r4, [pc, #48]	@ (80033cc <__libc_init_array+0x38>)
 800339a:	4d0d      	ldr	r5, [pc, #52]	@ (80033d0 <__libc_init_array+0x3c>)
 800339c:	1b64      	subs	r4, r4, r5
 800339e:	10a4      	asrs	r4, r4, #2
 80033a0:	42a6      	cmp	r6, r4
 80033a2:	d109      	bne.n	80033b8 <__libc_init_array+0x24>
 80033a4:	2600      	movs	r6, #0
 80033a6:	f000 f819 	bl	80033dc <_init>
 80033aa:	4c0a      	ldr	r4, [pc, #40]	@ (80033d4 <__libc_init_array+0x40>)
 80033ac:	4d0a      	ldr	r5, [pc, #40]	@ (80033d8 <__libc_init_array+0x44>)
 80033ae:	1b64      	subs	r4, r4, r5
 80033b0:	10a4      	asrs	r4, r4, #2
 80033b2:	42a6      	cmp	r6, r4
 80033b4:	d105      	bne.n	80033c2 <__libc_init_array+0x2e>
 80033b6:	bd70      	pop	{r4, r5, r6, pc}
 80033b8:	00b3      	lsls	r3, r6, #2
 80033ba:	58eb      	ldr	r3, [r5, r3]
 80033bc:	4798      	blx	r3
 80033be:	3601      	adds	r6, #1
 80033c0:	e7ee      	b.n	80033a0 <__libc_init_array+0xc>
 80033c2:	00b3      	lsls	r3, r6, #2
 80033c4:	58eb      	ldr	r3, [r5, r3]
 80033c6:	4798      	blx	r3
 80033c8:	3601      	adds	r6, #1
 80033ca:	e7f2      	b.n	80033b2 <__libc_init_array+0x1e>
 80033cc:	08003418 	.word	0x08003418
 80033d0:	08003418 	.word	0x08003418
 80033d4:	0800341c 	.word	0x0800341c
 80033d8:	08003418 	.word	0x08003418

080033dc <_init>:
 80033dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033de:	46c0      	nop			@ (mov r8, r8)
 80033e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033e2:	bc08      	pop	{r3}
 80033e4:	469e      	mov	lr, r3
 80033e6:	4770      	bx	lr

080033e8 <_fini>:
 80033e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033ea:	46c0      	nop			@ (mov r8, r8)
 80033ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033ee:	bc08      	pop	{r3}
 80033f0:	469e      	mov	lr, r3
 80033f2:	4770      	bx	lr
