

================================================================
== Vitis HLS Report for 'torgb_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Wed Jul 23 17:25:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        torgb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_r_V_data_V, i4 %ch_r_V_keep_V, i4 %ch_r_V_strb_V, i2 %ch_r_V_user_V, i1 %ch_r_V_last_V, i5 %ch_r_V_id_V, i6 %ch_r_V_dest_V, void @empty_12"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_g_V_data_V, i4 %ch_g_V_keep_V, i4 %ch_g_V_strb_V, i2 %ch_g_V_user_V, i1 %ch_g_V_last_V, i5 %ch_g_V_id_V, i6 %ch_g_V_dest_V, void @empty_13"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_b_V_data_V, i4 %ch_b_V_keep_V, i4 %ch_b_V_strb_V, i2 %ch_b_V_user_V, i1 %ch_b_V_last_V, i5 %ch_b_V_id_V, i6 %ch_b_V_dest_V, void @empty_14"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_u_V_data_V, i4 %ch_u_V_keep_V, i4 %ch_u_V_strb_V, i2 %ch_u_V_user_V, i1 %ch_u_V_last_V, i5 %ch_u_V_id_V, i6 %ch_u_V_dest_V, void @empty_15"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_v_V_data_V, i4 %ch_v_V_keep_V, i4 %ch_v_V_strb_V, i2 %ch_v_V_user_V, i1 %ch_v_V_last_V, i5 %ch_v_V_id_V, i6 %ch_v_V_dest_V, void @empty_7"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_y_V_data_V, i4 %ch_y_V_keep_V, i4 %ch_y_V_strb_V, i2 %ch_y_V_user_V, i1 %ch_y_V_last_V, i5 %ch_y_V_id_V, i6 %ch_y_V_dest_V, void @empty_9"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_b_V_dest_V, i5 %ch_b_V_id_V, i1 %ch_b_V_last_V, i2 %ch_b_V_user_V, i4 %ch_b_V_strb_V, i4 %ch_b_V_keep_V, i32 %ch_b_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_g_V_dest_V, i5 %ch_g_V_id_V, i1 %ch_g_V_last_V, i2 %ch_g_V_user_V, i4 %ch_g_V_strb_V, i4 %ch_g_V_keep_V, i32 %ch_g_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_r_V_dest_V, i5 %ch_r_V_id_V, i1 %ch_r_V_last_V, i2 %ch_r_V_user_V, i4 %ch_r_V_strb_V, i4 %ch_r_V_keep_V, i32 %ch_r_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_v_V_dest_V, i5 %ch_v_V_id_V, i1 %ch_v_V_last_V, i2 %ch_v_V_user_V, i4 %ch_v_V_strb_V, i4 %ch_v_V_keep_V, i32 %ch_v_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_u_V_dest_V, i5 %ch_u_V_id_V, i1 %ch_u_V_last_V, i2 %ch_u_V_user_V, i4 %ch_u_V_strb_V, i4 %ch_u_V_keep_V, i32 %ch_u_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_y_V_dest_V, i5 %ch_y_V_id_V, i1 %ch_y_V_last_V, i2 %ch_y_V_user_V, i4 %ch_y_V_strb_V, i4 %ch_y_V_keep_V, i32 %ch_y_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%total_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %total"   --->   Operation 18 'read' 'total_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 20 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 21 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 22 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln24 = icmp_slt  i32 %i_cast, i32 %total_read" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 23 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.end.loopexit.exitStub, void %for.body.split" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 24 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.52ns)   --->   "%add_ln24 = add i31 %i_load, i31 1" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 25 'add' 'add_ln24' <Predicate = (icmp_ln24)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln24 = store i31 %add_ln24, i31 %i" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 26 'store' 'store_ln24' <Predicate = (icmp_ln24)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (!icmp_ln24)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.80>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 27 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 28 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.51ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_y_V_data_V, i4 %ch_y_V_keep_V, i4 %ch_y_V_strb_V, i2 %ch_y_V_user_V, i1 %ch_y_V_last_V, i5 %ch_y_V_id_V, i6 %ch_y_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 29 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_y_keep = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 30 'extractvalue' 'p_y_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_y_strb = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 31 'extractvalue' 'p_y_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_y_user = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 32 'extractvalue' 'p_y_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_y_last = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 33 'extractvalue' 'p_y_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_y_id = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 34 'extractvalue' 'p_y_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_y_dest = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 35 'extractvalue' 'p_y_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.51ns)   --->   "%empty_18 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_u_V_data_V, i4 %ch_u_V_keep_V, i4 %ch_u_V_strb_V, i2 %ch_u_V_user_V, i1 %ch_u_V_last_V, i5 %ch_u_V_id_V, i6 %ch_u_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 36 'read' 'empty_18' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_u_keep = extractvalue i54 %empty_18" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 37 'extractvalue' 'p_u_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_u_strb = extractvalue i54 %empty_18" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 38 'extractvalue' 'p_u_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_u_user = extractvalue i54 %empty_18" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 39 'extractvalue' 'p_u_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_u_last = extractvalue i54 %empty_18" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 40 'extractvalue' 'p_u_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_u_id = extractvalue i54 %empty_18" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 41 'extractvalue' 'p_u_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_u_dest = extractvalue i54 %empty_18" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 42 'extractvalue' 'p_u_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.51ns)   --->   "%empty_19 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_v_V_data_V, i4 %ch_v_V_keep_V, i4 %ch_v_V_strb_V, i2 %ch_v_V_user_V, i1 %ch_v_V_last_V, i5 %ch_v_V_id_V, i6 %ch_v_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 43 'read' 'empty_19' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_v_keep = extractvalue i54 %empty_19" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 44 'extractvalue' 'p_v_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_v_strb = extractvalue i54 %empty_19" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 45 'extractvalue' 'p_v_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_v_user = extractvalue i54 %empty_19" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 46 'extractvalue' 'p_v_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_v_last = extractvalue i54 %empty_19" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 47 'extractvalue' 'p_v_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_v_id = extractvalue i54 %empty_19" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 48 'extractvalue' 'p_v_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_v_dest = extractvalue i54 %empty_19" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 49 'extractvalue' 'p_v_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.29ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_r_V_data_V, i4 %ch_r_V_keep_V, i4 %ch_r_V_strb_V, i2 %ch_r_V_user_V, i1 %ch_r_V_last_V, i5 %ch_r_V_id_V, i6 %ch_r_V_dest_V, i32 255, i4 %p_y_keep, i4 %p_y_strb, i2 %p_y_user, i1 %p_y_last, i5 %p_y_id, i6 %p_y_dest" [/home/jeanleo2/yuv_tp/torgb.cpp:48]   --->   Operation 50 'write' 'write_ln48' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_g_V_data_V, i4 %ch_g_V_keep_V, i4 %ch_g_V_strb_V, i2 %ch_g_V_user_V, i1 %ch_g_V_last_V, i5 %ch_g_V_id_V, i6 %ch_g_V_dest_V, i32 255, i4 %p_u_keep, i4 %p_u_strb, i2 %p_u_user, i1 %p_u_last, i5 %p_u_id, i6 %p_u_dest" [/home/jeanleo2/yuv_tp/torgb.cpp:49]   --->   Operation 51 'write' 'write_ln49' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 52 [1/1] (1.29ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_b_V_data_V, i4 %ch_b_V_keep_V, i4 %ch_b_V_strb_V, i2 %ch_b_V_user_V, i1 %ch_b_V_last_V, i5 %ch_b_V_id_V, i6 %ch_b_V_dest_V, i32 255, i4 %p_v_keep, i4 %p_v_strb, i2 %p_v_user, i1 %p_v_last, i5 %p_v_id, i6 %p_v_dest" [/home/jeanleo2/yuv_tp/torgb.cpp:50]   --->   Operation 52 'write' 'write_ln50' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 53 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ total]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ch_y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
total_read              (read               ) [ 000]
store_ln0               (store              ) [ 000]
br_ln24                 (br                 ) [ 000]
i_load                  (load               ) [ 000]
i_cast                  (zext               ) [ 000]
icmp_ln24               (icmp               ) [ 010]
br_ln24                 (br                 ) [ 000]
add_ln24                (add                ) [ 000]
store_ln24              (store              ) [ 000]
specpipeline_ln24       (specpipeline       ) [ 000]
specloopname_ln24       (specloopname       ) [ 000]
empty                   (read               ) [ 000]
p_y_keep                (extractvalue       ) [ 000]
p_y_strb                (extractvalue       ) [ 000]
p_y_user                (extractvalue       ) [ 000]
p_y_last                (extractvalue       ) [ 000]
p_y_id                  (extractvalue       ) [ 000]
p_y_dest                (extractvalue       ) [ 000]
empty_18                (read               ) [ 000]
p_u_keep                (extractvalue       ) [ 000]
p_u_strb                (extractvalue       ) [ 000]
p_u_user                (extractvalue       ) [ 000]
p_u_last                (extractvalue       ) [ 000]
p_u_id                  (extractvalue       ) [ 000]
p_u_dest                (extractvalue       ) [ 000]
empty_19                (read               ) [ 000]
p_v_keep                (extractvalue       ) [ 000]
p_v_strb                (extractvalue       ) [ 000]
p_v_user                (extractvalue       ) [ 000]
p_v_last                (extractvalue       ) [ 000]
p_v_id                  (extractvalue       ) [ 000]
p_v_dest                (extractvalue       ) [ 000]
write_ln48              (write              ) [ 000]
write_ln49              (write              ) [ 000]
write_ln50              (write              ) [ 000]
br_ln24                 (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="total">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ch_y_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ch_y_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch_y_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ch_y_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ch_y_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ch_y_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ch_y_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ch_u_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ch_u_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ch_u_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ch_u_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ch_u_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ch_u_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ch_u_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ch_v_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ch_v_V_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ch_v_V_strb_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ch_v_V_user_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ch_v_V_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ch_v_V_id_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ch_v_V_dest_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="ch_r_V_data_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="ch_r_V_keep_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ch_r_V_strb_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ch_r_V_user_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ch_r_V_last_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ch_r_V_id_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="ch_r_V_dest_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="ch_g_V_data_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="ch_g_V_keep_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="ch_g_V_strb_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="ch_g_V_user_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="ch_g_V_last_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="ch_g_V_id_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="ch_g_V_dest_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="ch_b_V_data_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="ch_b_V_keep_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="ch_b_V_strb_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="ch_b_V_user_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="ch_b_V_last_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="ch_b_V_id_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="ch_b_V_dest_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="total_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="total_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="empty_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="54" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="4" slack="0"/>
<pin id="147" dir="0" index="4" bw="2" slack="0"/>
<pin id="148" dir="0" index="5" bw="1" slack="0"/>
<pin id="149" dir="0" index="6" bw="5" slack="0"/>
<pin id="150" dir="0" index="7" bw="6" slack="0"/>
<pin id="151" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="empty_18_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="54" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="0" index="4" bw="2" slack="0"/>
<pin id="166" dir="0" index="5" bw="1" slack="0"/>
<pin id="167" dir="0" index="6" bw="5" slack="0"/>
<pin id="168" dir="0" index="7" bw="6" slack="0"/>
<pin id="169" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_18/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_19_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="54" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="4" slack="0"/>
<pin id="183" dir="0" index="4" bw="2" slack="0"/>
<pin id="184" dir="0" index="5" bw="1" slack="0"/>
<pin id="185" dir="0" index="6" bw="5" slack="0"/>
<pin id="186" dir="0" index="7" bw="6" slack="0"/>
<pin id="187" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_19/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln48_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="4" slack="0"/>
<pin id="201" dir="0" index="4" bw="2" slack="0"/>
<pin id="202" dir="0" index="5" bw="1" slack="0"/>
<pin id="203" dir="0" index="6" bw="5" slack="0"/>
<pin id="204" dir="0" index="7" bw="6" slack="0"/>
<pin id="205" dir="0" index="8" bw="9" slack="0"/>
<pin id="206" dir="0" index="9" bw="4" slack="0"/>
<pin id="207" dir="0" index="10" bw="4" slack="0"/>
<pin id="208" dir="0" index="11" bw="2" slack="0"/>
<pin id="209" dir="0" index="12" bw="1" slack="0"/>
<pin id="210" dir="0" index="13" bw="5" slack="0"/>
<pin id="211" dir="0" index="14" bw="6" slack="0"/>
<pin id="212" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln49_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="0" index="3" bw="4" slack="0"/>
<pin id="227" dir="0" index="4" bw="2" slack="0"/>
<pin id="228" dir="0" index="5" bw="1" slack="0"/>
<pin id="229" dir="0" index="6" bw="5" slack="0"/>
<pin id="230" dir="0" index="7" bw="6" slack="0"/>
<pin id="231" dir="0" index="8" bw="9" slack="0"/>
<pin id="232" dir="0" index="9" bw="4" slack="0"/>
<pin id="233" dir="0" index="10" bw="4" slack="0"/>
<pin id="234" dir="0" index="11" bw="2" slack="0"/>
<pin id="235" dir="0" index="12" bw="1" slack="0"/>
<pin id="236" dir="0" index="13" bw="5" slack="0"/>
<pin id="237" dir="0" index="14" bw="6" slack="0"/>
<pin id="238" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln50_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="0" index="3" bw="4" slack="0"/>
<pin id="253" dir="0" index="4" bw="2" slack="0"/>
<pin id="254" dir="0" index="5" bw="1" slack="0"/>
<pin id="255" dir="0" index="6" bw="5" slack="0"/>
<pin id="256" dir="0" index="7" bw="6" slack="0"/>
<pin id="257" dir="0" index="8" bw="9" slack="0"/>
<pin id="258" dir="0" index="9" bw="4" slack="0"/>
<pin id="259" dir="0" index="10" bw="4" slack="0"/>
<pin id="260" dir="0" index="11" bw="2" slack="0"/>
<pin id="261" dir="0" index="12" bw="1" slack="0"/>
<pin id="262" dir="0" index="13" bw="5" slack="0"/>
<pin id="263" dir="0" index="14" bw="6" slack="0"/>
<pin id="264" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln0_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="31" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln24_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="31" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln24_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln24_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="0"/>
<pin id="300" dir="0" index="1" bw="31" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_y_keep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="54" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_keep/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_y_strb_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="54" slack="0"/>
<pin id="310" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_strb/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_y_user_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="54" slack="0"/>
<pin id="315" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_user/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_y_last_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="54" slack="0"/>
<pin id="320" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_last/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_y_id_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="54" slack="0"/>
<pin id="325" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_id/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_y_dest_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="54" slack="0"/>
<pin id="330" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_dest/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_u_keep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="54" slack="0"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_keep/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_u_strb_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="54" slack="0"/>
<pin id="340" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_strb/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_u_user_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="54" slack="0"/>
<pin id="345" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_user/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_u_last_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="54" slack="0"/>
<pin id="350" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_last/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_u_id_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="54" slack="0"/>
<pin id="355" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_id/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_u_dest_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="54" slack="0"/>
<pin id="360" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_dest/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_v_keep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="54" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_keep/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_v_strb_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="54" slack="0"/>
<pin id="370" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_strb/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_v_user_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="54" slack="0"/>
<pin id="375" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_user/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_v_last_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="54" slack="0"/>
<pin id="380" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_last/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_v_id_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="54" slack="0"/>
<pin id="385" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_id/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_v_dest_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="54" slack="0"/>
<pin id="390" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_dest/2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="0"/>
<pin id="395" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="86" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="114" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="126" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="170"><net_src comp="126" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="188"><net_src comp="126" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="213"><net_src comp="128" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="221"><net_src comp="130" pin="0"/><net_sink comp="196" pin=8"/></net>

<net id="239"><net_src comp="128" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="222" pin=5"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="222" pin=6"/></net>

<net id="246"><net_src comp="70" pin="0"/><net_sink comp="222" pin=7"/></net>

<net id="247"><net_src comp="130" pin="0"/><net_sink comp="222" pin=8"/></net>

<net id="265"><net_src comp="128" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="267"><net_src comp="74" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="269"><net_src comp="78" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="270"><net_src comp="80" pin="0"/><net_sink comp="248" pin=5"/></net>

<net id="271"><net_src comp="82" pin="0"/><net_sink comp="248" pin=6"/></net>

<net id="272"><net_src comp="84" pin="0"/><net_sink comp="248" pin=7"/></net>

<net id="273"><net_src comp="130" pin="0"/><net_sink comp="248" pin=8"/></net>

<net id="278"><net_src comp="116" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="136" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="279" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="118" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="142" pin="8"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="196" pin=9"/></net>

<net id="311"><net_src comp="142" pin="8"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="196" pin=10"/></net>

<net id="316"><net_src comp="142" pin="8"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="196" pin=11"/></net>

<net id="321"><net_src comp="142" pin="8"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="196" pin=12"/></net>

<net id="326"><net_src comp="142" pin="8"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="196" pin=13"/></net>

<net id="331"><net_src comp="142" pin="8"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="196" pin=14"/></net>

<net id="336"><net_src comp="160" pin="8"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="222" pin=9"/></net>

<net id="341"><net_src comp="160" pin="8"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="222" pin=10"/></net>

<net id="346"><net_src comp="160" pin="8"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="222" pin=11"/></net>

<net id="351"><net_src comp="160" pin="8"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="222" pin=12"/></net>

<net id="356"><net_src comp="160" pin="8"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="222" pin=13"/></net>

<net id="361"><net_src comp="160" pin="8"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="222" pin=14"/></net>

<net id="366"><net_src comp="178" pin="8"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="248" pin=9"/></net>

<net id="371"><net_src comp="178" pin="8"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="248" pin=10"/></net>

<net id="376"><net_src comp="178" pin="8"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="248" pin=11"/></net>

<net id="381"><net_src comp="178" pin="8"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="248" pin=12"/></net>

<net id="386"><net_src comp="178" pin="8"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="248" pin=13"/></net>

<net id="391"><net_src comp="178" pin="8"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="248" pin=14"/></net>

<net id="396"><net_src comp="132" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="298" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ch_r_V_data_V | {2 }
	Port: ch_r_V_keep_V | {2 }
	Port: ch_r_V_strb_V | {2 }
	Port: ch_r_V_user_V | {2 }
	Port: ch_r_V_last_V | {2 }
	Port: ch_r_V_id_V | {2 }
	Port: ch_r_V_dest_V | {2 }
	Port: ch_g_V_data_V | {2 }
	Port: ch_g_V_keep_V | {2 }
	Port: ch_g_V_strb_V | {2 }
	Port: ch_g_V_user_V | {2 }
	Port: ch_g_V_last_V | {2 }
	Port: ch_g_V_id_V | {2 }
	Port: ch_g_V_dest_V | {2 }
	Port: ch_b_V_data_V | {2 }
	Port: ch_b_V_keep_V | {2 }
	Port: ch_b_V_strb_V | {2 }
	Port: ch_b_V_user_V | {2 }
	Port: ch_b_V_last_V | {2 }
	Port: ch_b_V_id_V | {2 }
	Port: ch_b_V_dest_V | {2 }
 - Input state : 
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : total | {1 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_data_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_keep_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_strb_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_user_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_last_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_id_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_dest_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_data_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_keep_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_strb_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_user_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_last_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_id_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_dest_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_data_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_keep_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_strb_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_user_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_last_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_id_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_dest_V | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		i_cast : 2
		icmp_ln24 : 3
		br_ln24 : 4
		add_ln24 : 2
		store_ln24 : 3
	State 2
		write_ln48 : 1
		write_ln49 : 1
		write_ln50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln24_fu_286    |    0    |    39   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln24_fu_292     |    0    |    38   |
|----------|-------------------------|---------|---------|
|          |  total_read_read_fu_136 |    0    |    0    |
|   read   |    empty_read_fu_142    |    0    |    0    |
|          |   empty_18_read_fu_160  |    0    |    0    |
|          |   empty_19_read_fu_178  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | write_ln48_write_fu_196 |    0    |    0    |
|   write  | write_ln49_write_fu_222 |    0    |    0    |
|          | write_ln50_write_fu_248 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |      i_cast_fu_282      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     p_y_keep_fu_303     |    0    |    0    |
|          |     p_y_strb_fu_308     |    0    |    0    |
|          |     p_y_user_fu_313     |    0    |    0    |
|          |     p_y_last_fu_318     |    0    |    0    |
|          |      p_y_id_fu_323      |    0    |    0    |
|          |     p_y_dest_fu_328     |    0    |    0    |
|          |     p_u_keep_fu_333     |    0    |    0    |
|          |     p_u_strb_fu_338     |    0    |    0    |
|extractvalue|     p_u_user_fu_343     |    0    |    0    |
|          |     p_u_last_fu_348     |    0    |    0    |
|          |      p_u_id_fu_353      |    0    |    0    |
|          |     p_u_dest_fu_358     |    0    |    0    |
|          |     p_v_keep_fu_363     |    0    |    0    |
|          |     p_v_strb_fu_368     |    0    |    0    |
|          |     p_v_user_fu_373     |    0    |    0    |
|          |     p_v_last_fu_378     |    0    |    0    |
|          |      p_v_id_fu_383      |    0    |    0    |
|          |     p_v_dest_fu_388     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    77   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_393|   31   |
+---------+--------+
|  Total  |   31   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   77   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   77   |
+-----------+--------+--------+
