/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "dut.sv:1.1-24.10" *)
module carryadd(a, b, y);
  (* src = "dut.sv:5.19-5.20" *)
  input [7:0] a;
  wire [7:0] a;
  (* src = "dut.sv:5.22-5.23" *)
  input [7:0] b;
  wire [7:0] b;
  (* src = "dut.sv:6.20-6.21" *)
  output [7:0] y;
  wire [7:0] y;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  (* src = "dut.sv:11.8-11.11" *)
  wire \STAGE[0].IN1 ;
  (* src = "dut.sv:11.20-11.23" *)
  wire \STAGE[0].IN2 ;
  (* src = "dut.sv:12.11-12.12" *)
  wire \STAGE[0].Y ;
  (* src = "dut.sv:11.8-11.11" *)
  wire \STAGE[1].IN1 ;
  (* src = "dut.sv:11.20-11.23" *)
  wire \STAGE[1].IN2 ;
  (* src = "dut.sv:12.11-12.12" *)
  wire \STAGE[1].Y ;
  (* src = "dut.sv:11.8-11.11" *)
  wire \STAGE[2].IN1 ;
  (* src = "dut.sv:11.20-11.23" *)
  wire \STAGE[2].IN2 ;
  (* src = "dut.sv:12.11-12.12" *)
  wire \STAGE[2].Y ;
  (* src = "dut.sv:11.8-11.11" *)
  wire \STAGE[3].IN1 ;
  (* src = "dut.sv:11.20-11.23" *)
  wire \STAGE[3].IN2 ;
  (* src = "dut.sv:12.11-12.12" *)
  wire \STAGE[3].Y ;
  (* src = "dut.sv:11.8-11.11" *)
  wire \STAGE[4].IN1 ;
  (* src = "dut.sv:11.20-11.23" *)
  wire \STAGE[4].IN2 ;
  (* src = "dut.sv:12.11-12.12" *)
  wire \STAGE[4].Y ;
  (* src = "dut.sv:11.8-11.11" *)
  wire \STAGE[5].IN1 ;
  (* src = "dut.sv:11.20-11.23" *)
  wire \STAGE[5].IN2 ;
  (* src = "dut.sv:12.11-12.12" *)
  wire \STAGE[5].Y ;
  (* src = "dut.sv:11.8-11.11" *)
  wire \STAGE[6].IN1 ;
  (* src = "dut.sv:11.20-11.23" *)
  wire \STAGE[6].IN2 ;
  (* src = "dut.sv:12.11-12.12" *)
  wire \STAGE[6].Y ;
  (* src = "dut.sv:11.8-11.11" *)
  wire \STAGE[7].IN1 ;
  (* src = "dut.sv:11.20-11.23" *)
  wire \STAGE[7].IN2 ;
  (* src = "dut.sv:12.11-12.12" *)
  wire \STAGE[7].Y ;
  \$_XNOR_  _32_ (
    .A(b[7]),
    .B(a[7]),
    .Y(_00_)
  );
  \$_NAND_  _33_ (
    .A(b[6]),
    .B(a[6]),
    .Y(_01_)
  );
  \$_OR_  _34_ (
    .A(b[6]),
    .B(a[6]),
    .Y(_02_)
  );
  \$_NAND_  _35_ (
    .A(b[5]),
    .B(a[5]),
    .Y(_03_)
  );
  \$_OR_  _36_ (
    .A(b[5]),
    .B(a[5]),
    .Y(_04_)
  );
  \$_NAND_  _37_ (
    .A(b[4]),
    .B(a[4]),
    .Y(_05_)
  );
  \$_OR_  _38_ (
    .A(b[4]),
    .B(a[4]),
    .Y(_06_)
  );
  \$_NAND_  _39_ (
    .A(b[3]),
    .B(a[3]),
    .Y(_07_)
  );
  \$_OR_  _40_ (
    .A(b[3]),
    .B(a[3]),
    .Y(_08_)
  );
  \$_NAND_  _41_ (
    .A(b[2]),
    .B(a[2]),
    .Y(_09_)
  );
  \$_OR_  _42_ (
    .A(b[2]),
    .B(a[2]),
    .Y(_10_)
  );
  \$_NAND_  _43_ (
    .A(b[1]),
    .B(a[1]),
    .Y(_11_)
  );
  \$_OR_  _44_ (
    .A(b[1]),
    .B(a[1]),
    .Y(_12_)
  );
  \$_NAND_  _45_ (
    .A(b[0]),
    .B(a[0]),
    .Y(_13_)
  );
  \$_ANDNOT_  _46_ (
    .A(_12_),
    .B(_13_),
    .Y(_14_)
  );
  \$_ANDNOT_  _47_ (
    .A(_11_),
    .B(_14_),
    .Y(_15_)
  );
  \$_ANDNOT_  _48_ (
    .A(_10_),
    .B(_15_),
    .Y(_16_)
  );
  \$_ANDNOT_  _49_ (
    .A(_09_),
    .B(_16_),
    .Y(_17_)
  );
  \$_ANDNOT_  _50_ (
    .A(_08_),
    .B(_17_),
    .Y(_18_)
  );
  \$_ANDNOT_  _51_ (
    .A(_07_),
    .B(_18_),
    .Y(_19_)
  );
  \$_ANDNOT_  _52_ (
    .A(_06_),
    .B(_19_),
    .Y(_20_)
  );
  \$_ANDNOT_  _53_ (
    .A(_05_),
    .B(_20_),
    .Y(_21_)
  );
  \$_ANDNOT_  _54_ (
    .A(_04_),
    .B(_21_),
    .Y(_22_)
  );
  \$_ANDNOT_  _55_ (
    .A(_03_),
    .B(_22_),
    .Y(_23_)
  );
  \$_ANDNOT_  _56_ (
    .A(_02_),
    .B(_23_),
    .Y(_24_)
  );
  \$_ANDNOT_  _57_ (
    .A(_01_),
    .B(_24_),
    .Y(_25_)
  );
  \$_XOR_  _58_ (
    .A(_25_),
    .B(_00_),
    .Y(\STAGE[7].Y )
  );
  \$_XNOR_  _59_ (
    .A(b[6]),
    .B(a[6]),
    .Y(_26_)
  );
  \$_XOR_  _60_ (
    .A(_26_),
    .B(_23_),
    .Y(\STAGE[6].Y )
  );
  \$_XNOR_  _61_ (
    .A(b[5]),
    .B(a[5]),
    .Y(_27_)
  );
  \$_XOR_  _62_ (
    .A(_27_),
    .B(_21_),
    .Y(\STAGE[5].Y )
  );
  \$_XNOR_  _63_ (
    .A(b[4]),
    .B(a[4]),
    .Y(_28_)
  );
  \$_XOR_  _64_ (
    .A(_28_),
    .B(_19_),
    .Y(\STAGE[4].Y )
  );
  \$_XNOR_  _65_ (
    .A(b[3]),
    .B(a[3]),
    .Y(_29_)
  );
  \$_XOR_  _66_ (
    .A(_29_),
    .B(_17_),
    .Y(\STAGE[3].Y )
  );
  \$_XNOR_  _67_ (
    .A(b[2]),
    .B(a[2]),
    .Y(_30_)
  );
  \$_XOR_  _68_ (
    .A(_30_),
    .B(_15_),
    .Y(\STAGE[2].Y )
  );
  \$_XNOR_  _69_ (
    .A(b[1]),
    .B(a[1]),
    .Y(_31_)
  );
  \$_XOR_  _70_ (
    .A(_31_),
    .B(_13_),
    .Y(\STAGE[1].Y )
  );
  \$_XOR_  _71_ (
    .A(b[0]),
    .B(a[0]),
    .Y(\STAGE[0].Y )
  );
  assign \STAGE[7].IN2  = b[7];
  assign \STAGE[7].IN1  = a[7];
  assign \STAGE[6].IN2  = b[6];
  assign \STAGE[6].IN1  = a[6];
  assign \STAGE[5].IN2  = b[5];
  assign \STAGE[5].IN1  = a[5];
  assign \STAGE[4].IN2  = b[4];
  assign \STAGE[4].IN1  = a[4];
  assign \STAGE[3].IN2  = b[3];
  assign \STAGE[3].IN1  = a[3];
  assign \STAGE[2].IN2  = b[2];
  assign \STAGE[2].IN1  = a[2];
  assign \STAGE[1].IN2  = b[1];
  assign \STAGE[1].IN1  = a[1];
  assign \STAGE[0].IN2  = b[0];
  assign \STAGE[0].IN1  = a[0];
  assign y = { \STAGE[7].Y , \STAGE[6].Y , \STAGE[5].Y , \STAGE[4].Y , \STAGE[3].Y , \STAGE[2].Y , \STAGE[1].Y , \STAGE[0].Y  };
endmodule
