{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 07:18:36 2009 " "Info: Processing started: Fri Apr 10 07:18:36 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Cin S\[3\] 17.404 ns Longest " "Info: Longest tpd from source pin \"Cin\" to destination pin \"S\[3\]\" is 17.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Cin 1 PIN PIN_169 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 2; PIN Node = 'Cin'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/Report1/ADD4.bdf" { { 152 -96 72 168 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.691 ns) + CELL(0.114 ns) 9.274 ns inst4~0 2 COMB LC_X2_Y17_N4 2 " "Info: 2: + IC(7.691 ns) + CELL(0.114 ns) = 9.274 ns; Loc. = LC_X2_Y17_N4; Fanout = 2; COMB Node = 'inst4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { Cin inst4~0 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/Report1/ADD4.bdf" { { 224 328 392 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.442 ns) 10.130 ns inst9~0 3 COMB LC_X2_Y17_N7 2 " "Info: 3: + IC(0.414 ns) + CELL(0.442 ns) = 10.130 ns; Loc. = LC_X2_Y17_N7; Fanout = 2; COMB Node = 'inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { inst4~0 inst9~0 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/Report1/ADD4.bdf" { { 224 768 832 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.292 ns) 10.870 ns inst14~0 4 COMB LC_X2_Y17_N6 2 " "Info: 4: + IC(0.448 ns) + CELL(0.292 ns) = 10.870 ns; Loc. = LC_X2_Y17_N6; Fanout = 2; COMB Node = 'inst14~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { inst9~0 inst14~0 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/Report1/ADD4.bdf" { { 224 1192 1256 272 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.114 ns) 11.430 ns inst16 5 COMB LC_X2_Y17_N2 1 " "Info: 5: + IC(0.446 ns) + CELL(0.114 ns) = 11.430 ns; Loc. = LC_X2_Y17_N2; Fanout = 1; COMB Node = 'inst16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { inst14~0 inst16 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/Report1/ADD4.bdf" { { 128 1536 1600 176 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.866 ns) + CELL(2.108 ns) 17.404 ns S\[3\] 6 PIN PIN_79 0 " "Info: 6: + IC(3.866 ns) + CELL(2.108 ns) = 17.404 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'S\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.974 ns" { inst16 S[3] } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/Report1/ADD4.bdf" { { 144 296 472 160 "S\[0\]" "" } { 144 736 912 160 "S\[1\]" "" } { 144 1160 1336 160 "S\[2\]" "" } { 144 1600 1776 160 "S\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.539 ns ( 26.08 % ) " "Info: Total cell delay = 4.539 ns ( 26.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.865 ns ( 73.92 % ) " "Info: Total interconnect delay = 12.865 ns ( 73.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.404 ns" { Cin inst4~0 inst9~0 inst14~0 inst16 S[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.404 ns" { Cin {} Cin~out0 {} inst4~0 {} inst9~0 {} inst14~0 {} inst16 {} S[3] {} } { 0.000ns 0.000ns 7.691ns 0.414ns 0.448ns 0.446ns 3.866ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.292ns 0.114ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 07:18:36 2009 " "Info: Processing ended: Fri Apr 10 07:18:36 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
