
touch-screen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f524  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad0  0800f6e8  0800f6e8  000106e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080101b8  080101b8  0001223c  2**0
                  CONTENTS
  4 .ARM          00000008  080101b8  080101b8  000111b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080101c0  080101c0  0001223c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080101c0  080101c0  000111c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080101c4  080101c4  000111c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000023c  20000000  080101c8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a30  2000023c  08010404  0001223c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c6c  08010404  00012c6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001223c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f4ac  00000000  00000000  0001226c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036d2  00000000  00000000  00031718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c10  00000000  00000000  00034df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001622  00000000  00000000  00036a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f3d8  00000000  00000000  00038022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021bf2  00000000  00000000  000673fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00125cd6  00000000  00000000  00088fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001aecc2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008a98  00000000  00000000  001aed08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001b77a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000023c 	.word	0x2000023c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800f6cc 	.word	0x0800f6cc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000240 	.word	0x20000240
 80001fc:	0800f6cc 	.word	0x0800f6cc

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b96a 	b.w	8000ec4 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	460c      	mov	r4, r1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d14e      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c14:	4694      	mov	ip, r2
 8000c16:	458c      	cmp	ip, r1
 8000c18:	4686      	mov	lr, r0
 8000c1a:	fab2 f282 	clz	r2, r2
 8000c1e:	d962      	bls.n	8000ce6 <__udivmoddi4+0xde>
 8000c20:	b14a      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c22:	f1c2 0320 	rsb	r3, r2, #32
 8000c26:	4091      	lsls	r1, r2
 8000c28:	fa20 f303 	lsr.w	r3, r0, r3
 8000c2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c30:	4319      	orrs	r1, r3
 8000c32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c3a:	fa1f f68c 	uxth.w	r6, ip
 8000c3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c46:	fb07 1114 	mls	r1, r7, r4, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb04 f106 	mul.w	r1, r4, r6
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c5e:	f080 8112 	bcs.w	8000e86 <__udivmoddi4+0x27e>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 810f 	bls.w	8000e86 <__udivmoddi4+0x27e>
 8000c68:	3c02      	subs	r4, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a59      	subs	r1, r3, r1
 8000c6e:	fa1f f38e 	uxth.w	r3, lr
 8000c72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c76:	fb07 1110 	mls	r1, r7, r0, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb00 f606 	mul.w	r6, r0, r6
 8000c82:	429e      	cmp	r6, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x94>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c8e:	f080 80fc 	bcs.w	8000e8a <__udivmoddi4+0x282>
 8000c92:	429e      	cmp	r6, r3
 8000c94:	f240 80f9 	bls.w	8000e8a <__udivmoddi4+0x282>
 8000c98:	4463      	add	r3, ip
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	1b9b      	subs	r3, r3, r6
 8000c9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b11d      	cbz	r5, 8000cae <__udivmoddi4+0xa6>
 8000ca6:	40d3      	lsrs	r3, r2
 8000ca8:	2200      	movs	r2, #0
 8000caa:	e9c5 3200 	strd	r3, r2, [r5]
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d905      	bls.n	8000cc2 <__udivmoddi4+0xba>
 8000cb6:	b10d      	cbz	r5, 8000cbc <__udivmoddi4+0xb4>
 8000cb8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e7f5      	b.n	8000cae <__udivmoddi4+0xa6>
 8000cc2:	fab3 f183 	clz	r1, r3
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d146      	bne.n	8000d58 <__udivmoddi4+0x150>
 8000cca:	42a3      	cmp	r3, r4
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xcc>
 8000cce:	4290      	cmp	r0, r2
 8000cd0:	f0c0 80f0 	bcc.w	8000eb4 <__udivmoddi4+0x2ac>
 8000cd4:	1a86      	subs	r6, r0, r2
 8000cd6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	2d00      	cmp	r5, #0
 8000cde:	d0e6      	beq.n	8000cae <__udivmoddi4+0xa6>
 8000ce0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce4:	e7e3      	b.n	8000cae <__udivmoddi4+0xa6>
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	f040 8090 	bne.w	8000e0c <__udivmoddi4+0x204>
 8000cec:	eba1 040c 	sub.w	r4, r1, ip
 8000cf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d02:	fb08 4416 	mls	r4, r8, r6, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb07 f006 	mul.w	r0, r7, r6
 8000d0e:	4298      	cmp	r0, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x11c>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x11a>
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	f200 80cd 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000d22:	4626      	mov	r6, r4
 8000d24:	1a1c      	subs	r4, r3, r0
 8000d26:	fa1f f38e 	uxth.w	r3, lr
 8000d2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d36:	fb00 f707 	mul.w	r7, r0, r7
 8000d3a:	429f      	cmp	r7, r3
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x148>
 8000d3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d42:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x146>
 8000d48:	429f      	cmp	r7, r3
 8000d4a:	f200 80b0 	bhi.w	8000eae <__udivmoddi4+0x2a6>
 8000d4e:	4620      	mov	r0, r4
 8000d50:	1bdb      	subs	r3, r3, r7
 8000d52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d56:	e7a5      	b.n	8000ca4 <__udivmoddi4+0x9c>
 8000d58:	f1c1 0620 	rsb	r6, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d68:	fa04 f301 	lsl.w	r3, r4, r1
 8000d6c:	ea43 030c 	orr.w	r3, r3, ip
 8000d70:	40f4      	lsrs	r4, r6
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	0c38      	lsrs	r0, r7, #16
 8000d78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d80:	fa1f fc87 	uxth.w	ip, r7
 8000d84:	fb00 441e 	mls	r4, r0, lr, r4
 8000d88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	fa02 f201 	lsl.w	r2, r2, r1
 8000d96:	d90a      	bls.n	8000dae <__udivmoddi4+0x1a6>
 8000d98:	193c      	adds	r4, r7, r4
 8000d9a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d9e:	f080 8084 	bcs.w	8000eaa <__udivmoddi4+0x2a2>
 8000da2:	45a1      	cmp	r9, r4
 8000da4:	f240 8081 	bls.w	8000eaa <__udivmoddi4+0x2a2>
 8000da8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	eba4 0409 	sub.w	r4, r4, r9
 8000db2:	fa1f f983 	uxth.w	r9, r3
 8000db6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dba:	fb00 4413 	mls	r4, r0, r3, r4
 8000dbe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc6:	45a4      	cmp	ip, r4
 8000dc8:	d907      	bls.n	8000dda <__udivmoddi4+0x1d2>
 8000dca:	193c      	adds	r4, r7, r4
 8000dcc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dd0:	d267      	bcs.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd2:	45a4      	cmp	ip, r4
 8000dd4:	d965      	bls.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd6:	3b02      	subs	r3, #2
 8000dd8:	443c      	add	r4, r7
 8000dda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dde:	fba0 9302 	umull	r9, r3, r0, r2
 8000de2:	eba4 040c 	sub.w	r4, r4, ip
 8000de6:	429c      	cmp	r4, r3
 8000de8:	46ce      	mov	lr, r9
 8000dea:	469c      	mov	ip, r3
 8000dec:	d351      	bcc.n	8000e92 <__udivmoddi4+0x28a>
 8000dee:	d04e      	beq.n	8000e8e <__udivmoddi4+0x286>
 8000df0:	b155      	cbz	r5, 8000e08 <__udivmoddi4+0x200>
 8000df2:	ebb8 030e 	subs.w	r3, r8, lr
 8000df6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dfa:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfe:	40cb      	lsrs	r3, r1
 8000e00:	431e      	orrs	r6, r3
 8000e02:	40cc      	lsrs	r4, r1
 8000e04:	e9c5 6400 	strd	r6, r4, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e750      	b.n	8000cae <__udivmoddi4+0xa6>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f103 	lsr.w	r1, r0, r3
 8000e14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e18:	fa24 f303 	lsr.w	r3, r4, r3
 8000e1c:	4094      	lsls	r4, r2
 8000e1e:	430c      	orrs	r4, r1
 8000e20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e28:	fa1f f78c 	uxth.w	r7, ip
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3110 	mls	r1, r8, r0, r3
 8000e34:	0c23      	lsrs	r3, r4, #16
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb00 f107 	mul.w	r1, r0, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x24c>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e4a:	d22c      	bcs.n	8000ea6 <__udivmoddi4+0x29e>
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d92a      	bls.n	8000ea6 <__udivmoddi4+0x29e>
 8000e50:	3802      	subs	r0, #2
 8000e52:	4463      	add	r3, ip
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e64:	fb01 f307 	mul.w	r3, r1, r7
 8000e68:	42a3      	cmp	r3, r4
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x276>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e74:	d213      	bcs.n	8000e9e <__udivmoddi4+0x296>
 8000e76:	42a3      	cmp	r3, r4
 8000e78:	d911      	bls.n	8000e9e <__udivmoddi4+0x296>
 8000e7a:	3902      	subs	r1, #2
 8000e7c:	4464      	add	r4, ip
 8000e7e:	1ae4      	subs	r4, r4, r3
 8000e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e84:	e739      	b.n	8000cfa <__udivmoddi4+0xf2>
 8000e86:	4604      	mov	r4, r0
 8000e88:	e6f0      	b.n	8000c6c <__udivmoddi4+0x64>
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	e706      	b.n	8000c9c <__udivmoddi4+0x94>
 8000e8e:	45c8      	cmp	r8, r9
 8000e90:	d2ae      	bcs.n	8000df0 <__udivmoddi4+0x1e8>
 8000e92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e9a:	3801      	subs	r0, #1
 8000e9c:	e7a8      	b.n	8000df0 <__udivmoddi4+0x1e8>
 8000e9e:	4631      	mov	r1, r6
 8000ea0:	e7ed      	b.n	8000e7e <__udivmoddi4+0x276>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	e799      	b.n	8000dda <__udivmoddi4+0x1d2>
 8000ea6:	4630      	mov	r0, r6
 8000ea8:	e7d4      	b.n	8000e54 <__udivmoddi4+0x24c>
 8000eaa:	46d6      	mov	lr, sl
 8000eac:	e77f      	b.n	8000dae <__udivmoddi4+0x1a6>
 8000eae:	4463      	add	r3, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e74d      	b.n	8000d50 <__udivmoddi4+0x148>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e70f      	b.n	8000cdc <__udivmoddi4+0xd4>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	4463      	add	r3, ip
 8000ec0:	e730      	b.n	8000d24 <__udivmoddi4+0x11c>
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <FoodOrder_Init>:
typedef struct FoodOrder {
    char name[20];
    uint8_t valid;
    int id;
} FoodOrder;
void FoodOrder_Init(FoodOrder* order) {
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
    order->valid = 0;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	751a      	strb	r2, [r3, #20]
    for(int i = 0; i < 20; ++i){
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	e007      	b.n	8000eec <FoodOrder_Init+0x24>
    	order->name[i] = '\0';
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 20; ++i){
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	2b13      	cmp	r3, #19
 8000ef0:	ddf4      	ble.n	8000edc <FoodOrder_Init+0x14>
    }
 8000ef2:	bf00      	nop
 8000ef4:	bf00      	nop
 8000ef6:	3714      	adds	r7, #20
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <big>:
    0x01, 0x01, 0x1E, 0x00, 0x19, 0x1D, 0x17, 0x12, 0x00, 0x3C, 0x3C, 0x3C,
    0x3C, 0x00, 0x00, 0x00, 0x00, 0x00 // #255 NBSP
};

// convert a little endian 16 bit number to big endian
uint16_t big(uint16_t original) {
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	80fb      	strh	r3, [r7, #6]
	uint16_t result = original << 8;
 8000f0a:	88fb      	ldrh	r3, [r7, #6]
 8000f0c:	021b      	lsls	r3, r3, #8
 8000f0e:	81fb      	strh	r3, [r7, #14]
	result |= original >> 8;
 8000f10:	88fb      	ldrh	r3, [r7, #6]
 8000f12:	0a1b      	lsrs	r3, r3, #8
 8000f14:	b29a      	uxth	r2, r3
 8000f16:	89fb      	ldrh	r3, [r7, #14]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	81fb      	strh	r3, [r7, #14]
	return result;
 8000f1c:	89fb      	ldrh	r3, [r7, #14]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
	...

08000f2c <sendCommand>:

// send an SPI command in the correct format
void sendCommand(SPI_HandleTypeDef* spi, uint8_t commandByte, uint8_t *dataBytes, uint16_t numDataBytes) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	607a      	str	r2, [r7, #4]
 8000f36:	461a      	mov	r2, r3
 8000f38:	460b      	mov	r3, r1
 8000f3a:	72fb      	strb	r3, [r7, #11]
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	813b      	strh	r3, [r7, #8]
	//printf("Sending command: cmd %x, args %d\r\n", commandByte, numDataBytes);

	// first send the command byte
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12, GPIO_PIN_RESET); // pull DC low
 8000f40:	2200      	movs	r2, #0
 8000f42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f46:	480d      	ldr	r0, [pc, #52]	@ (8000f7c <sendCommand+0x50>)
 8000f48:	f004 f8e0 	bl	800510c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(spi, &commandByte, 1, 100); // write the byte
 8000f4c:	f107 010b 	add.w	r1, r7, #11
 8000f50:	2364      	movs	r3, #100	@ 0x64
 8000f52:	2201      	movs	r2, #1
 8000f54:	68f8      	ldr	r0, [r7, #12]
 8000f56:	f008 f816 	bl	8008f86 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12, GPIO_PIN_SET); // pull DC back high
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f60:	4806      	ldr	r0, [pc, #24]	@ (8000f7c <sendCommand+0x50>)
 8000f62:	f004 f8d3 	bl	800510c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(spi, dataBytes, numDataBytes, 100);
 8000f66:	893a      	ldrh	r2, [r7, #8]
 8000f68:	2364      	movs	r3, #100	@ 0x64
 8000f6a:	6879      	ldr	r1, [r7, #4]
 8000f6c:	68f8      	ldr	r0, [r7, #12]
 8000f6e:	f008 f80a 	bl	8008f86 <HAL_SPI_Transmit>
}
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	48001400 	.word	0x48001400

08000f80 <sendBlock>:

// x1 <= x2, y1 <= y2
void sendBlock(SPI_HandleTypeDef* spi, uint16_t x1, uint16_t x2, uint16_t y1, uint16_t y2, uint16_t value) {
 8000f80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f84:	b08f      	sub	sp, #60	@ 0x3c
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	60f8      	str	r0, [r7, #12]
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	4611      	mov	r1, r2
 8000f8e:	461a      	mov	r2, r3
 8000f90:	4603      	mov	r3, r0
 8000f92:	817b      	strh	r3, [r7, #10]
 8000f94:	460b      	mov	r3, r1
 8000f96:	813b      	strh	r3, [r7, #8]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	80fb      	strh	r3, [r7, #6]
 8000f9c:	466b      	mov	r3, sp
 8000f9e:	461e      	mov	r6, r3
	uint32_t amount = (uint32_t)(x2-x1+1) * (uint32_t)(y2-y1+1); // amount of pixels to send
 8000fa0:	893a      	ldrh	r2, [r7, #8]
 8000fa2:	897b      	ldrh	r3, [r7, #10]
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8000fae:	88fb      	ldrh	r3, [r7, #6]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	fb01 f303 	mul.w	r3, r1, r3
 8000fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint16_t widthSpan[2] = {big(x1), big(x2)};
 8000fba:	897b      	ldrh	r3, [r7, #10]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff ff9f 	bl	8000f00 <big>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	82bb      	strh	r3, [r7, #20]
 8000fc6:	893b      	ldrh	r3, [r7, #8]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff ff99 	bl	8000f00 <big>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	82fb      	strh	r3, [r7, #22]
	uint16_t heightSpan[2] = {big(y1), big(y2)};
 8000fd2:	88fb      	ldrh	r3, [r7, #6]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ff93 	bl	8000f00 <big>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	823b      	strh	r3, [r7, #16]
 8000fde:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff ff8c 	bl	8000f00 <big>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	827b      	strh	r3, [r7, #18]
	sendCommand(spi, HX8357_CASET, (uint8_t*)widthSpan, 4);
 8000fec:	f107 0214 	add.w	r2, r7, #20
 8000ff0:	2304      	movs	r3, #4
 8000ff2:	212a      	movs	r1, #42	@ 0x2a
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f7ff ff99 	bl	8000f2c <sendCommand>
	sendCommand(spi, HX8357_PASET, (uint8_t*)heightSpan, 4);
 8000ffa:	f107 0210 	add.w	r2, r7, #16
 8000ffe:	2304      	movs	r3, #4
 8001000:	212b      	movs	r1, #43	@ 0x2b
 8001002:	68f8      	ldr	r0, [r7, #12]
 8001004:	f7ff ff92 	bl	8000f2c <sendCommand>
	// This sends the pixels. There are likely more than 2^16 to send,
	// however the HAL SPI can only send 2^16 at a time, so break up the
	// transaction into chunks of 2^16. Don't send one at a time because that
	// is much much slower. It is still fairly slow so in the future I
	// could try to optimize it.
	sendCommand(spi, HX8357_RAMWR, NULL, 0);
 8001008:	2300      	movs	r3, #0
 800100a:	2200      	movs	r2, #0
 800100c:	212c      	movs	r1, #44	@ 0x2c
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	f7ff ff8c 	bl	8000f2c <sendCommand>
	uint16_t fullLength = 32767; // maximum amount of pixels that can be sent at once
 8001014:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001018:	857b      	strh	r3, [r7, #42]	@ 0x2a
	uint16_t buffer[fullLength];
 800101a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800101c:	460b      	mov	r3, r1
 800101e:	3b01      	subs	r3, #1
 8001020:	627b      	str	r3, [r7, #36]	@ 0x24
 8001022:	b28b      	uxth	r3, r1
 8001024:	2200      	movs	r2, #0
 8001026:	4698      	mov	r8, r3
 8001028:	4691      	mov	r9, r2
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	f04f 0300 	mov.w	r3, #0
 8001032:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8001036:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800103a:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800103e:	b28b      	uxth	r3, r1
 8001040:	2200      	movs	r2, #0
 8001042:	461c      	mov	r4, r3
 8001044:	4615      	mov	r5, r2
 8001046:	f04f 0200 	mov.w	r2, #0
 800104a:	f04f 0300 	mov.w	r3, #0
 800104e:	012b      	lsls	r3, r5, #4
 8001050:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001054:	0122      	lsls	r2, r4, #4
 8001056:	460b      	mov	r3, r1
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	3307      	adds	r3, #7
 800105c:	08db      	lsrs	r3, r3, #3
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	ebad 0d03 	sub.w	sp, sp, r3
 8001064:	466b      	mov	r3, sp
 8001066:	3301      	adds	r3, #1
 8001068:	085b      	lsrs	r3, r3, #1
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	623b      	str	r3, [r7, #32]
	for (uint16_t i = 0; i < fullLength; i++) buffer[i] = big(value); // fill the buffer
 800106e:	2300      	movs	r3, #0
 8001070:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001072:	e00d      	b.n	8001090 <sendBlock+0x110>
 8001074:	8efc      	ldrh	r4, [r7, #54]	@ 0x36
 8001076:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff40 	bl	8000f00 <big>
 8001080:	4603      	mov	r3, r0
 8001082:	461a      	mov	r2, r3
 8001084:	6a3b      	ldr	r3, [r7, #32]
 8001086:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
 800108a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800108c:	3301      	adds	r3, #1
 800108e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001090:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001092:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001094:	429a      	cmp	r2, r3
 8001096:	d3ed      	bcc.n	8001074 <sendBlock+0xf4>
	uint32_t fullTransactions = amount / fullLength; // amount of full transactions to send
 8001098:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800109a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800109c:	fbb2 f3f3 	udiv	r3, r2, r3
 80010a0:	61fb      	str	r3, [r7, #28]
	uint16_t weirdLength = amount % fullLength; // one transaction will be a different amount
 80010a2:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80010a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80010aa:	fb01 f202 	mul.w	r2, r1, r2
 80010ae:	1a9b      	subs	r3, r3, r2
 80010b0:	837b      	strh	r3, [r7, #26]
	if (weirdLength != 0) {
 80010b2:	8b7b      	ldrh	r3, [r7, #26]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d007      	beq.n	80010c8 <sendBlock+0x148>
		HAL_SPI_Transmit(spi, (uint8_t*)&buffer, weirdLength * 2, 100);
 80010b8:	8b7b      	ldrh	r3, [r7, #26]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	b29a      	uxth	r2, r3
 80010be:	2364      	movs	r3, #100	@ 0x64
 80010c0:	6a39      	ldr	r1, [r7, #32]
 80010c2:	68f8      	ldr	r0, [r7, #12]
 80010c4:	f007 ff5f 	bl	8008f86 <HAL_SPI_Transmit>
	}
	for (uint32_t i = 0; i < fullTransactions; i++) {
 80010c8:	2300      	movs	r3, #0
 80010ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80010cc:	e00a      	b.n	80010e4 <sendBlock+0x164>
		HAL_SPI_Transmit(spi, (uint8_t*)&buffer, fullLength * 2, 100);
 80010ce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	2364      	movs	r3, #100	@ 0x64
 80010d6:	6a39      	ldr	r1, [r7, #32]
 80010d8:	68f8      	ldr	r0, [r7, #12]
 80010da:	f007 ff54 	bl	8008f86 <HAL_SPI_Transmit>
	for (uint32_t i = 0; i < fullTransactions; i++) {
 80010de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010e0:	3301      	adds	r3, #1
 80010e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80010e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d3f0      	bcc.n	80010ce <sendBlock+0x14e>
 80010ec:	46b5      	mov	sp, r6
	}
}
 80010ee:	bf00      	nop
 80010f0:	373c      	adds	r7, #60	@ 0x3c
 80010f2:	46bd      	mov	sp, r7
 80010f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080010f8 <sendCharacter>:

// (x, y) is the bottom left corner of the character
// size_x, size_y is magnification factor
void sendCharacter(SPI_HandleTypeDef* spi, uint16_t x, uint16_t y, char c, uint16_t color, uint8_t size_x, uint8_t size_y) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08a      	sub	sp, #40	@ 0x28
 80010fc:	af02      	add	r7, sp, #8
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	4608      	mov	r0, r1
 8001102:	4611      	mov	r1, r2
 8001104:	461a      	mov	r2, r3
 8001106:	4603      	mov	r3, r0
 8001108:	817b      	strh	r3, [r7, #10]
 800110a:	460b      	mov	r3, r1
 800110c:	813b      	strh	r3, [r7, #8]
 800110e:	4613      	mov	r3, r2
 8001110:	71fb      	strb	r3, [r7, #7]
	// taken from https://github.com/adafruit/Adafruit-GFX-Library/blob/master/Adafruit_GFX.cpp#L1150-L1166
    for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 8001112:	2300      	movs	r3, #0
 8001114:	77fb      	strb	r3, [r7, #31]
 8001116:	e060      	b.n	80011da <sendCharacter+0xe2>
    	uint8_t line = font[c * 5 + i];
 8001118:	79fa      	ldrb	r2, [r7, #7]
 800111a:	4613      	mov	r3, r2
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	441a      	add	r2, r3
 8001120:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001124:	4413      	add	r3, r2
 8001126:	4a31      	ldr	r2, [pc, #196]	@ (80011ec <sendCharacter+0xf4>)
 8001128:	5cd3      	ldrb	r3, [r2, r3]
 800112a:	77bb      	strb	r3, [r7, #30]
    	for (int8_t j = 0; j < 8; j++, line >>= 1) {
 800112c:	2300      	movs	r3, #0
 800112e:	777b      	strb	r3, [r7, #29]
 8001130:	e049      	b.n	80011c6 <sendCharacter+0xce>
    		if (line & 1) {
 8001132:	7fbb      	ldrb	r3, [r7, #30]
 8001134:	f003 0301 	and.w	r3, r3, #1
 8001138:	2b00      	cmp	r3, #0
 800113a:	d03b      	beq.n	80011b4 <sendCharacter+0xbc>
    			uint16_t x1 = x + 7 * size_x - j * size_x;
 800113c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001140:	b29b      	uxth	r3, r3
 8001142:	461a      	mov	r2, r3
 8001144:	00d2      	lsls	r2, r2, #3
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	b29a      	uxth	r2, r3
 800114a:	897b      	ldrh	r3, [r7, #10]
 800114c:	4413      	add	r3, r2
 800114e:	b29a      	uxth	r2, r3
 8001150:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001154:	b299      	uxth	r1, r3
 8001156:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800115a:	b29b      	uxth	r3, r3
 800115c:	fb11 f303 	smulbb	r3, r1, r3
 8001160:	b29b      	uxth	r3, r3
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	837b      	strh	r3, [r7, #26]
    			uint16_t y1 = y + i * size_y;
 8001166:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800116a:	b29a      	uxth	r2, r3
 800116c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001170:	b29b      	uxth	r3, r3
 8001172:	fb12 f303 	smulbb	r3, r2, r3
 8001176:	b29a      	uxth	r2, r3
 8001178:	893b      	ldrh	r3, [r7, #8]
 800117a:	4413      	add	r3, r2
 800117c:	833b      	strh	r3, [r7, #24]
    			uint16_t x2 = x1 + size_x - 1;
 800117e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001182:	b29a      	uxth	r2, r3
 8001184:	8b7b      	ldrh	r3, [r7, #26]
 8001186:	4413      	add	r3, r2
 8001188:	b29b      	uxth	r3, r3
 800118a:	3b01      	subs	r3, #1
 800118c:	82fb      	strh	r3, [r7, #22]
    			uint16_t y2 = y1 + size_y - 1;
 800118e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001192:	b29a      	uxth	r2, r3
 8001194:	8b3b      	ldrh	r3, [r7, #24]
 8001196:	4413      	add	r3, r2
 8001198:	b29b      	uxth	r3, r3
 800119a:	3b01      	subs	r3, #1
 800119c:	82bb      	strh	r3, [r7, #20]
    			sendBlock(spi, x1, x2, y1, y2, color);
 800119e:	8b38      	ldrh	r0, [r7, #24]
 80011a0:	8afa      	ldrh	r2, [r7, #22]
 80011a2:	8b79      	ldrh	r1, [r7, #26]
 80011a4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	8abb      	ldrh	r3, [r7, #20]
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	4603      	mov	r3, r0
 80011ae:	68f8      	ldr	r0, [r7, #12]
 80011b0:	f7ff fee6 	bl	8000f80 <sendBlock>
    	for (int8_t j = 0; j < 8; j++, line >>= 1) {
 80011b4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	3301      	adds	r3, #1
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	777b      	strb	r3, [r7, #29]
 80011c0:	7fbb      	ldrb	r3, [r7, #30]
 80011c2:	085b      	lsrs	r3, r3, #1
 80011c4:	77bb      	strb	r3, [r7, #30]
 80011c6:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80011ca:	2b07      	cmp	r3, #7
 80011cc:	ddb1      	ble.n	8001132 <sendCharacter+0x3a>
    for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 80011ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	3301      	adds	r3, #1
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	77fb      	strb	r3, [r7, #31]
 80011da:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011de:	2b04      	cmp	r3, #4
 80011e0:	dd9a      	ble.n	8001118 <sendCharacter+0x20>
    		}
    	}
    }
}
 80011e2:	bf00      	nop
 80011e4:	bf00      	nop
 80011e6:	3720      	adds	r7, #32
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	0800f8d8 	.word	0x0800f8d8

080011f0 <sendString>:

void sendString(SPI_HandleTypeDef* spi, uint16_t x, uint16_t y, char* s, uint16_t color, uint8_t size_x, uint8_t size_y) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	@ 0x28
 80011f4:	af04      	add	r7, sp, #16
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	460b      	mov	r3, r1
 80011fc:	817b      	strh	r3, [r7, #10]
 80011fe:	4613      	mov	r3, r2
 8001200:	813b      	strh	r3, [r7, #8]
	uint16_t width = (5 + 1) * size_y; // because character has 5 columns, +1 to add space between characters
 8001202:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001206:	b29b      	uxth	r3, r3
 8001208:	461a      	mov	r2, r3
 800120a:	0052      	lsls	r2, r2, #1
 800120c:	4413      	add	r3, r2
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	82bb      	strh	r3, [r7, #20]
	for (uint8_t i = 0; s[i] != 0; i++) {
 8001212:	2300      	movs	r3, #0
 8001214:	75fb      	strb	r3, [r7, #23]
 8001216:	e023      	b.n	8001260 <sendString+0x70>
		uint16_t offset = y + i * width;
 8001218:	7dfb      	ldrb	r3, [r7, #23]
 800121a:	b29b      	uxth	r3, r3
 800121c:	8aba      	ldrh	r2, [r7, #20]
 800121e:	fb12 f303 	smulbb	r3, r2, r3
 8001222:	b29a      	uxth	r2, r3
 8001224:	893b      	ldrh	r3, [r7, #8]
 8001226:	4413      	add	r3, r2
 8001228:	827b      	strh	r3, [r7, #18]
		if (offset + width > 479) return; // off the end of the screen
 800122a:	8a7a      	ldrh	r2, [r7, #18]
 800122c:	8abb      	ldrh	r3, [r7, #20]
 800122e:	4413      	add	r3, r2
 8001230:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001234:	da1b      	bge.n	800126e <sendString+0x7e>
		sendCharacter(spi, x, offset, s[i], color, size_x, size_y);
 8001236:	7dfb      	ldrb	r3, [r7, #23]
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	4413      	add	r3, r2
 800123c:	7818      	ldrb	r0, [r3, #0]
 800123e:	8a7a      	ldrh	r2, [r7, #18]
 8001240:	8979      	ldrh	r1, [r7, #10]
 8001242:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001246:	9302      	str	r3, [sp, #8]
 8001248:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800124c:	9301      	str	r3, [sp, #4]
 800124e:	8c3b      	ldrh	r3, [r7, #32]
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	4603      	mov	r3, r0
 8001254:	68f8      	ldr	r0, [r7, #12]
 8001256:	f7ff ff4f 	bl	80010f8 <sendCharacter>
	for (uint8_t i = 0; s[i] != 0; i++) {
 800125a:	7dfb      	ldrb	r3, [r7, #23]
 800125c:	3301      	adds	r3, #1
 800125e:	75fb      	strb	r3, [r7, #23]
 8001260:	7dfb      	ldrb	r3, [r7, #23]
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	4413      	add	r3, r2
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d1d5      	bne.n	8001218 <sendString+0x28>
 800126c:	e000      	b.n	8001270 <sendString+0x80>
		if (offset + width > 479) return; // off the end of the screen
 800126e:	bf00      	nop
	}
}
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
	...

08001278 <initialize_screen>:

void initialize_screen(SPI_HandleTypeDef* spi) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	printf("Starting initialization.\r\n");
 8001280:	4827      	ldr	r0, [pc, #156]	@ (8001320 <initialize_screen+0xa8>)
 8001282:	f00c faad 	bl	800d7e0 <puts>

	// hardware reset the display
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 8001286:	2200      	movs	r2, #0
 8001288:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800128c:	4825      	ldr	r0, [pc, #148]	@ (8001324 <initialize_screen+0xac>)
 800128e:	f003 ff3d 	bl	800510c <HAL_GPIO_WritePin>
	HAL_Delay(250);
 8001292:	20fa      	movs	r0, #250	@ 0xfa
 8001294:	f002 fb3c 	bl	8003910 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_SET);
 8001298:	2201      	movs	r2, #1
 800129a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800129e:	4821      	ldr	r0, [pc, #132]	@ (8001324 <initialize_screen+0xac>)
 80012a0:	f003 ff34 	bl	800510c <HAL_GPIO_WritePin>

	uint8_t *addr = initd;
 80012a4:	4b20      	ldr	r3, [pc, #128]	@ (8001328 <initialize_screen+0xb0>)
 80012a6:	60fb      	str	r3, [r7, #12]
	uint8_t cmd, x, numArgs;
	while ((cmd = *(addr++)) > 0) { // '0' command ends list
 80012a8:	e02c      	b.n	8001304 <initialize_screen+0x8c>
		x = *(addr++);
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	1c5a      	adds	r2, r3, #1
 80012ae:	60fa      	str	r2, [r7, #12]
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	72bb      	strb	r3, [r7, #10]
		numArgs = x & 0x7F;
 80012b4:	7abb      	ldrb	r3, [r7, #10]
 80012b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80012ba:	727b      	strb	r3, [r7, #9]
		if (cmd != 0xFF) { // '255' is ignored
 80012bc:	7afb      	ldrb	r3, [r7, #11]
 80012be:	2bff      	cmp	r3, #255	@ 0xff
 80012c0:	d015      	beq.n	80012ee <initialize_screen+0x76>
		  if (x & 0x80) {  // If high bit set, numArgs is a delay time
 80012c2:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	da06      	bge.n	80012d8 <initialize_screen+0x60>
			sendCommand(spi, cmd, NULL, 0);
 80012ca:	7af9      	ldrb	r1, [r7, #11]
 80012cc:	2300      	movs	r3, #0
 80012ce:	2200      	movs	r2, #0
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff fe2b 	bl	8000f2c <sendCommand>
 80012d6:	e00a      	b.n	80012ee <initialize_screen+0x76>
		  } else {
			sendCommand(spi, cmd, addr, numArgs);
 80012d8:	7a7b      	ldrb	r3, [r7, #9]
 80012da:	b29b      	uxth	r3, r3
 80012dc:	7af9      	ldrb	r1, [r7, #11]
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff fe23 	bl	8000f2c <sendCommand>
			addr += numArgs;
 80012e6:	7a7b      	ldrb	r3, [r7, #9]
 80012e8:	68fa      	ldr	r2, [r7, #12]
 80012ea:	4413      	add	r3, r2
 80012ec:	60fb      	str	r3, [r7, #12]
		  }
		}
		if (x & 0x80) {       // If high bit set...
 80012ee:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	da06      	bge.n	8001304 <initialize_screen+0x8c>
		  HAL_Delay(numArgs * 5); // numArgs is actually a delay time (5ms units)
 80012f6:	7a7a      	ldrb	r2, [r7, #9]
 80012f8:	4613      	mov	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	4618      	mov	r0, r3
 8001300:	f002 fb06 	bl	8003910 <HAL_Delay>
	while ((cmd = *(addr++)) > 0) { // '0' command ends list
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	1c5a      	adds	r2, r3, #1
 8001308:	60fa      	str	r2, [r7, #12]
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	72fb      	strb	r3, [r7, #11]
 800130e:	7afb      	ldrb	r3, [r7, #11]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d1ca      	bne.n	80012aa <initialize_screen+0x32>
		}
	}
}
 8001314:	bf00      	nop
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	0800f6e8 	.word	0x0800f6e8
 8001324:	48001400 	.word	0x48001400
 8001328:	20000000 	.word	0x20000000

0800132c <draw>:

void draw(SPI_HandleTypeDef* spi) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af04      	add	r7, sp, #16
 8001332:	6078      	str	r0, [r7, #4]
	printf("Sending pixels.\r\n");
 8001334:	482b      	ldr	r0, [pc, #172]	@ (80013e4 <draw+0xb8>)
 8001336:	f00c fa53 	bl	800d7e0 <puts>

	const uint16_t yend = 479;
 800133a:	f240 13df 	movw	r3, #479	@ 0x1df
 800133e:	81fb      	strh	r3, [r7, #14]
	const uint16_t xend = 319;
 8001340:	f240 133f 	movw	r3, #319	@ 0x13f
 8001344:	81bb      	strh	r3, [r7, #12]

	// use https://rgbcolorpicker.com/565 to find pixel values
	sendBlock(spi, 0, xend, 0, yend, 0);
 8001346:	89ba      	ldrh	r2, [r7, #12]
 8001348:	2300      	movs	r3, #0
 800134a:	9301      	str	r3, [sp, #4]
 800134c:	89fb      	ldrh	r3, [r7, #14]
 800134e:	9300      	str	r3, [sp, #0]
 8001350:	2300      	movs	r3, #0
 8001352:	2100      	movs	r1, #0
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff fe13 	bl	8000f80 <sendBlock>
	sendBlock(spi, 25, 25+75, 50, yend-50, 0x2dab);
 800135a:	89fb      	ldrh	r3, [r7, #14]
 800135c:	3b32      	subs	r3, #50	@ 0x32
 800135e:	b29b      	uxth	r3, r3
 8001360:	f642 52ab 	movw	r2, #11691	@ 0x2dab
 8001364:	9201      	str	r2, [sp, #4]
 8001366:	9300      	str	r3, [sp, #0]
 8001368:	2332      	movs	r3, #50	@ 0x32
 800136a:	2264      	movs	r2, #100	@ 0x64
 800136c:	2119      	movs	r1, #25
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff fe06 	bl	8000f80 <sendBlock>
	sendBlock(spi, 25+75+25, 25+75+25+75, 50, yend-50, 0x2dab);
 8001374:	89fb      	ldrh	r3, [r7, #14]
 8001376:	3b32      	subs	r3, #50	@ 0x32
 8001378:	b29b      	uxth	r3, r3
 800137a:	f642 52ab 	movw	r2, #11691	@ 0x2dab
 800137e:	9201      	str	r2, [sp, #4]
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2332      	movs	r3, #50	@ 0x32
 8001384:	22c8      	movs	r2, #200	@ 0xc8
 8001386:	217d      	movs	r1, #125	@ 0x7d
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff fdf9 	bl	8000f80 <sendBlock>

	sendString(spi, xend-70, 20, "Delivering for?", 0xffff, 2, 2);
 800138e:	89bb      	ldrh	r3, [r7, #12]
 8001390:	3b46      	subs	r3, #70	@ 0x46
 8001392:	b299      	uxth	r1, r3
 8001394:	2302      	movs	r3, #2
 8001396:	9302      	str	r3, [sp, #8]
 8001398:	2302      	movs	r3, #2
 800139a:	9301      	str	r3, [sp, #4]
 800139c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <draw+0xbc>)
 80013a4:	2214      	movs	r2, #20
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ff22 	bl	80011f0 <sendString>
	sendString(spi, 25+75+25 + 10, 50 + 10, "B. Obama", 0x0, 2, 2);
 80013ac:	2302      	movs	r3, #2
 80013ae:	9302      	str	r3, [sp, #8]
 80013b0:	2302      	movs	r3, #2
 80013b2:	9301      	str	r3, [sp, #4]
 80013b4:	2300      	movs	r3, #0
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	4b0c      	ldr	r3, [pc, #48]	@ (80013ec <draw+0xc0>)
 80013ba:	223c      	movs	r2, #60	@ 0x3c
 80013bc:	2187      	movs	r1, #135	@ 0x87
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f7ff ff16 	bl	80011f0 <sendString>
	sendString(spi, 25 + 10, 50 + 10, "Benton E.", 0x0, 5, 5);
 80013c4:	2305      	movs	r3, #5
 80013c6:	9302      	str	r3, [sp, #8]
 80013c8:	2305      	movs	r3, #5
 80013ca:	9301      	str	r3, [sp, #4]
 80013cc:	2300      	movs	r3, #0
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	4b07      	ldr	r3, [pc, #28]	@ (80013f0 <draw+0xc4>)
 80013d2:	223c      	movs	r2, #60	@ 0x3c
 80013d4:	2123      	movs	r1, #35	@ 0x23
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f7ff ff0a 	bl	80011f0 <sendString>
	//sendBlock(spi, 0, 0, 0, 0, 0x17e0);
	//sendBlock(spi, xend, xend, yend, yend, 0xf880);
}
 80013dc:	bf00      	nop
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	0800f704 	.word	0x0800f704
 80013e8:	0800f718 	.word	0x0800f718
 80013ec:	0800f728 	.word	0x0800f728
 80013f0:	0800f734 	.word	0x0800f734

080013f4 <writeRegister8>:
#include "touch-defines.h"

// plan is to try stmpe. if it flops, switch to manual
// i2c1_sda is PB9, i2c1_scl is PB8

void writeRegister8(I2C_HandleTypeDef* i2c, uint8_t reg, uint8_t value){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af02      	add	r7, sp, #8
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	460b      	mov	r3, r1
 80013fe:	70fb      	strb	r3, [r7, #3]
 8001400:	4613      	mov	r3, r2
 8001402:	70bb      	strb	r3, [r7, #2]
	uint8_t buffer[2] = {reg, value};
 8001404:	78fb      	ldrb	r3, [r7, #3]
 8001406:	733b      	strb	r3, [r7, #12]
 8001408:	78bb      	ldrb	r3, [r7, #2]
 800140a:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(i2c, STMPE_ADDR << 1, buffer, 2, 1000);
 800140c:	f107 020c 	add.w	r2, r7, #12
 8001410:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001414:	9300      	str	r3, [sp, #0]
 8001416:	2302      	movs	r3, #2
 8001418:	2182      	movs	r1, #130	@ 0x82
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f003 ff42 	bl	80052a4 <HAL_I2C_Master_Transmit>
 8001420:	4603      	mov	r3, r0
 8001422:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 8001424:	7bfb      	ldrb	r3, [r7, #15]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d004      	beq.n	8001434 <writeRegister8+0x40>
		printf("I2C write to STMPE failed with %d.\r\n", status);
 800142a:	7bfb      	ldrb	r3, [r7, #15]
 800142c:	4619      	mov	r1, r3
 800142e:	4803      	ldr	r0, [pc, #12]	@ (800143c <writeRegister8+0x48>)
 8001430:	f00c f96e 	bl	800d710 <iprintf>
	}
}
 8001434:	bf00      	nop
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	0800f740 	.word	0x0800f740

08001440 <readRegister8>:

uint8_t readRegister8(I2C_HandleTypeDef* i2c, uint8_t reg) {
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af02      	add	r7, sp, #8
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	70fb      	strb	r3, [r7, #3]
	// problem is don't know what restart is
	// You are supposed to i2c write the address, then do an empty i2c read
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(i2c, STMPE_ADDR << 1, &reg, 1, 1000);
 800144c:	1cfa      	adds	r2, r7, #3
 800144e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001452:	9300      	str	r3, [sp, #0]
 8001454:	2301      	movs	r3, #1
 8001456:	2182      	movs	r1, #130	@ 0x82
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f003 ff23 	bl	80052a4 <HAL_I2C_Master_Transmit>
 800145e:	4603      	mov	r3, r0
 8001460:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d004      	beq.n	8001472 <readRegister8+0x32>
		printf("I2C write (for the purpose of reading) to STMPE failed with %d.\r\n", status);
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	4619      	mov	r1, r3
 800146c:	480f      	ldr	r0, [pc, #60]	@ (80014ac <readRegister8+0x6c>)
 800146e:	f00c f94f 	bl	800d710 <iprintf>
	}

	uint8_t result = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	73bb      	strb	r3, [r7, #14]
	// TODO: maybe the byte value here should be 1
	status = HAL_I2C_Master_Receive(i2c, (STMPE_ADDR << 1) | 1, &result, 1, 1000);
 8001476:	f107 020e 	add.w	r2, r7, #14
 800147a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800147e:	9300      	str	r3, [sp, #0]
 8001480:	2301      	movs	r3, #1
 8001482:	2183      	movs	r1, #131	@ 0x83
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f004 f825 	bl	80054d4 <HAL_I2C_Master_Receive>
 800148a:	4603      	mov	r3, r0
 800148c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d006      	beq.n	80014a2 <readRegister8+0x62>
		printf("I2C read from STMPE failed with %d.\r\n", status);
 8001494:	7bfb      	ldrb	r3, [r7, #15]
 8001496:	4619      	mov	r1, r3
 8001498:	4805      	ldr	r0, [pc, #20]	@ (80014b0 <readRegister8+0x70>)
 800149a:	f00c f939 	bl	800d710 <iprintf>
		return 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	e000      	b.n	80014a4 <readRegister8+0x64>
	}
	return result;
 80014a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	0800f768 	.word	0x0800f768
 80014b0:	0800f7ac 	.word	0x0800f7ac

080014b4 <bufferEmpty>:
// 1 is true, 0 is false
uint8_t touched(I2C_HandleTypeDef* i2c) {
	return readRegister8(i2c, STMPE_TSC_CTRL) & 0x80;
}

uint8_t bufferEmpty(I2C_HandleTypeDef* i2c) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	return (readRegister8(i2c, STMPE_FIFO_STA) & STMPE_FIFO_STA_EMPTY);
 80014bc:	214b      	movs	r1, #75	@ 0x4b
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff ffbe 	bl	8001440 <readRegister8>
 80014c4:	4603      	mov	r3, r0
 80014c6:	f003 0320 	and.w	r3, r3, #32
 80014ca:	b2db      	uxtb	r3, r3
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <readPosition>:

void readPosition(I2C_HandleTypeDef* i2c, uint16_t *x, uint16_t *y, uint8_t *z) {
 80014d4:	b590      	push	{r4, r7, lr}
 80014d6:	b087      	sub	sp, #28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
 80014e0:	603b      	str	r3, [r7, #0]
  uint8_t data[4];

  for (uint8_t i = 0; i < 4; i++) {
 80014e2:	2300      	movs	r3, #0
 80014e4:	75fb      	strb	r3, [r7, #23]
 80014e6:	e00e      	b.n	8001506 <readPosition+0x32>
    data[i] = readRegister8(i2c, 0xD7);
 80014e8:	7dfc      	ldrb	r4, [r7, #23]
 80014ea:	21d7      	movs	r1, #215	@ 0xd7
 80014ec:	68f8      	ldr	r0, [r7, #12]
 80014ee:	f7ff ffa7 	bl	8001440 <readRegister8>
 80014f2:	4603      	mov	r3, r0
 80014f4:	461a      	mov	r2, r3
 80014f6:	f104 0318 	add.w	r3, r4, #24
 80014fa:	443b      	add	r3, r7
 80014fc:	f803 2c08 	strb.w	r2, [r3, #-8]
  for (uint8_t i = 0; i < 4; i++) {
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	3301      	adds	r3, #1
 8001504:	75fb      	strb	r3, [r7, #23]
 8001506:	7dfb      	ldrb	r3, [r7, #23]
 8001508:	2b03      	cmp	r3, #3
 800150a:	d9ed      	bls.n	80014e8 <readPosition+0x14>
  }
  *x = data[0];
 800150c:	7c3b      	ldrb	r3, [r7, #16]
 800150e:	461a      	mov	r2, r3
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	801a      	strh	r2, [r3, #0]
  *x <<= 4;
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	011b      	lsls	r3, r3, #4
 800151a:	b29a      	uxth	r2, r3
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	801a      	strh	r2, [r3, #0]
  *x |= (data[1] >> 4);
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	7c7a      	ldrb	r2, [r7, #17]
 8001526:	0912      	lsrs	r2, r2, #4
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	4313      	orrs	r3, r2
 800152c:	b29a      	uxth	r2, r3
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	801a      	strh	r2, [r3, #0]
  *y = data[1] & 0x0F;
 8001532:	7c7b      	ldrb	r3, [r7, #17]
 8001534:	f003 030f 	and.w	r3, r3, #15
 8001538:	b29a      	uxth	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	801a      	strh	r2, [r3, #0]
  *y <<= 8;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	881b      	ldrh	r3, [r3, #0]
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	b29a      	uxth	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	801a      	strh	r2, [r3, #0]
  *y |= data[2];
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	881b      	ldrh	r3, [r3, #0]
 800154e:	7cba      	ldrb	r2, [r7, #18]
 8001550:	4313      	orrs	r3, r2
 8001552:	b29a      	uxth	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	801a      	strh	r2, [r3, #0]
  *z = data[3];
 8001558:	7cfa      	ldrb	r2, [r7, #19]
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	701a      	strb	r2, [r3, #0]
}
 800155e:	bf00      	nop
 8001560:	371c      	adds	r7, #28
 8001562:	46bd      	mov	sp, r7
 8001564:	bd90      	pop	{r4, r7, pc}

08001566 <map>:

// from: https://github.com/arduino/ArduinoCore-API/blob/0c853c5cded2768122fae258d42b2b4c06cdb3b1/api/Common.cpp
uint16_t map(int32_t value, int32_t in_min, int32_t in_max, int32_t out_min, int32_t out_max) {
 8001566:	b480      	push	{r7}
 8001568:	b085      	sub	sp, #20
 800156a:	af00      	add	r7, sp, #0
 800156c:	60f8      	str	r0, [r7, #12]
 800156e:	60b9      	str	r1, [r7, #8]
 8001570:	607a      	str	r2, [r7, #4]
 8001572:	603b      	str	r3, [r7, #0]
	return (value - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001574:	68fa      	ldr	r2, [r7, #12]
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	69b9      	ldr	r1, [r7, #24]
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	1a8a      	subs	r2, r1, r2
 8001580:	fb03 f202 	mul.w	r2, r3, r2
 8001584:	6879      	ldr	r1, [r7, #4]
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	1acb      	subs	r3, r1, r3
 800158a:	fb92 f3f3 	sdiv	r3, r2, r3
 800158e:	b29a      	uxth	r2, r3
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	b29b      	uxth	r3, r3
 8001594:	4413      	add	r3, r2
 8001596:	b29b      	uxth	r3, r3
}
 8001598:	4618      	mov	r0, r3
 800159a:	3714      	adds	r7, #20
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <within>:

uint8_t within(uint16_t x, uint16_t y, uint16_t x1, uint16_t x2, uint16_t y1, uint16_t y2) {
 80015a4:	b490      	push	{r4, r7}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4604      	mov	r4, r0
 80015ac:	4608      	mov	r0, r1
 80015ae:	4611      	mov	r1, r2
 80015b0:	461a      	mov	r2, r3
 80015b2:	4623      	mov	r3, r4
 80015b4:	80fb      	strh	r3, [r7, #6]
 80015b6:	4603      	mov	r3, r0
 80015b8:	80bb      	strh	r3, [r7, #4]
 80015ba:	460b      	mov	r3, r1
 80015bc:	807b      	strh	r3, [r7, #2]
 80015be:	4613      	mov	r3, r2
 80015c0:	803b      	strh	r3, [r7, #0]
	return (x > x1) && (x < x2) && (y > y1) && (y < y2);
 80015c2:	88fa      	ldrh	r2, [r7, #6]
 80015c4:	887b      	ldrh	r3, [r7, #2]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d90d      	bls.n	80015e6 <within+0x42>
 80015ca:	88fa      	ldrh	r2, [r7, #6]
 80015cc:	883b      	ldrh	r3, [r7, #0]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d209      	bcs.n	80015e6 <within+0x42>
 80015d2:	88ba      	ldrh	r2, [r7, #4]
 80015d4:	8a3b      	ldrh	r3, [r7, #16]
 80015d6:	429a      	cmp	r2, r3
 80015d8:	d905      	bls.n	80015e6 <within+0x42>
 80015da:	88ba      	ldrh	r2, [r7, #4]
 80015dc:	8abb      	ldrh	r3, [r7, #20]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d201      	bcs.n	80015e6 <within+0x42>
 80015e2:	2301      	movs	r3, #1
 80015e4:	e000      	b.n	80015e8 <within+0x44>
 80015e6:	2300      	movs	r3, #0
 80015e8:	b2db      	uxtb	r3, r3
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc90      	pop	{r4, r7}
 80015f2:	4770      	bx	lr

080015f4 <touchHook>:

const uint16_t yend = 479;
const uint16_t xend = 319;
void touchHook(I2C_HandleTypeDef* i2c) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af02      	add	r7, sp, #8
 80015fa:	6078      	str	r0, [r7, #4]
	writeRegister8(i2c, STMPE_INT_STA, 0xFF);
 80015fc:	22ff      	movs	r2, #255	@ 0xff
 80015fe:	210b      	movs	r1, #11
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff fef7 	bl	80013f4 <writeRegister8>
	uint16_t x, y;
	uint8_t z;

	// clear the buffer and take the last thing from the buffer
	while (!bufferEmpty(i2c)) {
 8001606:	e008      	b.n	800161a <touchHook+0x26>
		readPosition(i2c, &x, &y, &z);
 8001608:	f107 030b 	add.w	r3, r7, #11
 800160c:	f107 020c 	add.w	r2, r7, #12
 8001610:	f107 010e 	add.w	r1, r7, #14
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff ff5d 	bl	80014d4 <readPosition>
	while (!bufferEmpty(i2c)) {
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f7ff ff4a 	bl	80014b4 <bufferEmpty>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d0f0      	beq.n	8001608 <touchHook+0x14>
	}

	x = map(x, 3520, 750, 0, 319);
 8001626:	89fb      	ldrh	r3, [r7, #14]
 8001628:	4618      	mov	r0, r3
 800162a:	f240 133f 	movw	r3, #319	@ 0x13f
 800162e:	9300      	str	r3, [sp, #0]
 8001630:	2300      	movs	r3, #0
 8001632:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8001636:	f44f 615c 	mov.w	r1, #3520	@ 0xdc0
 800163a:	f7ff ff94 	bl	8001566 <map>
 800163e:	4603      	mov	r3, r0
 8001640:	81fb      	strh	r3, [r7, #14]
	y = map(y, 3700, 750, 0, 479);
 8001642:	89bb      	ldrh	r3, [r7, #12]
 8001644:	4618      	mov	r0, r3
 8001646:	f240 13df 	movw	r3, #479	@ 0x1df
 800164a:	9300      	str	r3, [sp, #0]
 800164c:	2300      	movs	r3, #0
 800164e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8001652:	f640 6174 	movw	r1, #3700	@ 0xe74
 8001656:	f7ff ff86 	bl	8001566 <map>
 800165a:	4603      	mov	r3, r0
 800165c:	81bb      	strh	r3, [r7, #12]

	if (within(x, y, 25, 100, 50, yend-50)) {
 800165e:	89f8      	ldrh	r0, [r7, #14]
 8001660:	89b9      	ldrh	r1, [r7, #12]
 8001662:	f240 13df 	movw	r3, #479	@ 0x1df
 8001666:	3b32      	subs	r3, #50	@ 0x32
 8001668:	b29b      	uxth	r3, r3
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	2332      	movs	r3, #50	@ 0x32
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	2364      	movs	r3, #100	@ 0x64
 8001672:	2219      	movs	r2, #25
 8001674:	f7ff ff96 	bl	80015a4 <within>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d007      	beq.n	800168e <touchHook+0x9a>
		printf("Got a touch: (%d, %d) (within the bottom button)\r\n", x, y);
 800167e:	89fb      	ldrh	r3, [r7, #14]
 8001680:	4619      	mov	r1, r3
 8001682:	89bb      	ldrh	r3, [r7, #12]
 8001684:	461a      	mov	r2, r3
 8001686:	480f      	ldr	r0, [pc, #60]	@ (80016c4 <touchHook+0xd0>)
 8001688:	f00c f842 	bl	800d710 <iprintf>
	} else if (within(x, y, 125, 200, 50, yend-50)) {
		printf("Got a touch: (%d, %d) (within the top button)\r\n", x, y);
	} else {
		//printf("Touched nothing.\r\n");
	}
}
 800168c:	e016      	b.n	80016bc <touchHook+0xc8>
	} else if (within(x, y, 125, 200, 50, yend-50)) {
 800168e:	89f8      	ldrh	r0, [r7, #14]
 8001690:	89b9      	ldrh	r1, [r7, #12]
 8001692:	f240 13df 	movw	r3, #479	@ 0x1df
 8001696:	3b32      	subs	r3, #50	@ 0x32
 8001698:	b29b      	uxth	r3, r3
 800169a:	9301      	str	r3, [sp, #4]
 800169c:	2332      	movs	r3, #50	@ 0x32
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	23c8      	movs	r3, #200	@ 0xc8
 80016a2:	227d      	movs	r2, #125	@ 0x7d
 80016a4:	f7ff ff7e 	bl	80015a4 <within>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d006      	beq.n	80016bc <touchHook+0xc8>
		printf("Got a touch: (%d, %d) (within the top button)\r\n", x, y);
 80016ae:	89fb      	ldrh	r3, [r7, #14]
 80016b0:	4619      	mov	r1, r3
 80016b2:	89bb      	ldrh	r3, [r7, #12]
 80016b4:	461a      	mov	r2, r3
 80016b6:	4804      	ldr	r0, [pc, #16]	@ (80016c8 <touchHook+0xd4>)
 80016b8:	f00c f82a 	bl	800d710 <iprintf>
}
 80016bc:	bf00      	nop
 80016be:	3710      	adds	r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	0800f7d4 	.word	0x0800f7d4
 80016c8:	0800f808 	.word	0x0800f808

080016cc <initialize_touch>:

void initialize_touch(I2C_HandleTypeDef* i2c) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	// TODO: only thing I can think of is that you need to read the version here for some reason
	// the problem is that I need to do some sort of request response thing, for read
	// it is a write then request

	printf("Initializing touch.\r\n");
 80016d4:	483b      	ldr	r0, [pc, #236]	@ (80017c4 <initialize_touch+0xf8>)
 80016d6:	f00c f883 	bl	800d7e0 <puts>

	  uint16_t v;
	  v = readRegister8(i2c, 0);
 80016da:	2100      	movs	r1, #0
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff feaf 	bl	8001440 <readRegister8>
 80016e2:	4603      	mov	r3, r0
 80016e4:	81bb      	strh	r3, [r7, #12]
	  v <<= 8;
 80016e6:	89bb      	ldrh	r3, [r7, #12]
 80016e8:	021b      	lsls	r3, r3, #8
 80016ea:	81bb      	strh	r3, [r7, #12]
	  v |= readRegister8(i2c, 1);
 80016ec:	2101      	movs	r1, #1
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7ff fea6 	bl	8001440 <readRegister8>
 80016f4:	4603      	mov	r3, r0
 80016f6:	461a      	mov	r2, r3
 80016f8:	89bb      	ldrh	r3, [r7, #12]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	81bb      	strh	r3, [r7, #12]
	  printf("STMPE version is 0x%x\r\n", v);
 80016fe:	89bb      	ldrh	r3, [r7, #12]
 8001700:	4619      	mov	r1, r3
 8001702:	4831      	ldr	r0, [pc, #196]	@ (80017c8 <initialize_touch+0xfc>)
 8001704:	f00c f804 	bl	800d710 <iprintf>

	  writeRegister8(i2c, STMPE_SYS_CTRL1, STMPE_SYS_CTRL1_RESET);
 8001708:	2202      	movs	r2, #2
 800170a:	2103      	movs	r1, #3
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff fe71 	bl	80013f4 <writeRegister8>

	  HAL_Delay(100);
 8001712:	2064      	movs	r0, #100	@ 0x64
 8001714:	f002 f8fc 	bl	8003910 <HAL_Delay>

	  for (uint8_t i = 0; i < 65; i++) {
 8001718:	2300      	movs	r3, #0
 800171a:	73fb      	strb	r3, [r7, #15]
 800171c:	e007      	b.n	800172e <initialize_touch+0x62>
	    readRegister8(i2c, i);
 800171e:	7bfb      	ldrb	r3, [r7, #15]
 8001720:	4619      	mov	r1, r3
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff fe8c 	bl	8001440 <readRegister8>
	  for (uint8_t i = 0; i < 65; i++) {
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	3301      	adds	r3, #1
 800172c:	73fb      	strb	r3, [r7, #15]
 800172e:	7bfb      	ldrb	r3, [r7, #15]
 8001730:	2b40      	cmp	r3, #64	@ 0x40
 8001732:	d9f4      	bls.n	800171e <initialize_touch+0x52>
	  }

	  writeRegister8(i2c, STMPE_SYS_CTRL2, 0x0); // turn on clocks!
 8001734:	2200      	movs	r2, #0
 8001736:	2104      	movs	r1, #4
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff fe5b 	bl	80013f4 <writeRegister8>
	  writeRegister8(i2c, STMPE_TSC_CTRL,
 800173e:	2201      	movs	r2, #1
 8001740:	2140      	movs	r1, #64	@ 0x40
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7ff fe56 	bl	80013f4 <writeRegister8>
	                 STMPE_TSC_CTRL_XYZ | STMPE_TSC_CTRL_EN); // XYZ and enable!
	  // Serial.println(readRegister8(STMPE_TSC_CTRL), HEX);
	  writeRegister8(i2c, STMPE_INT_EN, STMPE_INT_EN_TOUCHDET);
 8001748:	2201      	movs	r2, #1
 800174a:	210a      	movs	r1, #10
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff fe51 	bl	80013f4 <writeRegister8>
	  writeRegister8(i2c, STMPE_ADC_CTRL1, STMPE_ADC_CTRL1_10BIT |
 8001752:	2260      	movs	r2, #96	@ 0x60
 8001754:	2120      	movs	r1, #32
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff fe4c 	bl	80013f4 <writeRegister8>
	                                      (0x6 << 4)); // 96 clocks per conversion
	  writeRegister8(i2c, STMPE_ADC_CTRL2, STMPE_ADC_CTRL2_6_5MHZ);
 800175c:	2202      	movs	r2, #2
 800175e:	2121      	movs	r1, #33	@ 0x21
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff fe47 	bl	80013f4 <writeRegister8>
	  writeRegister8(i2c, STMPE_TSC_CFG, STMPE_TSC_CFG_4SAMPLE |
 8001766:	22a4      	movs	r2, #164	@ 0xa4
 8001768:	2141      	movs	r1, #65	@ 0x41
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7ff fe42 	bl	80013f4 <writeRegister8>
	                                    STMPE_TSC_CFG_DELAY_1MS |
	                                    STMPE_TSC_CFG_SETTLE_5MS);
	  writeRegister8(i2c, STMPE_TSC_FRACTION_Z, 0x6);
 8001770:	2206      	movs	r2, #6
 8001772:	2156      	movs	r1, #86	@ 0x56
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f7ff fe3d 	bl	80013f4 <writeRegister8>
	  writeRegister8(i2c, STMPE_FIFO_TH, 1);
 800177a:	2201      	movs	r2, #1
 800177c:	214a      	movs	r1, #74	@ 0x4a
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f7ff fe38 	bl	80013f4 <writeRegister8>
	  writeRegister8(i2c, STMPE_FIFO_STA, STMPE_FIFO_STA_RESET);
 8001784:	2201      	movs	r2, #1
 8001786:	214b      	movs	r1, #75	@ 0x4b
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff fe33 	bl	80013f4 <writeRegister8>
	  writeRegister8(i2c, STMPE_FIFO_STA, 0); // unreset
 800178e:	2200      	movs	r2, #0
 8001790:	214b      	movs	r1, #75	@ 0x4b
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff fe2e 	bl	80013f4 <writeRegister8>
	  writeRegister8(i2c, STMPE_TSC_I_DRIVE, STMPE_TSC_I_DRIVE_50MA);
 8001798:	2201      	movs	r2, #1
 800179a:	2158      	movs	r1, #88	@ 0x58
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f7ff fe29 	bl	80013f4 <writeRegister8>
	  writeRegister8(i2c, STMPE_INT_STA, 0xFF); // reset all ints
 80017a2:	22ff      	movs	r2, #255	@ 0xff
 80017a4:	210b      	movs	r1, #11
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff fe24 	bl	80013f4 <writeRegister8>
	  writeRegister8(i2c, STMPE_INT_CTRL,
 80017ac:	2203      	movs	r2, #3
 80017ae:	2109      	movs	r1, #9
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f7ff fe1f 	bl	80013f4 <writeRegister8>
	                 STMPE_INT_CTRL_POL_LOW | STMPE_INT_CTRL_EDGE | STMPE_INT_CTRL_ENABLE);

	  printf("Finished touch setup.\r\n");
 80017b6:	4805      	ldr	r0, [pc, #20]	@ (80017cc <initialize_touch+0x100>)
 80017b8:	f00c f812 	bl	800d7e0 <puts>
//			  readPosition(i2c, &x, &y, &z);
//			  //printf("yes touch: (%d, %d, %d)\r", x, y, z);
//			  //printf("no  touch: \r");
//		  }
//	  }
}
 80017bc:	bf00      	nop
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	0800f838 	.word	0x0800f838
 80017c8:	0800f850 	.word	0x0800f850
 80017cc:	0800f868 	.word	0x0800f868

080017d0 <HAL_TIM_PeriodElapsedCallback>:
      // No content or content length invalid
    }
  }
}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  	if(htim->Instance == TIM1){
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001808 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d10d      	bne.n	80017fe <HAL_TIM_PeriodElapsedCallback+0x2e>
  		  uartSend("LIST\n");
 80017e2:	480a      	ldr	r0, [pc, #40]	@ (800180c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80017e4:	f000 f8ba 	bl	800195c <uartSend>
  		  HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxBuffer[rxIndex], 1);
 80017e8:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80017ea:	881b      	ldrh	r3, [r3, #0]
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	461a      	mov	r2, r3
 80017f0:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80017f2:	4413      	add	r3, r2
 80017f4:	2201      	movs	r2, #1
 80017f6:	4619      	mov	r1, r3
 80017f8:	4807      	ldr	r0, [pc, #28]	@ (8001818 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80017fa:	f009 f997 	bl	800ab2c <HAL_UART_Receive_IT>
  	}
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40012c00 	.word	0x40012c00
 800180c:	0800f894 	.word	0x0800f894
 8001810:	20000b08 	.word	0x20000b08
 8001814:	2000097c 	.word	0x2000097c
 8001818:	200004e8 	.word	0x200004e8

0800181c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a06      	ldr	r2, [pc, #24]	@ (8001844 <HAL_UART_RxCpltCallback+0x28>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d104      	bne.n	8001838 <HAL_UART_RxCpltCallback+0x1c>
  {
    ++i;
 800182e:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <HAL_UART_RxCpltCallback+0x2c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	3301      	adds	r3, #1
 8001834:	4a04      	ldr	r2, [pc, #16]	@ (8001848 <HAL_UART_RxCpltCallback+0x2c>)
 8001836:	6013      	str	r3, [r2, #0]
  }
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	40004800 	.word	0x40004800
 8001848:	20000b0c 	.word	0x20000b0c

0800184c <processReceivedData>:

void processReceivedData(char *data)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  int totalOrders = atoi(data);
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f00b f9b9 	bl	800cbcc <atoi>
 800185a:	60b8      	str	r0, [r7, #8]
  data += 3;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3303      	adds	r3, #3
 8001860:	607b      	str	r3, [r7, #4]
  int processedOrders = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]
  if (totalOrders == 0)
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d06d      	beq.n	8001948 <processReceivedData+0xfc>
  {
    return;
  }
  for (int i = 0; i < MAX_FOOD_ORDERS; ++i)
 800186c:	2300      	movs	r3, #0
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	e00c      	b.n	800188c <processReceivedData+0x40>
  {
    FoodOrder_Init(&foodOrders[i]);
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4613      	mov	r3, r2
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	1a9b      	subs	r3, r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	4a34      	ldr	r2, [pc, #208]	@ (8001950 <processReceivedData+0x104>)
 800187e:	4413      	add	r3, r2
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fb21 	bl	8000ec8 <FoodOrder_Init>
  for (int i = 0; i < MAX_FOOD_ORDERS; ++i)
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	3301      	adds	r3, #1
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	2b04      	cmp	r3, #4
 8001890:	ddef      	ble.n	8001872 <processReceivedData+0x26>
  }
  while (processedOrders < totalOrders)
 8001892:	e032      	b.n	80018fa <processReceivedData+0xae>
  {
    foodOrders[processedOrders].id = atoi(data);
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f00b f999 	bl	800cbcc <atoi>
 800189a:	4601      	mov	r1, r0
 800189c:	482c      	ldr	r0, [pc, #176]	@ (8001950 <processReceivedData+0x104>)
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	4613      	mov	r3, r2
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	1a9b      	subs	r3, r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	4403      	add	r3, r0
 80018aa:	3318      	adds	r3, #24
 80018ac:	6019      	str	r1, [r3, #0]
    data += 11;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	330b      	adds	r3, #11
 80018b2:	607b      	str	r3, [r7, #4]
    strcpy(foodOrders[processedOrders].name, data);
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	4613      	mov	r3, r2
 80018b8:	00db      	lsls	r3, r3, #3
 80018ba:	1a9b      	subs	r3, r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	4a24      	ldr	r2, [pc, #144]	@ (8001950 <processReceivedData+0x104>)
 80018c0:	4413      	add	r3, r2
 80018c2:	6879      	ldr	r1, [r7, #4]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f00c f8ea 	bl	800da9e <strcpy>
    while (*data != '\0')
 80018ca:	e002      	b.n	80018d2 <processReceivedData+0x86>
    {
      ++data;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3301      	adds	r3, #1
 80018d0:	607b      	str	r3, [r7, #4]
    while (*data != '\0')
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1f8      	bne.n	80018cc <processReceivedData+0x80>
    }
    ++data;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	3301      	adds	r3, #1
 80018de:	607b      	str	r3, [r7, #4]
    foodOrders[processedOrders].valid = 1;
 80018e0:	491b      	ldr	r1, [pc, #108]	@ (8001950 <processReceivedData+0x104>)
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	4613      	mov	r3, r2
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	1a9b      	subs	r3, r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	440b      	add	r3, r1
 80018ee:	3314      	adds	r3, #20
 80018f0:	2201      	movs	r2, #1
 80018f2:	701a      	strb	r2, [r3, #0]
    ++processedOrders;
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	3301      	adds	r3, #1
 80018f8:	617b      	str	r3, [r7, #20]
  while (processedOrders < totalOrders)
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	429a      	cmp	r2, r3
 8001900:	dbc8      	blt.n	8001894 <processReceivedData+0x48>
  }
  for (int i = 0; i < processedOrders; ++i)
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	e01a      	b.n	800193e <processReceivedData+0xf2>
  {
    printf("Name: %s\r\n", foodOrders[i].name);
 8001908:	68fa      	ldr	r2, [r7, #12]
 800190a:	4613      	mov	r3, r2
 800190c:	00db      	lsls	r3, r3, #3
 800190e:	1a9b      	subs	r3, r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4a0f      	ldr	r2, [pc, #60]	@ (8001950 <processReceivedData+0x104>)
 8001914:	4413      	add	r3, r2
 8001916:	4619      	mov	r1, r3
 8001918:	480e      	ldr	r0, [pc, #56]	@ (8001954 <processReceivedData+0x108>)
 800191a:	f00b fef9 	bl	800d710 <iprintf>
    printf("id: %d\r\n", foodOrders[i].id);
 800191e:	490c      	ldr	r1, [pc, #48]	@ (8001950 <processReceivedData+0x104>)
 8001920:	68fa      	ldr	r2, [r7, #12]
 8001922:	4613      	mov	r3, r2
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	1a9b      	subs	r3, r3, r2
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	440b      	add	r3, r1
 800192c:	3318      	adds	r3, #24
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4619      	mov	r1, r3
 8001932:	4809      	ldr	r0, [pc, #36]	@ (8001958 <processReceivedData+0x10c>)
 8001934:	f00b feec 	bl	800d710 <iprintf>
  for (int i = 0; i < processedOrders; ++i)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	3301      	adds	r3, #1
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	429a      	cmp	r2, r3
 8001944:	dbe0      	blt.n	8001908 <processReceivedData+0xbc>
 8001946:	e000      	b.n	800194a <processReceivedData+0xfe>
    return;
 8001948:	bf00      	nop
  }
}
 800194a:	3718      	adds	r7, #24
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	20000a7c 	.word	0x20000a7c
 8001954:	0800f89c 	.word	0x0800f89c
 8001958:	0800f8a8 	.word	0x0800f8a8

0800195c <uartSend>:
static void uartSend(char *str)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef result = HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 1000);
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f7fe fc9b 	bl	80002a0 <strlen>
 800196a:	4603      	mov	r3, r0
 800196c:	b29a      	uxth	r2, r3
 800196e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	4808      	ldr	r0, [pc, #32]	@ (8001998 <uartSend+0x3c>)
 8001976:	f009 f84b 	bl	800aa10 <HAL_UART_Transmit>
 800197a:	4603      	mov	r3, r0
 800197c:	73fb      	strb	r3, [r7, #15]
  if (HAL_OK != result) {
 800197e:	7bfb      	ldrb	r3, [r7, #15]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d004      	beq.n	800198e <uartSend+0x32>
	  printf("USART send failed with code %d.\r\n", result);
 8001984:	7bfb      	ldrb	r3, [r7, #15]
 8001986:	4619      	mov	r1, r3
 8001988:	4804      	ldr	r0, [pc, #16]	@ (800199c <uartSend+0x40>)
 800198a:	f00b fec1 	bl	800d710 <iprintf>
  }
}
 800198e:	bf00      	nop
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	200004e8 	.word	0x200004e8
 800199c:	0800f8b4 	.word	0x0800f8b4

080019a0 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	80fb      	strh	r3, [r7, #6]
  touchHook(&hi2c1);
 80019aa:	4803      	ldr	r0, [pc, #12]	@ (80019b8 <HAL_GPIO_EXTI_Callback+0x18>)
 80019ac:	f7ff fe22 	bl	80015f4 <touchHook>
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000318 	.word	0x20000318

080019bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  for (int i = 0; i < MAX_FOOD_ORDERS; ++i)
 80019c2:	2300      	movs	r3, #0
 80019c4:	607b      	str	r3, [r7, #4]
 80019c6:	e00c      	b.n	80019e2 <main+0x26>
  {
    FoodOrder_Init(&foodOrders[i]);
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	4613      	mov	r3, r2
 80019cc:	00db      	lsls	r3, r3, #3
 80019ce:	1a9b      	subs	r3, r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	4a41      	ldr	r2, [pc, #260]	@ (8001ad8 <main+0x11c>)
 80019d4:	4413      	add	r3, r2
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fa76 	bl	8000ec8 <FoodOrder_Init>
  for (int i = 0; i < MAX_FOOD_ORDERS; ++i)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3301      	adds	r3, #1
 80019e0:	607b      	str	r3, [r7, #4]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b04      	cmp	r3, #4
 80019e6:	ddef      	ble.n	80019c8 <main+0xc>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019e8:	f001 ff1d 	bl	8003826 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019ec:	f000 f884 	bl	8001af8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80019f0:	f000 f8e4 	bl	8001bbc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019f4:	f000 ff60 	bl	80028b8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80019f8:	f000 f914 	bl	8001c24 <MX_ADC1_Init>
  MX_COMP1_Init();
 80019fc:	f000 f976 	bl	8001cec <MX_COMP1_Init>
  MX_COMP2_Init();
 8001a00:	f000 f9a2 	bl	8001d48 <MX_COMP2_Init>
  MX_I2C1_Init();
 8001a04:	f000 f9cc 	bl	8001da0 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8001a08:	f000 fa4a 	bl	8001ea0 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8001a0c:	f000 fa94 	bl	8001f38 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001a10:	f000 fae0 	bl	8001fd4 <MX_USART3_UART_Init>
  MX_SAI1_Init();
 8001a14:	f000 fb2a 	bl	800206c <MX_SAI1_Init>
  MX_SAI2_Init();
 8001a18:	f000 fbc0 	bl	800219c <MX_SAI2_Init>
  MX_SPI1_Init();
 8001a1c:	f000 fc26 	bl	800226c <MX_SPI1_Init>
  MX_SPI3_Init();
 8001a20:	f000 fc62 	bl	80022e8 <MX_SPI3_Init>
  MX_TIM1_Init();
 8001a24:	f000 fc9e 	bl	8002364 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001a28:	f000 fd8a 	bl	8002540 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a2c:	f000 fdec 	bl	8002608 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a30:	f000 fe50 	bl	80026d4 <MX_TIM4_Init>
  MX_TIM15_Init();
 8001a34:	f000 feb4 	bl	80027a0 <MX_TIM15_Init>
  MX_USB_OTG_FS_USB_Init();
 8001a38:	f000 ff36 	bl	80028a8 <MX_USB_OTG_FS_USB_Init>
  MX_I2C2_Init();
 8001a3c:	f000 f9f0 	bl	8001e20 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001a40:	4826      	ldr	r0, [pc, #152]	@ (8001adc <main+0x120>)
 8001a42:	f007 fdd1 	bl	80095e8 <HAL_TIM_Base_Start_IT>
  initialize_screen(&hspi1);
 8001a46:	4826      	ldr	r0, [pc, #152]	@ (8001ae0 <main+0x124>)
 8001a48:	f7ff fc16 	bl	8001278 <initialize_screen>
  draw(&hspi1);
 8001a4c:	4824      	ldr	r0, [pc, #144]	@ (8001ae0 <main+0x124>)
 8001a4e:	f7ff fc6d 	bl	800132c <draw>
  initialize_touch(&hi2c1);
 8001a52:	4824      	ldr	r0, [pc, #144]	@ (8001ae4 <main+0x128>)
 8001a54:	f7ff fe3a 	bl	80016cc <initialize_touch>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    while (i > 0)
 8001a58:	e039      	b.n	8001ace <main+0x112>
    {
      //		  printf("%c", rxBuffer[rxIndex]);
      if (rxBuffer[rxIndex] == '\n' || rxIndex >= RX_BUFFER_SIZE - 1 || rxBuffer[rxIndex] == '\r')
 8001a5a:	4b23      	ldr	r3, [pc, #140]	@ (8001ae8 <main+0x12c>)
 8001a5c:	881b      	ldrh	r3, [r3, #0]
 8001a5e:	b29b      	uxth	r3, r3
 8001a60:	461a      	mov	r2, r3
 8001a62:	4b22      	ldr	r3, [pc, #136]	@ (8001aec <main+0x130>)
 8001a64:	5c9b      	ldrb	r3, [r3, r2]
 8001a66:	2b0a      	cmp	r3, #10
 8001a68:	d00c      	beq.n	8001a84 <main+0xc8>
 8001a6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae8 <main+0x12c>)
 8001a6c:	881b      	ldrh	r3, [r3, #0]
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	2bfe      	cmp	r3, #254	@ 0xfe
 8001a72:	d807      	bhi.n	8001a84 <main+0xc8>
 8001a74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae8 <main+0x12c>)
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001aec <main+0x130>)
 8001a7e:	5c9b      	ldrb	r3, [r3, r2]
 8001a80:	2b0d      	cmp	r3, #13
 8001a82:	d10d      	bne.n	8001aa0 <main+0xe4>
      {
        // Null-terminate the string
        rxBuffer[rxIndex] = '\0';
 8001a84:	4b18      	ldr	r3, [pc, #96]	@ (8001ae8 <main+0x12c>)
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4b17      	ldr	r3, [pc, #92]	@ (8001aec <main+0x130>)
 8001a8e:	2100      	movs	r1, #0
 8001a90:	5499      	strb	r1, [r3, r2]

        // Process received data
        processReceivedData(rxBuffer);
 8001a92:	4816      	ldr	r0, [pc, #88]	@ (8001aec <main+0x130>)
 8001a94:	f7ff feda 	bl	800184c <processReceivedData>

        // Reset index
        rxIndex = 0;
 8001a98:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <main+0x12c>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	801a      	strh	r2, [r3, #0]
 8001a9e:	e006      	b.n	8001aae <main+0xf2>
      }
      else
      {
        // Increment index to receive the next byte
        rxIndex++;
 8001aa0:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <main+0x12c>)
 8001aa2:	881b      	ldrh	r3, [r3, #0]
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae8 <main+0x12c>)
 8001aac:	801a      	strh	r2, [r3, #0]
      }
      // Prepare to receive the next byte
      HAL_UART_Receive_IT(&huart3, (uint8_t *)&rxBuffer[rxIndex], 1);
 8001aae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <main+0x12c>)
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <main+0x130>)
 8001ab8:	4413      	add	r3, r2
 8001aba:	2201      	movs	r2, #1
 8001abc:	4619      	mov	r1, r3
 8001abe:	480c      	ldr	r0, [pc, #48]	@ (8001af0 <main+0x134>)
 8001ac0:	f009 f834 	bl	800ab2c <HAL_UART_Receive_IT>

      --i;
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8001af4 <main+0x138>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	4a0a      	ldr	r2, [pc, #40]	@ (8001af4 <main+0x138>)
 8001acc:	6013      	str	r3, [r2, #0]
    while (i > 0)
 8001ace:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <main+0x138>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d1c1      	bne.n	8001a5a <main+0x9e>
 8001ad6:	e7fa      	b.n	8001ace <main+0x112>
 8001ad8:	20000a7c 	.word	0x20000a7c
 8001adc:	20000800 	.word	0x20000800
 8001ae0:	20000738 	.word	0x20000738
 8001ae4:	20000318 	.word	0x20000318
 8001ae8:	20000b08 	.word	0x20000b08
 8001aec:	2000097c 	.word	0x2000097c
 8001af0:	200004e8 	.word	0x200004e8
 8001af4:	20000b0c 	.word	0x20000b0c

08001af8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b096      	sub	sp, #88	@ 0x58
 8001afc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001afe:	f107 0314 	add.w	r3, r7, #20
 8001b02:	2244      	movs	r2, #68	@ 0x44
 8001b04:	2100      	movs	r1, #0
 8001b06:	4618      	mov	r0, r3
 8001b08:	f00b ff4a 	bl	800d9a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b0c:	463b      	mov	r3, r7
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
 8001b18:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f004 f92a 	bl	8005d74 <HAL_PWREx_ControlVoltageScaling>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001b26:	f000 ff99 	bl	8002a5c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001b2a:	f004 f8f3 	bl	8005d14 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001b2e:	4b22      	ldr	r3, [pc, #136]	@ (8001bb8 <SystemClock_Config+0xc0>)
 8001b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b34:	4a20      	ldr	r2, [pc, #128]	@ (8001bb8 <SystemClock_Config+0xc0>)
 8001b36:	f023 0318 	bic.w	r3, r3, #24
 8001b3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001b3e:	2314      	movs	r3, #20
 8001b40:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001b42:	2301      	movs	r3, #1
 8001b44:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b46:	2301      	movs	r3, #1
 8001b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001b4e:	2360      	movs	r3, #96	@ 0x60
 8001b50:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b52:	2302      	movs	r3, #2
 8001b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001b56:	2301      	movs	r3, #1
 8001b58:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001b5e:	233c      	movs	r3, #60	@ 0x3c
 8001b60:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b62:	2302      	movs	r3, #2
 8001b64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b66:	2302      	movs	r3, #2
 8001b68:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b6e:	f107 0314 	add.w	r3, r7, #20
 8001b72:	4618      	mov	r0, r3
 8001b74:	f004 f9b2 	bl	8005edc <HAL_RCC_OscConfig>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001b7e:	f000 ff6d 	bl	8002a5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b82:	230f      	movs	r3, #15
 8001b84:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b86:	2303      	movs	r3, #3
 8001b88:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b92:	2300      	movs	r3, #0
 8001b94:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b96:	463b      	mov	r3, r7
 8001b98:	2105      	movs	r1, #5
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f004 fdb8 	bl	8006710 <HAL_RCC_ClockConfig>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001ba6:	f000 ff59 	bl	8002a5c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001baa:	f006 fac1 	bl	8008130 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001bae:	bf00      	nop
 8001bb0:	3758      	adds	r7, #88	@ 0x58
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40021000 	.word	0x40021000

08001bbc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b0a6      	sub	sp, #152	@ 0x98
 8001bc0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	2294      	movs	r2, #148	@ 0x94
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f00b fee9 	bl	800d9a0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2
 8001bce:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001bd2:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	673b      	str	r3, [r7, #112]	@ 0x70
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	677b      	str	r3, [r7, #116]	@ 0x74
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001bdc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001be0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001be4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001be8:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001bea:	2301      	movs	r3, #1
 8001bec:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001bf2:	2318      	movs	r3, #24
 8001bf4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8001c02:	4b07      	ldr	r3, [pc, #28]	@ (8001c20 <PeriphCommonClock_Config+0x64>)
 8001c04:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c06:	1d3b      	adds	r3, r7, #4
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f005 f83f 	bl	8006c8c <HAL_RCCEx_PeriphCLKConfig>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8001c14:	f000 ff22 	bl	8002a5c <Error_Handler>
  }
}
 8001c18:	bf00      	nop
 8001c1a:	3798      	adds	r7, #152	@ 0x98
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	01110000 	.word	0x01110000

08001c24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c2a:	463b      	mov	r3, r7
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]
 8001c38:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c3a:	4b29      	ldr	r3, [pc, #164]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c3c:	4a29      	ldr	r2, [pc, #164]	@ (8001ce4 <MX_ADC1_Init+0xc0>)
 8001c3e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001c40:	4b27      	ldr	r3, [pc, #156]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c46:	4b26      	ldr	r3, [pc, #152]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c4c:	4b24      	ldr	r3, [pc, #144]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c52:	4b23      	ldr	r3, [pc, #140]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c58:	4b21      	ldr	r3, [pc, #132]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c5a:	2204      	movs	r2, #4
 8001c5c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001c5e:	4b20      	ldr	r3, [pc, #128]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c64:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c70:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c78:	4b19      	ldr	r3, [pc, #100]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c7e:	4b18      	ldr	r3, [pc, #96]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c84:	4b16      	ldr	r3, [pc, #88]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c8c:	4b14      	ldr	r3, [pc, #80]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001c92:	4b13      	ldr	r3, [pc, #76]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c9a:	4811      	ldr	r0, [pc, #68]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001c9c:	f001 fffc 	bl	8003c98 <HAL_ADC_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001ca6:	f000 fed9 	bl	8002a5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001caa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <MX_ADC1_Init+0xc4>)
 8001cac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cae:	2306      	movs	r3, #6
 8001cb0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001cb6:	237f      	movs	r3, #127	@ 0x7f
 8001cb8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001cba:	2304      	movs	r3, #4
 8001cbc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cc2:	463b      	mov	r3, r7
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4806      	ldr	r0, [pc, #24]	@ (8001ce0 <MX_ADC1_Init+0xbc>)
 8001cc8:	f002 f92c 	bl	8003f24 <HAL_ADC_ConfigChannel>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001cd2:	f000 fec3 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	3718      	adds	r7, #24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000258 	.word	0x20000258
 8001ce4:	50040000 	.word	0x50040000
 8001ce8:	04300002 	.word	0x04300002

08001cec <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8001cf0:	4b12      	ldr	r3, [pc, #72]	@ (8001d3c <MX_COMP1_Init+0x50>)
 8001cf2:	4a13      	ldr	r2, [pc, #76]	@ (8001d40 <MX_COMP1_Init+0x54>)
 8001cf4:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT;
 8001cf6:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <MX_COMP1_Init+0x50>)
 8001cf8:	4a12      	ldr	r2, [pc, #72]	@ (8001d44 <MX_COMP1_Init+0x58>)
 8001cfa:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d3c <MX_COMP1_Init+0x50>)
 8001cfe:	2280      	movs	r2, #128	@ 0x80
 8001d00:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001d02:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <MX_COMP1_Init+0x50>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <MX_COMP1_Init+0x50>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <MX_COMP1_Init+0x50>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8001d14:	4b09      	ldr	r3, [pc, #36]	@ (8001d3c <MX_COMP1_Init+0x50>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8001d1a:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <MX_COMP1_Init+0x50>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <MX_COMP1_Init+0x50>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8001d26:	4805      	ldr	r0, [pc, #20]	@ (8001d3c <MX_COMP1_Init+0x50>)
 8001d28:	f002 fda0 	bl	800486c <HAL_COMP_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_COMP1_Init+0x4a>
  {
    Error_Handler();
 8001d32:	f000 fe93 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200002c0 	.word	0x200002c0
 8001d40:	40010200 	.word	0x40010200
 8001d44:	00800030 	.word	0x00800030

08001d48 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8001d4c:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <MX_COMP2_Init+0x50>)
 8001d4e:	4a13      	ldr	r2, [pc, #76]	@ (8001d9c <MX_COMP2_Init+0x54>)
 8001d50:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO2;
 8001d52:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <MX_COMP2_Init+0x50>)
 8001d54:	2270      	movs	r2, #112	@ 0x70
 8001d56:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8001d58:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <MX_COMP2_Init+0x50>)
 8001d5a:	2280      	movs	r2, #128	@ 0x80
 8001d5c:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <MX_COMP2_Init+0x50>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_COMP2_Init+0x50>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d98 <MX_COMP2_Init+0x50>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_COMP2_Init+0x50>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8001d76:	4b08      	ldr	r3, [pc, #32]	@ (8001d98 <MX_COMP2_Init+0x50>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <MX_COMP2_Init+0x50>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8001d82:	4805      	ldr	r0, [pc, #20]	@ (8001d98 <MX_COMP2_Init+0x50>)
 8001d84:	f002 fd72 	bl	800486c <HAL_COMP_Init>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_COMP2_Init+0x4a>
  {
    Error_Handler();
 8001d8e:	f000 fe65 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200002ec 	.word	0x200002ec
 8001d9c:	40010204 	.word	0x40010204

08001da0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001da4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001da6:	4a1c      	ldr	r2, [pc, #112]	@ (8001e18 <MX_I2C1_Init+0x78>)
 8001da8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8001daa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001dac:	4a1b      	ldr	r2, [pc, #108]	@ (8001e1c <MX_I2C1_Init+0x7c>)
 8001dae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001db0:	4b18      	ldr	r3, [pc, #96]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001db6:	4b17      	ldr	r3, [pc, #92]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001db8:	2201      	movs	r2, #1
 8001dba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dbc:	4b15      	ldr	r3, [pc, #84]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001dc2:	4b14      	ldr	r3, [pc, #80]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001dc8:	4b12      	ldr	r3, [pc, #72]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dce:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001dda:	480e      	ldr	r0, [pc, #56]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001ddc:	f003 f9c6 	bl	800516c <HAL_I2C_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001de6:	f000 fe39 	bl	8002a5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001dea:	2100      	movs	r1, #0
 8001dec:	4809      	ldr	r0, [pc, #36]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001dee:	f003 fef9 	bl	8005be4 <HAL_I2CEx_ConfigAnalogFilter>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001df8:	f000 fe30 	bl	8002a5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	4805      	ldr	r0, [pc, #20]	@ (8001e14 <MX_I2C1_Init+0x74>)
 8001e00:	f003 ff3b 	bl	8005c7a <HAL_I2CEx_ConfigDigitalFilter>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001e0a:	f000 fe27 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000318 	.word	0x20000318
 8001e18:	40005400 	.word	0x40005400
 8001e1c:	307075b1 	.word	0x307075b1

08001e20 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001e24:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e26:	4a1c      	ldr	r2, [pc, #112]	@ (8001e98 <MX_I2C2_Init+0x78>)
 8001e28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8001e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e2c:	4a1b      	ldr	r2, [pc, #108]	@ (8001e9c <MX_I2C2_Init+0x7c>)
 8001e2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001e30:	4b18      	ldr	r3, [pc, #96]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e36:	4b17      	ldr	r3, [pc, #92]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e3c:	4b15      	ldr	r3, [pc, #84]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001e42:	4b14      	ldr	r3, [pc, #80]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001e48:	4b12      	ldr	r3, [pc, #72]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e4e:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e54:	4b0f      	ldr	r3, [pc, #60]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e5a:	480e      	ldr	r0, [pc, #56]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e5c:	f003 f986 	bl	800516c <HAL_I2C_Init>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001e66:	f000 fdf9 	bl	8002a5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4809      	ldr	r0, [pc, #36]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e6e:	f003 feb9 	bl	8005be4 <HAL_I2CEx_ConfigAnalogFilter>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001e78:	f000 fdf0 	bl	8002a5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	4805      	ldr	r0, [pc, #20]	@ (8001e94 <MX_I2C2_Init+0x74>)
 8001e80:	f003 fefb 	bl	8005c7a <HAL_I2CEx_ConfigDigitalFilter>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001e8a:	f000 fde7 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	2000036c 	.word	0x2000036c
 8001e98:	40005800 	.word	0x40005800
 8001e9c:	307075b1 	.word	0x307075b1

08001ea0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001ea4:	4b22      	ldr	r3, [pc, #136]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001ea6:	4a23      	ldr	r2, [pc, #140]	@ (8001f34 <MX_LPUART1_UART_Init+0x94>)
 8001ea8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001eaa:	4b21      	ldr	r3, [pc, #132]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001eac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001eb0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001eb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001ebe:	4b1c      	ldr	r3, [pc, #112]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001ec6:	220c      	movs	r2, #12
 8001ec8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eca:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ed0:	4b17      	ldr	r3, [pc, #92]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ed6:	4b16      	ldr	r3, [pc, #88]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001edc:	4b14      	ldr	r3, [pc, #80]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001ee2:	4b13      	ldr	r3, [pc, #76]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001ee8:	4811      	ldr	r0, [pc, #68]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001eea:	f008 fd41 	bl	800a970 <HAL_UART_Init>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001ef4:	f000 fdb2 	bl	8002a5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ef8:	2100      	movs	r1, #0
 8001efa:	480d      	ldr	r0, [pc, #52]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001efc:	f00a fd9b 	bl	800ca36 <HAL_UARTEx_SetTxFifoThreshold>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001f06:	f000 fda9 	bl	8002a5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	4808      	ldr	r0, [pc, #32]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001f0e:	f00a fdd0 	bl	800cab2 <HAL_UARTEx_SetRxFifoThreshold>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001f18:	f000 fda0 	bl	8002a5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001f1c:	4804      	ldr	r0, [pc, #16]	@ (8001f30 <MX_LPUART1_UART_Init+0x90>)
 8001f1e:	f00a fd51 	bl	800c9c4 <HAL_UARTEx_DisableFifoMode>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001f28:	f000 fd98 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	200003c0 	.word	0x200003c0
 8001f34:	40008000 	.word	0x40008000

08001f38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f3c:	4b23      	ldr	r3, [pc, #140]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f3e:	4a24      	ldr	r2, [pc, #144]	@ (8001fd0 <MX_USART2_UART_Init+0x98>)
 8001f40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f42:	4b22      	ldr	r3, [pc, #136]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f4a:	4b20      	ldr	r3, [pc, #128]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f50:	4b1e      	ldr	r3, [pc, #120]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f56:	4b1d      	ldr	r3, [pc, #116]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f5e:	220c      	movs	r2, #12
 8001f60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001f62:	4b1a      	ldr	r3, [pc, #104]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f64:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001f68:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f6a:	4b18      	ldr	r3, [pc, #96]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f70:	4b16      	ldr	r3, [pc, #88]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f76:	4b15      	ldr	r3, [pc, #84]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f7c:	4b13      	ldr	r3, [pc, #76]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f82:	4812      	ldr	r0, [pc, #72]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f84:	f008 fcf4 	bl	800a970 <HAL_UART_Init>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8001f8e:	f000 fd65 	bl	8002a5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f92:	2100      	movs	r1, #0
 8001f94:	480d      	ldr	r0, [pc, #52]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001f96:	f00a fd4e 	bl	800ca36 <HAL_UARTEx_SetTxFifoThreshold>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8001fa0:	f000 fd5c 	bl	8002a5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4809      	ldr	r0, [pc, #36]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001fa8:	f00a fd83 	bl	800cab2 <HAL_UARTEx_SetRxFifoThreshold>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8001fb2:	f000 fd53 	bl	8002a5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001fb6:	4805      	ldr	r0, [pc, #20]	@ (8001fcc <MX_USART2_UART_Init+0x94>)
 8001fb8:	f00a fd04 	bl	800c9c4 <HAL_UARTEx_DisableFifoMode>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8001fc2:	f000 fd4b 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000454 	.word	0x20000454
 8001fd0:	40004400 	.word	0x40004400

08001fd4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fd8:	4b22      	ldr	r3, [pc, #136]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8001fda:	4a23      	ldr	r2, [pc, #140]	@ (8002068 <MX_USART3_UART_Init+0x94>)
 8001fdc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001fde:	4b21      	ldr	r3, [pc, #132]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8001fe0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001fe4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fe6:	4b1f      	ldr	r3, [pc, #124]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fec:	4b1d      	ldr	r3, [pc, #116]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ff2:	4b1c      	ldr	r3, [pc, #112]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8001ffa:	220c      	movs	r2, #12
 8001ffc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffe:	4b19      	ldr	r3, [pc, #100]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002004:	4b17      	ldr	r3, [pc, #92]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8002006:	2200      	movs	r2, #0
 8002008:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800200a:	4b16      	ldr	r3, [pc, #88]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 800200c:	2200      	movs	r2, #0
 800200e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002010:	4b14      	ldr	r3, [pc, #80]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8002012:	2200      	movs	r2, #0
 8002014:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002016:	4b13      	ldr	r3, [pc, #76]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8002018:	2200      	movs	r2, #0
 800201a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800201c:	4811      	ldr	r0, [pc, #68]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 800201e:	f008 fca7 	bl	800a970 <HAL_UART_Init>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002028:	f000 fd18 	bl	8002a5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800202c:	2100      	movs	r1, #0
 800202e:	480d      	ldr	r0, [pc, #52]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8002030:	f00a fd01 	bl	800ca36 <HAL_UARTEx_SetTxFifoThreshold>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800203a:	f000 fd0f 	bl	8002a5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800203e:	2100      	movs	r1, #0
 8002040:	4808      	ldr	r0, [pc, #32]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8002042:	f00a fd36 	bl	800cab2 <HAL_UARTEx_SetRxFifoThreshold>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800204c:	f000 fd06 	bl	8002a5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002050:	4804      	ldr	r0, [pc, #16]	@ (8002064 <MX_USART3_UART_Init+0x90>)
 8002052:	f00a fcb7 	bl	800c9c4 <HAL_UARTEx_DisableFifoMode>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800205c:	f000 fcfe 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}
 8002064:	200004e8 	.word	0x200004e8
 8002068:	40004800 	.word	0x40004800

0800206c <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockB1.Instance = SAI1_Block_B;
 8002070:	4b45      	ldr	r3, [pc, #276]	@ (8002188 <MX_SAI1_Init+0x11c>)
 8002072:	4a46      	ldr	r2, [pc, #280]	@ (800218c <MX_SAI1_Init+0x120>)
 8002074:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8002076:	4b44      	ldr	r3, [pc, #272]	@ (8002188 <MX_SAI1_Init+0x11c>)
 8002078:	2200      	movs	r2, #0
 800207a:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 800207c:	4b42      	ldr	r3, [pc, #264]	@ (8002188 <MX_SAI1_Init+0x11c>)
 800207e:	2200      	movs	r2, #0
 8002080:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8002082:	4b41      	ldr	r3, [pc, #260]	@ (8002188 <MX_SAI1_Init+0x11c>)
 8002084:	2240      	movs	r2, #64	@ 0x40
 8002086:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002088:	4b3f      	ldr	r3, [pc, #252]	@ (8002188 <MX_SAI1_Init+0x11c>)
 800208a:	2200      	movs	r2, #0
 800208c:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800208e:	4b3e      	ldr	r3, [pc, #248]	@ (8002188 <MX_SAI1_Init+0x11c>)
 8002090:	2200      	movs	r2, #0
 8002092:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002094:	4b3c      	ldr	r3, [pc, #240]	@ (8002188 <MX_SAI1_Init+0x11c>)
 8002096:	2200      	movs	r2, #0
 8002098:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800209a:	4b3b      	ldr	r3, [pc, #236]	@ (8002188 <MX_SAI1_Init+0x11c>)
 800209c:	2200      	movs	r2, #0
 800209e:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80020a0:	4b39      	ldr	r3, [pc, #228]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 80020a6:	4b38      	ldr	r3, [pc, #224]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80020ac:	4b36      	ldr	r3, [pc, #216]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80020b2:	4b35      	ldr	r3, [pc, #212]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020b4:	4a36      	ldr	r2, [pc, #216]	@ (8002190 <MX_SAI1_Init+0x124>)
 80020b6:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80020b8:	4b33      	ldr	r3, [pc, #204]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 80020be:	4b32      	ldr	r3, [pc, #200]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 80020c4:	4b30      	ldr	r3, [pc, #192]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80020ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 80020d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 0;
 80020d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020da:	2200      	movs	r2, #0
 80020dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80020de:	4b2a      	ldr	r3, [pc, #168]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020e4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 80020e6:	4b28      	ldr	r3, [pc, #160]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020e8:	2208      	movs	r2, #8
 80020ea:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80020ec:	4b26      	ldr	r3, [pc, #152]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80020f2:	4b25      	ldr	r3, [pc, #148]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80020f8:	4b23      	ldr	r3, [pc, #140]	@ (8002188 <MX_SAI1_Init+0x11c>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80020fe:	4b22      	ldr	r3, [pc, #136]	@ (8002188 <MX_SAI1_Init+0x11c>)
 8002100:	2200      	movs	r2, #0
 8002102:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8002104:	4b20      	ldr	r3, [pc, #128]	@ (8002188 <MX_SAI1_Init+0x11c>)
 8002106:	2200      	movs	r2, #0
 8002108:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800210a:	4b1f      	ldr	r3, [pc, #124]	@ (8002188 <MX_SAI1_Init+0x11c>)
 800210c:	2200      	movs	r2, #0
 800210e:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8002110:	4b1d      	ldr	r3, [pc, #116]	@ (8002188 <MX_SAI1_Init+0x11c>)
 8002112:	2201      	movs	r2, #1
 8002114:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8002116:	4b1c      	ldr	r3, [pc, #112]	@ (8002188 <MX_SAI1_Init+0x11c>)
 8002118:	2200      	movs	r2, #0
 800211a:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 800211c:	481a      	ldr	r0, [pc, #104]	@ (8002188 <MX_SAI1_Init+0x11c>)
 800211e:	f006 fb43 	bl	80087a8 <HAL_SAI_Init>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 8002128:	f000 fc98 	bl	8002a5c <Error_Handler>
  }
  hsai_BlockA1.Instance = SAI1_Block_A;
 800212c:	4b19      	ldr	r3, [pc, #100]	@ (8002194 <MX_SAI1_Init+0x128>)
 800212e:	4a1a      	ldr	r2, [pc, #104]	@ (8002198 <MX_SAI1_Init+0x12c>)
 8002130:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8002132:	4b18      	ldr	r3, [pc, #96]	@ (8002194 <MX_SAI1_Init+0x128>)
 8002134:	2200      	movs	r2, #0
 8002136:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002138:	4b16      	ldr	r3, [pc, #88]	@ (8002194 <MX_SAI1_Init+0x128>)
 800213a:	2200      	movs	r2, #0
 800213c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800213e:	4b15      	ldr	r3, [pc, #84]	@ (8002194 <MX_SAI1_Init+0x128>)
 8002140:	2200      	movs	r2, #0
 8002142:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002144:	4b13      	ldr	r3, [pc, #76]	@ (8002194 <MX_SAI1_Init+0x128>)
 8002146:	2200      	movs	r2, #0
 8002148:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800214a:	4b12      	ldr	r3, [pc, #72]	@ (8002194 <MX_SAI1_Init+0x128>)
 800214c:	2200      	movs	r2, #0
 800214e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002150:	4b10      	ldr	r3, [pc, #64]	@ (8002194 <MX_SAI1_Init+0x128>)
 8002152:	4a0f      	ldr	r2, [pc, #60]	@ (8002190 <MX_SAI1_Init+0x124>)
 8002154:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002156:	4b0f      	ldr	r3, [pc, #60]	@ (8002194 <MX_SAI1_Init+0x128>)
 8002158:	2200      	movs	r2, #0
 800215a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800215c:	4b0d      	ldr	r3, [pc, #52]	@ (8002194 <MX_SAI1_Init+0x128>)
 800215e:	2200      	movs	r2, #0
 8002160:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002162:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <MX_SAI1_Init+0x128>)
 8002164:	2200      	movs	r2, #0
 8002166:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002168:	4b0a      	ldr	r3, [pc, #40]	@ (8002194 <MX_SAI1_Init+0x128>)
 800216a:	2200      	movs	r2, #0
 800216c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 800216e:	2302      	movs	r3, #2
 8002170:	2200      	movs	r2, #0
 8002172:	2100      	movs	r1, #0
 8002174:	4807      	ldr	r0, [pc, #28]	@ (8002194 <MX_SAI1_Init+0x128>)
 8002176:	f006 fae5 	bl	8008744 <HAL_SAI_InitProtocol>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_SAI1_Init+0x118>
  {
    Error_Handler();
 8002180:	f000 fc6c 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8002184:	bf00      	nop
 8002186:	bd80      	pop	{r7, pc}
 8002188:	2000057c 	.word	0x2000057c
 800218c:	40015424 	.word	0x40015424
 8002190:	0002ee00 	.word	0x0002ee00
 8002194:	20000610 	.word	0x20000610
 8002198:	40015404 	.word	0x40015404

0800219c <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 80021a0:	4b2f      	ldr	r3, [pc, #188]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021a2:	4a30      	ldr	r2, [pc, #192]	@ (8002264 <MX_SAI2_Init+0xc8>)
 80021a4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 80021a6:	4b2e      	ldr	r3, [pc, #184]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80021ac:	4b2c      	ldr	r3, [pc, #176]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 80021b2:	4b2b      	ldr	r3, [pc, #172]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021b4:	2240      	movs	r2, #64	@ 0x40
 80021b6:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80021b8:	4b29      	ldr	r3, [pc, #164]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80021be:	4b28      	ldr	r3, [pc, #160]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80021c4:	4b26      	ldr	r3, [pc, #152]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80021ca:	4b25      	ldr	r3, [pc, #148]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80021d0:	4b23      	ldr	r3, [pc, #140]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 80021d6:	4b22      	ldr	r3, [pc, #136]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021d8:	2200      	movs	r2, #0
 80021da:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80021dc:	4b20      	ldr	r3, [pc, #128]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021de:	2200      	movs	r2, #0
 80021e0:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80021e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021e4:	4a20      	ldr	r2, [pc, #128]	@ (8002268 <MX_SAI2_Init+0xcc>)
 80021e6:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80021e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 80021ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 80021f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80021fa:	4b19      	ldr	r3, [pc, #100]	@ (8002260 <MX_SAI2_Init+0xc4>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 8002200:	4b17      	ldr	r3, [pc, #92]	@ (8002260 <MX_SAI2_Init+0xc4>)
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 0;
 8002208:	4b15      	ldr	r3, [pc, #84]	@ (8002260 <MX_SAI2_Init+0xc4>)
 800220a:	2200      	movs	r2, #0
 800220c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800220e:	4b14      	ldr	r3, [pc, #80]	@ (8002260 <MX_SAI2_Init+0xc4>)
 8002210:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002214:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8002216:	4b12      	ldr	r3, [pc, #72]	@ (8002260 <MX_SAI2_Init+0xc4>)
 8002218:	2208      	movs	r2, #8
 800221a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 800221c:	4b10      	ldr	r3, [pc, #64]	@ (8002260 <MX_SAI2_Init+0xc4>)
 800221e:	2201      	movs	r2, #1
 8002220:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8002222:	4b0f      	ldr	r3, [pc, #60]	@ (8002260 <MX_SAI2_Init+0xc4>)
 8002224:	2200      	movs	r2, #0
 8002226:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002228:	4b0d      	ldr	r3, [pc, #52]	@ (8002260 <MX_SAI2_Init+0xc4>)
 800222a:	2200      	movs	r2, #0
 800222c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800222e:	4b0c      	ldr	r3, [pc, #48]	@ (8002260 <MX_SAI2_Init+0xc4>)
 8002230:	2200      	movs	r2, #0
 8002232:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8002234:	4b0a      	ldr	r3, [pc, #40]	@ (8002260 <MX_SAI2_Init+0xc4>)
 8002236:	2200      	movs	r2, #0
 8002238:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800223a:	4b09      	ldr	r3, [pc, #36]	@ (8002260 <MX_SAI2_Init+0xc4>)
 800223c:	2200      	movs	r2, #0
 800223e:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8002240:	4b07      	ldr	r3, [pc, #28]	@ (8002260 <MX_SAI2_Init+0xc4>)
 8002242:	2201      	movs	r2, #1
 8002244:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8002246:	4b06      	ldr	r3, [pc, #24]	@ (8002260 <MX_SAI2_Init+0xc4>)
 8002248:	2200      	movs	r2, #0
 800224a:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 800224c:	4804      	ldr	r0, [pc, #16]	@ (8002260 <MX_SAI2_Init+0xc4>)
 800224e:	f006 faab 	bl	80087a8 <HAL_SAI_Init>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_SAI2_Init+0xc0>
  {
    Error_Handler();
 8002258:	f000 fc00 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}
 8002260:	200006a4 	.word	0x200006a4
 8002264:	40015804 	.word	0x40015804
 8002268:	0002ee00 	.word	0x0002ee00

0800226c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002270:	4b1b      	ldr	r3, [pc, #108]	@ (80022e0 <MX_SPI1_Init+0x74>)
 8002272:	4a1c      	ldr	r2, [pc, #112]	@ (80022e4 <MX_SPI1_Init+0x78>)
 8002274:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002276:	4b1a      	ldr	r3, [pc, #104]	@ (80022e0 <MX_SPI1_Init+0x74>)
 8002278:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800227c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800227e:	4b18      	ldr	r3, [pc, #96]	@ (80022e0 <MX_SPI1_Init+0x74>)
 8002280:	2200      	movs	r2, #0
 8002282:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002284:	4b16      	ldr	r3, [pc, #88]	@ (80022e0 <MX_SPI1_Init+0x74>)
 8002286:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800228a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800228c:	4b14      	ldr	r3, [pc, #80]	@ (80022e0 <MX_SPI1_Init+0x74>)
 800228e:	2200      	movs	r2, #0
 8002290:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002292:	4b13      	ldr	r3, [pc, #76]	@ (80022e0 <MX_SPI1_Init+0x74>)
 8002294:	2200      	movs	r2, #0
 8002296:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002298:	4b11      	ldr	r3, [pc, #68]	@ (80022e0 <MX_SPI1_Init+0x74>)
 800229a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800229e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80022a0:	4b0f      	ldr	r3, [pc, #60]	@ (80022e0 <MX_SPI1_Init+0x74>)
 80022a2:	2218      	movs	r2, #24
 80022a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022a6:	4b0e      	ldr	r3, [pc, #56]	@ (80022e0 <MX_SPI1_Init+0x74>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022ac:	4b0c      	ldr	r3, [pc, #48]	@ (80022e0 <MX_SPI1_Init+0x74>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022b2:	4b0b      	ldr	r3, [pc, #44]	@ (80022e0 <MX_SPI1_Init+0x74>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80022b8:	4b09      	ldr	r3, [pc, #36]	@ (80022e0 <MX_SPI1_Init+0x74>)
 80022ba:	2207      	movs	r2, #7
 80022bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80022be:	4b08      	ldr	r3, [pc, #32]	@ (80022e0 <MX_SPI1_Init+0x74>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80022c4:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <MX_SPI1_Init+0x74>)
 80022c6:	2208      	movs	r2, #8
 80022c8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022ca:	4805      	ldr	r0, [pc, #20]	@ (80022e0 <MX_SPI1_Init+0x74>)
 80022cc:	f006 fdb8 	bl	8008e40 <HAL_SPI_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80022d6:	f000 fbc1 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000738 	.word	0x20000738
 80022e4:	40013000 	.word	0x40013000

080022e8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80022ec:	4b1b      	ldr	r3, [pc, #108]	@ (800235c <MX_SPI3_Init+0x74>)
 80022ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002360 <MX_SPI3_Init+0x78>)
 80022f0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80022f2:	4b1a      	ldr	r3, [pc, #104]	@ (800235c <MX_SPI3_Init+0x74>)
 80022f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022f8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80022fa:	4b18      	ldr	r3, [pc, #96]	@ (800235c <MX_SPI3_Init+0x74>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8002300:	4b16      	ldr	r3, [pc, #88]	@ (800235c <MX_SPI3_Init+0x74>)
 8002302:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002306:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002308:	4b14      	ldr	r3, [pc, #80]	@ (800235c <MX_SPI3_Init+0x74>)
 800230a:	2200      	movs	r2, #0
 800230c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800230e:	4b13      	ldr	r3, [pc, #76]	@ (800235c <MX_SPI3_Init+0x74>)
 8002310:	2200      	movs	r2, #0
 8002312:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002314:	4b11      	ldr	r3, [pc, #68]	@ (800235c <MX_SPI3_Init+0x74>)
 8002316:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800231a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800231c:	4b0f      	ldr	r3, [pc, #60]	@ (800235c <MX_SPI3_Init+0x74>)
 800231e:	2200      	movs	r2, #0
 8002320:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002322:	4b0e      	ldr	r3, [pc, #56]	@ (800235c <MX_SPI3_Init+0x74>)
 8002324:	2200      	movs	r2, #0
 8002326:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002328:	4b0c      	ldr	r3, [pc, #48]	@ (800235c <MX_SPI3_Init+0x74>)
 800232a:	2200      	movs	r2, #0
 800232c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800232e:	4b0b      	ldr	r3, [pc, #44]	@ (800235c <MX_SPI3_Init+0x74>)
 8002330:	2200      	movs	r2, #0
 8002332:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002334:	4b09      	ldr	r3, [pc, #36]	@ (800235c <MX_SPI3_Init+0x74>)
 8002336:	2207      	movs	r2, #7
 8002338:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800233a:	4b08      	ldr	r3, [pc, #32]	@ (800235c <MX_SPI3_Init+0x74>)
 800233c:	2200      	movs	r2, #0
 800233e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002340:	4b06      	ldr	r3, [pc, #24]	@ (800235c <MX_SPI3_Init+0x74>)
 8002342:	2208      	movs	r2, #8
 8002344:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002346:	4805      	ldr	r0, [pc, #20]	@ (800235c <MX_SPI3_Init+0x74>)
 8002348:	f006 fd7a 	bl	8008e40 <HAL_SPI_Init>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002352:	f000 fb83 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	2000079c 	.word	0x2000079c
 8002360:	40003c00 	.word	0x40003c00

08002364 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b09c      	sub	sp, #112	@ 0x70
 8002368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800236a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	605a      	str	r2, [r3, #4]
 8002374:	609a      	str	r2, [r3, #8]
 8002376:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002378:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8002384:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	605a      	str	r2, [r3, #4]
 800238e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002390:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]
 800239e:	611a      	str	r2, [r3, #16]
 80023a0:	615a      	str	r2, [r3, #20]
 80023a2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80023a4:	463b      	mov	r3, r7
 80023a6:	222c      	movs	r2, #44	@ 0x2c
 80023a8:	2100      	movs	r1, #0
 80023aa:	4618      	mov	r0, r3
 80023ac:	f00b faf8 	bl	800d9a0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80023b0:	4b61      	ldr	r3, [pc, #388]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80023b2:	4a62      	ldr	r2, [pc, #392]	@ (800253c <MX_TIM1_Init+0x1d8>)
 80023b4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 27000;
 80023b6:	4b60      	ldr	r3, [pc, #384]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80023b8:	f646 1278 	movw	r2, #27000	@ 0x6978
 80023bc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023be:	4b5e      	ldr	r3, [pc, #376]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 39999;
 80023c4:	4b5c      	ldr	r3, [pc, #368]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80023c6:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 80023ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023cc:	4b5a      	ldr	r3, [pc, #360]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80023d2:	4b59      	ldr	r3, [pc, #356]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023d8:	4b57      	ldr	r3, [pc, #348]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80023da:	2200      	movs	r2, #0
 80023dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80023de:	4856      	ldr	r0, [pc, #344]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80023e0:	f007 f8aa 	bl	8009538 <HAL_TIM_Base_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80023ea:	f000 fb37 	bl	8002a5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023f2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80023f4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80023f8:	4619      	mov	r1, r3
 80023fa:	484f      	ldr	r0, [pc, #316]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80023fc:	f007 fbd2 	bl	8009ba4 <HAL_TIM_ConfigClockSource>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002406:	f000 fb29 	bl	8002a5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800240a:	484b      	ldr	r0, [pc, #300]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 800240c:	f007 f95c 	bl	80096c8 <HAL_TIM_PWM_Init>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8002416:	f000 fb21 	bl	8002a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800241a:	2300      	movs	r3, #0
 800241c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800241e:	2300      	movs	r3, #0
 8002420:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002422:	2300      	movs	r3, #0
 8002424:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002426:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800242a:	4619      	mov	r1, r3
 800242c:	4842      	ldr	r0, [pc, #264]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 800242e:	f008 f8b5 	bl	800a59c <HAL_TIMEx_MasterConfigSynchronization>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 8002438:	f000 fb10 	bl	8002a5c <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 800243c:	2301      	movs	r3, #1
 800243e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8002440:	2301      	movs	r3, #1
 8002442:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8002444:	2300      	movs	r3, #0
 8002446:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8002448:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800244c:	461a      	mov	r2, r3
 800244e:	2101      	movs	r1, #1
 8002450:	4839      	ldr	r0, [pc, #228]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 8002452:	f008 f9a9 	bl	800a7a8 <HAL_TIMEx_ConfigBreakInput>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 800245c:	f000 fafe 	bl	8002a5c <Error_Handler>
  }
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8002460:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002464:	461a      	mov	r2, r3
 8002466:	2102      	movs	r1, #2
 8002468:	4833      	ldr	r0, [pc, #204]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 800246a:	f008 f99d 	bl	800a7a8 <HAL_TIMEx_ConfigBreakInput>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8002474:	f000 faf2 	bl	8002a5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002478:	2360      	movs	r3, #96	@ 0x60
 800247a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002480:	2300      	movs	r3, #0
 8002482:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002484:	2300      	movs	r3, #0
 8002486:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002488:	2300      	movs	r3, #0
 800248a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800248c:	2300      	movs	r3, #0
 800248e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002490:	2300      	movs	r3, #0
 8002492:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002494:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002498:	2200      	movs	r2, #0
 800249a:	4619      	mov	r1, r3
 800249c:	4826      	ldr	r0, [pc, #152]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 800249e:	f007 fa6d 	bl	800997c <HAL_TIM_PWM_ConfigChannel>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 80024a8:	f000 fad8 	bl	8002a5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80024ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024b0:	2204      	movs	r2, #4
 80024b2:	4619      	mov	r1, r3
 80024b4:	4820      	ldr	r0, [pc, #128]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80024b6:	f007 fa61 	bl	800997c <HAL_TIM_PWM_ConfigChannel>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 80024c0:	f000 facc 	bl	8002a5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80024c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024c8:	2208      	movs	r2, #8
 80024ca:	4619      	mov	r1, r3
 80024cc:	481a      	ldr	r0, [pc, #104]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 80024ce:	f007 fa55 	bl	800997c <HAL_TIM_PWM_ConfigChannel>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <MX_TIM1_Init+0x178>
  {
    Error_Handler();
 80024d8:	f000 fac0 	bl	8002a5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80024dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024e0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80024e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024e6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024e8:	2300      	movs	r3, #0
 80024ea:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80024ec:	2300      	movs	r3, #0
 80024ee:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80024f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024f4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80024f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024fa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80024fc:	2300      	movs	r3, #0
 80024fe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8002500:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002504:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002506:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800250a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 800250c:	2300      	movs	r3, #0
 800250e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002510:	2300      	movs	r3, #0
 8002512:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002514:	463b      	mov	r3, r7
 8002516:	4619      	mov	r1, r3
 8002518:	4807      	ldr	r0, [pc, #28]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 800251a:	f008 f8c7 	bl	800a6ac <HAL_TIMEx_ConfigBreakDeadTime>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_TIM1_Init+0x1c4>
  {
    Error_Handler();
 8002524:	f000 fa9a 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002528:	4803      	ldr	r0, [pc, #12]	@ (8002538 <MX_TIM1_Init+0x1d4>)
 800252a:	f000 fe6b 	bl	8003204 <HAL_TIM_MspPostInit>

}
 800252e:	bf00      	nop
 8002530:	3770      	adds	r7, #112	@ 0x70
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000800 	.word	0x20000800
 800253c:	40012c00 	.word	0x40012c00

08002540 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b08a      	sub	sp, #40	@ 0x28
 8002544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002546:	f107 031c 	add.w	r3, r7, #28
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002552:	463b      	mov	r3, r7
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
 8002560:	615a      	str	r2, [r3, #20]
 8002562:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002564:	4b27      	ldr	r3, [pc, #156]	@ (8002604 <MX_TIM2_Init+0xc4>)
 8002566:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800256a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800256c:	4b25      	ldr	r3, [pc, #148]	@ (8002604 <MX_TIM2_Init+0xc4>)
 800256e:	2200      	movs	r2, #0
 8002570:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002572:	4b24      	ldr	r3, [pc, #144]	@ (8002604 <MX_TIM2_Init+0xc4>)
 8002574:	2200      	movs	r2, #0
 8002576:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002578:	4b22      	ldr	r3, [pc, #136]	@ (8002604 <MX_TIM2_Init+0xc4>)
 800257a:	f04f 32ff 	mov.w	r2, #4294967295
 800257e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002580:	4b20      	ldr	r3, [pc, #128]	@ (8002604 <MX_TIM2_Init+0xc4>)
 8002582:	2200      	movs	r2, #0
 8002584:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002586:	4b1f      	ldr	r3, [pc, #124]	@ (8002604 <MX_TIM2_Init+0xc4>)
 8002588:	2200      	movs	r2, #0
 800258a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800258c:	481d      	ldr	r0, [pc, #116]	@ (8002604 <MX_TIM2_Init+0xc4>)
 800258e:	f007 f89b 	bl	80096c8 <HAL_TIM_PWM_Init>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8002598:	f000 fa60 	bl	8002a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800259c:	2300      	movs	r3, #0
 800259e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025a0:	2300      	movs	r3, #0
 80025a2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025a4:	f107 031c 	add.w	r3, r7, #28
 80025a8:	4619      	mov	r1, r3
 80025aa:	4816      	ldr	r0, [pc, #88]	@ (8002604 <MX_TIM2_Init+0xc4>)
 80025ac:	f007 fff6 	bl	800a59c <HAL_TIMEx_MasterConfigSynchronization>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80025b6:	f000 fa51 	bl	8002a5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025ba:	2360      	movs	r3, #96	@ 0x60
 80025bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80025be:	2300      	movs	r3, #0
 80025c0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025c2:	2300      	movs	r3, #0
 80025c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025c6:	2300      	movs	r3, #0
 80025c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025ca:	463b      	mov	r3, r7
 80025cc:	2200      	movs	r2, #0
 80025ce:	4619      	mov	r1, r3
 80025d0:	480c      	ldr	r0, [pc, #48]	@ (8002604 <MX_TIM2_Init+0xc4>)
 80025d2:	f007 f9d3 	bl	800997c <HAL_TIM_PWM_ConfigChannel>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80025dc:	f000 fa3e 	bl	8002a5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025e0:	463b      	mov	r3, r7
 80025e2:	2208      	movs	r2, #8
 80025e4:	4619      	mov	r1, r3
 80025e6:	4807      	ldr	r0, [pc, #28]	@ (8002604 <MX_TIM2_Init+0xc4>)
 80025e8:	f007 f9c8 	bl	800997c <HAL_TIM_PWM_ConfigChannel>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80025f2:	f000 fa33 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80025f6:	4803      	ldr	r0, [pc, #12]	@ (8002604 <MX_TIM2_Init+0xc4>)
 80025f8:	f000 fe04 	bl	8003204 <HAL_TIM_MspPostInit>

}
 80025fc:	bf00      	nop
 80025fe:	3728      	adds	r7, #40	@ 0x28
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	2000084c 	.word	0x2000084c

08002608 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08a      	sub	sp, #40	@ 0x28
 800260c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800260e:	f107 031c 	add.w	r3, r7, #28
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	605a      	str	r2, [r3, #4]
 8002618:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800261a:	463b      	mov	r3, r7
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	605a      	str	r2, [r3, #4]
 8002622:	609a      	str	r2, [r3, #8]
 8002624:	60da      	str	r2, [r3, #12]
 8002626:	611a      	str	r2, [r3, #16]
 8002628:	615a      	str	r2, [r3, #20]
 800262a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800262c:	4b27      	ldr	r3, [pc, #156]	@ (80026cc <MX_TIM3_Init+0xc4>)
 800262e:	4a28      	ldr	r2, [pc, #160]	@ (80026d0 <MX_TIM3_Init+0xc8>)
 8002630:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002632:	4b26      	ldr	r3, [pc, #152]	@ (80026cc <MX_TIM3_Init+0xc4>)
 8002634:	2200      	movs	r2, #0
 8002636:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002638:	4b24      	ldr	r3, [pc, #144]	@ (80026cc <MX_TIM3_Init+0xc4>)
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800263e:	4b23      	ldr	r3, [pc, #140]	@ (80026cc <MX_TIM3_Init+0xc4>)
 8002640:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002644:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002646:	4b21      	ldr	r3, [pc, #132]	@ (80026cc <MX_TIM3_Init+0xc4>)
 8002648:	2200      	movs	r2, #0
 800264a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800264c:	4b1f      	ldr	r3, [pc, #124]	@ (80026cc <MX_TIM3_Init+0xc4>)
 800264e:	2200      	movs	r2, #0
 8002650:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002652:	481e      	ldr	r0, [pc, #120]	@ (80026cc <MX_TIM3_Init+0xc4>)
 8002654:	f007 f838 	bl	80096c8 <HAL_TIM_PWM_Init>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800265e:	f000 f9fd 	bl	8002a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002662:	2300      	movs	r3, #0
 8002664:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002666:	2300      	movs	r3, #0
 8002668:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800266a:	f107 031c 	add.w	r3, r7, #28
 800266e:	4619      	mov	r1, r3
 8002670:	4816      	ldr	r0, [pc, #88]	@ (80026cc <MX_TIM3_Init+0xc4>)
 8002672:	f007 ff93 	bl	800a59c <HAL_TIMEx_MasterConfigSynchronization>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800267c:	f000 f9ee 	bl	8002a5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002680:	2360      	movs	r3, #96	@ 0x60
 8002682:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002684:	2300      	movs	r3, #0
 8002686:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002688:	2300      	movs	r3, #0
 800268a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800268c:	2300      	movs	r3, #0
 800268e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002690:	463b      	mov	r3, r7
 8002692:	2204      	movs	r2, #4
 8002694:	4619      	mov	r1, r3
 8002696:	480d      	ldr	r0, [pc, #52]	@ (80026cc <MX_TIM3_Init+0xc4>)
 8002698:	f007 f970 	bl	800997c <HAL_TIM_PWM_ConfigChannel>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80026a2:	f000 f9db 	bl	8002a5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026a6:	463b      	mov	r3, r7
 80026a8:	2208      	movs	r2, #8
 80026aa:	4619      	mov	r1, r3
 80026ac:	4807      	ldr	r0, [pc, #28]	@ (80026cc <MX_TIM3_Init+0xc4>)
 80026ae:	f007 f965 	bl	800997c <HAL_TIM_PWM_ConfigChannel>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80026b8:	f000 f9d0 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80026bc:	4803      	ldr	r0, [pc, #12]	@ (80026cc <MX_TIM3_Init+0xc4>)
 80026be:	f000 fda1 	bl	8003204 <HAL_TIM_MspPostInit>

}
 80026c2:	bf00      	nop
 80026c4:	3728      	adds	r7, #40	@ 0x28
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	20000898 	.word	0x20000898
 80026d0:	40000400 	.word	0x40000400

080026d4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b08a      	sub	sp, #40	@ 0x28
 80026d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026da:	f107 031c 	add.w	r3, r7, #28
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	605a      	str	r2, [r3, #4]
 80026e4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026e6:	463b      	mov	r3, r7
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	605a      	str	r2, [r3, #4]
 80026ee:	609a      	str	r2, [r3, #8]
 80026f0:	60da      	str	r2, [r3, #12]
 80026f2:	611a      	str	r2, [r3, #16]
 80026f4:	615a      	str	r2, [r3, #20]
 80026f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026f8:	4b27      	ldr	r3, [pc, #156]	@ (8002798 <MX_TIM4_Init+0xc4>)
 80026fa:	4a28      	ldr	r2, [pc, #160]	@ (800279c <MX_TIM4_Init+0xc8>)
 80026fc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80026fe:	4b26      	ldr	r3, [pc, #152]	@ (8002798 <MX_TIM4_Init+0xc4>)
 8002700:	2200      	movs	r2, #0
 8002702:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002704:	4b24      	ldr	r3, [pc, #144]	@ (8002798 <MX_TIM4_Init+0xc4>)
 8002706:	2200      	movs	r2, #0
 8002708:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800270a:	4b23      	ldr	r3, [pc, #140]	@ (8002798 <MX_TIM4_Init+0xc4>)
 800270c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002710:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002712:	4b21      	ldr	r3, [pc, #132]	@ (8002798 <MX_TIM4_Init+0xc4>)
 8002714:	2200      	movs	r2, #0
 8002716:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002718:	4b1f      	ldr	r3, [pc, #124]	@ (8002798 <MX_TIM4_Init+0xc4>)
 800271a:	2200      	movs	r2, #0
 800271c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800271e:	481e      	ldr	r0, [pc, #120]	@ (8002798 <MX_TIM4_Init+0xc4>)
 8002720:	f006 ffd2 	bl	80096c8 <HAL_TIM_PWM_Init>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800272a:	f000 f997 	bl	8002a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800272e:	2300      	movs	r3, #0
 8002730:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002732:	2300      	movs	r3, #0
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002736:	f107 031c 	add.w	r3, r7, #28
 800273a:	4619      	mov	r1, r3
 800273c:	4816      	ldr	r0, [pc, #88]	@ (8002798 <MX_TIM4_Init+0xc4>)
 800273e:	f007 ff2d 	bl	800a59c <HAL_TIMEx_MasterConfigSynchronization>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002748:	f000 f988 	bl	8002a5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800274c:	2360      	movs	r3, #96	@ 0x60
 800274e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002750:	2300      	movs	r3, #0
 8002752:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002754:	2300      	movs	r3, #0
 8002756:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002758:	2300      	movs	r3, #0
 800275a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800275c:	463b      	mov	r3, r7
 800275e:	2208      	movs	r2, #8
 8002760:	4619      	mov	r1, r3
 8002762:	480d      	ldr	r0, [pc, #52]	@ (8002798 <MX_TIM4_Init+0xc4>)
 8002764:	f007 f90a 	bl	800997c <HAL_TIM_PWM_ConfigChannel>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 800276e:	f000 f975 	bl	8002a5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002772:	463b      	mov	r3, r7
 8002774:	220c      	movs	r2, #12
 8002776:	4619      	mov	r1, r3
 8002778:	4807      	ldr	r0, [pc, #28]	@ (8002798 <MX_TIM4_Init+0xc4>)
 800277a:	f007 f8ff 	bl	800997c <HAL_TIM_PWM_ConfigChannel>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002784:	f000 f96a 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002788:	4803      	ldr	r0, [pc, #12]	@ (8002798 <MX_TIM4_Init+0xc4>)
 800278a:	f000 fd3b 	bl	8003204 <HAL_TIM_MspPostInit>

}
 800278e:	bf00      	nop
 8002790:	3728      	adds	r7, #40	@ 0x28
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	200008e4 	.word	0x200008e4
 800279c:	40000800 	.word	0x40000800

080027a0 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b096      	sub	sp, #88	@ 0x58
 80027a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027a6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80027aa:	2200      	movs	r2, #0
 80027ac:	601a      	str	r2, [r3, #0]
 80027ae:	605a      	str	r2, [r3, #4]
 80027b0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027b2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	605a      	str	r2, [r3, #4]
 80027bc:	609a      	str	r2, [r3, #8]
 80027be:	60da      	str	r2, [r3, #12]
 80027c0:	611a      	str	r2, [r3, #16]
 80027c2:	615a      	str	r2, [r3, #20]
 80027c4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80027c6:	1d3b      	adds	r3, r7, #4
 80027c8:	222c      	movs	r2, #44	@ 0x2c
 80027ca:	2100      	movs	r1, #0
 80027cc:	4618      	mov	r0, r3
 80027ce:	f00b f8e7 	bl	800d9a0 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80027d2:	4b33      	ldr	r3, [pc, #204]	@ (80028a0 <MX_TIM15_Init+0x100>)
 80027d4:	4a33      	ldr	r2, [pc, #204]	@ (80028a4 <MX_TIM15_Init+0x104>)
 80027d6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 80027d8:	4b31      	ldr	r3, [pc, #196]	@ (80028a0 <MX_TIM15_Init+0x100>)
 80027da:	2200      	movs	r2, #0
 80027dc:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027de:	4b30      	ldr	r3, [pc, #192]	@ (80028a0 <MX_TIM15_Init+0x100>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80027e4:	4b2e      	ldr	r3, [pc, #184]	@ (80028a0 <MX_TIM15_Init+0x100>)
 80027e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027ea:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ec:	4b2c      	ldr	r3, [pc, #176]	@ (80028a0 <MX_TIM15_Init+0x100>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80027f2:	4b2b      	ldr	r3, [pc, #172]	@ (80028a0 <MX_TIM15_Init+0x100>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027f8:	4b29      	ldr	r3, [pc, #164]	@ (80028a0 <MX_TIM15_Init+0x100>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80027fe:	4828      	ldr	r0, [pc, #160]	@ (80028a0 <MX_TIM15_Init+0x100>)
 8002800:	f006 ff62 	bl	80096c8 <HAL_TIM_PWM_Init>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 800280a:	f000 f927 	bl	8002a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800280e:	2300      	movs	r3, #0
 8002810:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002812:	2300      	movs	r3, #0
 8002814:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002816:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800281a:	4619      	mov	r1, r3
 800281c:	4820      	ldr	r0, [pc, #128]	@ (80028a0 <MX_TIM15_Init+0x100>)
 800281e:	f007 febd 	bl	800a59c <HAL_TIMEx_MasterConfigSynchronization>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8002828:	f000 f918 	bl	8002a5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800282c:	2360      	movs	r3, #96	@ 0x60
 800282e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002830:	2300      	movs	r3, #0
 8002832:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002834:	2300      	movs	r3, #0
 8002836:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002838:	2300      	movs	r3, #0
 800283a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800283c:	2300      	movs	r3, #0
 800283e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002840:	2300      	movs	r3, #0
 8002842:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002844:	2300      	movs	r3, #0
 8002846:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002848:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800284c:	2200      	movs	r2, #0
 800284e:	4619      	mov	r1, r3
 8002850:	4813      	ldr	r0, [pc, #76]	@ (80028a0 <MX_TIM15_Init+0x100>)
 8002852:	f007 f893 	bl	800997c <HAL_TIM_PWM_ConfigChannel>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 800285c:	f000 f8fe 	bl	8002a5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002860:	2300      	movs	r3, #0
 8002862:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002864:	2300      	movs	r3, #0
 8002866:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002868:	2300      	movs	r3, #0
 800286a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800286c:	2300      	movs	r3, #0
 800286e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002874:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002878:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800287a:	2300      	movs	r3, #0
 800287c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800287e:	1d3b      	adds	r3, r7, #4
 8002880:	4619      	mov	r1, r3
 8002882:	4807      	ldr	r0, [pc, #28]	@ (80028a0 <MX_TIM15_Init+0x100>)
 8002884:	f007 ff12 	bl	800a6ac <HAL_TIMEx_ConfigBreakDeadTime>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 800288e:	f000 f8e5 	bl	8002a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002892:	4803      	ldr	r0, [pc, #12]	@ (80028a0 <MX_TIM15_Init+0x100>)
 8002894:	f000 fcb6 	bl	8003204 <HAL_TIM_MspPostInit>

}
 8002898:	bf00      	nop
 800289a:	3758      	adds	r7, #88	@ 0x58
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	20000930 	.word	0x20000930
 80028a4:	40014000 	.word	0x40014000

080028a8 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
	...

080028b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08e      	sub	sp, #56	@ 0x38
 80028bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	605a      	str	r2, [r3, #4]
 80028c8:	609a      	str	r2, [r3, #8]
 80028ca:	60da      	str	r2, [r3, #12]
 80028cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028ce:	4b58      	ldr	r3, [pc, #352]	@ (8002a30 <MX_GPIO_Init+0x178>)
 80028d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028d2:	4a57      	ldr	r2, [pc, #348]	@ (8002a30 <MX_GPIO_Init+0x178>)
 80028d4:	f043 0310 	orr.w	r3, r3, #16
 80028d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028da:	4b55      	ldr	r3, [pc, #340]	@ (8002a30 <MX_GPIO_Init+0x178>)
 80028dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028de:	f003 0310 	and.w	r3, r3, #16
 80028e2:	623b      	str	r3, [r7, #32]
 80028e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028e6:	4b52      	ldr	r3, [pc, #328]	@ (8002a30 <MX_GPIO_Init+0x178>)
 80028e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ea:	4a51      	ldr	r2, [pc, #324]	@ (8002a30 <MX_GPIO_Init+0x178>)
 80028ec:	f043 0304 	orr.w	r3, r3, #4
 80028f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028f2:	4b4f      	ldr	r3, [pc, #316]	@ (8002a30 <MX_GPIO_Init+0x178>)
 80028f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028f6:	f003 0304 	and.w	r3, r3, #4
 80028fa:	61fb      	str	r3, [r7, #28]
 80028fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80028fe:	4b4c      	ldr	r3, [pc, #304]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002902:	4a4b      	ldr	r2, [pc, #300]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002904:	f043 0320 	orr.w	r3, r3, #32
 8002908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800290a:	4b49      	ldr	r3, [pc, #292]	@ (8002a30 <MX_GPIO_Init+0x178>)
 800290c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800290e:	f003 0320 	and.w	r3, r3, #32
 8002912:	61bb      	str	r3, [r7, #24]
 8002914:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002916:	4b46      	ldr	r3, [pc, #280]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800291a:	4a45      	ldr	r2, [pc, #276]	@ (8002a30 <MX_GPIO_Init+0x178>)
 800291c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002920:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002922:	4b43      	ldr	r3, [pc, #268]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800292a:	617b      	str	r3, [r7, #20]
 800292c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800292e:	4b40      	ldr	r3, [pc, #256]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002932:	4a3f      	ldr	r2, [pc, #252]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800293a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a30 <MX_GPIO_Init+0x178>)
 800293c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	613b      	str	r3, [r7, #16]
 8002944:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002946:	4b3a      	ldr	r3, [pc, #232]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800294a:	4a39      	ldr	r2, [pc, #228]	@ (8002a30 <MX_GPIO_Init+0x178>)
 800294c:	f043 0302 	orr.w	r3, r3, #2
 8002950:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002952:	4b37      	ldr	r3, [pc, #220]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800295e:	4b34      	ldr	r3, [pc, #208]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002962:	4a33      	ldr	r2, [pc, #204]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002964:	f043 0308 	orr.w	r3, r3, #8
 8002968:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800296a:	4b31      	ldr	r3, [pc, #196]	@ (8002a30 <MX_GPIO_Init+0x178>)
 800296c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002976:	4b2e      	ldr	r3, [pc, #184]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297a:	4a2d      	ldr	r2, [pc, #180]	@ (8002a30 <MX_GPIO_Init+0x178>)
 800297c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002980:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002982:	4b2b      	ldr	r3, [pc, #172]	@ (8002a30 <MX_GPIO_Init+0x178>)
 8002984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002986:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800298a:	607b      	str	r3, [r7, #4]
 800298c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800298e:	f003 fa95 	bl	8005ebc <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002992:	2200      	movs	r2, #0
 8002994:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002998:	4826      	ldr	r0, [pc, #152]	@ (8002a34 <MX_GPIO_Init+0x17c>)
 800299a:	f002 fbb7 	bl	800510c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF12 PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800299e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80029a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a4:	2301      	movs	r3, #1
 80029a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ac:	2300      	movs	r3, #0
 80029ae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80029b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029b4:	4619      	mov	r1, r3
 80029b6:	481f      	ldr	r0, [pc, #124]	@ (8002a34 <MX_GPIO_Init+0x17c>)
 80029b8:	f002 fa16 	bl	8004de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80029bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80029c2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80029c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c8:	2300      	movs	r3, #0
 80029ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80029cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029d0:	4619      	mov	r1, r3
 80029d2:	4818      	ldr	r0, [pc, #96]	@ (8002a34 <MX_GPIO_Init+0x17c>)
 80029d4:	f002 fa08 	bl	8004de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80029d8:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80029dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029de:	2302      	movs	r3, #2
 80029e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e2:	2300      	movs	r3, #0
 80029e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e6:	2303      	movs	r3, #3
 80029e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80029ea:	230a      	movs	r3, #10
 80029ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029f2:	4619      	mov	r1, r3
 80029f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029f8:	f002 f9f6 	bl	8004de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80029fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a02:	2300      	movs	r3, #0
 8002a04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a0e:	4619      	mov	r1, r3
 8002a10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a14:	f002 f9e8 	bl	8004de8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002a18:	2200      	movs	r2, #0
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	2028      	movs	r0, #40	@ 0x28
 8002a1e:	f002 f8f2 	bl	8004c06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a22:	2028      	movs	r0, #40	@ 0x28
 8002a24:	f002 f90b 	bl	8004c3e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002a28:	bf00      	nop
 8002a2a:	3738      	adds	r7, #56	@ 0x38
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	40021000 	.word	0x40021000
 8002a34:	48001400 	.word	0x48001400

08002a38 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002a40:	1d39      	adds	r1, r7, #4
 8002a42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a46:	2201      	movs	r2, #1
 8002a48:	4803      	ldr	r0, [pc, #12]	@ (8002a58 <__io_putchar+0x20>)
 8002a4a:	f007 ffe1 	bl	800aa10 <HAL_UART_Transmit>
  return ch;
 8002a4e:	687b      	ldr	r3, [r7, #4]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	200003c0 	.word	0x200003c0

08002a5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a60:	b672      	cpsid	i
}
 8002a62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a64:	bf00      	nop
 8002a66:	e7fd      	b.n	8002a64 <Error_Handler+0x8>

08002a68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002aac <HAL_MspInit+0x44>)
 8002a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a72:	4a0e      	ldr	r2, [pc, #56]	@ (8002aac <HAL_MspInit+0x44>)
 8002a74:	f043 0301 	orr.w	r3, r3, #1
 8002a78:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002aac <HAL_MspInit+0x44>)
 8002a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	607b      	str	r3, [r7, #4]
 8002a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a86:	4b09      	ldr	r3, [pc, #36]	@ (8002aac <HAL_MspInit+0x44>)
 8002a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a8a:	4a08      	ldr	r2, [pc, #32]	@ (8002aac <HAL_MspInit+0x44>)
 8002a8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a90:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a92:	4b06      	ldr	r3, [pc, #24]	@ (8002aac <HAL_MspInit+0x44>)
 8002a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a9a:	603b      	str	r3, [r7, #0]
 8002a9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a9e:	bf00      	nop
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40021000 	.word	0x40021000

08002ab0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b08c      	sub	sp, #48	@ 0x30
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab8:	f107 031c 	add.w	r3, r7, #28
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	60da      	str	r2, [r3, #12]
 8002ac6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a2d      	ldr	r2, [pc, #180]	@ (8002b84 <HAL_ADC_MspInit+0xd4>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d154      	bne.n	8002b7c <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002ad2:	4b2d      	ldr	r3, [pc, #180]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad6:	4a2c      	ldr	r2, [pc, #176]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002ad8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002adc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ade:	4b2a      	ldr	r3, [pc, #168]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ae6:	61bb      	str	r3, [r7, #24]
 8002ae8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aea:	4b27      	ldr	r3, [pc, #156]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aee:	4a26      	ldr	r2, [pc, #152]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002af0:	f043 0304 	orr.w	r3, r3, #4
 8002af4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002af6:	4b24      	ldr	r3, [pc, #144]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afa:	f003 0304 	and.w	r3, r3, #4
 8002afe:	617b      	str	r3, [r7, #20]
 8002b00:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b02:	4b21      	ldr	r3, [pc, #132]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b06:	4a20      	ldr	r2, [pc, #128]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002b08:	f043 0301 	orr.w	r3, r3, #1
 8002b0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	613b      	str	r3, [r7, #16]
 8002b18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b1e:	4a1a      	ldr	r2, [pc, #104]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002b20:	f043 0302 	orr.w	r3, r3, #2
 8002b24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b26:	4b18      	ldr	r3, [pc, #96]	@ (8002b88 <HAL_ADC_MspInit+0xd8>)
 8002b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	60fb      	str	r3, [r7, #12]
 8002b30:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PA3     ------> ADC1_IN8
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002b32:	230f      	movs	r3, #15
 8002b34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002b36:	230b      	movs	r3, #11
 8002b38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b3e:	f107 031c 	add.w	r3, r7, #28
 8002b42:	4619      	mov	r1, r3
 8002b44:	4811      	ldr	r0, [pc, #68]	@ (8002b8c <HAL_ADC_MspInit+0xdc>)
 8002b46:	f002 f94f 	bl	8004de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b4a:	2308      	movs	r3, #8
 8002b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002b4e:	230b      	movs	r3, #11
 8002b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b52:	2300      	movs	r3, #0
 8002b54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b56:	f107 031c 	add.w	r3, r7, #28
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b60:	f002 f942 	bl	8004de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002b64:	2302      	movs	r3, #2
 8002b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002b68:	230b      	movs	r3, #11
 8002b6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b70:	f107 031c 	add.w	r3, r7, #28
 8002b74:	4619      	mov	r1, r3
 8002b76:	4806      	ldr	r0, [pc, #24]	@ (8002b90 <HAL_ADC_MspInit+0xe0>)
 8002b78:	f002 f936 	bl	8004de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002b7c:	bf00      	nop
 8002b7e:	3730      	adds	r7, #48	@ 0x30
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	50040000 	.word	0x50040000
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	48000800 	.word	0x48000800
 8002b90:	48000400 	.word	0x48000400

08002b94 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	@ 0x28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9c:	f107 0314 	add.w	r3, r7, #20
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a1e      	ldr	r2, [pc, #120]	@ (8002c2c <HAL_COMP_MspInit+0x98>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d118      	bne.n	8002be8 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8002c30 <HAL_COMP_MspInit+0x9c>)
 8002bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bba:	4a1d      	ldr	r2, [pc, #116]	@ (8002c30 <HAL_COMP_MspInit+0x9c>)
 8002bbc:	f043 0302 	orr.w	r3, r3, #2
 8002bc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c30 <HAL_COMP_MspInit+0x9c>)
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002bce:	2304      	movs	r3, #4
 8002bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bda:	f107 0314 	add.w	r3, r7, #20
 8002bde:	4619      	mov	r1, r3
 8002be0:	4814      	ldr	r0, [pc, #80]	@ (8002c34 <HAL_COMP_MspInit+0xa0>)
 8002be2:	f002 f901 	bl	8004de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8002be6:	e01c      	b.n	8002c22 <HAL_COMP_MspInit+0x8e>
  else if(hcomp->Instance==COMP2)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a12      	ldr	r2, [pc, #72]	@ (8002c38 <HAL_COMP_MspInit+0xa4>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d117      	bne.n	8002c22 <HAL_COMP_MspInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8002c30 <HAL_COMP_MspInit+0x9c>)
 8002bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf6:	4a0e      	ldr	r2, [pc, #56]	@ (8002c30 <HAL_COMP_MspInit+0x9c>)
 8002bf8:	f043 0302 	orr.w	r3, r3, #2
 8002bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8002c30 <HAL_COMP_MspInit+0x9c>)
 8002c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	60fb      	str	r3, [r7, #12]
 8002c08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c0a:	23c0      	movs	r3, #192	@ 0xc0
 8002c0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c12:	2300      	movs	r3, #0
 8002c14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c16:	f107 0314 	add.w	r3, r7, #20
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4805      	ldr	r0, [pc, #20]	@ (8002c34 <HAL_COMP_MspInit+0xa0>)
 8002c1e:	f002 f8e3 	bl	8004de8 <HAL_GPIO_Init>
}
 8002c22:	bf00      	nop
 8002c24:	3728      	adds	r7, #40	@ 0x28
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	40010200 	.word	0x40010200
 8002c30:	40021000 	.word	0x40021000
 8002c34:	48000400 	.word	0x48000400
 8002c38:	40010204 	.word	0x40010204

08002c3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b0b0      	sub	sp, #192	@ 0xc0
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c44:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	605a      	str	r2, [r3, #4]
 8002c4e:	609a      	str	r2, [r3, #8]
 8002c50:	60da      	str	r2, [r3, #12]
 8002c52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c54:	f107 0318 	add.w	r3, r7, #24
 8002c58:	2294      	movs	r2, #148	@ 0x94
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f00a fe9f 	bl	800d9a0 <memset>
  if(hi2c->Instance==I2C1)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a42      	ldr	r2, [pc, #264]	@ (8002d70 <HAL_I2C_MspInit+0x134>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d13c      	bne.n	8002ce6 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002c6c:	2340      	movs	r3, #64	@ 0x40
 8002c6e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c70:	2300      	movs	r3, #0
 8002c72:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c74:	f107 0318 	add.w	r3, r7, #24
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f004 f807 	bl	8006c8c <HAL_RCCEx_PeriphCLKConfig>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002c84:	f7ff feea 	bl	8002a5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c88:	4b3a      	ldr	r3, [pc, #232]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c8c:	4a39      	ldr	r2, [pc, #228]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002c8e:	f043 0302 	orr.w	r3, r3, #2
 8002c92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c94:	4b37      	ldr	r3, [pc, #220]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	617b      	str	r3, [r7, #20]
 8002c9e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ca0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002ca4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ca8:	2312      	movs	r3, #18
 8002caa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cba:	2304      	movs	r3, #4
 8002cbc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	482c      	ldr	r0, [pc, #176]	@ (8002d78 <HAL_I2C_MspInit+0x13c>)
 8002cc8:	f002 f88e 	bl	8004de8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ccc:	4b29      	ldr	r3, [pc, #164]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd0:	4a28      	ldr	r2, [pc, #160]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002cd2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002cd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cd8:	4b26      	ldr	r3, [pc, #152]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ce0:	613b      	str	r3, [r7, #16]
 8002ce2:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002ce4:	e03f      	b.n	8002d66 <HAL_I2C_MspInit+0x12a>
  else if(hi2c->Instance==I2C2)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a24      	ldr	r2, [pc, #144]	@ (8002d7c <HAL_I2C_MspInit+0x140>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d13a      	bne.n	8002d66 <HAL_I2C_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002cf0:	2380      	movs	r3, #128	@ 0x80
 8002cf2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cf8:	f107 0318 	add.w	r3, r7, #24
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f003 ffc5 	bl	8006c8c <HAL_RCCEx_PeriphCLKConfig>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8002d08:	f7ff fea8 	bl	8002a5c <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d0c:	4b19      	ldr	r3, [pc, #100]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002d0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d10:	4a18      	ldr	r2, [pc, #96]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002d12:	f043 0320 	orr.w	r3, r3, #32
 8002d16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d18:	4b16      	ldr	r3, [pc, #88]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d1c:	f003 0320 	and.w	r3, r3, #32
 8002d20:	60fb      	str	r3, [r7, #12]
 8002d22:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002d24:	2303      	movs	r3, #3
 8002d26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d2a:	2312      	movs	r3, #18
 8002d2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d30:	2300      	movs	r3, #0
 8002d32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d36:	2303      	movs	r3, #3
 8002d38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002d3c:	2304      	movs	r3, #4
 8002d3e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d42:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002d46:	4619      	mov	r1, r3
 8002d48:	480d      	ldr	r0, [pc, #52]	@ (8002d80 <HAL_I2C_MspInit+0x144>)
 8002d4a:	f002 f84d 	bl	8004de8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002d4e:	4b09      	ldr	r3, [pc, #36]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d52:	4a08      	ldr	r2, [pc, #32]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002d54:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d58:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d5a:	4b06      	ldr	r3, [pc, #24]	@ (8002d74 <HAL_I2C_MspInit+0x138>)
 8002d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d62:	60bb      	str	r3, [r7, #8]
 8002d64:	68bb      	ldr	r3, [r7, #8]
}
 8002d66:	bf00      	nop
 8002d68:	37c0      	adds	r7, #192	@ 0xc0
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40005400 	.word	0x40005400
 8002d74:	40021000 	.word	0x40021000
 8002d78:	48000400 	.word	0x48000400
 8002d7c:	40005800 	.word	0x40005800
 8002d80:	48001400 	.word	0x48001400

08002d84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b0b2      	sub	sp, #200	@ 0xc8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d8c:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	605a      	str	r2, [r3, #4]
 8002d96:	609a      	str	r2, [r3, #8]
 8002d98:	60da      	str	r2, [r3, #12]
 8002d9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d9c:	f107 0320 	add.w	r3, r7, #32
 8002da0:	2294      	movs	r2, #148	@ 0x94
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f00a fdfb 	bl	800d9a0 <memset>
  if(huart->Instance==LPUART1)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a67      	ldr	r2, [pc, #412]	@ (8002f4c <HAL_UART_MspInit+0x1c8>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d13e      	bne.n	8002e32 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002db4:	2320      	movs	r3, #32
 8002db6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002db8:	2300      	movs	r3, #0
 8002dba:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dbc:	f107 0320 	add.w	r3, r7, #32
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f003 ff63 	bl	8006c8c <HAL_RCCEx_PeriphCLKConfig>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d001      	beq.n	8002dd0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002dcc:	f7ff fe46 	bl	8002a5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002dd0:	4b5f      	ldr	r3, [pc, #380]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd4:	4a5e      	ldr	r2, [pc, #376]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002dd6:	f043 0301 	orr.w	r3, r3, #1
 8002dda:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002ddc:	4b5c      	ldr	r3, [pc, #368]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de0:	f003 0301 	and.w	r3, r3, #1
 8002de4:	61fb      	str	r3, [r7, #28]
 8002de6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002de8:	4b59      	ldr	r3, [pc, #356]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dec:	4a58      	ldr	r2, [pc, #352]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002dee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002df2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002df4:	4b56      	ldr	r3, [pc, #344]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dfc:	61bb      	str	r3, [r7, #24]
 8002dfe:	69bb      	ldr	r3, [r7, #24]
    HAL_PWREx_EnableVddIO2();
 8002e00:	f003 f85c 	bl	8005ebc <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002e04:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002e08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e12:	2300      	movs	r3, #0
 8002e14:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002e1e:	2308      	movs	r3, #8
 8002e20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e24:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002e28:	4619      	mov	r1, r3
 8002e2a:	484a      	ldr	r0, [pc, #296]	@ (8002f54 <HAL_UART_MspInit+0x1d0>)
 8002e2c:	f001 ffdc 	bl	8004de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002e30:	e088      	b.n	8002f44 <HAL_UART_MspInit+0x1c0>
  else if(huart->Instance==USART2)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a48      	ldr	r2, [pc, #288]	@ (8002f58 <HAL_UART_MspInit+0x1d4>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d13b      	bne.n	8002eb4 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002e40:	2300      	movs	r3, #0
 8002e42:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e44:	f107 0320 	add.w	r3, r7, #32
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f003 ff1f 	bl	8006c8c <HAL_RCCEx_PeriphCLKConfig>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8002e54:	f7ff fe02 	bl	8002a5c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e58:	4b3d      	ldr	r3, [pc, #244]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e5c:	4a3c      	ldr	r2, [pc, #240]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002e5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e62:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e64:	4b3a      	ldr	r3, [pc, #232]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e6c:	617b      	str	r3, [r7, #20]
 8002e6e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e70:	4b37      	ldr	r3, [pc, #220]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e74:	4a36      	ldr	r2, [pc, #216]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002e76:	f043 0308 	orr.w	r3, r3, #8
 8002e7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e7c:	4b34      	ldr	r3, [pc, #208]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e80:	f003 0308 	and.w	r3, r3, #8
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002e88:	2378      	movs	r3, #120	@ 0x78
 8002e8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e94:	2300      	movs	r3, #0
 8002e96:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ea0:	2307      	movs	r3, #7
 8002ea2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ea6:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002eaa:	4619      	mov	r1, r3
 8002eac:	482b      	ldr	r0, [pc, #172]	@ (8002f5c <HAL_UART_MspInit+0x1d8>)
 8002eae:	f001 ff9b 	bl	8004de8 <HAL_GPIO_Init>
}
 8002eb2:	e047      	b.n	8002f44 <HAL_UART_MspInit+0x1c0>
  else if(huart->Instance==USART3)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a29      	ldr	r2, [pc, #164]	@ (8002f60 <HAL_UART_MspInit+0x1dc>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d142      	bne.n	8002f44 <HAL_UART_MspInit+0x1c0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002ebe:	2304      	movs	r3, #4
 8002ec0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ec6:	f107 0320 	add.w	r3, r7, #32
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f003 fede 	bl	8006c8c <HAL_RCCEx_PeriphCLKConfig>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <HAL_UART_MspInit+0x156>
      Error_Handler();
 8002ed6:	f7ff fdc1 	bl	8002a5c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002eda:	4b1d      	ldr	r3, [pc, #116]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ede:	4a1c      	ldr	r2, [pc, #112]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002ee0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ee4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ee6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ef2:	4b17      	ldr	r3, [pc, #92]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef6:	4a16      	ldr	r2, [pc, #88]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002ef8:	f043 0304 	orr.w	r3, r3, #4
 8002efc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002efe:	4b14      	ldr	r3, [pc, #80]	@ (8002f50 <HAL_UART_MspInit+0x1cc>)
 8002f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f02:	f003 0304 	and.w	r3, r3, #4
 8002f06:	60bb      	str	r3, [r7, #8]
 8002f08:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002f0a:	2330      	movs	r3, #48	@ 0x30
 8002f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f10:	2302      	movs	r3, #2
 8002f12:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f16:	2300      	movs	r3, #0
 8002f18:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f22:	2307      	movs	r3, #7
 8002f24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f28:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	480d      	ldr	r0, [pc, #52]	@ (8002f64 <HAL_UART_MspInit+0x1e0>)
 8002f30:	f001 ff5a 	bl	8004de8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002f34:	2200      	movs	r2, #0
 8002f36:	2100      	movs	r1, #0
 8002f38:	2027      	movs	r0, #39	@ 0x27
 8002f3a:	f001 fe64 	bl	8004c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002f3e:	2027      	movs	r0, #39	@ 0x27
 8002f40:	f001 fe7d 	bl	8004c3e <HAL_NVIC_EnableIRQ>
}
 8002f44:	bf00      	nop
 8002f46:	37c8      	adds	r7, #200	@ 0xc8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40008000 	.word	0x40008000
 8002f50:	40021000 	.word	0x40021000
 8002f54:	48001800 	.word	0x48001800
 8002f58:	40004400 	.word	0x40004400
 8002f5c:	48000c00 	.word	0x48000c00
 8002f60:	40004800 	.word	0x40004800
 8002f64:	48000800 	.word	0x48000800

08002f68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08c      	sub	sp, #48	@ 0x30
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f70:	f107 031c 	add.w	r3, r7, #28
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	605a      	str	r2, [r3, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
 8002f7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a2e      	ldr	r2, [pc, #184]	@ (8003040 <HAL_SPI_MspInit+0xd8>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d129      	bne.n	8002fde <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f8a:	4b2e      	ldr	r3, [pc, #184]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8002f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f8e:	4a2d      	ldr	r2, [pc, #180]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8002f90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002f94:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f96:	4b2b      	ldr	r3, [pc, #172]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8002f98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f9e:	61bb      	str	r3, [r7, #24]
 8002fa0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fa2:	4b28      	ldr	r3, [pc, #160]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8002fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa6:	4a27      	ldr	r2, [pc, #156]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8002fa8:	f043 0301 	orr.w	r3, r3, #1
 8002fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fae:	4b25      	ldr	r3, [pc, #148]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8002fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	617b      	str	r3, [r7, #20]
 8002fb8:	697b      	ldr	r3, [r7, #20]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002fba:	23f0      	movs	r3, #240	@ 0xf0
 8002fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002fca:	2305      	movs	r3, #5
 8002fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fce:	f107 031c 	add.w	r3, r7, #28
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fd8:	f001 ff06 	bl	8004de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002fdc:	e02c      	b.n	8003038 <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI3)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a19      	ldr	r2, [pc, #100]	@ (8003048 <HAL_SPI_MspInit+0xe0>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d127      	bne.n	8003038 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002fe8:	4b16      	ldr	r3, [pc, #88]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8002fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fec:	4a15      	ldr	r2, [pc, #84]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8002fee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ff2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ff4:	4b13      	ldr	r3, [pc, #76]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8002ff6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003000:	4b10      	ldr	r3, [pc, #64]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8003002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003004:	4a0f      	ldr	r2, [pc, #60]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 8003006:	f043 0302 	orr.w	r3, r3, #2
 800300a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800300c:	4b0d      	ldr	r3, [pc, #52]	@ (8003044 <HAL_SPI_MspInit+0xdc>)
 800300e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	60fb      	str	r3, [r7, #12]
 8003016:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003018:	2338      	movs	r3, #56	@ 0x38
 800301a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800301c:	2302      	movs	r3, #2
 800301e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003020:	2300      	movs	r3, #0
 8003022:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003024:	2303      	movs	r3, #3
 8003026:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003028:	2306      	movs	r3, #6
 800302a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800302c:	f107 031c 	add.w	r3, r7, #28
 8003030:	4619      	mov	r1, r3
 8003032:	4806      	ldr	r0, [pc, #24]	@ (800304c <HAL_SPI_MspInit+0xe4>)
 8003034:	f001 fed8 	bl	8004de8 <HAL_GPIO_Init>
}
 8003038:	bf00      	nop
 800303a:	3730      	adds	r7, #48	@ 0x30
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40013000 	.word	0x40013000
 8003044:	40021000 	.word	0x40021000
 8003048:	40003c00 	.word	0x40003c00
 800304c:	48000400 	.word	0x48000400

08003050 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b08a      	sub	sp, #40	@ 0x28
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003058:	f107 0314 	add.w	r3, r7, #20
 800305c:	2200      	movs	r2, #0
 800305e:	601a      	str	r2, [r3, #0]
 8003060:	605a      	str	r2, [r3, #4]
 8003062:	609a      	str	r2, [r3, #8]
 8003064:	60da      	str	r2, [r3, #12]
 8003066:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a23      	ldr	r2, [pc, #140]	@ (80030fc <HAL_TIM_Base_MspInit+0xac>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d140      	bne.n	80030f4 <HAL_TIM_Base_MspInit+0xa4>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003072:	4b23      	ldr	r3, [pc, #140]	@ (8003100 <HAL_TIM_Base_MspInit+0xb0>)
 8003074:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003076:	4a22      	ldr	r2, [pc, #136]	@ (8003100 <HAL_TIM_Base_MspInit+0xb0>)
 8003078:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800307c:	6613      	str	r3, [r2, #96]	@ 0x60
 800307e:	4b20      	ldr	r3, [pc, #128]	@ (8003100 <HAL_TIM_Base_MspInit+0xb0>)
 8003080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003082:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003086:	613b      	str	r3, [r7, #16]
 8003088:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800308a:	4b1d      	ldr	r3, [pc, #116]	@ (8003100 <HAL_TIM_Base_MspInit+0xb0>)
 800308c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800308e:	4a1c      	ldr	r2, [pc, #112]	@ (8003100 <HAL_TIM_Base_MspInit+0xb0>)
 8003090:	f043 0310 	orr.w	r3, r3, #16
 8003094:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003096:	4b1a      	ldr	r3, [pc, #104]	@ (8003100 <HAL_TIM_Base_MspInit+0xb0>)
 8003098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800309a:	f003 0310 	and.w	r3, r3, #16
 800309e:	60fb      	str	r3, [r7, #12]
 80030a0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE7     ------> TIM1_ETR
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80030a2:	2380      	movs	r3, #128	@ 0x80
 80030a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a6:	2302      	movs	r3, #2
 80030a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030aa:	2300      	movs	r3, #0
 80030ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ae:	2300      	movs	r3, #0
 80030b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80030b2:	2301      	movs	r3, #1
 80030b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030b6:	f107 0314 	add.w	r3, r7, #20
 80030ba:	4619      	mov	r1, r3
 80030bc:	4811      	ldr	r0, [pc, #68]	@ (8003104 <HAL_TIM_Base_MspInit+0xb4>)
 80030be:	f001 fe93 	bl	8004de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80030c2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80030c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c8:	2302      	movs	r3, #2
 80030ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d0:	2300      	movs	r3, #0
 80030d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80030d4:	2303      	movs	r3, #3
 80030d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030d8:	f107 0314 	add.w	r3, r7, #20
 80030dc:	4619      	mov	r1, r3
 80030de:	4809      	ldr	r0, [pc, #36]	@ (8003104 <HAL_TIM_Base_MspInit+0xb4>)
 80030e0:	f001 fe82 	bl	8004de8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80030e4:	2200      	movs	r2, #0
 80030e6:	2100      	movs	r1, #0
 80030e8:	2019      	movs	r0, #25
 80030ea:	f001 fd8c 	bl	8004c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80030ee:	2019      	movs	r0, #25
 80030f0:	f001 fda5 	bl	8004c3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80030f4:	bf00      	nop
 80030f6:	3728      	adds	r7, #40	@ 0x28
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40012c00 	.word	0x40012c00
 8003100:	40021000 	.word	0x40021000
 8003104:	48001000 	.word	0x48001000

08003108 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b08c      	sub	sp, #48	@ 0x30
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003110:	f107 031c 	add.w	r3, r7, #28
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	609a      	str	r2, [r3, #8]
 800311c:	60da      	str	r2, [r3, #12]
 800311e:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003128:	d10c      	bne.n	8003144 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800312a:	4b31      	ldr	r3, [pc, #196]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 800312c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800312e:	4a30      	ldr	r2, [pc, #192]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 8003130:	f043 0301 	orr.w	r3, r3, #1
 8003134:	6593      	str	r3, [r2, #88]	@ 0x58
 8003136:	4b2e      	ldr	r3, [pc, #184]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 8003138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	61bb      	str	r3, [r7, #24]
 8003140:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8003142:	e050      	b.n	80031e6 <HAL_TIM_PWM_MspInit+0xde>
  else if(htim_pwm->Instance==TIM3)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a2a      	ldr	r2, [pc, #168]	@ (80031f4 <HAL_TIM_PWM_MspInit+0xec>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d10c      	bne.n	8003168 <HAL_TIM_PWM_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800314e:	4b28      	ldr	r3, [pc, #160]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 8003150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003152:	4a27      	ldr	r2, [pc, #156]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 8003154:	f043 0302 	orr.w	r3, r3, #2
 8003158:	6593      	str	r3, [r2, #88]	@ 0x58
 800315a:	4b25      	ldr	r3, [pc, #148]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 800315c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	617b      	str	r3, [r7, #20]
 8003164:	697b      	ldr	r3, [r7, #20]
}
 8003166:	e03e      	b.n	80031e6 <HAL_TIM_PWM_MspInit+0xde>
  else if(htim_pwm->Instance==TIM4)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a22      	ldr	r2, [pc, #136]	@ (80031f8 <HAL_TIM_PWM_MspInit+0xf0>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d128      	bne.n	80031c4 <HAL_TIM_PWM_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003172:	4b1f      	ldr	r3, [pc, #124]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 8003174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003176:	4a1e      	ldr	r2, [pc, #120]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 8003178:	f043 0304 	orr.w	r3, r3, #4
 800317c:	6593      	str	r3, [r2, #88]	@ 0x58
 800317e:	4b1c      	ldr	r3, [pc, #112]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 8003180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	613b      	str	r3, [r7, #16]
 8003188:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800318a:	4b19      	ldr	r3, [pc, #100]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 800318c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800318e:	4a18      	ldr	r2, [pc, #96]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 8003190:	f043 0310 	orr.w	r3, r3, #16
 8003194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003196:	4b16      	ldr	r3, [pc, #88]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 8003198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800319a:	f003 0310 	and.w	r3, r3, #16
 800319e:	60fb      	str	r3, [r7, #12]
 80031a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80031a2:	2301      	movs	r3, #1
 80031a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a6:	2302      	movs	r3, #2
 80031a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031aa:	2300      	movs	r3, #0
 80031ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ae:	2300      	movs	r3, #0
 80031b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80031b2:	2302      	movs	r3, #2
 80031b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031b6:	f107 031c 	add.w	r3, r7, #28
 80031ba:	4619      	mov	r1, r3
 80031bc:	480f      	ldr	r0, [pc, #60]	@ (80031fc <HAL_TIM_PWM_MspInit+0xf4>)
 80031be:	f001 fe13 	bl	8004de8 <HAL_GPIO_Init>
}
 80031c2:	e010      	b.n	80031e6 <HAL_TIM_PWM_MspInit+0xde>
  else if(htim_pwm->Instance==TIM15)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003200 <HAL_TIM_PWM_MspInit+0xf8>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d10b      	bne.n	80031e6 <HAL_TIM_PWM_MspInit+0xde>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80031ce:	4b08      	ldr	r3, [pc, #32]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 80031d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031d2:	4a07      	ldr	r2, [pc, #28]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 80031d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80031da:	4b05      	ldr	r3, [pc, #20]	@ (80031f0 <HAL_TIM_PWM_MspInit+0xe8>)
 80031dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031e2:	60bb      	str	r3, [r7, #8]
 80031e4:	68bb      	ldr	r3, [r7, #8]
}
 80031e6:	bf00      	nop
 80031e8:	3730      	adds	r7, #48	@ 0x30
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	40021000 	.word	0x40021000
 80031f4:	40000400 	.word	0x40000400
 80031f8:	40000800 	.word	0x40000800
 80031fc:	48001000 	.word	0x48001000
 8003200:	40014000 	.word	0x40014000

08003204 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b08e      	sub	sp, #56	@ 0x38
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800320c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003210:	2200      	movs	r2, #0
 8003212:	601a      	str	r2, [r3, #0]
 8003214:	605a      	str	r2, [r3, #4]
 8003216:	609a      	str	r2, [r3, #8]
 8003218:	60da      	str	r2, [r3, #12]
 800321a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a73      	ldr	r2, [pc, #460]	@ (80033f0 <HAL_TIM_MspPostInit+0x1ec>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d11d      	bne.n	8003262 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003226:	4b73      	ldr	r3, [pc, #460]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 8003228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800322a:	4a72      	ldr	r2, [pc, #456]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 800322c:	f043 0310 	orr.w	r3, r3, #16
 8003230:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003232:	4b70      	ldr	r3, [pc, #448]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 8003234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003236:	f003 0310 	and.w	r3, r3, #16
 800323a:	623b      	str	r3, [r7, #32]
 800323c:	6a3b      	ldr	r3, [r7, #32]
    PE10     ------> TIM1_CH2N
    PE11     ------> TIM1_CH2
    PE12     ------> TIM1_CH3N
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800323e:	f44f 537c 	mov.w	r3, #16128	@ 0x3f00
 8003242:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003244:	2302      	movs	r3, #2
 8003246:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003248:	2300      	movs	r3, #0
 800324a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800324c:	2300      	movs	r3, #0
 800324e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003250:	2301      	movs	r3, #1
 8003252:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003254:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003258:	4619      	mov	r1, r3
 800325a:	4867      	ldr	r0, [pc, #412]	@ (80033f8 <HAL_TIM_MspPostInit+0x1f4>)
 800325c:	f001 fdc4 	bl	8004de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8003260:	e0c2      	b.n	80033e8 <HAL_TIM_MspPostInit+0x1e4>
  else if(htim->Instance==TIM2)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800326a:	d13a      	bne.n	80032e2 <HAL_TIM_MspPostInit+0xde>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800326c:	4b61      	ldr	r3, [pc, #388]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 800326e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003270:	4a60      	ldr	r2, [pc, #384]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 8003272:	f043 0301 	orr.w	r3, r3, #1
 8003276:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003278:	4b5e      	ldr	r3, [pc, #376]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 800327a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800327c:	f003 0301 	and.w	r3, r3, #1
 8003280:	61fb      	str	r3, [r7, #28]
 8003282:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003284:	4b5b      	ldr	r3, [pc, #364]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 8003286:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003288:	4a5a      	ldr	r2, [pc, #360]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 800328a:	f043 0302 	orr.w	r3, r3, #2
 800328e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003290:	4b58      	ldr	r3, [pc, #352]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 8003292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003294:	f003 0302 	and.w	r3, r3, #2
 8003298:	61bb      	str	r3, [r7, #24]
 800329a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800329c:	2301      	movs	r3, #1
 800329e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a0:	2302      	movs	r3, #2
 80032a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a4:	2300      	movs	r3, #0
 80032a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a8:	2300      	movs	r3, #0
 80032aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032ac:	2301      	movs	r3, #1
 80032ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032b4:	4619      	mov	r1, r3
 80032b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032ba:	f001 fd95 	bl	8004de8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80032be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c4:	2302      	movs	r3, #2
 80032c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c8:	2300      	movs	r3, #0
 80032ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032cc:	2300      	movs	r3, #0
 80032ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032d0:	2301      	movs	r3, #1
 80032d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032d8:	4619      	mov	r1, r3
 80032da:	4848      	ldr	r0, [pc, #288]	@ (80033fc <HAL_TIM_MspPostInit+0x1f8>)
 80032dc:	f001 fd84 	bl	8004de8 <HAL_GPIO_Init>
}
 80032e0:	e082      	b.n	80033e8 <HAL_TIM_MspPostInit+0x1e4>
  else if(htim->Instance==TIM3)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a46      	ldr	r2, [pc, #280]	@ (8003400 <HAL_TIM_MspPostInit+0x1fc>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d138      	bne.n	800335e <HAL_TIM_MspPostInit+0x15a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ec:	4b41      	ldr	r3, [pc, #260]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 80032ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f0:	4a40      	ldr	r2, [pc, #256]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 80032f2:	f043 0302 	orr.w	r3, r3, #2
 80032f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032f8:	4b3e      	ldr	r3, [pc, #248]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 80032fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	617b      	str	r3, [r7, #20]
 8003302:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003304:	4b3b      	ldr	r3, [pc, #236]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 8003306:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003308:	4a3a      	ldr	r2, [pc, #232]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 800330a:	f043 0304 	orr.w	r3, r3, #4
 800330e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003310:	4b38      	ldr	r3, [pc, #224]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 8003312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003314:	f003 0304 	and.w	r3, r3, #4
 8003318:	613b      	str	r3, [r7, #16]
 800331a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800331c:	2301      	movs	r3, #1
 800331e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003320:	2302      	movs	r3, #2
 8003322:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003324:	2300      	movs	r3, #0
 8003326:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003328:	2300      	movs	r3, #0
 800332a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800332c:	2302      	movs	r3, #2
 800332e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003330:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003334:	4619      	mov	r1, r3
 8003336:	4831      	ldr	r0, [pc, #196]	@ (80033fc <HAL_TIM_MspPostInit+0x1f8>)
 8003338:	f001 fd56 	bl	8004de8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800333c:	2380      	movs	r3, #128	@ 0x80
 800333e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003340:	2302      	movs	r3, #2
 8003342:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003344:	2300      	movs	r3, #0
 8003346:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003348:	2300      	movs	r3, #0
 800334a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800334c:	2302      	movs	r3, #2
 800334e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003350:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003354:	4619      	mov	r1, r3
 8003356:	482b      	ldr	r0, [pc, #172]	@ (8003404 <HAL_TIM_MspPostInit+0x200>)
 8003358:	f001 fd46 	bl	8004de8 <HAL_GPIO_Init>
}
 800335c:	e044      	b.n	80033e8 <HAL_TIM_MspPostInit+0x1e4>
  else if(htim->Instance==TIM4)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a29      	ldr	r2, [pc, #164]	@ (8003408 <HAL_TIM_MspPostInit+0x204>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d11d      	bne.n	80033a4 <HAL_TIM_MspPostInit+0x1a0>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003368:	4b22      	ldr	r3, [pc, #136]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 800336a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800336c:	4a21      	ldr	r2, [pc, #132]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 800336e:	f043 0308 	orr.w	r3, r3, #8
 8003372:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003374:	4b1f      	ldr	r3, [pc, #124]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 8003376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003378:	f003 0308 	and.w	r3, r3, #8
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003380:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003384:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003386:	2302      	movs	r3, #2
 8003388:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	2300      	movs	r3, #0
 800338c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800338e:	2300      	movs	r3, #0
 8003390:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003392:	2302      	movs	r3, #2
 8003394:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003396:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800339a:	4619      	mov	r1, r3
 800339c:	481b      	ldr	r0, [pc, #108]	@ (800340c <HAL_TIM_MspPostInit+0x208>)
 800339e:	f001 fd23 	bl	8004de8 <HAL_GPIO_Init>
}
 80033a2:	e021      	b.n	80033e8 <HAL_TIM_MspPostInit+0x1e4>
  else if(htim->Instance==TIM15)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a19      	ldr	r2, [pc, #100]	@ (8003410 <HAL_TIM_MspPostInit+0x20c>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d11c      	bne.n	80033e8 <HAL_TIM_MspPostInit+0x1e4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ae:	4b11      	ldr	r3, [pc, #68]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 80033b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033b2:	4a10      	ldr	r2, [pc, #64]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 80033b4:	f043 0302 	orr.w	r3, r3, #2
 80033b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033ba:	4b0e      	ldr	r3, [pc, #56]	@ (80033f4 <HAL_TIM_MspPostInit+0x1f0>)
 80033bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	60bb      	str	r3, [r7, #8]
 80033c4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80033c6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80033ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033cc:	2302      	movs	r3, #2
 80033ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d0:	2300      	movs	r3, #0
 80033d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d4:	2300      	movs	r3, #0
 80033d6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80033d8:	230e      	movs	r3, #14
 80033da:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033e0:	4619      	mov	r1, r3
 80033e2:	4806      	ldr	r0, [pc, #24]	@ (80033fc <HAL_TIM_MspPostInit+0x1f8>)
 80033e4:	f001 fd00 	bl	8004de8 <HAL_GPIO_Init>
}
 80033e8:	bf00      	nop
 80033ea:	3738      	adds	r7, #56	@ 0x38
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40012c00 	.word	0x40012c00
 80033f4:	40021000 	.word	0x40021000
 80033f8:	48001000 	.word	0x48001000
 80033fc:	48000400 	.word	0x48000400
 8003400:	40000400 	.word	0x40000400
 8003404:	48000800 	.word	0x48000800
 8003408:	40000800 	.word	0x40000800
 800340c:	48000c00 	.word	0x48000c00
 8003410:	40014000 	.word	0x40014000

08003414 <HAL_SAI_MspInit>:

static uint32_t SAI1_client =0;
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b08a      	sub	sp, #40	@ 0x28
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a50      	ldr	r2, [pc, #320]	@ (8003564 <HAL_SAI_MspInit+0x150>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d124      	bne.n	8003470 <HAL_SAI_MspInit+0x5c>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8003426:	4b50      	ldr	r3, [pc, #320]	@ (8003568 <HAL_SAI_MspInit+0x154>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10b      	bne.n	8003446 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800342e:	4b4f      	ldr	r3, [pc, #316]	@ (800356c <HAL_SAI_MspInit+0x158>)
 8003430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003432:	4a4e      	ldr	r2, [pc, #312]	@ (800356c <HAL_SAI_MspInit+0x158>)
 8003434:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003438:	6613      	str	r3, [r2, #96]	@ 0x60
 800343a:	4b4c      	ldr	r3, [pc, #304]	@ (800356c <HAL_SAI_MspInit+0x158>)
 800343c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800343e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003442:	613b      	str	r3, [r7, #16]
 8003444:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8003446:	4b48      	ldr	r3, [pc, #288]	@ (8003568 <HAL_SAI_MspInit+0x154>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	3301      	adds	r3, #1
 800344c:	4a46      	ldr	r2, [pc, #280]	@ (8003568 <HAL_SAI_MspInit+0x154>)
 800344e:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003450:	2374      	movs	r3, #116	@ 0x74
 8003452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003454:	2302      	movs	r3, #2
 8003456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003458:	2300      	movs	r3, #0
 800345a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345c:	2300      	movs	r3, #0
 800345e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8003460:	230d      	movs	r3, #13
 8003462:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003464:	f107 0314 	add.w	r3, r7, #20
 8003468:	4619      	mov	r1, r3
 800346a:	4841      	ldr	r0, [pc, #260]	@ (8003570 <HAL_SAI_MspInit+0x15c>)
 800346c:	f001 fcbc 	bl	8004de8 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a3f      	ldr	r2, [pc, #252]	@ (8003574 <HAL_SAI_MspInit+0x160>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d135      	bne.n	80034e6 <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 800347a:	4b3b      	ldr	r3, [pc, #236]	@ (8003568 <HAL_SAI_MspInit+0x154>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10b      	bne.n	800349a <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8003482:	4b3a      	ldr	r3, [pc, #232]	@ (800356c <HAL_SAI_MspInit+0x158>)
 8003484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003486:	4a39      	ldr	r2, [pc, #228]	@ (800356c <HAL_SAI_MspInit+0x158>)
 8003488:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800348c:	6613      	str	r3, [r2, #96]	@ 0x60
 800348e:	4b37      	ldr	r3, [pc, #220]	@ (800356c <HAL_SAI_MspInit+0x158>)
 8003490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003492:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003496:	60fb      	str	r3, [r7, #12]
 8003498:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 800349a:	4b33      	ldr	r3, [pc, #204]	@ (8003568 <HAL_SAI_MspInit+0x154>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	3301      	adds	r3, #1
 80034a0:	4a31      	ldr	r2, [pc, #196]	@ (8003568 <HAL_SAI_MspInit+0x154>)
 80034a2:	6013      	str	r3, [r2, #0]
    PE3     ------> SAI1_SD_B
    PF7     ------> SAI1_MCLK_B
    PF8     ------> SAI1_SCK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80034a4:	2308      	movs	r3, #8
 80034a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034a8:	2302      	movs	r3, #2
 80034aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ac:	2300      	movs	r3, #0
 80034ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b0:	2300      	movs	r3, #0
 80034b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80034b4:	230d      	movs	r3, #13
 80034b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034b8:	f107 0314 	add.w	r3, r7, #20
 80034bc:	4619      	mov	r1, r3
 80034be:	482c      	ldr	r0, [pc, #176]	@ (8003570 <HAL_SAI_MspInit+0x15c>)
 80034c0:	f001 fc92 	bl	8004de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80034c4:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80034c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ca:	2302      	movs	r3, #2
 80034cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d2:	2300      	movs	r3, #0
 80034d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80034d6:	230d      	movs	r3, #13
 80034d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80034da:	f107 0314 	add.w	r3, r7, #20
 80034de:	4619      	mov	r1, r3
 80034e0:	4825      	ldr	r0, [pc, #148]	@ (8003578 <HAL_SAI_MspInit+0x164>)
 80034e2:	f001 fc81 	bl	8004de8 <HAL_GPIO_Init>

    }
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a24      	ldr	r2, [pc, #144]	@ (800357c <HAL_SAI_MspInit+0x168>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d135      	bne.n	800355c <HAL_SAI_MspInit+0x148>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 80034f0:	4b23      	ldr	r3, [pc, #140]	@ (8003580 <HAL_SAI_MspInit+0x16c>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d10b      	bne.n	8003510 <HAL_SAI_MspInit+0xfc>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80034f8:	4b1c      	ldr	r3, [pc, #112]	@ (800356c <HAL_SAI_MspInit+0x158>)
 80034fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034fc:	4a1b      	ldr	r2, [pc, #108]	@ (800356c <HAL_SAI_MspInit+0x158>)
 80034fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003502:	6613      	str	r3, [r2, #96]	@ 0x60
 8003504:	4b19      	ldr	r3, [pc, #100]	@ (800356c <HAL_SAI_MspInit+0x158>)
 8003506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003508:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800350c:	60bb      	str	r3, [r7, #8]
 800350e:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 8003510:	4b1b      	ldr	r3, [pc, #108]	@ (8003580 <HAL_SAI_MspInit+0x16c>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	3301      	adds	r3, #1
 8003516:	4a1a      	ldr	r2, [pc, #104]	@ (8003580 <HAL_SAI_MspInit+0x16c>)
 8003518:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB15     ------> SAI2_SD_A
    PC6     ------> SAI2_MCLK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800351a:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 800351e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003520:	2302      	movs	r3, #2
 8003522:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003524:	2300      	movs	r3, #0
 8003526:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003528:	2300      	movs	r3, #0
 800352a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800352c:	230d      	movs	r3, #13
 800352e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003530:	f107 0314 	add.w	r3, r7, #20
 8003534:	4619      	mov	r1, r3
 8003536:	4813      	ldr	r0, [pc, #76]	@ (8003584 <HAL_SAI_MspInit+0x170>)
 8003538:	f001 fc56 	bl	8004de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800353c:	2340      	movs	r3, #64	@ 0x40
 800353e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003540:	2302      	movs	r3, #2
 8003542:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003544:	2300      	movs	r3, #0
 8003546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003548:	2300      	movs	r3, #0
 800354a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800354c:	230d      	movs	r3, #13
 800354e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003550:	f107 0314 	add.w	r3, r7, #20
 8003554:	4619      	mov	r1, r3
 8003556:	480c      	ldr	r0, [pc, #48]	@ (8003588 <HAL_SAI_MspInit+0x174>)
 8003558:	f001 fc46 	bl	8004de8 <HAL_GPIO_Init>

    }
}
 800355c:	bf00      	nop
 800355e:	3728      	adds	r7, #40	@ 0x28
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40015404 	.word	0x40015404
 8003568:	20000b10 	.word	0x20000b10
 800356c:	40021000 	.word	0x40021000
 8003570:	48001000 	.word	0x48001000
 8003574:	40015424 	.word	0x40015424
 8003578:	48001400 	.word	0x48001400
 800357c:	40015804 	.word	0x40015804
 8003580:	20000b14 	.word	0x20000b14
 8003584:	48000400 	.word	0x48000400
 8003588:	48000800 	.word	0x48000800

0800358c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003590:	bf00      	nop
 8003592:	e7fd      	b.n	8003590 <NMI_Handler+0x4>

08003594 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003598:	bf00      	nop
 800359a:	e7fd      	b.n	8003598 <HardFault_Handler+0x4>

0800359c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035a0:	bf00      	nop
 80035a2:	e7fd      	b.n	80035a0 <MemManage_Handler+0x4>

080035a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035a8:	bf00      	nop
 80035aa:	e7fd      	b.n	80035a8 <BusFault_Handler+0x4>

080035ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035b0:	bf00      	nop
 80035b2:	e7fd      	b.n	80035b0 <UsageFault_Handler+0x4>

080035b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035b8:	bf00      	nop
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035c2:	b480      	push	{r7}
 80035c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035c6:	bf00      	nop
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035d4:	bf00      	nop
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr

080035de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035e2:	f000 f975 	bl	80038d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035e6:	bf00      	nop
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035f0:	4802      	ldr	r0, [pc, #8]	@ (80035fc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80035f2:	f006 f8c0 	bl	8009776 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80035f6:	bf00      	nop
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	20000800 	.word	0x20000800

08003600 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003604:	4802      	ldr	r0, [pc, #8]	@ (8003610 <USART3_IRQHandler+0x10>)
 8003606:	f007 fadd 	bl	800abc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800360a:	bf00      	nop
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	200004e8 	.word	0x200004e8

08003614 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003618:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800361c:	f001 fd8e 	bl	800513c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003620:	bf00      	nop
 8003622:	bd80      	pop	{r7, pc}

08003624 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003624:	b480      	push	{r7}
 8003626:	af00      	add	r7, sp, #0
  return 1;
 8003628:	2301      	movs	r3, #1
}
 800362a:	4618      	mov	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <_kill>:

int _kill(int pid, int sig)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800363e:	f00a fa01 	bl	800da44 <__errno>
 8003642:	4603      	mov	r3, r0
 8003644:	2216      	movs	r2, #22
 8003646:	601a      	str	r2, [r3, #0]
  return -1;
 8003648:	f04f 33ff 	mov.w	r3, #4294967295
}
 800364c:	4618      	mov	r0, r3
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <_exit>:

void _exit (int status)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800365c:	f04f 31ff 	mov.w	r1, #4294967295
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f7ff ffe7 	bl	8003634 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003666:	bf00      	nop
 8003668:	e7fd      	b.n	8003666 <_exit+0x12>

0800366a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b086      	sub	sp, #24
 800366e:	af00      	add	r7, sp, #0
 8003670:	60f8      	str	r0, [r7, #12]
 8003672:	60b9      	str	r1, [r7, #8]
 8003674:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]
 800367a:	e00a      	b.n	8003692 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800367c:	f3af 8000 	nop.w
 8003680:	4601      	mov	r1, r0
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	1c5a      	adds	r2, r3, #1
 8003686:	60ba      	str	r2, [r7, #8]
 8003688:	b2ca      	uxtb	r2, r1
 800368a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	3301      	adds	r3, #1
 8003690:	617b      	str	r3, [r7, #20]
 8003692:	697a      	ldr	r2, [r7, #20]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	429a      	cmp	r2, r3
 8003698:	dbf0      	blt.n	800367c <_read+0x12>
  }

  return len;
 800369a:	687b      	ldr	r3, [r7, #4]
}
 800369c:	4618      	mov	r0, r3
 800369e:	3718      	adds	r7, #24
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036b0:	2300      	movs	r3, #0
 80036b2:	617b      	str	r3, [r7, #20]
 80036b4:	e009      	b.n	80036ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	1c5a      	adds	r2, r3, #1
 80036ba:	60ba      	str	r2, [r7, #8]
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff f9ba 	bl	8002a38 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	3301      	adds	r3, #1
 80036c8:	617b      	str	r3, [r7, #20]
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	dbf1      	blt.n	80036b6 <_write+0x12>
  }
  return len;
 80036d2:	687b      	ldr	r3, [r7, #4]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3718      	adds	r7, #24
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <_close>:

int _close(int file)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80036e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003704:	605a      	str	r2, [r3, #4]
  return 0;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <_isatty>:

int _isatty(int file)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800371c:	2301      	movs	r3, #1
}
 800371e:	4618      	mov	r0, r3
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800372a:	b480      	push	{r7}
 800372c:	b085      	sub	sp, #20
 800372e:	af00      	add	r7, sp, #0
 8003730:	60f8      	str	r0, [r7, #12]
 8003732:	60b9      	str	r1, [r7, #8]
 8003734:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003736:	2300      	movs	r3, #0
}
 8003738:	4618      	mov	r0, r3
 800373a:	3714      	adds	r7, #20
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800374c:	4a14      	ldr	r2, [pc, #80]	@ (80037a0 <_sbrk+0x5c>)
 800374e:	4b15      	ldr	r3, [pc, #84]	@ (80037a4 <_sbrk+0x60>)
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003758:	4b13      	ldr	r3, [pc, #76]	@ (80037a8 <_sbrk+0x64>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d102      	bne.n	8003766 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003760:	4b11      	ldr	r3, [pc, #68]	@ (80037a8 <_sbrk+0x64>)
 8003762:	4a12      	ldr	r2, [pc, #72]	@ (80037ac <_sbrk+0x68>)
 8003764:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003766:	4b10      	ldr	r3, [pc, #64]	@ (80037a8 <_sbrk+0x64>)
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4413      	add	r3, r2
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	429a      	cmp	r2, r3
 8003772:	d207      	bcs.n	8003784 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003774:	f00a f966 	bl	800da44 <__errno>
 8003778:	4603      	mov	r3, r0
 800377a:	220c      	movs	r2, #12
 800377c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800377e:	f04f 33ff 	mov.w	r3, #4294967295
 8003782:	e009      	b.n	8003798 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003784:	4b08      	ldr	r3, [pc, #32]	@ (80037a8 <_sbrk+0x64>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800378a:	4b07      	ldr	r3, [pc, #28]	@ (80037a8 <_sbrk+0x64>)
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4413      	add	r3, r2
 8003792:	4a05      	ldr	r2, [pc, #20]	@ (80037a8 <_sbrk+0x64>)
 8003794:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003796:	68fb      	ldr	r3, [r7, #12]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3718      	adds	r7, #24
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	200a0000 	.word	0x200a0000
 80037a4:	00000400 	.word	0x00000400
 80037a8:	20000b18 	.word	0x20000b18
 80037ac:	20000c70 	.word	0x20000c70

080037b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80037b4:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <SystemInit+0x20>)
 80037b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ba:	4a05      	ldr	r2, [pc, #20]	@ (80037d0 <SystemInit+0x20>)
 80037bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80037c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80037c4:	bf00      	nop
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	e000ed00 	.word	0xe000ed00

080037d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80037d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800380c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80037d8:	f7ff ffea 	bl	80037b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037dc:	480c      	ldr	r0, [pc, #48]	@ (8003810 <LoopForever+0x6>)
  ldr r1, =_edata
 80037de:	490d      	ldr	r1, [pc, #52]	@ (8003814 <LoopForever+0xa>)
  ldr r2, =_sidata
 80037e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003818 <LoopForever+0xe>)
  movs r3, #0
 80037e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037e4:	e002      	b.n	80037ec <LoopCopyDataInit>

080037e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037ea:	3304      	adds	r3, #4

080037ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037f0:	d3f9      	bcc.n	80037e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037f2:	4a0a      	ldr	r2, [pc, #40]	@ (800381c <LoopForever+0x12>)
  ldr r4, =_ebss
 80037f4:	4c0a      	ldr	r4, [pc, #40]	@ (8003820 <LoopForever+0x16>)
  movs r3, #0
 80037f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037f8:	e001      	b.n	80037fe <LoopFillZerobss>

080037fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037fc:	3204      	adds	r2, #4

080037fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003800:	d3fb      	bcc.n	80037fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003802:	f00a f925 	bl	800da50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003806:	f7fe f8d9 	bl	80019bc <main>

0800380a <LoopForever>:

LoopForever:
    b LoopForever
 800380a:	e7fe      	b.n	800380a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800380c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003810:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003814:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8003818:	080101c8 	.word	0x080101c8
  ldr r2, =_sbss
 800381c:	2000023c 	.word	0x2000023c
  ldr r4, =_ebss
 8003820:	20000c6c 	.word	0x20000c6c

08003824 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003824:	e7fe      	b.n	8003824 <ADC1_IRQHandler>

08003826 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b082      	sub	sp, #8
 800382a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800382c:	2300      	movs	r3, #0
 800382e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003830:	2003      	movs	r0, #3
 8003832:	f001 f9dd 	bl	8004bf0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003836:	2000      	movs	r0, #0
 8003838:	f000 f80e 	bl	8003858 <HAL_InitTick>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d002      	beq.n	8003848 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	71fb      	strb	r3, [r7, #7]
 8003846:	e001      	b.n	800384c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003848:	f7ff f90e 	bl	8002a68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800384c:	79fb      	ldrb	r3, [r7, #7]
}
 800384e:	4618      	mov	r0, r3
 8003850:	3708      	adds	r7, #8
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
	...

08003858 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003860:	2300      	movs	r3, #0
 8003862:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003864:	4b17      	ldr	r3, [pc, #92]	@ (80038c4 <HAL_InitTick+0x6c>)
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d023      	beq.n	80038b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800386c:	4b16      	ldr	r3, [pc, #88]	@ (80038c8 <HAL_InitTick+0x70>)
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	4b14      	ldr	r3, [pc, #80]	@ (80038c4 <HAL_InitTick+0x6c>)
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	4619      	mov	r1, r3
 8003876:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800387a:	fbb3 f3f1 	udiv	r3, r3, r1
 800387e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003882:	4618      	mov	r0, r3
 8003884:	f001 f9e9 	bl	8004c5a <HAL_SYSTICK_Config>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10f      	bne.n	80038ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2b0f      	cmp	r3, #15
 8003892:	d809      	bhi.n	80038a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003894:	2200      	movs	r2, #0
 8003896:	6879      	ldr	r1, [r7, #4]
 8003898:	f04f 30ff 	mov.w	r0, #4294967295
 800389c:	f001 f9b3 	bl	8004c06 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80038a0:	4a0a      	ldr	r2, [pc, #40]	@ (80038cc <HAL_InitTick+0x74>)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6013      	str	r3, [r2, #0]
 80038a6:	e007      	b.n	80038b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	73fb      	strb	r3, [r7, #15]
 80038ac:	e004      	b.n	80038b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	73fb      	strb	r3, [r7, #15]
 80038b2:	e001      	b.n	80038b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80038b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	20000070 	.word	0x20000070
 80038c8:	20000068 	.word	0x20000068
 80038cc:	2000006c 	.word	0x2000006c

080038d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80038d4:	4b06      	ldr	r3, [pc, #24]	@ (80038f0 <HAL_IncTick+0x20>)
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	461a      	mov	r2, r3
 80038da:	4b06      	ldr	r3, [pc, #24]	@ (80038f4 <HAL_IncTick+0x24>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4413      	add	r3, r2
 80038e0:	4a04      	ldr	r2, [pc, #16]	@ (80038f4 <HAL_IncTick+0x24>)
 80038e2:	6013      	str	r3, [r2, #0]
}
 80038e4:	bf00      	nop
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	20000070 	.word	0x20000070
 80038f4:	20000b1c 	.word	0x20000b1c

080038f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  return uwTick;
 80038fc:	4b03      	ldr	r3, [pc, #12]	@ (800390c <HAL_GetTick+0x14>)
 80038fe:	681b      	ldr	r3, [r3, #0]
}
 8003900:	4618      	mov	r0, r3
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	20000b1c 	.word	0x20000b1c

08003910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003918:	f7ff ffee 	bl	80038f8 <HAL_GetTick>
 800391c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003928:	d005      	beq.n	8003936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800392a:	4b0a      	ldr	r3, [pc, #40]	@ (8003954 <HAL_Delay+0x44>)
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	461a      	mov	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	4413      	add	r3, r2
 8003934:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003936:	bf00      	nop
 8003938:	f7ff ffde 	bl	80038f8 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	68fa      	ldr	r2, [r7, #12]
 8003944:	429a      	cmp	r2, r3
 8003946:	d8f7      	bhi.n	8003938 <HAL_Delay+0x28>
  {
  }
}
 8003948:	bf00      	nop
 800394a:	bf00      	nop
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000070 	.word	0x20000070

08003958 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	431a      	orrs	r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	609a      	str	r2, [r3, #8]
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800397e:	b480      	push	{r7}
 8003980:	b083      	sub	sp, #12
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
 8003986:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	609a      	str	r2, [r3, #8]
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b087      	sub	sp, #28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	607a      	str	r2, [r7, #4]
 80039cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	3360      	adds	r3, #96	@ 0x60
 80039d2:	461a      	mov	r2, r3
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	4b08      	ldr	r3, [pc, #32]	@ (8003a04 <LL_ADC_SetOffset+0x44>)
 80039e2:	4013      	ands	r3, r2
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	430a      	orrs	r2, r1
 80039ee:	4313      	orrs	r3, r2
 80039f0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80039f8:	bf00      	nop
 80039fa:	371c      	adds	r7, #28
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr
 8003a04:	03fff000 	.word	0x03fff000

08003a08 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b085      	sub	sp, #20
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	3360      	adds	r3, #96	@ 0x60
 8003a16:	461a      	mov	r2, r3
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	4413      	add	r3, r2
 8003a1e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b087      	sub	sp, #28
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	3360      	adds	r3, #96	@ 0x60
 8003a44:	461a      	mov	r2, r3
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	4413      	add	r3, r2
 8003a4c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	431a      	orrs	r2, r3
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003a5e:	bf00      	nop
 8003a60:	371c      	adds	r7, #28
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr

08003a6a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	b083      	sub	sp, #12
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
 8003a72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	615a      	str	r2, [r3, #20]
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b087      	sub	sp, #28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	3330      	adds	r3, #48	@ 0x30
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	0a1b      	lsrs	r3, r3, #8
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	f003 030c 	and.w	r3, r3, #12
 8003aac:	4413      	add	r3, r2
 8003aae:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	f003 031f 	and.w	r3, r3, #31
 8003aba:	211f      	movs	r1, #31
 8003abc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	401a      	ands	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	0e9b      	lsrs	r3, r3, #26
 8003ac8:	f003 011f 	and.w	r1, r3, #31
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	f003 031f 	and.w	r3, r3, #31
 8003ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003adc:	bf00      	nop
 8003ade:	371c      	adds	r7, #28
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b087      	sub	sp, #28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	3314      	adds	r3, #20
 8003af8:	461a      	mov	r2, r3
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	0e5b      	lsrs	r3, r3, #25
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	f003 0304 	and.w	r3, r3, #4
 8003b04:	4413      	add	r3, r2
 8003b06:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	0d1b      	lsrs	r3, r3, #20
 8003b10:	f003 031f 	and.w	r3, r3, #31
 8003b14:	2107      	movs	r1, #7
 8003b16:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	401a      	ands	r2, r3
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	0d1b      	lsrs	r3, r3, #20
 8003b22:	f003 031f 	and.w	r3, r3, #31
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	fa01 f303 	lsl.w	r3, r1, r3
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003b32:	bf00      	nop
 8003b34:	371c      	adds	r7, #28
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
	...

08003b40 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	401a      	ands	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f003 0318 	and.w	r3, r3, #24
 8003b62:	4908      	ldr	r1, [pc, #32]	@ (8003b84 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003b64:	40d9      	lsrs	r1, r3
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	400b      	ands	r3, r1
 8003b6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003b76:	bf00      	nop
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	0007ffff 	.word	0x0007ffff

08003b88 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003b98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6093      	str	r3, [r2, #8]
}
 8003ba0:	bf00      	nop
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bc0:	d101      	bne.n	8003bc6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e000      	b.n	8003bc8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003be4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003be8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c10:	d101      	bne.n	8003c16 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003c12:	2301      	movs	r3, #1
 8003c14:	e000      	b.n	8003c18 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003c16:	2300      	movs	r3, #0
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d101      	bne.n	8003c3c <LL_ADC_IsEnabled+0x18>
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e000      	b.n	8003c3e <LL_ADC_IsEnabled+0x1a>
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f003 0304 	and.w	r3, r3, #4
 8003c5a:	2b04      	cmp	r3, #4
 8003c5c:	d101      	bne.n	8003c62 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c62:	2300      	movs	r3, #0
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	f003 0308 	and.w	r3, r3, #8
 8003c80:	2b08      	cmp	r3, #8
 8003c82:	d101      	bne.n	8003c88 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003c84:	2301      	movs	r3, #1
 8003c86:	e000      	b.n	8003c8a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003c88:	2300      	movs	r3, #0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
	...

08003c98 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b088      	sub	sp, #32
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e129      	b.n	8003f06 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d109      	bne.n	8003cd4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f7fe fef5 	bl	8002ab0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f7ff ff67 	bl	8003bac <LL_ADC_IsDeepPowerDownEnabled>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d004      	beq.n	8003cee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7ff ff4d 	bl	8003b88 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7ff ff82 	bl	8003bfc <LL_ADC_IsInternalRegulatorEnabled>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d115      	bne.n	8003d2a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7ff ff66 	bl	8003bd4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d08:	4b81      	ldr	r3, [pc, #516]	@ (8003f10 <HAL_ADC_Init+0x278>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	099b      	lsrs	r3, r3, #6
 8003d0e:	4a81      	ldr	r2, [pc, #516]	@ (8003f14 <HAL_ADC_Init+0x27c>)
 8003d10:	fba2 2303 	umull	r2, r3, r2, r3
 8003d14:	099b      	lsrs	r3, r3, #6
 8003d16:	3301      	adds	r3, #1
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d1c:	e002      	b.n	8003d24 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	3b01      	subs	r3, #1
 8003d22:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1f9      	bne.n	8003d1e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7ff ff64 	bl	8003bfc <LL_ADC_IsInternalRegulatorEnabled>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10d      	bne.n	8003d56 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3e:	f043 0210 	orr.w	r2, r3, #16
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4a:	f043 0201 	orr.w	r2, r3, #1
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7ff ff75 	bl	8003c4a <LL_ADC_REG_IsConversionOngoing>
 8003d60:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d66:	f003 0310 	and.w	r3, r3, #16
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f040 80c2 	bne.w	8003ef4 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	f040 80be 	bne.w	8003ef4 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003d80:	f043 0202 	orr.w	r2, r3, #2
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f7ff ff49 	bl	8003c24 <LL_ADC_IsEnabled>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d10b      	bne.n	8003db0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d98:	485f      	ldr	r0, [pc, #380]	@ (8003f18 <HAL_ADC_Init+0x280>)
 8003d9a:	f7ff ff43 	bl	8003c24 <LL_ADC_IsEnabled>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d105      	bne.n	8003db0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	4619      	mov	r1, r3
 8003daa:	485c      	ldr	r0, [pc, #368]	@ (8003f1c <HAL_ADC_Init+0x284>)
 8003dac:	f7ff fdd4 	bl	8003958 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	7e5b      	ldrb	r3, [r3, #25]
 8003db4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003dba:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003dc0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003dc6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dce:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d106      	bne.n	8003dec <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de2:	3b01      	subs	r3, #1
 8003de4:	045b      	lsls	r3, r3, #17
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d009      	beq.n	8003e08 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e00:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68da      	ldr	r2, [r3, #12]
 8003e0e:	4b44      	ldr	r3, [pc, #272]	@ (8003f20 <HAL_ADC_Init+0x288>)
 8003e10:	4013      	ands	r3, r2
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	6812      	ldr	r2, [r2, #0]
 8003e16:	69b9      	ldr	r1, [r7, #24]
 8003e18:	430b      	orrs	r3, r1
 8003e1a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7ff ff25 	bl	8003c70 <LL_ADC_INJ_IsConversionOngoing>
 8003e26:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d140      	bne.n	8003eb0 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d13d      	bne.n	8003eb0 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	7e1b      	ldrb	r3, [r3, #24]
 8003e3c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e3e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003e46:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e56:	f023 0306 	bic.w	r3, r3, #6
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	6812      	ldr	r2, [r2, #0]
 8003e5e:	69b9      	ldr	r1, [r7, #24]
 8003e60:	430b      	orrs	r3, r1
 8003e62:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d118      	bne.n	8003ea0 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	691b      	ldr	r3, [r3, #16]
 8003e74:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003e78:	f023 0304 	bic.w	r3, r3, #4
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e84:	4311      	orrs	r1, r2
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003e8a:	4311      	orrs	r1, r2
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003e90:	430a      	orrs	r2, r1
 8003e92:	431a      	orrs	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f042 0201 	orr.w	r2, r2, #1
 8003e9c:	611a      	str	r2, [r3, #16]
 8003e9e:	e007      	b.n	8003eb0 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	691a      	ldr	r2, [r3, #16]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0201 	bic.w	r2, r2, #1
 8003eae:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d10c      	bne.n	8003ed2 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebe:	f023 010f 	bic.w	r1, r3, #15
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	1e5a      	subs	r2, r3, #1
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ed0:	e007      	b.n	8003ee2 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 020f 	bic.w	r2, r2, #15
 8003ee0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee6:	f023 0303 	bic.w	r3, r3, #3
 8003eea:	f043 0201 	orr.w	r2, r3, #1
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ef2:	e007      	b.n	8003f04 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef8:	f043 0210 	orr.w	r2, r3, #16
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003f04:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3720      	adds	r7, #32
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	20000068 	.word	0x20000068
 8003f14:	053e2d63 	.word	0x053e2d63
 8003f18:	50040000 	.word	0x50040000
 8003f1c:	50040300 	.word	0x50040300
 8003f20:	fff0c007 	.word	0xfff0c007

08003f24 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b0b6      	sub	sp, #216	@ 0xd8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003f34:	2300      	movs	r3, #0
 8003f36:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d101      	bne.n	8003f46 <HAL_ADC_ConfigChannel+0x22>
 8003f42:	2302      	movs	r3, #2
 8003f44:	e3d5      	b.n	80046f2 <HAL_ADC_ConfigChannel+0x7ce>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7ff fe79 	bl	8003c4a <LL_ADC_REG_IsConversionOngoing>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	f040 83ba 	bne.w	80046d4 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	2b05      	cmp	r3, #5
 8003f6e:	d824      	bhi.n	8003fba <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	3b02      	subs	r3, #2
 8003f76:	2b03      	cmp	r3, #3
 8003f78:	d81b      	bhi.n	8003fb2 <HAL_ADC_ConfigChannel+0x8e>
 8003f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f80 <HAL_ADC_ConfigChannel+0x5c>)
 8003f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f80:	08003f91 	.word	0x08003f91
 8003f84:	08003f99 	.word	0x08003f99
 8003f88:	08003fa1 	.word	0x08003fa1
 8003f8c:	08003fa9 	.word	0x08003fa9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003f90:	230c      	movs	r3, #12
 8003f92:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f96:	e010      	b.n	8003fba <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003f98:	2312      	movs	r3, #18
 8003f9a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f9e:	e00c      	b.n	8003fba <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003fa0:	2318      	movs	r3, #24
 8003fa2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003fa6:	e008      	b.n	8003fba <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003fa8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003fb0:	e003      	b.n	8003fba <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003fb2:	2306      	movs	r3, #6
 8003fb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003fb8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6818      	ldr	r0, [r3, #0]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003fc8:	f7ff fd62 	bl	8003a90 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff fe3a 	bl	8003c4a <LL_ADC_REG_IsConversionOngoing>
 8003fd6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7ff fe46 	bl	8003c70 <LL_ADC_INJ_IsConversionOngoing>
 8003fe4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003fe8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f040 81bf 	bne.w	8004370 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ff2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	f040 81ba 	bne.w	8004370 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004004:	d10f      	bne.n	8004026 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6818      	ldr	r0, [r3, #0]
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2200      	movs	r2, #0
 8004010:	4619      	mov	r1, r3
 8004012:	f7ff fd69 	bl	8003ae8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800401e:	4618      	mov	r0, r3
 8004020:	f7ff fd23 	bl	8003a6a <LL_ADC_SetSamplingTimeCommonConfig>
 8004024:	e00e      	b.n	8004044 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6818      	ldr	r0, [r3, #0]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	6819      	ldr	r1, [r3, #0]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	461a      	mov	r2, r3
 8004034:	f7ff fd58 	bl	8003ae8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2100      	movs	r1, #0
 800403e:	4618      	mov	r0, r3
 8004040:	f7ff fd13 	bl	8003a6a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	695a      	ldr	r2, [r3, #20]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	08db      	lsrs	r3, r3, #3
 8004050:	f003 0303 	and.w	r3, r3, #3
 8004054:	005b      	lsls	r3, r3, #1
 8004056:	fa02 f303 	lsl.w	r3, r2, r3
 800405a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	2b04      	cmp	r3, #4
 8004064:	d00a      	beq.n	800407c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6818      	ldr	r0, [r3, #0]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	6919      	ldr	r1, [r3, #16]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004076:	f7ff fca3 	bl	80039c0 <LL_ADC_SetOffset>
 800407a:	e179      	b.n	8004370 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2100      	movs	r1, #0
 8004082:	4618      	mov	r0, r3
 8004084:	f7ff fcc0 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 8004088:	4603      	mov	r3, r0
 800408a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800408e:	2b00      	cmp	r3, #0
 8004090:	d10a      	bne.n	80040a8 <HAL_ADC_ConfigChannel+0x184>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2100      	movs	r1, #0
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff fcb5 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 800409e:	4603      	mov	r3, r0
 80040a0:	0e9b      	lsrs	r3, r3, #26
 80040a2:	f003 021f 	and.w	r2, r3, #31
 80040a6:	e01e      	b.n	80040e6 <HAL_ADC_ConfigChannel+0x1c2>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2100      	movs	r1, #0
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7ff fcaa 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 80040b4:	4603      	mov	r3, r0
 80040b6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80040be:	fa93 f3a3 	rbit	r3, r3
 80040c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80040c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80040ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80040ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80040d6:	2320      	movs	r3, #32
 80040d8:	e004      	b.n	80040e4 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80040da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80040de:	fab3 f383 	clz	r3, r3
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d105      	bne.n	80040fe <HAL_ADC_ConfigChannel+0x1da>
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	0e9b      	lsrs	r3, r3, #26
 80040f8:	f003 031f 	and.w	r3, r3, #31
 80040fc:	e018      	b.n	8004130 <HAL_ADC_ConfigChannel+0x20c>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004106:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800410a:	fa93 f3a3 	rbit	r3, r3
 800410e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004112:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004116:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800411a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8004122:	2320      	movs	r3, #32
 8004124:	e004      	b.n	8004130 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8004126:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800412a:	fab3 f383 	clz	r3, r3
 800412e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004130:	429a      	cmp	r2, r3
 8004132:	d106      	bne.n	8004142 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2200      	movs	r2, #0
 800413a:	2100      	movs	r1, #0
 800413c:	4618      	mov	r0, r3
 800413e:	f7ff fc79 	bl	8003a34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2101      	movs	r1, #1
 8004148:	4618      	mov	r0, r3
 800414a:	f7ff fc5d 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 800414e:	4603      	mov	r3, r0
 8004150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004154:	2b00      	cmp	r3, #0
 8004156:	d10a      	bne.n	800416e <HAL_ADC_ConfigChannel+0x24a>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2101      	movs	r1, #1
 800415e:	4618      	mov	r0, r3
 8004160:	f7ff fc52 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 8004164:	4603      	mov	r3, r0
 8004166:	0e9b      	lsrs	r3, r3, #26
 8004168:	f003 021f 	and.w	r2, r3, #31
 800416c:	e01e      	b.n	80041ac <HAL_ADC_ConfigChannel+0x288>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2101      	movs	r1, #1
 8004174:	4618      	mov	r0, r3
 8004176:	f7ff fc47 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 800417a:	4603      	mov	r3, r0
 800417c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004180:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004184:	fa93 f3a3 	rbit	r3, r3
 8004188:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800418c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004190:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004194:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004198:	2b00      	cmp	r3, #0
 800419a:	d101      	bne.n	80041a0 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800419c:	2320      	movs	r3, #32
 800419e:	e004      	b.n	80041aa <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80041a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80041a4:	fab3 f383 	clz	r3, r3
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d105      	bne.n	80041c4 <HAL_ADC_ConfigChannel+0x2a0>
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	0e9b      	lsrs	r3, r3, #26
 80041be:	f003 031f 	and.w	r3, r3, #31
 80041c2:	e018      	b.n	80041f6 <HAL_ADC_ConfigChannel+0x2d2>
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041d0:	fa93 f3a3 	rbit	r3, r3
 80041d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80041d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80041dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80041e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80041e8:	2320      	movs	r3, #32
 80041ea:	e004      	b.n	80041f6 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80041ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80041f0:	fab3 f383 	clz	r3, r3
 80041f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d106      	bne.n	8004208 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2200      	movs	r2, #0
 8004200:	2101      	movs	r1, #1
 8004202:	4618      	mov	r0, r3
 8004204:	f7ff fc16 	bl	8003a34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2102      	movs	r1, #2
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff fbfa 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 8004214:	4603      	mov	r3, r0
 8004216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800421a:	2b00      	cmp	r3, #0
 800421c:	d10a      	bne.n	8004234 <HAL_ADC_ConfigChannel+0x310>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2102      	movs	r1, #2
 8004224:	4618      	mov	r0, r3
 8004226:	f7ff fbef 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 800422a:	4603      	mov	r3, r0
 800422c:	0e9b      	lsrs	r3, r3, #26
 800422e:	f003 021f 	and.w	r2, r3, #31
 8004232:	e01e      	b.n	8004272 <HAL_ADC_ConfigChannel+0x34e>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2102      	movs	r1, #2
 800423a:	4618      	mov	r0, r3
 800423c:	f7ff fbe4 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 8004240:	4603      	mov	r3, r0
 8004242:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004246:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800424a:	fa93 f3a3 	rbit	r3, r3
 800424e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004252:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004256:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800425a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8004262:	2320      	movs	r3, #32
 8004264:	e004      	b.n	8004270 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8004266:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800426a:	fab3 f383 	clz	r3, r3
 800426e:	b2db      	uxtb	r3, r3
 8004270:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800427a:	2b00      	cmp	r3, #0
 800427c:	d105      	bne.n	800428a <HAL_ADC_ConfigChannel+0x366>
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	0e9b      	lsrs	r3, r3, #26
 8004284:	f003 031f 	and.w	r3, r3, #31
 8004288:	e014      	b.n	80042b4 <HAL_ADC_ConfigChannel+0x390>
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004290:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004292:	fa93 f3a3 	rbit	r3, r3
 8004296:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004298:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800429a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800429e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80042a6:	2320      	movs	r3, #32
 80042a8:	e004      	b.n	80042b4 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80042aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80042ae:	fab3 f383 	clz	r3, r3
 80042b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d106      	bne.n	80042c6 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2200      	movs	r2, #0
 80042be:	2102      	movs	r1, #2
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7ff fbb7 	bl	8003a34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	2103      	movs	r1, #3
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7ff fb9b 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 80042d2:	4603      	mov	r3, r0
 80042d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d10a      	bne.n	80042f2 <HAL_ADC_ConfigChannel+0x3ce>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2103      	movs	r1, #3
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7ff fb90 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 80042e8:	4603      	mov	r3, r0
 80042ea:	0e9b      	lsrs	r3, r3, #26
 80042ec:	f003 021f 	and.w	r2, r3, #31
 80042f0:	e017      	b.n	8004322 <HAL_ADC_ConfigChannel+0x3fe>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2103      	movs	r1, #3
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7ff fb85 	bl	8003a08 <LL_ADC_GetOffsetChannel>
 80042fe:	4603      	mov	r3, r0
 8004300:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004302:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004304:	fa93 f3a3 	rbit	r3, r3
 8004308:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800430a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800430c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800430e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004310:	2b00      	cmp	r3, #0
 8004312:	d101      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8004314:	2320      	movs	r3, #32
 8004316:	e003      	b.n	8004320 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8004318:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800431a:	fab3 f383 	clz	r3, r3
 800431e:	b2db      	uxtb	r3, r3
 8004320:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800432a:	2b00      	cmp	r3, #0
 800432c:	d105      	bne.n	800433a <HAL_ADC_ConfigChannel+0x416>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	0e9b      	lsrs	r3, r3, #26
 8004334:	f003 031f 	and.w	r3, r3, #31
 8004338:	e011      	b.n	800435e <HAL_ADC_ConfigChannel+0x43a>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004340:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004342:	fa93 f3a3 	rbit	r3, r3
 8004346:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004348:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800434a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800434c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8004352:	2320      	movs	r3, #32
 8004354:	e003      	b.n	800435e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8004356:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004358:	fab3 f383 	clz	r3, r3
 800435c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800435e:	429a      	cmp	r2, r3
 8004360:	d106      	bne.n	8004370 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2200      	movs	r2, #0
 8004368:	2103      	movs	r1, #3
 800436a:	4618      	mov	r0, r3
 800436c:	f7ff fb62 	bl	8003a34 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4618      	mov	r0, r3
 8004376:	f7ff fc55 	bl	8003c24 <LL_ADC_IsEnabled>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	f040 813f 	bne.w	8004600 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6818      	ldr	r0, [r3, #0]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	6819      	ldr	r1, [r3, #0]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	461a      	mov	r2, r3
 8004390:	f7ff fbd6 	bl	8003b40 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	4a8e      	ldr	r2, [pc, #568]	@ (80045d4 <HAL_ADC_ConfigChannel+0x6b0>)
 800439a:	4293      	cmp	r3, r2
 800439c:	f040 8130 	bne.w	8004600 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10b      	bne.n	80043c8 <HAL_ADC_ConfigChannel+0x4a4>
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	0e9b      	lsrs	r3, r3, #26
 80043b6:	3301      	adds	r3, #1
 80043b8:	f003 031f 	and.w	r3, r3, #31
 80043bc:	2b09      	cmp	r3, #9
 80043be:	bf94      	ite	ls
 80043c0:	2301      	movls	r3, #1
 80043c2:	2300      	movhi	r3, #0
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	e019      	b.n	80043fc <HAL_ADC_ConfigChannel+0x4d8>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043d0:	fa93 f3a3 	rbit	r3, r3
 80043d4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80043d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80043da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80043e0:	2320      	movs	r3, #32
 80043e2:	e003      	b.n	80043ec <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80043e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043e6:	fab3 f383 	clz	r3, r3
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	3301      	adds	r3, #1
 80043ee:	f003 031f 	and.w	r3, r3, #31
 80043f2:	2b09      	cmp	r3, #9
 80043f4:	bf94      	ite	ls
 80043f6:	2301      	movls	r3, #1
 80043f8:	2300      	movhi	r3, #0
 80043fa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d079      	beq.n	80044f4 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004408:	2b00      	cmp	r3, #0
 800440a:	d107      	bne.n	800441c <HAL_ADC_ConfigChannel+0x4f8>
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	0e9b      	lsrs	r3, r3, #26
 8004412:	3301      	adds	r3, #1
 8004414:	069b      	lsls	r3, r3, #26
 8004416:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800441a:	e015      	b.n	8004448 <HAL_ADC_ConfigChannel+0x524>
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004422:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004424:	fa93 f3a3 	rbit	r3, r3
 8004428:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800442a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800442c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800442e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004430:	2b00      	cmp	r3, #0
 8004432:	d101      	bne.n	8004438 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8004434:	2320      	movs	r3, #32
 8004436:	e003      	b.n	8004440 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8004438:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800443a:	fab3 f383 	clz	r3, r3
 800443e:	b2db      	uxtb	r3, r3
 8004440:	3301      	adds	r3, #1
 8004442:	069b      	lsls	r3, r3, #26
 8004444:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004450:	2b00      	cmp	r3, #0
 8004452:	d109      	bne.n	8004468 <HAL_ADC_ConfigChannel+0x544>
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	0e9b      	lsrs	r3, r3, #26
 800445a:	3301      	adds	r3, #1
 800445c:	f003 031f 	and.w	r3, r3, #31
 8004460:	2101      	movs	r1, #1
 8004462:	fa01 f303 	lsl.w	r3, r1, r3
 8004466:	e017      	b.n	8004498 <HAL_ADC_ConfigChannel+0x574>
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800446e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004470:	fa93 f3a3 	rbit	r3, r3
 8004474:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004478:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800447a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800447c:	2b00      	cmp	r3, #0
 800447e:	d101      	bne.n	8004484 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8004480:	2320      	movs	r3, #32
 8004482:	e003      	b.n	800448c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8004484:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004486:	fab3 f383 	clz	r3, r3
 800448a:	b2db      	uxtb	r3, r3
 800448c:	3301      	adds	r3, #1
 800448e:	f003 031f 	and.w	r3, r3, #31
 8004492:	2101      	movs	r1, #1
 8004494:	fa01 f303 	lsl.w	r3, r1, r3
 8004498:	ea42 0103 	orr.w	r1, r2, r3
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10a      	bne.n	80044be <HAL_ADC_ConfigChannel+0x59a>
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	0e9b      	lsrs	r3, r3, #26
 80044ae:	3301      	adds	r3, #1
 80044b0:	f003 021f 	and.w	r2, r3, #31
 80044b4:	4613      	mov	r3, r2
 80044b6:	005b      	lsls	r3, r3, #1
 80044b8:	4413      	add	r3, r2
 80044ba:	051b      	lsls	r3, r3, #20
 80044bc:	e018      	b.n	80044f0 <HAL_ADC_ConfigChannel+0x5cc>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044c6:	fa93 f3a3 	rbit	r3, r3
 80044ca:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80044cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80044d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80044d6:	2320      	movs	r3, #32
 80044d8:	e003      	b.n	80044e2 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80044da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044dc:	fab3 f383 	clz	r3, r3
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	3301      	adds	r3, #1
 80044e4:	f003 021f 	and.w	r2, r3, #31
 80044e8:	4613      	mov	r3, r2
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	4413      	add	r3, r2
 80044ee:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044f0:	430b      	orrs	r3, r1
 80044f2:	e080      	b.n	80045f6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d107      	bne.n	8004510 <HAL_ADC_ConfigChannel+0x5ec>
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	0e9b      	lsrs	r3, r3, #26
 8004506:	3301      	adds	r3, #1
 8004508:	069b      	lsls	r3, r3, #26
 800450a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800450e:	e015      	b.n	800453c <HAL_ADC_ConfigChannel+0x618>
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004518:	fa93 f3a3 	rbit	r3, r3
 800451c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800451e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004520:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004524:	2b00      	cmp	r3, #0
 8004526:	d101      	bne.n	800452c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8004528:	2320      	movs	r3, #32
 800452a:	e003      	b.n	8004534 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800452c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800452e:	fab3 f383 	clz	r3, r3
 8004532:	b2db      	uxtb	r3, r3
 8004534:	3301      	adds	r3, #1
 8004536:	069b      	lsls	r3, r3, #26
 8004538:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004544:	2b00      	cmp	r3, #0
 8004546:	d109      	bne.n	800455c <HAL_ADC_ConfigChannel+0x638>
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	0e9b      	lsrs	r3, r3, #26
 800454e:	3301      	adds	r3, #1
 8004550:	f003 031f 	and.w	r3, r3, #31
 8004554:	2101      	movs	r1, #1
 8004556:	fa01 f303 	lsl.w	r3, r1, r3
 800455a:	e017      	b.n	800458c <HAL_ADC_ConfigChannel+0x668>
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	fa93 f3a3 	rbit	r3, r3
 8004568:	61bb      	str	r3, [r7, #24]
  return result;
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800456e:	6a3b      	ldr	r3, [r7, #32]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d101      	bne.n	8004578 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8004574:	2320      	movs	r3, #32
 8004576:	e003      	b.n	8004580 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8004578:	6a3b      	ldr	r3, [r7, #32]
 800457a:	fab3 f383 	clz	r3, r3
 800457e:	b2db      	uxtb	r3, r3
 8004580:	3301      	adds	r3, #1
 8004582:	f003 031f 	and.w	r3, r3, #31
 8004586:	2101      	movs	r1, #1
 8004588:	fa01 f303 	lsl.w	r3, r1, r3
 800458c:	ea42 0103 	orr.w	r1, r2, r3
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004598:	2b00      	cmp	r3, #0
 800459a:	d10d      	bne.n	80045b8 <HAL_ADC_ConfigChannel+0x694>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	0e9b      	lsrs	r3, r3, #26
 80045a2:	3301      	adds	r3, #1
 80045a4:	f003 021f 	and.w	r2, r3, #31
 80045a8:	4613      	mov	r3, r2
 80045aa:	005b      	lsls	r3, r3, #1
 80045ac:	4413      	add	r3, r2
 80045ae:	3b1e      	subs	r3, #30
 80045b0:	051b      	lsls	r3, r3, #20
 80045b2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80045b6:	e01d      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x6d0>
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	fa93 f3a3 	rbit	r3, r3
 80045c4:	60fb      	str	r3, [r7, #12]
  return result;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d103      	bne.n	80045d8 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80045d0:	2320      	movs	r3, #32
 80045d2:	e005      	b.n	80045e0 <HAL_ADC_ConfigChannel+0x6bc>
 80045d4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	fab3 f383 	clz	r3, r3
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	3301      	adds	r3, #1
 80045e2:	f003 021f 	and.w	r2, r3, #31
 80045e6:	4613      	mov	r3, r2
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	4413      	add	r3, r2
 80045ec:	3b1e      	subs	r3, #30
 80045ee:	051b      	lsls	r3, r3, #20
 80045f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045f4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80045f6:	683a      	ldr	r2, [r7, #0]
 80045f8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045fa:	4619      	mov	r1, r3
 80045fc:	f7ff fa74 	bl	8003ae8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	4b3d      	ldr	r3, [pc, #244]	@ (80046fc <HAL_ADC_ConfigChannel+0x7d8>)
 8004606:	4013      	ands	r3, r2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d06c      	beq.n	80046e6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800460c:	483c      	ldr	r0, [pc, #240]	@ (8004700 <HAL_ADC_ConfigChannel+0x7dc>)
 800460e:	f7ff f9c9 	bl	80039a4 <LL_ADC_GetCommonPathInternalCh>
 8004612:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a3a      	ldr	r2, [pc, #232]	@ (8004704 <HAL_ADC_ConfigChannel+0x7e0>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d127      	bne.n	8004670 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004620:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004624:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d121      	bne.n	8004670 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a35      	ldr	r2, [pc, #212]	@ (8004708 <HAL_ADC_ConfigChannel+0x7e4>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d157      	bne.n	80046e6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004636:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800463a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800463e:	4619      	mov	r1, r3
 8004640:	482f      	ldr	r0, [pc, #188]	@ (8004700 <HAL_ADC_ConfigChannel+0x7dc>)
 8004642:	f7ff f99c 	bl	800397e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004646:	4b31      	ldr	r3, [pc, #196]	@ (800470c <HAL_ADC_ConfigChannel+0x7e8>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	099b      	lsrs	r3, r3, #6
 800464c:	4a30      	ldr	r2, [pc, #192]	@ (8004710 <HAL_ADC_ConfigChannel+0x7ec>)
 800464e:	fba2 2303 	umull	r2, r3, r2, r3
 8004652:	099b      	lsrs	r3, r3, #6
 8004654:	1c5a      	adds	r2, r3, #1
 8004656:	4613      	mov	r3, r2
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	4413      	add	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004660:	e002      	b.n	8004668 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	3b01      	subs	r3, #1
 8004666:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1f9      	bne.n	8004662 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800466e:	e03a      	b.n	80046e6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a27      	ldr	r2, [pc, #156]	@ (8004714 <HAL_ADC_ConfigChannel+0x7f0>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d113      	bne.n	80046a2 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800467a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800467e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10d      	bne.n	80046a2 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a1f      	ldr	r2, [pc, #124]	@ (8004708 <HAL_ADC_ConfigChannel+0x7e4>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d12a      	bne.n	80046e6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004690:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004694:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004698:	4619      	mov	r1, r3
 800469a:	4819      	ldr	r0, [pc, #100]	@ (8004700 <HAL_ADC_ConfigChannel+0x7dc>)
 800469c:	f7ff f96f 	bl	800397e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80046a0:	e021      	b.n	80046e6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a1c      	ldr	r2, [pc, #112]	@ (8004718 <HAL_ADC_ConfigChannel+0x7f4>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d11c      	bne.n	80046e6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80046ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80046b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d116      	bne.n	80046e6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a12      	ldr	r2, [pc, #72]	@ (8004708 <HAL_ADC_ConfigChannel+0x7e4>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d111      	bne.n	80046e6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80046c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80046c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80046ca:	4619      	mov	r1, r3
 80046cc:	480c      	ldr	r0, [pc, #48]	@ (8004700 <HAL_ADC_ConfigChannel+0x7dc>)
 80046ce:	f7ff f956 	bl	800397e <LL_ADC_SetCommonPathInternalCh>
 80046d2:	e008      	b.n	80046e6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d8:	f043 0220 	orr.w	r2, r3, #32
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80046ee:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	37d8      	adds	r7, #216	@ 0xd8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	80080000 	.word	0x80080000
 8004700:	50040300 	.word	0x50040300
 8004704:	c7520000 	.word	0xc7520000
 8004708:	50040000 	.word	0x50040000
 800470c:	20000068 	.word	0x20000068
 8004710:	053e2d63 	.word	0x053e2d63
 8004714:	cb840000 	.word	0xcb840000
 8004718:	80000001 	.word	0x80000001

0800471c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800471c:	b480      	push	{r7}
 800471e:	b083      	sub	sp, #12
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004724:	4b05      	ldr	r3, [pc, #20]	@ (800473c <LL_EXTI_EnableIT_0_31+0x20>)
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	4904      	ldr	r1, [pc, #16]	@ (800473c <LL_EXTI_EnableIT_0_31+0x20>)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4313      	orrs	r3, r2
 800472e:	600b      	str	r3, [r1, #0]
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr
 800473c:	40010400 	.word	0x40010400

08004740 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8004748:	4b06      	ldr	r3, [pc, #24]	@ (8004764 <LL_EXTI_DisableIT_0_31+0x24>)
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	43db      	mvns	r3, r3
 8004750:	4904      	ldr	r1, [pc, #16]	@ (8004764 <LL_EXTI_DisableIT_0_31+0x24>)
 8004752:	4013      	ands	r3, r2
 8004754:	600b      	str	r3, [r1, #0]
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	40010400 	.word	0x40010400

08004768 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8004770:	4b05      	ldr	r3, [pc, #20]	@ (8004788 <LL_EXTI_EnableEvent_0_31+0x20>)
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	4904      	ldr	r1, [pc, #16]	@ (8004788 <LL_EXTI_EnableEvent_0_31+0x20>)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4313      	orrs	r3, r2
 800477a:	604b      	str	r3, [r1, #4]

}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr
 8004788:	40010400 	.word	0x40010400

0800478c <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8004794:	4b06      	ldr	r3, [pc, #24]	@ (80047b0 <LL_EXTI_DisableEvent_0_31+0x24>)
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	43db      	mvns	r3, r3
 800479c:	4904      	ldr	r1, [pc, #16]	@ (80047b0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800479e:	4013      	ands	r3, r2
 80047a0:	604b      	str	r3, [r1, #4]
}
 80047a2:	bf00      	nop
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	40010400 	.word	0x40010400

080047b4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80047bc:	4b05      	ldr	r3, [pc, #20]	@ (80047d4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	4904      	ldr	r1, [pc, #16]	@ (80047d4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	608b      	str	r3, [r1, #8]

}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr
 80047d4:	40010400 	.word	0x40010400

080047d8 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80047e0:	4b06      	ldr	r3, [pc, #24]	@ (80047fc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80047e2:	689a      	ldr	r2, [r3, #8]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	43db      	mvns	r3, r3
 80047e8:	4904      	ldr	r1, [pc, #16]	@ (80047fc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80047ea:	4013      	ands	r3, r2
 80047ec:	608b      	str	r3, [r1, #8]

}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	40010400 	.word	0x40010400

08004800 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004808:	4b05      	ldr	r3, [pc, #20]	@ (8004820 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800480a:	68da      	ldr	r2, [r3, #12]
 800480c:	4904      	ldr	r1, [pc, #16]	@ (8004820 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4313      	orrs	r3, r2
 8004812:	60cb      	str	r3, [r1, #12]
}
 8004814:	bf00      	nop
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr
 8004820:	40010400 	.word	0x40010400

08004824 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800482c:	4b06      	ldr	r3, [pc, #24]	@ (8004848 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	43db      	mvns	r3, r3
 8004834:	4904      	ldr	r1, [pc, #16]	@ (8004848 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004836:	4013      	ands	r3, r2
 8004838:	60cb      	str	r3, [r1, #12]
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	40010400 	.word	0x40010400

0800484c <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004854:	4a04      	ldr	r2, [pc, #16]	@ (8004868 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6153      	str	r3, [r2, #20]
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	40010400 	.word	0x40010400

0800486c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8004874:	2300      	movs	r3, #0
 8004876:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004878:	2300      	movs	r3, #0
 800487a:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d102      	bne.n	8004888 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	77fb      	strb	r3, [r7, #31]
 8004886:	e0d1      	b.n	8004a2c <HAL_COMP_Init+0x1c0>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004892:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004896:	d102      	bne.n	800489e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	77fb      	strb	r3, [r7, #31]
 800489c:	e0c6      	b.n	8004a2c <HAL_COMP_Init+0x1c0>
#if defined(COMP2)
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
#endif /* COMP2 */


    if (hcomp->State == HAL_COMP_STATE_RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d115      	bne.n	80048d6 <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	629a      	str	r2, [r3, #40]	@ 0x28
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048b8:	4b5f      	ldr	r3, [pc, #380]	@ (8004a38 <HAL_COMP_Init+0x1cc>)
 80048ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048bc:	4a5e      	ldr	r2, [pc, #376]	@ (8004a38 <HAL_COMP_Init+0x1cc>)
 80048be:	f043 0301 	orr.w	r3, r3, #1
 80048c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80048c4:	4b5c      	ldr	r3, [pc, #368]	@ (8004a38 <HAL_COMP_Init+0x1cc>)
 80048c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	60bb      	str	r3, [r7, #8]
 80048ce:	68bb      	ldr	r3, [r7, #8]

      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f7fe f95f 	bl	8002b94 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048e0:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.NonInvertingInput
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	69db      	ldr	r3, [r3, #28]
 80048f0:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.NonInvertingInput
 8004902:	4313      	orrs	r3, r2
 8004904:	617b      	str	r3, [r7, #20]
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#endif /* COMP_CSR_WINMODE */
#else
    MODIFY_REG(hcomp->Instance->CSR,
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	4b4b      	ldr	r3, [pc, #300]	@ (8004a3c <HAL_COMP_Init+0x1d0>)
 800490e:	4013      	ands	r3, r2
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	6812      	ldr	r2, [r2, #0]
 8004914:	6979      	ldr	r1, [r7, #20]
 8004916:	430b      	orrs	r3, r1
 8004918:	6013      	str	r3, [r2, #0]
#if defined(COMP2)
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004922:	d106      	bne.n	8004932 <HAL_COMP_Init+0xc6>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8004924:	4b46      	ldr	r3, [pc, #280]	@ (8004a40 <HAL_COMP_Init+0x1d4>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a45      	ldr	r2, [pc, #276]	@ (8004a40 <HAL_COMP_Init+0x1d4>)
 800492a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800492e:	6013      	str	r3, [r2, #0]
 8004930:	e005      	b.n	800493e <HAL_COMP_Init+0xd2>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8004932:	4b43      	ldr	r3, [pc, #268]	@ (8004a40 <HAL_COMP_Init+0x1d4>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a42      	ldr	r2, [pc, #264]	@ (8004a40 <HAL_COMP_Init+0x1d4>)
 8004938:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800493c:	6013      	str	r3, [r2, #0]
#endif /* COMP2 */


    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d016      	beq.n	800497a <HAL_COMP_Init+0x10e>
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d113      	bne.n	800497a <HAL_COMP_Init+0x10e>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004952:	4b3c      	ldr	r3, [pc, #240]	@ (8004a44 <HAL_COMP_Init+0x1d8>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	099b      	lsrs	r3, r3, #6
 8004958:	4a3b      	ldr	r2, [pc, #236]	@ (8004a48 <HAL_COMP_Init+0x1dc>)
 800495a:	fba2 2303 	umull	r2, r3, r2, r3
 800495e:	099b      	lsrs	r3, r3, #6
 8004960:	1c5a      	adds	r2, r3, #1
 8004962:	4613      	mov	r3, r2
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	4413      	add	r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 800496c:	e002      	b.n	8004974 <HAL_COMP_Init+0x108>
      {
        wait_loop_index--;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	3b01      	subs	r3, #1
 8004972:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1f9      	bne.n	800496e <HAL_COMP_Init+0x102>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a33      	ldr	r2, [pc, #204]	@ (8004a4c <HAL_COMP_Init+0x1e0>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d102      	bne.n	800498a <HAL_COMP_Init+0x11e>
 8004984:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004988:	e001      	b.n	800498e <HAL_COMP_Init+0x122>
 800498a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800498e:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	f003 0303 	and.w	r3, r3, #3
 8004998:	2b00      	cmp	r3, #0
 800499a:	d037      	beq.n	8004a0c <HAL_COMP_Init+0x1a0>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	f003 0310 	and.w	r3, r3, #16
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d003      	beq.n	80049b0 <HAL_COMP_Init+0x144>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 80049a8:	6938      	ldr	r0, [r7, #16]
 80049aa:	f7ff ff03 	bl	80047b4 <LL_EXTI_EnableRisingTrig_0_31>
 80049ae:	e002      	b.n	80049b6 <HAL_COMP_Init+0x14a>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 80049b0:	6938      	ldr	r0, [r7, #16]
 80049b2:	f7ff ff11 	bl	80047d8 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a1b      	ldr	r3, [r3, #32]
 80049ba:	f003 0320 	and.w	r3, r3, #32
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_COMP_Init+0x15e>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80049c2:	6938      	ldr	r0, [r7, #16]
 80049c4:	f7ff ff1c 	bl	8004800 <LL_EXTI_EnableFallingTrig_0_31>
 80049c8:	e002      	b.n	80049d0 <HAL_COMP_Init+0x164>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80049ca:	6938      	ldr	r0, [r7, #16]
 80049cc:	f7ff ff2a 	bl	8004824 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 80049d0:	6938      	ldr	r0, [r7, #16]
 80049d2:	f7ff ff3b 	bl	800484c <LL_EXTI_ClearFlag_0_31>

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	f003 0302 	and.w	r3, r3, #2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d003      	beq.n	80049ea <HAL_COMP_Init+0x17e>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 80049e2:	6938      	ldr	r0, [r7, #16]
 80049e4:	f7ff fec0 	bl	8004768 <LL_EXTI_EnableEvent_0_31>
 80049e8:	e002      	b.n	80049f0 <HAL_COMP_Init+0x184>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80049ea:	6938      	ldr	r0, [r7, #16]
 80049ec:	f7ff fece 	bl	800478c <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	f003 0301 	and.w	r3, r3, #1
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d003      	beq.n	8004a04 <HAL_COMP_Init+0x198>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 80049fc:	6938      	ldr	r0, [r7, #16]
 80049fe:	f7ff fe8d 	bl	800471c <LL_EXTI_EnableIT_0_31>
 8004a02:	e009      	b.n	8004a18 <HAL_COMP_Init+0x1ac>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8004a04:	6938      	ldr	r0, [r7, #16]
 8004a06:	f7ff fe9b 	bl	8004740 <LL_EXTI_DisableIT_0_31>
 8004a0a:	e005      	b.n	8004a18 <HAL_COMP_Init+0x1ac>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8004a0c:	6938      	ldr	r0, [r7, #16]
 8004a0e:	f7ff febd 	bl	800478c <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8004a12:	6938      	ldr	r0, [r7, #16]
 8004a14:	f7ff fe94 	bl	8004740 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d103      	bne.n	8004a2c <HAL_COMP_Init+0x1c0>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 8004a2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3720      	adds	r7, #32
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	40021000 	.word	0x40021000
 8004a3c:	ff207d03 	.word	0xff207d03
 8004a40:	40010204 	.word	0x40010204
 8004a44:	20000068 	.word	0x20000068
 8004a48:	053e2d63 	.word	0x053e2d63
 8004a4c:	40010200 	.word	0x40010200

08004a50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f003 0307 	and.w	r3, r3, #7
 8004a5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a60:	4b0c      	ldr	r3, [pc, #48]	@ (8004a94 <__NVIC_SetPriorityGrouping+0x44>)
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a82:	4a04      	ldr	r2, [pc, #16]	@ (8004a94 <__NVIC_SetPriorityGrouping+0x44>)
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	60d3      	str	r3, [r2, #12]
}
 8004a88:	bf00      	nop
 8004a8a:	3714      	adds	r7, #20
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	e000ed00 	.word	0xe000ed00

08004a98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a9c:	4b04      	ldr	r3, [pc, #16]	@ (8004ab0 <__NVIC_GetPriorityGrouping+0x18>)
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	0a1b      	lsrs	r3, r3, #8
 8004aa2:	f003 0307 	and.w	r3, r3, #7
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	e000ed00 	.word	0xe000ed00

08004ab4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	db0b      	blt.n	8004ade <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ac6:	79fb      	ldrb	r3, [r7, #7]
 8004ac8:	f003 021f 	and.w	r2, r3, #31
 8004acc:	4907      	ldr	r1, [pc, #28]	@ (8004aec <__NVIC_EnableIRQ+0x38>)
 8004ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad2:	095b      	lsrs	r3, r3, #5
 8004ad4:	2001      	movs	r0, #1
 8004ad6:	fa00 f202 	lsl.w	r2, r0, r2
 8004ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	e000e100 	.word	0xe000e100

08004af0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	4603      	mov	r3, r0
 8004af8:	6039      	str	r1, [r7, #0]
 8004afa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	db0a      	blt.n	8004b1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	490c      	ldr	r1, [pc, #48]	@ (8004b3c <__NVIC_SetPriority+0x4c>)
 8004b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b0e:	0112      	lsls	r2, r2, #4
 8004b10:	b2d2      	uxtb	r2, r2
 8004b12:	440b      	add	r3, r1
 8004b14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b18:	e00a      	b.n	8004b30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	b2da      	uxtb	r2, r3
 8004b1e:	4908      	ldr	r1, [pc, #32]	@ (8004b40 <__NVIC_SetPriority+0x50>)
 8004b20:	79fb      	ldrb	r3, [r7, #7]
 8004b22:	f003 030f 	and.w	r3, r3, #15
 8004b26:	3b04      	subs	r3, #4
 8004b28:	0112      	lsls	r2, r2, #4
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	440b      	add	r3, r1
 8004b2e:	761a      	strb	r2, [r3, #24]
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	e000e100 	.word	0xe000e100
 8004b40:	e000ed00 	.word	0xe000ed00

08004b44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b089      	sub	sp, #36	@ 0x24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f003 0307 	and.w	r3, r3, #7
 8004b56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	f1c3 0307 	rsb	r3, r3, #7
 8004b5e:	2b04      	cmp	r3, #4
 8004b60:	bf28      	it	cs
 8004b62:	2304      	movcs	r3, #4
 8004b64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	3304      	adds	r3, #4
 8004b6a:	2b06      	cmp	r3, #6
 8004b6c:	d902      	bls.n	8004b74 <NVIC_EncodePriority+0x30>
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	3b03      	subs	r3, #3
 8004b72:	e000      	b.n	8004b76 <NVIC_EncodePriority+0x32>
 8004b74:	2300      	movs	r3, #0
 8004b76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b78:	f04f 32ff 	mov.w	r2, #4294967295
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b82:	43da      	mvns	r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	401a      	ands	r2, r3
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b8c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	fa01 f303 	lsl.w	r3, r1, r3
 8004b96:	43d9      	mvns	r1, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b9c:	4313      	orrs	r3, r2
         );
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3724      	adds	r7, #36	@ 0x24
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
	...

08004bac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004bbc:	d301      	bcc.n	8004bc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e00f      	b.n	8004be2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8004bec <SysTick_Config+0x40>)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bca:	210f      	movs	r1, #15
 8004bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd0:	f7ff ff8e 	bl	8004af0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bd4:	4b05      	ldr	r3, [pc, #20]	@ (8004bec <SysTick_Config+0x40>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bda:	4b04      	ldr	r3, [pc, #16]	@ (8004bec <SysTick_Config+0x40>)
 8004bdc:	2207      	movs	r2, #7
 8004bde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3708      	adds	r7, #8
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	e000e010 	.word	0xe000e010

08004bf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f7ff ff29 	bl	8004a50 <__NVIC_SetPriorityGrouping>
}
 8004bfe:	bf00      	nop
 8004c00:	3708      	adds	r7, #8
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b086      	sub	sp, #24
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	60b9      	str	r1, [r7, #8]
 8004c10:	607a      	str	r2, [r7, #4]
 8004c12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004c14:	2300      	movs	r3, #0
 8004c16:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004c18:	f7ff ff3e 	bl	8004a98 <__NVIC_GetPriorityGrouping>
 8004c1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	68b9      	ldr	r1, [r7, #8]
 8004c22:	6978      	ldr	r0, [r7, #20]
 8004c24:	f7ff ff8e 	bl	8004b44 <NVIC_EncodePriority>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c2e:	4611      	mov	r1, r2
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7ff ff5d 	bl	8004af0 <__NVIC_SetPriority>
}
 8004c36:	bf00      	nop
 8004c38:	3718      	adds	r7, #24
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b082      	sub	sp, #8
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	4603      	mov	r3, r0
 8004c46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7ff ff31 	bl	8004ab4 <__NVIC_EnableIRQ>
}
 8004c52:	bf00      	nop
 8004c54:	3708      	adds	r7, #8
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b082      	sub	sp, #8
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f7ff ffa2 	bl	8004bac <SysTick_Config>
 8004c68:	4603      	mov	r3, r0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c72:	b480      	push	{r7}
 8004c74:	b085      	sub	sp, #20
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d008      	beq.n	8004c9c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2204      	movs	r2, #4
 8004c8e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e040      	b.n	8004d1e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f022 020e 	bic.w	r2, r2, #14
 8004caa:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cb6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004cba:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f022 0201 	bic.w	r2, r2, #1
 8004cca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd0:	f003 021c 	and.w	r2, r3, #28
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd8:	2101      	movs	r1, #1
 8004cda:	fa01 f202 	lsl.w	r2, r1, r2
 8004cde:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004ce8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00c      	beq.n	8004d0c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d00:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004d0a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004d1c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3714      	adds	r7, #20
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr

08004d2a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004d2a:	b580      	push	{r7, lr}
 8004d2c:	b084      	sub	sp, #16
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d32:	2300      	movs	r3, #0
 8004d34:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d005      	beq.n	8004d4e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2204      	movs	r2, #4
 8004d46:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	73fb      	strb	r3, [r7, #15]
 8004d4c:	e047      	b.n	8004dde <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 020e 	bic.w	r2, r2, #14
 8004d5c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f022 0201 	bic.w	r2, r2, #1
 8004d6c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d7c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d82:	f003 021c 	and.w	r2, r3, #28
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8a:	2101      	movs	r1, #1
 8004d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8004d90:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004d9a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00c      	beq.n	8004dbe <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004db2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004dbc:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	4798      	blx	r3
    }
  }
  return status;
 8004dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b087      	sub	sp, #28
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004df2:	2300      	movs	r3, #0
 8004df4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004df6:	e166      	b.n	80050c6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	2101      	movs	r1, #1
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	fa01 f303 	lsl.w	r3, r1, r3
 8004e04:	4013      	ands	r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	f000 8158 	beq.w	80050c0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f003 0303 	and.w	r3, r3, #3
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d005      	beq.n	8004e28 <HAL_GPIO_Init+0x40>
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f003 0303 	and.w	r3, r3, #3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d130      	bne.n	8004e8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	005b      	lsls	r3, r3, #1
 8004e32:	2203      	movs	r2, #3
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	43db      	mvns	r3, r3
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	68da      	ldr	r2, [r3, #12]
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e5e:	2201      	movs	r2, #1
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	fa02 f303 	lsl.w	r3, r2, r3
 8004e66:	43db      	mvns	r3, r3
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	091b      	lsrs	r3, r3, #4
 8004e74:	f003 0201 	and.w	r2, r3, #1
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	693a      	ldr	r2, [r7, #16]
 8004e88:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f003 0303 	and.w	r3, r3, #3
 8004e92:	2b03      	cmp	r3, #3
 8004e94:	d017      	beq.n	8004ec6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	005b      	lsls	r3, r3, #1
 8004ea0:	2203      	movs	r2, #3
 8004ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea6:	43db      	mvns	r3, r3
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	4013      	ands	r3, r2
 8004eac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	689a      	ldr	r2, [r3, #8]
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	005b      	lsls	r3, r3, #1
 8004eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eba:	693a      	ldr	r2, [r7, #16]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	f003 0303 	and.w	r3, r3, #3
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d123      	bne.n	8004f1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	08da      	lsrs	r2, r3, #3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	3208      	adds	r2, #8
 8004eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ede:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	220f      	movs	r2, #15
 8004eea:	fa02 f303 	lsl.w	r3, r2, r3
 8004eee:	43db      	mvns	r3, r3
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	691a      	ldr	r2, [r3, #16]
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f003 0307 	and.w	r3, r3, #7
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	fa02 f303 	lsl.w	r3, r2, r3
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	08da      	lsrs	r2, r3, #3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	3208      	adds	r2, #8
 8004f14:	6939      	ldr	r1, [r7, #16]
 8004f16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	005b      	lsls	r3, r3, #1
 8004f24:	2203      	movs	r2, #3
 8004f26:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2a:	43db      	mvns	r3, r3
 8004f2c:	693a      	ldr	r2, [r7, #16]
 8004f2e:	4013      	ands	r3, r2
 8004f30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f003 0203 	and.w	r2, r3, #3
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	005b      	lsls	r3, r3, #1
 8004f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	f000 80b2 	beq.w	80050c0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f5c:	4b61      	ldr	r3, [pc, #388]	@ (80050e4 <HAL_GPIO_Init+0x2fc>)
 8004f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f60:	4a60      	ldr	r2, [pc, #384]	@ (80050e4 <HAL_GPIO_Init+0x2fc>)
 8004f62:	f043 0301 	orr.w	r3, r3, #1
 8004f66:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f68:	4b5e      	ldr	r3, [pc, #376]	@ (80050e4 <HAL_GPIO_Init+0x2fc>)
 8004f6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	60bb      	str	r3, [r7, #8]
 8004f72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004f74:	4a5c      	ldr	r2, [pc, #368]	@ (80050e8 <HAL_GPIO_Init+0x300>)
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	089b      	lsrs	r3, r3, #2
 8004f7a:	3302      	adds	r3, #2
 8004f7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f003 0303 	and.w	r3, r3, #3
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	220f      	movs	r2, #15
 8004f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f90:	43db      	mvns	r3, r3
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	4013      	ands	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004f9e:	d02b      	beq.n	8004ff8 <HAL_GPIO_Init+0x210>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a52      	ldr	r2, [pc, #328]	@ (80050ec <HAL_GPIO_Init+0x304>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d025      	beq.n	8004ff4 <HAL_GPIO_Init+0x20c>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a51      	ldr	r2, [pc, #324]	@ (80050f0 <HAL_GPIO_Init+0x308>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d01f      	beq.n	8004ff0 <HAL_GPIO_Init+0x208>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a50      	ldr	r2, [pc, #320]	@ (80050f4 <HAL_GPIO_Init+0x30c>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d019      	beq.n	8004fec <HAL_GPIO_Init+0x204>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a4f      	ldr	r2, [pc, #316]	@ (80050f8 <HAL_GPIO_Init+0x310>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d013      	beq.n	8004fe8 <HAL_GPIO_Init+0x200>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a4e      	ldr	r2, [pc, #312]	@ (80050fc <HAL_GPIO_Init+0x314>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d00d      	beq.n	8004fe4 <HAL_GPIO_Init+0x1fc>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a4d      	ldr	r2, [pc, #308]	@ (8005100 <HAL_GPIO_Init+0x318>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d007      	beq.n	8004fe0 <HAL_GPIO_Init+0x1f8>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a4c      	ldr	r2, [pc, #304]	@ (8005104 <HAL_GPIO_Init+0x31c>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d101      	bne.n	8004fdc <HAL_GPIO_Init+0x1f4>
 8004fd8:	2307      	movs	r3, #7
 8004fda:	e00e      	b.n	8004ffa <HAL_GPIO_Init+0x212>
 8004fdc:	2308      	movs	r3, #8
 8004fde:	e00c      	b.n	8004ffa <HAL_GPIO_Init+0x212>
 8004fe0:	2306      	movs	r3, #6
 8004fe2:	e00a      	b.n	8004ffa <HAL_GPIO_Init+0x212>
 8004fe4:	2305      	movs	r3, #5
 8004fe6:	e008      	b.n	8004ffa <HAL_GPIO_Init+0x212>
 8004fe8:	2304      	movs	r3, #4
 8004fea:	e006      	b.n	8004ffa <HAL_GPIO_Init+0x212>
 8004fec:	2303      	movs	r3, #3
 8004fee:	e004      	b.n	8004ffa <HAL_GPIO_Init+0x212>
 8004ff0:	2302      	movs	r3, #2
 8004ff2:	e002      	b.n	8004ffa <HAL_GPIO_Init+0x212>
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e000      	b.n	8004ffa <HAL_GPIO_Init+0x212>
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	f002 0203 	and.w	r2, r2, #3
 8005000:	0092      	lsls	r2, r2, #2
 8005002:	4093      	lsls	r3, r2
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	4313      	orrs	r3, r2
 8005008:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800500a:	4937      	ldr	r1, [pc, #220]	@ (80050e8 <HAL_GPIO_Init+0x300>)
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	089b      	lsrs	r3, r3, #2
 8005010:	3302      	adds	r3, #2
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005018:	4b3b      	ldr	r3, [pc, #236]	@ (8005108 <HAL_GPIO_Init+0x320>)
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	43db      	mvns	r3, r3
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	4013      	ands	r3, r2
 8005026:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d003      	beq.n	800503c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005034:	693a      	ldr	r2, [r7, #16]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	4313      	orrs	r3, r2
 800503a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800503c:	4a32      	ldr	r2, [pc, #200]	@ (8005108 <HAL_GPIO_Init+0x320>)
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005042:	4b31      	ldr	r3, [pc, #196]	@ (8005108 <HAL_GPIO_Init+0x320>)
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	43db      	mvns	r3, r3
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	4013      	ands	r3, r2
 8005050:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d003      	beq.n	8005066 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	4313      	orrs	r3, r2
 8005064:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005066:	4a28      	ldr	r2, [pc, #160]	@ (8005108 <HAL_GPIO_Init+0x320>)
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800506c:	4b26      	ldr	r3, [pc, #152]	@ (8005108 <HAL_GPIO_Init+0x320>)
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	43db      	mvns	r3, r3
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	4013      	ands	r3, r2
 800507a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005084:	2b00      	cmp	r3, #0
 8005086:	d003      	beq.n	8005090 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005088:	693a      	ldr	r2, [r7, #16]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	4313      	orrs	r3, r2
 800508e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005090:	4a1d      	ldr	r2, [pc, #116]	@ (8005108 <HAL_GPIO_Init+0x320>)
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005096:	4b1c      	ldr	r3, [pc, #112]	@ (8005108 <HAL_GPIO_Init+0x320>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	43db      	mvns	r3, r3
 80050a0:	693a      	ldr	r2, [r7, #16]
 80050a2:	4013      	ands	r3, r2
 80050a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d003      	beq.n	80050ba <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80050b2:	693a      	ldr	r2, [r7, #16]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050ba:	4a13      	ldr	r2, [pc, #76]	@ (8005108 <HAL_GPIO_Init+0x320>)
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	3301      	adds	r3, #1
 80050c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	fa22 f303 	lsr.w	r3, r2, r3
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f47f ae91 	bne.w	8004df8 <HAL_GPIO_Init+0x10>
  }
}
 80050d6:	bf00      	nop
 80050d8:	bf00      	nop
 80050da:	371c      	adds	r7, #28
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr
 80050e4:	40021000 	.word	0x40021000
 80050e8:	40010000 	.word	0x40010000
 80050ec:	48000400 	.word	0x48000400
 80050f0:	48000800 	.word	0x48000800
 80050f4:	48000c00 	.word	0x48000c00
 80050f8:	48001000 	.word	0x48001000
 80050fc:	48001400 	.word	0x48001400
 8005100:	48001800 	.word	0x48001800
 8005104:	48001c00 	.word	0x48001c00
 8005108:	40010400 	.word	0x40010400

0800510c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	460b      	mov	r3, r1
 8005116:	807b      	strh	r3, [r7, #2]
 8005118:	4613      	mov	r3, r2
 800511a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800511c:	787b      	ldrb	r3, [r7, #1]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005122:	887a      	ldrh	r2, [r7, #2]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005128:	e002      	b.n	8005130 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800512a:	887a      	ldrh	r2, [r7, #2]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	4603      	mov	r3, r0
 8005144:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005146:	4b08      	ldr	r3, [pc, #32]	@ (8005168 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005148:	695a      	ldr	r2, [r3, #20]
 800514a:	88fb      	ldrh	r3, [r7, #6]
 800514c:	4013      	ands	r3, r2
 800514e:	2b00      	cmp	r3, #0
 8005150:	d006      	beq.n	8005160 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005152:	4a05      	ldr	r2, [pc, #20]	@ (8005168 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005154:	88fb      	ldrh	r3, [r7, #6]
 8005156:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005158:	88fb      	ldrh	r3, [r7, #6]
 800515a:	4618      	mov	r0, r3
 800515c:	f7fc fc20 	bl	80019a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005160:	bf00      	nop
 8005162:	3708      	adds	r7, #8
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	40010400 	.word	0x40010400

0800516c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d101      	bne.n	800517e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e08d      	b.n	800529a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d106      	bne.n	8005198 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7fd fd52 	bl	8002c3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2224      	movs	r2, #36	@ 0x24
 800519c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0201 	bic.w	r2, r2, #1
 80051ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685a      	ldr	r2, [r3, #4]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80051bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	689a      	ldr	r2, [r3, #8]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80051cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d107      	bne.n	80051e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	689a      	ldr	r2, [r3, #8]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051e2:	609a      	str	r2, [r3, #8]
 80051e4:	e006      	b.n	80051f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	689a      	ldr	r2, [r3, #8]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80051f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d108      	bne.n	800520e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800520a:	605a      	str	r2, [r3, #4]
 800520c:	e007      	b.n	800521e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	685a      	ldr	r2, [r3, #4]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800521c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	6812      	ldr	r2, [r2, #0]
 8005228:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800522c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005230:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68da      	ldr	r2, [r3, #12]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005240:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	691a      	ldr	r2, [r3, #16]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	430a      	orrs	r2, r1
 800525a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	69d9      	ldr	r1, [r3, #28]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a1a      	ldr	r2, [r3, #32]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f042 0201 	orr.w	r2, r2, #1
 800527a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2220      	movs	r2, #32
 8005286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3708      	adds	r7, #8
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
	...

080052a4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b088      	sub	sp, #32
 80052a8:	af02      	add	r7, sp, #8
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	607a      	str	r2, [r7, #4]
 80052ae:	461a      	mov	r2, r3
 80052b0:	460b      	mov	r3, r1
 80052b2:	817b      	strh	r3, [r7, #10]
 80052b4:	4613      	mov	r3, r2
 80052b6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b20      	cmp	r3, #32
 80052c2:	f040 80fd 	bne.w	80054c0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d101      	bne.n	80052d4 <HAL_I2C_Master_Transmit+0x30>
 80052d0:	2302      	movs	r3, #2
 80052d2:	e0f6      	b.n	80054c2 <HAL_I2C_Master_Transmit+0x21e>
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052dc:	f7fe fb0c 	bl	80038f8 <HAL_GetTick>
 80052e0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	2319      	movs	r3, #25
 80052e8:	2201      	movs	r2, #1
 80052ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f000 fa0a 	bl	8005708 <I2C_WaitOnFlagUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e0e1      	b.n	80054c2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2221      	movs	r2, #33	@ 0x21
 8005302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2210      	movs	r2, #16
 800530a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	893a      	ldrh	r2, [r7, #8]
 800531e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800532a:	b29b      	uxth	r3, r3
 800532c:	2bff      	cmp	r3, #255	@ 0xff
 800532e:	d906      	bls.n	800533e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	22ff      	movs	r2, #255	@ 0xff
 8005334:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005336:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800533a:	617b      	str	r3, [r7, #20]
 800533c:	e007      	b.n	800534e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005342:	b29a      	uxth	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005348:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800534c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005352:	2b00      	cmp	r3, #0
 8005354:	d024      	beq.n	80053a0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535a:	781a      	ldrb	r2, [r3, #0]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005366:	1c5a      	adds	r2, r3, #1
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005370:	b29b      	uxth	r3, r3
 8005372:	3b01      	subs	r3, #1
 8005374:	b29a      	uxth	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537e:	3b01      	subs	r3, #1
 8005380:	b29a      	uxth	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800538a:	b2db      	uxtb	r3, r3
 800538c:	3301      	adds	r3, #1
 800538e:	b2da      	uxtb	r2, r3
 8005390:	8979      	ldrh	r1, [r7, #10]
 8005392:	4b4e      	ldr	r3, [pc, #312]	@ (80054cc <HAL_I2C_Master_Transmit+0x228>)
 8005394:	9300      	str	r3, [sp, #0]
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	68f8      	ldr	r0, [r7, #12]
 800539a:	f000 fbf1 	bl	8005b80 <I2C_TransferConfig>
 800539e:	e066      	b.n	800546e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053a4:	b2da      	uxtb	r2, r3
 80053a6:	8979      	ldrh	r1, [r7, #10]
 80053a8:	4b48      	ldr	r3, [pc, #288]	@ (80054cc <HAL_I2C_Master_Transmit+0x228>)
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	68f8      	ldr	r0, [r7, #12]
 80053b0:	f000 fbe6 	bl	8005b80 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80053b4:	e05b      	b.n	800546e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	6a39      	ldr	r1, [r7, #32]
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f000 f9f3 	bl	80057a6 <I2C_WaitOnTXISFlagUntilTimeout>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d001      	beq.n	80053ca <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e07b      	b.n	80054c2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ce:	781a      	ldrb	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053da:	1c5a      	adds	r2, r3, #1
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	3b01      	subs	r3, #1
 80053e8:	b29a      	uxth	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053f2:	3b01      	subs	r3, #1
 80053f4:	b29a      	uxth	r2, r3
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053fe:	b29b      	uxth	r3, r3
 8005400:	2b00      	cmp	r3, #0
 8005402:	d034      	beq.n	800546e <HAL_I2C_Master_Transmit+0x1ca>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005408:	2b00      	cmp	r3, #0
 800540a:	d130      	bne.n	800546e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	9300      	str	r3, [sp, #0]
 8005410:	6a3b      	ldr	r3, [r7, #32]
 8005412:	2200      	movs	r2, #0
 8005414:	2180      	movs	r1, #128	@ 0x80
 8005416:	68f8      	ldr	r0, [r7, #12]
 8005418:	f000 f976 	bl	8005708 <I2C_WaitOnFlagUntilTimeout>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e04d      	b.n	80054c2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800542a:	b29b      	uxth	r3, r3
 800542c:	2bff      	cmp	r3, #255	@ 0xff
 800542e:	d90e      	bls.n	800544e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	22ff      	movs	r2, #255	@ 0xff
 8005434:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800543a:	b2da      	uxtb	r2, r3
 800543c:	8979      	ldrh	r1, [r7, #10]
 800543e:	2300      	movs	r3, #0
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f000 fb9a 	bl	8005b80 <I2C_TransferConfig>
 800544c:	e00f      	b.n	800546e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005452:	b29a      	uxth	r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800545c:	b2da      	uxtb	r2, r3
 800545e:	8979      	ldrh	r1, [r7, #10]
 8005460:	2300      	movs	r3, #0
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f000 fb89 	bl	8005b80 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005472:	b29b      	uxth	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d19e      	bne.n	80053b6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005478:	693a      	ldr	r2, [r7, #16]
 800547a:	6a39      	ldr	r1, [r7, #32]
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 f9d9 	bl	8005834 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d001      	beq.n	800548c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e01a      	b.n	80054c2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2220      	movs	r2, #32
 8005492:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6859      	ldr	r1, [r3, #4]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	4b0c      	ldr	r3, [pc, #48]	@ (80054d0 <HAL_I2C_Master_Transmit+0x22c>)
 80054a0:	400b      	ands	r3, r1
 80054a2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2220      	movs	r2, #32
 80054a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80054bc:	2300      	movs	r3, #0
 80054be:	e000      	b.n	80054c2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80054c0:	2302      	movs	r3, #2
  }
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3718      	adds	r7, #24
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	80002000 	.word	0x80002000
 80054d0:	fe00e800 	.word	0xfe00e800

080054d4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af02      	add	r7, sp, #8
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	607a      	str	r2, [r7, #4]
 80054de:	461a      	mov	r2, r3
 80054e0:	460b      	mov	r3, r1
 80054e2:	817b      	strh	r3, [r7, #10]
 80054e4:	4613      	mov	r3, r2
 80054e6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	2b20      	cmp	r3, #32
 80054f2:	f040 80db 	bne.w	80056ac <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d101      	bne.n	8005504 <HAL_I2C_Master_Receive+0x30>
 8005500:	2302      	movs	r3, #2
 8005502:	e0d4      	b.n	80056ae <HAL_I2C_Master_Receive+0x1da>
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800550c:	f7fe f9f4 	bl	80038f8 <HAL_GetTick>
 8005510:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	9300      	str	r3, [sp, #0]
 8005516:	2319      	movs	r3, #25
 8005518:	2201      	movs	r2, #1
 800551a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f000 f8f2 	bl	8005708 <I2C_WaitOnFlagUntilTimeout>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e0bf      	b.n	80056ae <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2222      	movs	r2, #34	@ 0x22
 8005532:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2210      	movs	r2, #16
 800553a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	893a      	ldrh	r2, [r7, #8]
 800554e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800555a:	b29b      	uxth	r3, r3
 800555c:	2bff      	cmp	r3, #255	@ 0xff
 800555e:	d90e      	bls.n	800557e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	22ff      	movs	r2, #255	@ 0xff
 8005564:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800556a:	b2da      	uxtb	r2, r3
 800556c:	8979      	ldrh	r1, [r7, #10]
 800556e:	4b52      	ldr	r3, [pc, #328]	@ (80056b8 <HAL_I2C_Master_Receive+0x1e4>)
 8005570:	9300      	str	r3, [sp, #0]
 8005572:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005576:	68f8      	ldr	r0, [r7, #12]
 8005578:	f000 fb02 	bl	8005b80 <I2C_TransferConfig>
 800557c:	e06d      	b.n	800565a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005582:	b29a      	uxth	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800558c:	b2da      	uxtb	r2, r3
 800558e:	8979      	ldrh	r1, [r7, #10]
 8005590:	4b49      	ldr	r3, [pc, #292]	@ (80056b8 <HAL_I2C_Master_Receive+0x1e4>)
 8005592:	9300      	str	r3, [sp, #0]
 8005594:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005598:	68f8      	ldr	r0, [r7, #12]
 800559a:	f000 faf1 	bl	8005b80 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800559e:	e05c      	b.n	800565a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055a0:	697a      	ldr	r2, [r7, #20]
 80055a2:	6a39      	ldr	r1, [r7, #32]
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 f989 	bl	80058bc <I2C_WaitOnRXNEFlagUntilTimeout>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e07c      	b.n	80056ae <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055be:	b2d2      	uxtb	r2, r2
 80055c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c6:	1c5a      	adds	r2, r3, #1
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055dc:	b29b      	uxth	r3, r3
 80055de:	3b01      	subs	r3, #1
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d034      	beq.n	800565a <HAL_I2C_Master_Receive+0x186>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d130      	bne.n	800565a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	6a3b      	ldr	r3, [r7, #32]
 80055fe:	2200      	movs	r2, #0
 8005600:	2180      	movs	r1, #128	@ 0x80
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f000 f880 	bl	8005708 <I2C_WaitOnFlagUntilTimeout>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d001      	beq.n	8005612 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e04d      	b.n	80056ae <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005616:	b29b      	uxth	r3, r3
 8005618:	2bff      	cmp	r3, #255	@ 0xff
 800561a:	d90e      	bls.n	800563a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	22ff      	movs	r2, #255	@ 0xff
 8005620:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005626:	b2da      	uxtb	r2, r3
 8005628:	8979      	ldrh	r1, [r7, #10]
 800562a:	2300      	movs	r3, #0
 800562c:	9300      	str	r3, [sp, #0]
 800562e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f000 faa4 	bl	8005b80 <I2C_TransferConfig>
 8005638:	e00f      	b.n	800565a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800563e:	b29a      	uxth	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005648:	b2da      	uxtb	r2, r3
 800564a:	8979      	ldrh	r1, [r7, #10]
 800564c:	2300      	movs	r3, #0
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005654:	68f8      	ldr	r0, [r7, #12]
 8005656:	f000 fa93 	bl	8005b80 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800565e:	b29b      	uxth	r3, r3
 8005660:	2b00      	cmp	r3, #0
 8005662:	d19d      	bne.n	80055a0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005664:	697a      	ldr	r2, [r7, #20]
 8005666:	6a39      	ldr	r1, [r7, #32]
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f000 f8e3 	bl	8005834 <I2C_WaitOnSTOPFlagUntilTimeout>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e01a      	b.n	80056ae <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2220      	movs	r2, #32
 800567e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	6859      	ldr	r1, [r3, #4]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	4b0c      	ldr	r3, [pc, #48]	@ (80056bc <HAL_I2C_Master_Receive+0x1e8>)
 800568c:	400b      	ands	r3, r1
 800568e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2220      	movs	r2, #32
 8005694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056a8:	2300      	movs	r3, #0
 80056aa:	e000      	b.n	80056ae <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80056ac:	2302      	movs	r3, #2
  }
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3718      	adds	r7, #24
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	80002400 	.word	0x80002400
 80056bc:	fe00e800 	.word	0xfe00e800

080056c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d103      	bne.n	80056de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2200      	movs	r2, #0
 80056dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d007      	beq.n	80056fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	699a      	ldr	r2, [r3, #24]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0201 	orr.w	r2, r2, #1
 80056fa:	619a      	str	r2, [r3, #24]
  }
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	603b      	str	r3, [r7, #0]
 8005714:	4613      	mov	r3, r2
 8005716:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005718:	e031      	b.n	800577e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005720:	d02d      	beq.n	800577e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005722:	f7fe f8e9 	bl	80038f8 <HAL_GetTick>
 8005726:	4602      	mov	r2, r0
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	683a      	ldr	r2, [r7, #0]
 800572e:	429a      	cmp	r2, r3
 8005730:	d302      	bcc.n	8005738 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d122      	bne.n	800577e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	699a      	ldr	r2, [r3, #24]
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	4013      	ands	r3, r2
 8005742:	68ba      	ldr	r2, [r7, #8]
 8005744:	429a      	cmp	r2, r3
 8005746:	bf0c      	ite	eq
 8005748:	2301      	moveq	r3, #1
 800574a:	2300      	movne	r3, #0
 800574c:	b2db      	uxtb	r3, r3
 800574e:	461a      	mov	r2, r3
 8005750:	79fb      	ldrb	r3, [r7, #7]
 8005752:	429a      	cmp	r2, r3
 8005754:	d113      	bne.n	800577e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800575a:	f043 0220 	orr.w	r2, r3, #32
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2220      	movs	r2, #32
 8005766:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e00f      	b.n	800579e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	699a      	ldr	r2, [r3, #24]
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	4013      	ands	r3, r2
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	429a      	cmp	r2, r3
 800578c:	bf0c      	ite	eq
 800578e:	2301      	moveq	r3, #1
 8005790:	2300      	movne	r3, #0
 8005792:	b2db      	uxtb	r3, r3
 8005794:	461a      	mov	r2, r3
 8005796:	79fb      	ldrb	r3, [r7, #7]
 8005798:	429a      	cmp	r2, r3
 800579a:	d0be      	beq.n	800571a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b084      	sub	sp, #16
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	60f8      	str	r0, [r7, #12]
 80057ae:	60b9      	str	r1, [r7, #8]
 80057b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80057b2:	e033      	b.n	800581c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	68b9      	ldr	r1, [r7, #8]
 80057b8:	68f8      	ldr	r0, [r7, #12]
 80057ba:	f000 f901 	bl	80059c0 <I2C_IsErrorOccurred>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d001      	beq.n	80057c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e031      	b.n	800582c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ce:	d025      	beq.n	800581c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057d0:	f7fe f892 	bl	80038f8 <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	68ba      	ldr	r2, [r7, #8]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d302      	bcc.n	80057e6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d11a      	bne.n	800581c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	699b      	ldr	r3, [r3, #24]
 80057ec:	f003 0302 	and.w	r3, r3, #2
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d013      	beq.n	800581c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057f8:	f043 0220 	orr.w	r2, r3, #32
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2220      	movs	r2, #32
 8005804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e007      	b.n	800582c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	699b      	ldr	r3, [r3, #24]
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b02      	cmp	r3, #2
 8005828:	d1c4      	bne.n	80057b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005840:	e02f      	b.n	80058a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	68b9      	ldr	r1, [r7, #8]
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f000 f8ba 	bl	80059c0 <I2C_IsErrorOccurred>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d001      	beq.n	8005856 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e02d      	b.n	80058b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005856:	f7fe f84f 	bl	80038f8 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	429a      	cmp	r2, r3
 8005864:	d302      	bcc.n	800586c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d11a      	bne.n	80058a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	699b      	ldr	r3, [r3, #24]
 8005872:	f003 0320 	and.w	r3, r3, #32
 8005876:	2b20      	cmp	r3, #32
 8005878:	d013      	beq.n	80058a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800587e:	f043 0220 	orr.w	r2, r3, #32
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2220      	movs	r2, #32
 800588a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e007      	b.n	80058b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	699b      	ldr	r3, [r3, #24]
 80058a8:	f003 0320 	and.w	r3, r3, #32
 80058ac:	2b20      	cmp	r3, #32
 80058ae:	d1c8      	bne.n	8005842 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
	...

080058bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80058c8:	e06b      	b.n	80059a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	68b9      	ldr	r1, [r7, #8]
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	f000 f876 	bl	80059c0 <I2C_IsErrorOccurred>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d001      	beq.n	80058de <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e069      	b.n	80059b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	f003 0320 	and.w	r3, r3, #32
 80058e8:	2b20      	cmp	r3, #32
 80058ea:	d138      	bne.n	800595e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	f003 0304 	and.w	r3, r3, #4
 80058f6:	2b04      	cmp	r3, #4
 80058f8:	d105      	bne.n	8005906 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d001      	beq.n	8005906 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005902:	2300      	movs	r3, #0
 8005904:	e055      	b.n	80059b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	699b      	ldr	r3, [r3, #24]
 800590c:	f003 0310 	and.w	r3, r3, #16
 8005910:	2b10      	cmp	r3, #16
 8005912:	d107      	bne.n	8005924 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2210      	movs	r2, #16
 800591a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2204      	movs	r2, #4
 8005920:	645a      	str	r2, [r3, #68]	@ 0x44
 8005922:	e002      	b.n	800592a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2220      	movs	r2, #32
 8005930:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6859      	ldr	r1, [r3, #4]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	4b1f      	ldr	r3, [pc, #124]	@ (80059bc <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 800593e:	400b      	ands	r3, r1
 8005940:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2220      	movs	r2, #32
 8005946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e029      	b.n	80059b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800595e:	f7fd ffcb 	bl	80038f8 <HAL_GetTick>
 8005962:	4602      	mov	r2, r0
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	429a      	cmp	r2, r3
 800596c:	d302      	bcc.n	8005974 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d116      	bne.n	80059a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	699b      	ldr	r3, [r3, #24]
 800597a:	f003 0304 	and.w	r3, r3, #4
 800597e:	2b04      	cmp	r3, #4
 8005980:	d00f      	beq.n	80059a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005986:	f043 0220 	orr.w	r2, r3, #32
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2220      	movs	r2, #32
 8005992:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e007      	b.n	80059b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	699b      	ldr	r3, [r3, #24]
 80059a8:	f003 0304 	and.w	r3, r3, #4
 80059ac:	2b04      	cmp	r3, #4
 80059ae:	d18c      	bne.n	80058ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	fe00e800 	.word	0xfe00e800

080059c0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b08a      	sub	sp, #40	@ 0x28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059cc:	2300      	movs	r3, #0
 80059ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80059da:	2300      	movs	r3, #0
 80059dc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	f003 0310 	and.w	r3, r3, #16
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d068      	beq.n	8005abe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2210      	movs	r2, #16
 80059f2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80059f4:	e049      	b.n	8005a8a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fc:	d045      	beq.n	8005a8a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80059fe:	f7fd ff7b 	bl	80038f8 <HAL_GetTick>
 8005a02:	4602      	mov	r2, r0
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	68ba      	ldr	r2, [r7, #8]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d302      	bcc.n	8005a14 <I2C_IsErrorOccurred+0x54>
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d13a      	bne.n	8005a8a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a1e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a26:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a36:	d121      	bne.n	8005a7c <I2C_IsErrorOccurred+0xbc>
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a3e:	d01d      	beq.n	8005a7c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005a40:	7cfb      	ldrb	r3, [r7, #19]
 8005a42:	2b20      	cmp	r3, #32
 8005a44:	d01a      	beq.n	8005a7c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	685a      	ldr	r2, [r3, #4]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a54:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005a56:	f7fd ff4f 	bl	80038f8 <HAL_GetTick>
 8005a5a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a5c:	e00e      	b.n	8005a7c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005a5e:	f7fd ff4b 	bl	80038f8 <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	2b19      	cmp	r3, #25
 8005a6a:	d907      	bls.n	8005a7c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005a6c:	6a3b      	ldr	r3, [r7, #32]
 8005a6e:	f043 0320 	orr.w	r3, r3, #32
 8005a72:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005a7a:	e006      	b.n	8005a8a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	f003 0320 	and.w	r3, r3, #32
 8005a86:	2b20      	cmp	r3, #32
 8005a88:	d1e9      	bne.n	8005a5e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	f003 0320 	and.w	r3, r3, #32
 8005a94:	2b20      	cmp	r3, #32
 8005a96:	d003      	beq.n	8005aa0 <I2C_IsErrorOccurred+0xe0>
 8005a98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d0aa      	beq.n	80059f6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d103      	bne.n	8005ab0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2220      	movs	r2, #32
 8005aae:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005ab0:	6a3b      	ldr	r3, [r7, #32]
 8005ab2:	f043 0304 	orr.w	r3, r3, #4
 8005ab6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	699b      	ldr	r3, [r3, #24]
 8005ac4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00b      	beq.n	8005ae8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	f043 0301 	orr.w	r3, r3, #1
 8005ad6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ae0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00b      	beq.n	8005b0a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005af2:	6a3b      	ldr	r3, [r7, #32]
 8005af4:	f043 0308 	orr.w	r3, r3, #8
 8005af8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b02:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00b      	beq.n	8005b2c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005b14:	6a3b      	ldr	r3, [r7, #32]
 8005b16:	f043 0302 	orr.w	r3, r3, #2
 8005b1a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b24:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d01c      	beq.n	8005b6e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f7ff fdc3 	bl	80056c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6859      	ldr	r1, [r3, #4]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	4b0d      	ldr	r3, [pc, #52]	@ (8005b7c <I2C_IsErrorOccurred+0x1bc>)
 8005b46:	400b      	ands	r3, r1
 8005b48:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	431a      	orrs	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2220      	movs	r2, #32
 8005b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005b6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3728      	adds	r7, #40	@ 0x28
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	fe00e800 	.word	0xfe00e800

08005b80 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b087      	sub	sp, #28
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	607b      	str	r3, [r7, #4]
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	817b      	strh	r3, [r7, #10]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b92:	897b      	ldrh	r3, [r7, #10]
 8005b94:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b98:	7a7b      	ldrb	r3, [r7, #9]
 8005b9a:	041b      	lsls	r3, r3, #16
 8005b9c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ba0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ba6:	6a3b      	ldr	r3, [r7, #32]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005bae:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	685a      	ldr	r2, [r3, #4]
 8005bb6:	6a3b      	ldr	r3, [r7, #32]
 8005bb8:	0d5b      	lsrs	r3, r3, #21
 8005bba:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005bbe:	4b08      	ldr	r3, [pc, #32]	@ (8005be0 <I2C_TransferConfig+0x60>)
 8005bc0:	430b      	orrs	r3, r1
 8005bc2:	43db      	mvns	r3, r3
 8005bc4:	ea02 0103 	and.w	r1, r2, r3
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	697a      	ldr	r2, [r7, #20]
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005bd2:	bf00      	nop
 8005bd4:	371c      	adds	r7, #28
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	03ff63ff 	.word	0x03ff63ff

08005be4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	2b20      	cmp	r3, #32
 8005bf8:	d138      	bne.n	8005c6c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d101      	bne.n	8005c08 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c04:	2302      	movs	r3, #2
 8005c06:	e032      	b.n	8005c6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2224      	movs	r2, #36	@ 0x24
 8005c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f022 0201 	bic.w	r2, r2, #1
 8005c26:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c36:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	6819      	ldr	r1, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	683a      	ldr	r2, [r7, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f042 0201 	orr.w	r2, r2, #1
 8005c56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	e000      	b.n	8005c6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c6c:	2302      	movs	r3, #2
  }
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	370c      	adds	r7, #12
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr

08005c7a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c7a:	b480      	push	{r7}
 8005c7c:	b085      	sub	sp, #20
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
 8005c82:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b20      	cmp	r3, #32
 8005c8e:	d139      	bne.n	8005d04 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d101      	bne.n	8005c9e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005c9a:	2302      	movs	r3, #2
 8005c9c:	e033      	b.n	8005d06 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2224      	movs	r2, #36	@ 0x24
 8005caa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 0201 	bic.w	r2, r2, #1
 8005cbc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005ccc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	021b      	lsls	r3, r3, #8
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f042 0201 	orr.w	r2, r2, #1
 8005cee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2220      	movs	r2, #32
 8005cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d00:	2300      	movs	r3, #0
 8005d02:	e000      	b.n	8005d06 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d04:	2302      	movs	r3, #2
  }
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3714      	adds	r7, #20
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
	...

08005d14 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005d14:	b480      	push	{r7}
 8005d16:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d18:	4b05      	ldr	r3, [pc, #20]	@ (8005d30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a04      	ldr	r2, [pc, #16]	@ (8005d30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005d1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d22:	6013      	str	r3, [r2, #0]
}
 8005d24:	bf00      	nop
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	40007000 	.word	0x40007000

08005d34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005d34:	b480      	push	{r7}
 8005d36:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d38:	4b0d      	ldr	r3, [pc, #52]	@ (8005d70 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d44:	d102      	bne.n	8005d4c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005d46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d4a:	e00b      	b.n	8005d64 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005d4c:	4b08      	ldr	r3, [pc, #32]	@ (8005d70 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005d4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d5a:	d102      	bne.n	8005d62 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005d5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005d60:	e000      	b.n	8005d64 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005d62:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	40007000 	.word	0x40007000

08005d74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d141      	bne.n	8005e06 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d82:	4b4b      	ldr	r3, [pc, #300]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d8e:	d131      	bne.n	8005df4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d90:	4b47      	ldr	r3, [pc, #284]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d96:	4a46      	ldr	r2, [pc, #280]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005da0:	4b43      	ldr	r3, [pc, #268]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005da8:	4a41      	ldr	r2, [pc, #260]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005daa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005dae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005db0:	4b40      	ldr	r3, [pc, #256]	@ (8005eb4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2232      	movs	r2, #50	@ 0x32
 8005db6:	fb02 f303 	mul.w	r3, r2, r3
 8005dba:	4a3f      	ldr	r2, [pc, #252]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc0:	0c9b      	lsrs	r3, r3, #18
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dc6:	e002      	b.n	8005dce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dce:	4b38      	ldr	r3, [pc, #224]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dda:	d102      	bne.n	8005de2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1f2      	bne.n	8005dc8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005de2:	4b33      	ldr	r3, [pc, #204]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dee:	d158      	bne.n	8005ea2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e057      	b.n	8005ea4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005df4:	4b2e      	ldr	r3, [pc, #184]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005df6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dfa:	4a2d      	ldr	r2, [pc, #180]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005e04:	e04d      	b.n	8005ea2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e0c:	d141      	bne.n	8005e92 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e0e:	4b28      	ldr	r3, [pc, #160]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005e16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e1a:	d131      	bne.n	8005e80 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e1c:	4b24      	ldr	r3, [pc, #144]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e22:	4a23      	ldr	r2, [pc, #140]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e2c:	4b20      	ldr	r3, [pc, #128]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005e34:	4a1e      	ldr	r2, [pc, #120]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e36:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e3a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8005eb4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2232      	movs	r2, #50	@ 0x32
 8005e42:	fb02 f303 	mul.w	r3, r2, r3
 8005e46:	4a1c      	ldr	r2, [pc, #112]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005e48:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4c:	0c9b      	lsrs	r3, r3, #18
 8005e4e:	3301      	adds	r3, #1
 8005e50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e52:	e002      	b.n	8005e5a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	3b01      	subs	r3, #1
 8005e58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e5a:	4b15      	ldr	r3, [pc, #84]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e66:	d102      	bne.n	8005e6e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1f2      	bne.n	8005e54 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005e6e:	4b10      	ldr	r3, [pc, #64]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e7a:	d112      	bne.n	8005ea2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e011      	b.n	8005ea4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e80:	4b0b      	ldr	r3, [pc, #44]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e86:	4a0a      	ldr	r2, [pc, #40]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005e90:	e007      	b.n	8005ea2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005e92:	4b07      	ldr	r3, [pc, #28]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005e9a:	4a05      	ldr	r2, [pc, #20]	@ (8005eb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ea0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005ea2:	2300      	movs	r3, #0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3714      	adds	r7, #20
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr
 8005eb0:	40007000 	.word	0x40007000
 8005eb4:	20000068 	.word	0x20000068
 8005eb8:	431bde83 	.word	0x431bde83

08005ebc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005ec0:	4b05      	ldr	r3, [pc, #20]	@ (8005ed8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	4a04      	ldr	r2, [pc, #16]	@ (8005ed8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005ec6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005eca:	6053      	str	r3, [r2, #4]
}
 8005ecc:	bf00      	nop
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	40007000 	.word	0x40007000

08005edc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b088      	sub	sp, #32
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d102      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	f000 bc08 	b.w	8006700 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ef0:	4b96      	ldr	r3, [pc, #600]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f003 030c 	and.w	r3, r3, #12
 8005ef8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005efa:	4b94      	ldr	r3, [pc, #592]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	f003 0303 	and.w	r3, r3, #3
 8005f02:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0310 	and.w	r3, r3, #16
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 80e4 	beq.w	80060da <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d007      	beq.n	8005f28 <HAL_RCC_OscConfig+0x4c>
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	2b0c      	cmp	r3, #12
 8005f1c:	f040 808b 	bne.w	8006036 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	f040 8087 	bne.w	8006036 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005f28:	4b88      	ldr	r3, [pc, #544]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 0302 	and.w	r3, r3, #2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d005      	beq.n	8005f40 <HAL_RCC_OscConfig+0x64>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	699b      	ldr	r3, [r3, #24]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d101      	bne.n	8005f40 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e3df      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a1a      	ldr	r2, [r3, #32]
 8005f44:	4b81      	ldr	r3, [pc, #516]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 0308 	and.w	r3, r3, #8
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d004      	beq.n	8005f5a <HAL_RCC_OscConfig+0x7e>
 8005f50:	4b7e      	ldr	r3, [pc, #504]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f58:	e005      	b.n	8005f66 <HAL_RCC_OscConfig+0x8a>
 8005f5a:	4b7c      	ldr	r3, [pc, #496]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005f5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f60:	091b      	lsrs	r3, r3, #4
 8005f62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d223      	bcs.n	8005fb2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a1b      	ldr	r3, [r3, #32]
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f000 fdcc 	bl	8006b0c <RCC_SetFlashLatencyFromMSIRange>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d001      	beq.n	8005f7e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e3c0      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f7e:	4b73      	ldr	r3, [pc, #460]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a72      	ldr	r2, [pc, #456]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005f84:	f043 0308 	orr.w	r3, r3, #8
 8005f88:	6013      	str	r3, [r2, #0]
 8005f8a:	4b70      	ldr	r3, [pc, #448]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a1b      	ldr	r3, [r3, #32]
 8005f96:	496d      	ldr	r1, [pc, #436]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f9c:	4b6b      	ldr	r3, [pc, #428]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	69db      	ldr	r3, [r3, #28]
 8005fa8:	021b      	lsls	r3, r3, #8
 8005faa:	4968      	ldr	r1, [pc, #416]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005fac:	4313      	orrs	r3, r2
 8005fae:	604b      	str	r3, [r1, #4]
 8005fb0:	e025      	b.n	8005ffe <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fb2:	4b66      	ldr	r3, [pc, #408]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a65      	ldr	r2, [pc, #404]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005fb8:	f043 0308 	orr.w	r3, r3, #8
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	4b63      	ldr	r3, [pc, #396]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	4960      	ldr	r1, [pc, #384]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fd0:	4b5e      	ldr	r3, [pc, #376]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	69db      	ldr	r3, [r3, #28]
 8005fdc:	021b      	lsls	r3, r3, #8
 8005fde:	495b      	ldr	r1, [pc, #364]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d109      	bne.n	8005ffe <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f000 fd8c 	bl	8006b0c <RCC_SetFlashLatencyFromMSIRange>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e380      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005ffe:	f000 fcc1 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8006002:	4602      	mov	r2, r0
 8006004:	4b51      	ldr	r3, [pc, #324]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	091b      	lsrs	r3, r3, #4
 800600a:	f003 030f 	and.w	r3, r3, #15
 800600e:	4950      	ldr	r1, [pc, #320]	@ (8006150 <HAL_RCC_OscConfig+0x274>)
 8006010:	5ccb      	ldrb	r3, [r1, r3]
 8006012:	f003 031f 	and.w	r3, r3, #31
 8006016:	fa22 f303 	lsr.w	r3, r2, r3
 800601a:	4a4e      	ldr	r2, [pc, #312]	@ (8006154 <HAL_RCC_OscConfig+0x278>)
 800601c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800601e:	4b4e      	ldr	r3, [pc, #312]	@ (8006158 <HAL_RCC_OscConfig+0x27c>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4618      	mov	r0, r3
 8006024:	f7fd fc18 	bl	8003858 <HAL_InitTick>
 8006028:	4603      	mov	r3, r0
 800602a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800602c:	7bfb      	ldrb	r3, [r7, #15]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d052      	beq.n	80060d8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006032:	7bfb      	ldrb	r3, [r7, #15]
 8006034:	e364      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	699b      	ldr	r3, [r3, #24]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d032      	beq.n	80060a4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800603e:	4b43      	ldr	r3, [pc, #268]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a42      	ldr	r2, [pc, #264]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006044:	f043 0301 	orr.w	r3, r3, #1
 8006048:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800604a:	f7fd fc55 	bl	80038f8 <HAL_GetTick>
 800604e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006050:	e008      	b.n	8006064 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006052:	f7fd fc51 	bl	80038f8 <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	2b02      	cmp	r3, #2
 800605e:	d901      	bls.n	8006064 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e34d      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006064:	4b39      	ldr	r3, [pc, #228]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0302 	and.w	r3, r3, #2
 800606c:	2b00      	cmp	r3, #0
 800606e:	d0f0      	beq.n	8006052 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006070:	4b36      	ldr	r3, [pc, #216]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a35      	ldr	r2, [pc, #212]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006076:	f043 0308 	orr.w	r3, r3, #8
 800607a:	6013      	str	r3, [r2, #0]
 800607c:	4b33      	ldr	r3, [pc, #204]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a1b      	ldr	r3, [r3, #32]
 8006088:	4930      	ldr	r1, [pc, #192]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 800608a:	4313      	orrs	r3, r2
 800608c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800608e:	4b2f      	ldr	r3, [pc, #188]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	69db      	ldr	r3, [r3, #28]
 800609a:	021b      	lsls	r3, r3, #8
 800609c:	492b      	ldr	r1, [pc, #172]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	604b      	str	r3, [r1, #4]
 80060a2:	e01a      	b.n	80060da <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80060a4:	4b29      	ldr	r3, [pc, #164]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a28      	ldr	r2, [pc, #160]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 80060aa:	f023 0301 	bic.w	r3, r3, #1
 80060ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80060b0:	f7fd fc22 	bl	80038f8 <HAL_GetTick>
 80060b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80060b6:	e008      	b.n	80060ca <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80060b8:	f7fd fc1e 	bl	80038f8 <HAL_GetTick>
 80060bc:	4602      	mov	r2, r0
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	2b02      	cmp	r3, #2
 80060c4:	d901      	bls.n	80060ca <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e31a      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80060ca:	4b20      	ldr	r3, [pc, #128]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d1f0      	bne.n	80060b8 <HAL_RCC_OscConfig+0x1dc>
 80060d6:	e000      	b.n	80060da <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80060d8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 0301 	and.w	r3, r3, #1
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d073      	beq.n	80061ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	2b08      	cmp	r3, #8
 80060ea:	d005      	beq.n	80060f8 <HAL_RCC_OscConfig+0x21c>
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	2b0c      	cmp	r3, #12
 80060f0:	d10e      	bne.n	8006110 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	2b03      	cmp	r3, #3
 80060f6:	d10b      	bne.n	8006110 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060f8:	4b14      	ldr	r3, [pc, #80]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006100:	2b00      	cmp	r3, #0
 8006102:	d063      	beq.n	80061cc <HAL_RCC_OscConfig+0x2f0>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d15f      	bne.n	80061cc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e2f7      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006118:	d106      	bne.n	8006128 <HAL_RCC_OscConfig+0x24c>
 800611a:	4b0c      	ldr	r3, [pc, #48]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a0b      	ldr	r2, [pc, #44]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006120:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006124:	6013      	str	r3, [r2, #0]
 8006126:	e025      	b.n	8006174 <HAL_RCC_OscConfig+0x298>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006130:	d114      	bne.n	800615c <HAL_RCC_OscConfig+0x280>
 8006132:	4b06      	ldr	r3, [pc, #24]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a05      	ldr	r2, [pc, #20]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006138:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800613c:	6013      	str	r3, [r2, #0]
 800613e:	4b03      	ldr	r3, [pc, #12]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a02      	ldr	r2, [pc, #8]	@ (800614c <HAL_RCC_OscConfig+0x270>)
 8006144:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006148:	6013      	str	r3, [r2, #0]
 800614a:	e013      	b.n	8006174 <HAL_RCC_OscConfig+0x298>
 800614c:	40021000 	.word	0x40021000
 8006150:	0800fdd8 	.word	0x0800fdd8
 8006154:	20000068 	.word	0x20000068
 8006158:	2000006c 	.word	0x2000006c
 800615c:	4ba0      	ldr	r3, [pc, #640]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a9f      	ldr	r2, [pc, #636]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006162:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006166:	6013      	str	r3, [r2, #0]
 8006168:	4b9d      	ldr	r3, [pc, #628]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a9c      	ldr	r2, [pc, #624]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 800616e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006172:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d013      	beq.n	80061a4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800617c:	f7fd fbbc 	bl	80038f8 <HAL_GetTick>
 8006180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006182:	e008      	b.n	8006196 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006184:	f7fd fbb8 	bl	80038f8 <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	2b64      	cmp	r3, #100	@ 0x64
 8006190:	d901      	bls.n	8006196 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e2b4      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006196:	4b92      	ldr	r3, [pc, #584]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d0f0      	beq.n	8006184 <HAL_RCC_OscConfig+0x2a8>
 80061a2:	e014      	b.n	80061ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061a4:	f7fd fba8 	bl	80038f8 <HAL_GetTick>
 80061a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80061aa:	e008      	b.n	80061be <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061ac:	f7fd fba4 	bl	80038f8 <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	2b64      	cmp	r3, #100	@ 0x64
 80061b8:	d901      	bls.n	80061be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e2a0      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80061be:	4b88      	ldr	r3, [pc, #544]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1f0      	bne.n	80061ac <HAL_RCC_OscConfig+0x2d0>
 80061ca:	e000      	b.n	80061ce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0302 	and.w	r3, r3, #2
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d060      	beq.n	800629c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	2b04      	cmp	r3, #4
 80061de:	d005      	beq.n	80061ec <HAL_RCC_OscConfig+0x310>
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	2b0c      	cmp	r3, #12
 80061e4:	d119      	bne.n	800621a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	d116      	bne.n	800621a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061ec:	4b7c      	ldr	r3, [pc, #496]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d005      	beq.n	8006204 <HAL_RCC_OscConfig+0x328>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d101      	bne.n	8006204 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e27d      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006204:	4b76      	ldr	r3, [pc, #472]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	061b      	lsls	r3, r3, #24
 8006212:	4973      	ldr	r1, [pc, #460]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006214:	4313      	orrs	r3, r2
 8006216:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006218:	e040      	b.n	800629c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d023      	beq.n	800626a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006222:	4b6f      	ldr	r3, [pc, #444]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a6e      	ldr	r2, [pc, #440]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006228:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800622c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800622e:	f7fd fb63 	bl	80038f8 <HAL_GetTick>
 8006232:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006234:	e008      	b.n	8006248 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006236:	f7fd fb5f 	bl	80038f8 <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	2b02      	cmp	r3, #2
 8006242:	d901      	bls.n	8006248 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e25b      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006248:	4b65      	ldr	r3, [pc, #404]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006250:	2b00      	cmp	r3, #0
 8006252:	d0f0      	beq.n	8006236 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006254:	4b62      	ldr	r3, [pc, #392]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	061b      	lsls	r3, r3, #24
 8006262:	495f      	ldr	r1, [pc, #380]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006264:	4313      	orrs	r3, r2
 8006266:	604b      	str	r3, [r1, #4]
 8006268:	e018      	b.n	800629c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800626a:	4b5d      	ldr	r3, [pc, #372]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a5c      	ldr	r2, [pc, #368]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006270:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006274:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006276:	f7fd fb3f 	bl	80038f8 <HAL_GetTick>
 800627a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800627c:	e008      	b.n	8006290 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800627e:	f7fd fb3b 	bl	80038f8 <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	2b02      	cmp	r3, #2
 800628a:	d901      	bls.n	8006290 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e237      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006290:	4b53      	ldr	r3, [pc, #332]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1f0      	bne.n	800627e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0308 	and.w	r3, r3, #8
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d03c      	beq.n	8006322 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	695b      	ldr	r3, [r3, #20]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d01c      	beq.n	80062ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062b0:	4b4b      	ldr	r3, [pc, #300]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80062b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062b6:	4a4a      	ldr	r2, [pc, #296]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80062b8:	f043 0301 	orr.w	r3, r3, #1
 80062bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062c0:	f7fd fb1a 	bl	80038f8 <HAL_GetTick>
 80062c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062c6:	e008      	b.n	80062da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062c8:	f7fd fb16 	bl	80038f8 <HAL_GetTick>
 80062cc:	4602      	mov	r2, r0
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	2b02      	cmp	r3, #2
 80062d4:	d901      	bls.n	80062da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	e212      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062da:	4b41      	ldr	r3, [pc, #260]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80062dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d0ef      	beq.n	80062c8 <HAL_RCC_OscConfig+0x3ec>
 80062e8:	e01b      	b.n	8006322 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062ea:	4b3d      	ldr	r3, [pc, #244]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80062ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062f0:	4a3b      	ldr	r2, [pc, #236]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80062f2:	f023 0301 	bic.w	r3, r3, #1
 80062f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062fa:	f7fd fafd 	bl	80038f8 <HAL_GetTick>
 80062fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006300:	e008      	b.n	8006314 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006302:	f7fd faf9 	bl	80038f8 <HAL_GetTick>
 8006306:	4602      	mov	r2, r0
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	1ad3      	subs	r3, r2, r3
 800630c:	2b02      	cmp	r3, #2
 800630e:	d901      	bls.n	8006314 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006310:	2303      	movs	r3, #3
 8006312:	e1f5      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006314:	4b32      	ldr	r3, [pc, #200]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006316:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800631a:	f003 0302 	and.w	r3, r3, #2
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1ef      	bne.n	8006302 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0304 	and.w	r3, r3, #4
 800632a:	2b00      	cmp	r3, #0
 800632c:	f000 80a6 	beq.w	800647c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006330:	2300      	movs	r3, #0
 8006332:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006334:	4b2a      	ldr	r3, [pc, #168]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006338:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10d      	bne.n	800635c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006340:	4b27      	ldr	r3, [pc, #156]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006344:	4a26      	ldr	r2, [pc, #152]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 8006346:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800634a:	6593      	str	r3, [r2, #88]	@ 0x58
 800634c:	4b24      	ldr	r3, [pc, #144]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 800634e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006350:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006354:	60bb      	str	r3, [r7, #8]
 8006356:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006358:	2301      	movs	r3, #1
 800635a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800635c:	4b21      	ldr	r3, [pc, #132]	@ (80063e4 <HAL_RCC_OscConfig+0x508>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006364:	2b00      	cmp	r3, #0
 8006366:	d118      	bne.n	800639a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006368:	4b1e      	ldr	r3, [pc, #120]	@ (80063e4 <HAL_RCC_OscConfig+0x508>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a1d      	ldr	r2, [pc, #116]	@ (80063e4 <HAL_RCC_OscConfig+0x508>)
 800636e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006372:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006374:	f7fd fac0 	bl	80038f8 <HAL_GetTick>
 8006378:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800637a:	e008      	b.n	800638e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800637c:	f7fd fabc 	bl	80038f8 <HAL_GetTick>
 8006380:	4602      	mov	r2, r0
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	2b02      	cmp	r3, #2
 8006388:	d901      	bls.n	800638e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800638a:	2303      	movs	r3, #3
 800638c:	e1b8      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800638e:	4b15      	ldr	r3, [pc, #84]	@ (80063e4 <HAL_RCC_OscConfig+0x508>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006396:	2b00      	cmp	r3, #0
 8006398:	d0f0      	beq.n	800637c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d108      	bne.n	80063b4 <HAL_RCC_OscConfig+0x4d8>
 80063a2:	4b0f      	ldr	r3, [pc, #60]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80063a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063a8:	4a0d      	ldr	r2, [pc, #52]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80063aa:	f043 0301 	orr.w	r3, r3, #1
 80063ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80063b2:	e029      	b.n	8006408 <HAL_RCC_OscConfig+0x52c>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	2b05      	cmp	r3, #5
 80063ba:	d115      	bne.n	80063e8 <HAL_RCC_OscConfig+0x50c>
 80063bc:	4b08      	ldr	r3, [pc, #32]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80063be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063c2:	4a07      	ldr	r2, [pc, #28]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80063c4:	f043 0304 	orr.w	r3, r3, #4
 80063c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80063cc:	4b04      	ldr	r3, [pc, #16]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80063ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063d2:	4a03      	ldr	r2, [pc, #12]	@ (80063e0 <HAL_RCC_OscConfig+0x504>)
 80063d4:	f043 0301 	orr.w	r3, r3, #1
 80063d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80063dc:	e014      	b.n	8006408 <HAL_RCC_OscConfig+0x52c>
 80063de:	bf00      	nop
 80063e0:	40021000 	.word	0x40021000
 80063e4:	40007000 	.word	0x40007000
 80063e8:	4b9d      	ldr	r3, [pc, #628]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80063ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063ee:	4a9c      	ldr	r2, [pc, #624]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80063f0:	f023 0301 	bic.w	r3, r3, #1
 80063f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80063f8:	4b99      	ldr	r3, [pc, #612]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80063fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063fe:	4a98      	ldr	r2, [pc, #608]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006400:	f023 0304 	bic.w	r3, r3, #4
 8006404:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d016      	beq.n	800643e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006410:	f7fd fa72 	bl	80038f8 <HAL_GetTick>
 8006414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006416:	e00a      	b.n	800642e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006418:	f7fd fa6e 	bl	80038f8 <HAL_GetTick>
 800641c:	4602      	mov	r2, r0
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006426:	4293      	cmp	r3, r2
 8006428:	d901      	bls.n	800642e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800642a:	2303      	movs	r3, #3
 800642c:	e168      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800642e:	4b8c      	ldr	r3, [pc, #560]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006434:	f003 0302 	and.w	r3, r3, #2
 8006438:	2b00      	cmp	r3, #0
 800643a:	d0ed      	beq.n	8006418 <HAL_RCC_OscConfig+0x53c>
 800643c:	e015      	b.n	800646a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800643e:	f7fd fa5b 	bl	80038f8 <HAL_GetTick>
 8006442:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006444:	e00a      	b.n	800645c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006446:	f7fd fa57 	bl	80038f8 <HAL_GetTick>
 800644a:	4602      	mov	r2, r0
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	1ad3      	subs	r3, r2, r3
 8006450:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006454:	4293      	cmp	r3, r2
 8006456:	d901      	bls.n	800645c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006458:	2303      	movs	r3, #3
 800645a:	e151      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800645c:	4b80      	ldr	r3, [pc, #512]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 800645e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006462:	f003 0302 	and.w	r3, r3, #2
 8006466:	2b00      	cmp	r3, #0
 8006468:	d1ed      	bne.n	8006446 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800646a:	7ffb      	ldrb	r3, [r7, #31]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d105      	bne.n	800647c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006470:	4b7b      	ldr	r3, [pc, #492]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006474:	4a7a      	ldr	r2, [pc, #488]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006476:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800647a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0320 	and.w	r3, r3, #32
 8006484:	2b00      	cmp	r3, #0
 8006486:	d03c      	beq.n	8006502 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800648c:	2b00      	cmp	r3, #0
 800648e:	d01c      	beq.n	80064ca <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006490:	4b73      	ldr	r3, [pc, #460]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006492:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006496:	4a72      	ldr	r2, [pc, #456]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006498:	f043 0301 	orr.w	r3, r3, #1
 800649c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064a0:	f7fd fa2a 	bl	80038f8 <HAL_GetTick>
 80064a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80064a6:	e008      	b.n	80064ba <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064a8:	f7fd fa26 	bl	80038f8 <HAL_GetTick>
 80064ac:	4602      	mov	r2, r0
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d901      	bls.n	80064ba <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e122      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80064ba:	4b69      	ldr	r3, [pc, #420]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80064bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80064c0:	f003 0302 	and.w	r3, r3, #2
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d0ef      	beq.n	80064a8 <HAL_RCC_OscConfig+0x5cc>
 80064c8:	e01b      	b.n	8006502 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80064ca:	4b65      	ldr	r3, [pc, #404]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80064cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80064d0:	4a63      	ldr	r2, [pc, #396]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80064d2:	f023 0301 	bic.w	r3, r3, #1
 80064d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064da:	f7fd fa0d 	bl	80038f8 <HAL_GetTick>
 80064de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80064e0:	e008      	b.n	80064f4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064e2:	f7fd fa09 	bl	80038f8 <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d901      	bls.n	80064f4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e105      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80064f4:	4b5a      	ldr	r3, [pc, #360]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80064f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80064fa:	f003 0302 	and.w	r3, r3, #2
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1ef      	bne.n	80064e2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 80f9 	beq.w	80066fe <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006510:	2b02      	cmp	r3, #2
 8006512:	f040 80cf 	bne.w	80066b4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006516:	4b52      	ldr	r3, [pc, #328]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	f003 0203 	and.w	r2, r3, #3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006526:	429a      	cmp	r2, r3
 8006528:	d12c      	bne.n	8006584 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006534:	3b01      	subs	r3, #1
 8006536:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006538:	429a      	cmp	r2, r3
 800653a:	d123      	bne.n	8006584 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006546:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006548:	429a      	cmp	r2, r3
 800654a:	d11b      	bne.n	8006584 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006556:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006558:	429a      	cmp	r2, r3
 800655a:	d113      	bne.n	8006584 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006566:	085b      	lsrs	r3, r3, #1
 8006568:	3b01      	subs	r3, #1
 800656a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800656c:	429a      	cmp	r2, r3
 800656e:	d109      	bne.n	8006584 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800657a:	085b      	lsrs	r3, r3, #1
 800657c:	3b01      	subs	r3, #1
 800657e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006580:	429a      	cmp	r2, r3
 8006582:	d071      	beq.n	8006668 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	2b0c      	cmp	r3, #12
 8006588:	d068      	beq.n	800665c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800658a:	4b35      	ldr	r3, [pc, #212]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d105      	bne.n	80065a2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006596:	4b32      	ldr	r3, [pc, #200]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d001      	beq.n	80065a6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e0ac      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80065a6:	4b2e      	ldr	r3, [pc, #184]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a2d      	ldr	r2, [pc, #180]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80065ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065b0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80065b2:	f7fd f9a1 	bl	80038f8 <HAL_GetTick>
 80065b6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065b8:	e008      	b.n	80065cc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065ba:	f7fd f99d 	bl	80038f8 <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	2b02      	cmp	r3, #2
 80065c6:	d901      	bls.n	80065cc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e099      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065cc:	4b24      	ldr	r3, [pc, #144]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d1f0      	bne.n	80065ba <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065d8:	4b21      	ldr	r3, [pc, #132]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 80065da:	68da      	ldr	r2, [r3, #12]
 80065dc:	4b21      	ldr	r3, [pc, #132]	@ (8006664 <HAL_RCC_OscConfig+0x788>)
 80065de:	4013      	ands	r3, r2
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80065e8:	3a01      	subs	r2, #1
 80065ea:	0112      	lsls	r2, r2, #4
 80065ec:	4311      	orrs	r1, r2
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80065f2:	0212      	lsls	r2, r2, #8
 80065f4:	4311      	orrs	r1, r2
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80065fa:	0852      	lsrs	r2, r2, #1
 80065fc:	3a01      	subs	r2, #1
 80065fe:	0552      	lsls	r2, r2, #21
 8006600:	4311      	orrs	r1, r2
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006606:	0852      	lsrs	r2, r2, #1
 8006608:	3a01      	subs	r2, #1
 800660a:	0652      	lsls	r2, r2, #25
 800660c:	4311      	orrs	r1, r2
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006612:	06d2      	lsls	r2, r2, #27
 8006614:	430a      	orrs	r2, r1
 8006616:	4912      	ldr	r1, [pc, #72]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006618:	4313      	orrs	r3, r2
 800661a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800661c:	4b10      	ldr	r3, [pc, #64]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a0f      	ldr	r2, [pc, #60]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006622:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006626:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006628:	4b0d      	ldr	r3, [pc, #52]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	4a0c      	ldr	r2, [pc, #48]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 800662e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006632:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006634:	f7fd f960 	bl	80038f8 <HAL_GetTick>
 8006638:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800663a:	e008      	b.n	800664e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800663c:	f7fd f95c 	bl	80038f8 <HAL_GetTick>
 8006640:	4602      	mov	r2, r0
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	1ad3      	subs	r3, r2, r3
 8006646:	2b02      	cmp	r3, #2
 8006648:	d901      	bls.n	800664e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e058      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800664e:	4b04      	ldr	r3, [pc, #16]	@ (8006660 <HAL_RCC_OscConfig+0x784>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006656:	2b00      	cmp	r3, #0
 8006658:	d0f0      	beq.n	800663c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800665a:	e050      	b.n	80066fe <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e04f      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
 8006660:	40021000 	.word	0x40021000
 8006664:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006668:	4b27      	ldr	r3, [pc, #156]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006670:	2b00      	cmp	r3, #0
 8006672:	d144      	bne.n	80066fe <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006674:	4b24      	ldr	r3, [pc, #144]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a23      	ldr	r2, [pc, #140]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 800667a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800667e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006680:	4b21      	ldr	r3, [pc, #132]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	4a20      	ldr	r2, [pc, #128]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 8006686:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800668a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800668c:	f7fd f934 	bl	80038f8 <HAL_GetTick>
 8006690:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006692:	e008      	b.n	80066a6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006694:	f7fd f930 	bl	80038f8 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e02c      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066a6:	4b18      	ldr	r3, [pc, #96]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d0f0      	beq.n	8006694 <HAL_RCC_OscConfig+0x7b8>
 80066b2:	e024      	b.n	80066fe <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	2b0c      	cmp	r3, #12
 80066b8:	d01f      	beq.n	80066fa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066ba:	4b13      	ldr	r3, [pc, #76]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a12      	ldr	r2, [pc, #72]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 80066c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066c6:	f7fd f917 	bl	80038f8 <HAL_GetTick>
 80066ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066cc:	e008      	b.n	80066e0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066ce:	f7fd f913 	bl	80038f8 <HAL_GetTick>
 80066d2:	4602      	mov	r2, r0
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	2b02      	cmp	r3, #2
 80066da:	d901      	bls.n	80066e0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80066dc:	2303      	movs	r3, #3
 80066de:	e00f      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066e0:	4b09      	ldr	r3, [pc, #36]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1f0      	bne.n	80066ce <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80066ec:	4b06      	ldr	r3, [pc, #24]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 80066ee:	68da      	ldr	r2, [r3, #12]
 80066f0:	4905      	ldr	r1, [pc, #20]	@ (8006708 <HAL_RCC_OscConfig+0x82c>)
 80066f2:	4b06      	ldr	r3, [pc, #24]	@ (800670c <HAL_RCC_OscConfig+0x830>)
 80066f4:	4013      	ands	r3, r2
 80066f6:	60cb      	str	r3, [r1, #12]
 80066f8:	e001      	b.n	80066fe <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e000      	b.n	8006700 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80066fe:	2300      	movs	r3, #0
}
 8006700:	4618      	mov	r0, r3
 8006702:	3720      	adds	r7, #32
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}
 8006708:	40021000 	.word	0x40021000
 800670c:	feeefffc 	.word	0xfeeefffc

08006710 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800671a:	2300      	movs	r3, #0
 800671c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d101      	bne.n	8006728 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e11d      	b.n	8006964 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006728:	4b90      	ldr	r3, [pc, #576]	@ (800696c <HAL_RCC_ClockConfig+0x25c>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 030f 	and.w	r3, r3, #15
 8006730:	683a      	ldr	r2, [r7, #0]
 8006732:	429a      	cmp	r2, r3
 8006734:	d910      	bls.n	8006758 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006736:	4b8d      	ldr	r3, [pc, #564]	@ (800696c <HAL_RCC_ClockConfig+0x25c>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f023 020f 	bic.w	r2, r3, #15
 800673e:	498b      	ldr	r1, [pc, #556]	@ (800696c <HAL_RCC_ClockConfig+0x25c>)
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	4313      	orrs	r3, r2
 8006744:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006746:	4b89      	ldr	r3, [pc, #548]	@ (800696c <HAL_RCC_ClockConfig+0x25c>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 030f 	and.w	r3, r3, #15
 800674e:	683a      	ldr	r2, [r7, #0]
 8006750:	429a      	cmp	r2, r3
 8006752:	d001      	beq.n	8006758 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e105      	b.n	8006964 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0302 	and.w	r3, r3, #2
 8006760:	2b00      	cmp	r3, #0
 8006762:	d010      	beq.n	8006786 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	689a      	ldr	r2, [r3, #8]
 8006768:	4b81      	ldr	r3, [pc, #516]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006770:	429a      	cmp	r2, r3
 8006772:	d908      	bls.n	8006786 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006774:	4b7e      	ldr	r3, [pc, #504]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	497b      	ldr	r1, [pc, #492]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006782:	4313      	orrs	r3, r2
 8006784:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0301 	and.w	r3, r3, #1
 800678e:	2b00      	cmp	r3, #0
 8006790:	d079      	beq.n	8006886 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	2b03      	cmp	r3, #3
 8006798:	d11e      	bne.n	80067d8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800679a:	4b75      	ldr	r3, [pc, #468]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d101      	bne.n	80067aa <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e0dc      	b.n	8006964 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80067aa:	f000 fa09 	bl	8006bc0 <RCC_GetSysClockFreqFromPLLSource>
 80067ae:	4603      	mov	r3, r0
 80067b0:	4a70      	ldr	r2, [pc, #448]	@ (8006974 <HAL_RCC_ClockConfig+0x264>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d946      	bls.n	8006844 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80067b6:	4b6e      	ldr	r3, [pc, #440]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d140      	bne.n	8006844 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80067c2:	4b6b      	ldr	r3, [pc, #428]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067ca:	4a69      	ldr	r2, [pc, #420]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 80067cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067d0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80067d2:	2380      	movs	r3, #128	@ 0x80
 80067d4:	617b      	str	r3, [r7, #20]
 80067d6:	e035      	b.n	8006844 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	2b02      	cmp	r3, #2
 80067de:	d107      	bne.n	80067f0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067e0:	4b63      	ldr	r3, [pc, #396]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d115      	bne.n	8006818 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e0b9      	b.n	8006964 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d107      	bne.n	8006808 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80067f8:	4b5d      	ldr	r3, [pc, #372]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b00      	cmp	r3, #0
 8006802:	d109      	bne.n	8006818 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e0ad      	b.n	8006964 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006808:	4b59      	ldr	r3, [pc, #356]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006810:	2b00      	cmp	r3, #0
 8006812:	d101      	bne.n	8006818 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e0a5      	b.n	8006964 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006818:	f000 f8b4 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 800681c:	4603      	mov	r3, r0
 800681e:	4a55      	ldr	r2, [pc, #340]	@ (8006974 <HAL_RCC_ClockConfig+0x264>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d90f      	bls.n	8006844 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006824:	4b52      	ldr	r3, [pc, #328]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d109      	bne.n	8006844 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006830:	4b4f      	ldr	r3, [pc, #316]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006838:	4a4d      	ldr	r2, [pc, #308]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 800683a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800683e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006840:	2380      	movs	r3, #128	@ 0x80
 8006842:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006844:	4b4a      	ldr	r3, [pc, #296]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	f023 0203 	bic.w	r2, r3, #3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	4947      	ldr	r1, [pc, #284]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006852:	4313      	orrs	r3, r2
 8006854:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006856:	f7fd f84f 	bl	80038f8 <HAL_GetTick>
 800685a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800685c:	e00a      	b.n	8006874 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800685e:	f7fd f84b 	bl	80038f8 <HAL_GetTick>
 8006862:	4602      	mov	r2, r0
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	1ad3      	subs	r3, r2, r3
 8006868:	f241 3288 	movw	r2, #5000	@ 0x1388
 800686c:	4293      	cmp	r3, r2
 800686e:	d901      	bls.n	8006874 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8006870:	2303      	movs	r3, #3
 8006872:	e077      	b.n	8006964 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006874:	4b3e      	ldr	r3, [pc, #248]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f003 020c 	and.w	r2, r3, #12
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	429a      	cmp	r2, r3
 8006884:	d1eb      	bne.n	800685e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	2b80      	cmp	r3, #128	@ 0x80
 800688a:	d105      	bne.n	8006898 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800688c:	4b38      	ldr	r3, [pc, #224]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	4a37      	ldr	r2, [pc, #220]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006892:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006896:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0302 	and.w	r3, r3, #2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d010      	beq.n	80068c6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	689a      	ldr	r2, [r3, #8]
 80068a8:	4b31      	ldr	r3, [pc, #196]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d208      	bcs.n	80068c6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068b4:	4b2e      	ldr	r3, [pc, #184]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	492b      	ldr	r1, [pc, #172]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 80068c2:	4313      	orrs	r3, r2
 80068c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80068c6:	4b29      	ldr	r3, [pc, #164]	@ (800696c <HAL_RCC_ClockConfig+0x25c>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 030f 	and.w	r3, r3, #15
 80068ce:	683a      	ldr	r2, [r7, #0]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d210      	bcs.n	80068f6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068d4:	4b25      	ldr	r3, [pc, #148]	@ (800696c <HAL_RCC_ClockConfig+0x25c>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f023 020f 	bic.w	r2, r3, #15
 80068dc:	4923      	ldr	r1, [pc, #140]	@ (800696c <HAL_RCC_ClockConfig+0x25c>)
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068e4:	4b21      	ldr	r3, [pc, #132]	@ (800696c <HAL_RCC_ClockConfig+0x25c>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 030f 	and.w	r3, r3, #15
 80068ec:	683a      	ldr	r2, [r7, #0]
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d001      	beq.n	80068f6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e036      	b.n	8006964 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 0304 	and.w	r3, r3, #4
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d008      	beq.n	8006914 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006902:	4b1b      	ldr	r3, [pc, #108]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	4918      	ldr	r1, [pc, #96]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006910:	4313      	orrs	r3, r2
 8006912:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 0308 	and.w	r3, r3, #8
 800691c:	2b00      	cmp	r3, #0
 800691e:	d009      	beq.n	8006934 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006920:	4b13      	ldr	r3, [pc, #76]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	691b      	ldr	r3, [r3, #16]
 800692c:	00db      	lsls	r3, r3, #3
 800692e:	4910      	ldr	r1, [pc, #64]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 8006930:	4313      	orrs	r3, r2
 8006932:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006934:	f000 f826 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8006938:	4602      	mov	r2, r0
 800693a:	4b0d      	ldr	r3, [pc, #52]	@ (8006970 <HAL_RCC_ClockConfig+0x260>)
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	091b      	lsrs	r3, r3, #4
 8006940:	f003 030f 	and.w	r3, r3, #15
 8006944:	490c      	ldr	r1, [pc, #48]	@ (8006978 <HAL_RCC_ClockConfig+0x268>)
 8006946:	5ccb      	ldrb	r3, [r1, r3]
 8006948:	f003 031f 	and.w	r3, r3, #31
 800694c:	fa22 f303 	lsr.w	r3, r2, r3
 8006950:	4a0a      	ldr	r2, [pc, #40]	@ (800697c <HAL_RCC_ClockConfig+0x26c>)
 8006952:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006954:	4b0a      	ldr	r3, [pc, #40]	@ (8006980 <HAL_RCC_ClockConfig+0x270>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4618      	mov	r0, r3
 800695a:	f7fc ff7d 	bl	8003858 <HAL_InitTick>
 800695e:	4603      	mov	r3, r0
 8006960:	73fb      	strb	r3, [r7, #15]

  return status;
 8006962:	7bfb      	ldrb	r3, [r7, #15]
}
 8006964:	4618      	mov	r0, r3
 8006966:	3718      	adds	r7, #24
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}
 800696c:	40022000 	.word	0x40022000
 8006970:	40021000 	.word	0x40021000
 8006974:	04c4b400 	.word	0x04c4b400
 8006978:	0800fdd8 	.word	0x0800fdd8
 800697c:	20000068 	.word	0x20000068
 8006980:	2000006c 	.word	0x2000006c

08006984 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006984:	b480      	push	{r7}
 8006986:	b089      	sub	sp, #36	@ 0x24
 8006988:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800698a:	2300      	movs	r3, #0
 800698c:	61fb      	str	r3, [r7, #28]
 800698e:	2300      	movs	r3, #0
 8006990:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006992:	4b3e      	ldr	r3, [pc, #248]	@ (8006a8c <HAL_RCC_GetSysClockFreq+0x108>)
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f003 030c 	and.w	r3, r3, #12
 800699a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800699c:	4b3b      	ldr	r3, [pc, #236]	@ (8006a8c <HAL_RCC_GetSysClockFreq+0x108>)
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	f003 0303 	and.w	r3, r3, #3
 80069a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d005      	beq.n	80069b8 <HAL_RCC_GetSysClockFreq+0x34>
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	2b0c      	cmp	r3, #12
 80069b0:	d121      	bne.n	80069f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d11e      	bne.n	80069f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80069b8:	4b34      	ldr	r3, [pc, #208]	@ (8006a8c <HAL_RCC_GetSysClockFreq+0x108>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0308 	and.w	r3, r3, #8
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d107      	bne.n	80069d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80069c4:	4b31      	ldr	r3, [pc, #196]	@ (8006a8c <HAL_RCC_GetSysClockFreq+0x108>)
 80069c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069ca:	0a1b      	lsrs	r3, r3, #8
 80069cc:	f003 030f 	and.w	r3, r3, #15
 80069d0:	61fb      	str	r3, [r7, #28]
 80069d2:	e005      	b.n	80069e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80069d4:	4b2d      	ldr	r3, [pc, #180]	@ (8006a8c <HAL_RCC_GetSysClockFreq+0x108>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	091b      	lsrs	r3, r3, #4
 80069da:	f003 030f 	and.w	r3, r3, #15
 80069de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80069e0:	4a2b      	ldr	r2, [pc, #172]	@ (8006a90 <HAL_RCC_GetSysClockFreq+0x10c>)
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10d      	bne.n	8006a0c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80069f0:	69fb      	ldr	r3, [r7, #28]
 80069f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80069f4:	e00a      	b.n	8006a0c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	2b04      	cmp	r3, #4
 80069fa:	d102      	bne.n	8006a02 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80069fc:	4b25      	ldr	r3, [pc, #148]	@ (8006a94 <HAL_RCC_GetSysClockFreq+0x110>)
 80069fe:	61bb      	str	r3, [r7, #24]
 8006a00:	e004      	b.n	8006a0c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	2b08      	cmp	r3, #8
 8006a06:	d101      	bne.n	8006a0c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006a08:	4b23      	ldr	r3, [pc, #140]	@ (8006a98 <HAL_RCC_GetSysClockFreq+0x114>)
 8006a0a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	2b0c      	cmp	r3, #12
 8006a10:	d134      	bne.n	8006a7c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006a12:	4b1e      	ldr	r3, [pc, #120]	@ (8006a8c <HAL_RCC_GetSysClockFreq+0x108>)
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	f003 0303 	and.w	r3, r3, #3
 8006a1a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	2b02      	cmp	r3, #2
 8006a20:	d003      	beq.n	8006a2a <HAL_RCC_GetSysClockFreq+0xa6>
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	2b03      	cmp	r3, #3
 8006a26:	d003      	beq.n	8006a30 <HAL_RCC_GetSysClockFreq+0xac>
 8006a28:	e005      	b.n	8006a36 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8006a94 <HAL_RCC_GetSysClockFreq+0x110>)
 8006a2c:	617b      	str	r3, [r7, #20]
      break;
 8006a2e:	e005      	b.n	8006a3c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006a30:	4b19      	ldr	r3, [pc, #100]	@ (8006a98 <HAL_RCC_GetSysClockFreq+0x114>)
 8006a32:	617b      	str	r3, [r7, #20]
      break;
 8006a34:	e002      	b.n	8006a3c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	617b      	str	r3, [r7, #20]
      break;
 8006a3a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006a3c:	4b13      	ldr	r3, [pc, #76]	@ (8006a8c <HAL_RCC_GetSysClockFreq+0x108>)
 8006a3e:	68db      	ldr	r3, [r3, #12]
 8006a40:	091b      	lsrs	r3, r3, #4
 8006a42:	f003 030f 	and.w	r3, r3, #15
 8006a46:	3301      	adds	r3, #1
 8006a48:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006a4a:	4b10      	ldr	r3, [pc, #64]	@ (8006a8c <HAL_RCC_GetSysClockFreq+0x108>)
 8006a4c:	68db      	ldr	r3, [r3, #12]
 8006a4e:	0a1b      	lsrs	r3, r3, #8
 8006a50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a54:	697a      	ldr	r2, [r7, #20]
 8006a56:	fb03 f202 	mul.w	r2, r3, r2
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a60:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006a62:	4b0a      	ldr	r3, [pc, #40]	@ (8006a8c <HAL_RCC_GetSysClockFreq+0x108>)
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	0e5b      	lsrs	r3, r3, #25
 8006a68:	f003 0303 	and.w	r3, r3, #3
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006a72:	697a      	ldr	r2, [r7, #20]
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a7a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006a7c:	69bb      	ldr	r3, [r7, #24]
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3724      	adds	r7, #36	@ 0x24
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	40021000 	.word	0x40021000
 8006a90:	0800fdf0 	.word	0x0800fdf0
 8006a94:	00f42400 	.word	0x00f42400
 8006a98:	007a1200 	.word	0x007a1200

08006a9c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006aa0:	4b03      	ldr	r3, [pc, #12]	@ (8006ab0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	20000068 	.word	0x20000068

08006ab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006ab8:	f7ff fff0 	bl	8006a9c <HAL_RCC_GetHCLKFreq>
 8006abc:	4602      	mov	r2, r0
 8006abe:	4b06      	ldr	r3, [pc, #24]	@ (8006ad8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	0a1b      	lsrs	r3, r3, #8
 8006ac4:	f003 0307 	and.w	r3, r3, #7
 8006ac8:	4904      	ldr	r1, [pc, #16]	@ (8006adc <HAL_RCC_GetPCLK1Freq+0x28>)
 8006aca:	5ccb      	ldrb	r3, [r1, r3]
 8006acc:	f003 031f 	and.w	r3, r3, #31
 8006ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	bd80      	pop	{r7, pc}
 8006ad8:	40021000 	.word	0x40021000
 8006adc:	0800fde8 	.word	0x0800fde8

08006ae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006ae4:	f7ff ffda 	bl	8006a9c <HAL_RCC_GetHCLKFreq>
 8006ae8:	4602      	mov	r2, r0
 8006aea:	4b06      	ldr	r3, [pc, #24]	@ (8006b04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	0adb      	lsrs	r3, r3, #11
 8006af0:	f003 0307 	and.w	r3, r3, #7
 8006af4:	4904      	ldr	r1, [pc, #16]	@ (8006b08 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006af6:	5ccb      	ldrb	r3, [r1, r3]
 8006af8:	f003 031f 	and.w	r3, r3, #31
 8006afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	bd80      	pop	{r7, pc}
 8006b04:	40021000 	.word	0x40021000
 8006b08:	0800fde8 	.word	0x0800fde8

08006b0c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b086      	sub	sp, #24
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006b14:	2300      	movs	r3, #0
 8006b16:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006b18:	4b27      	ldr	r3, [pc, #156]	@ (8006bb8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d003      	beq.n	8006b2c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006b24:	f7ff f906 	bl	8005d34 <HAL_PWREx_GetVoltageRange>
 8006b28:	6178      	str	r0, [r7, #20]
 8006b2a:	e014      	b.n	8006b56 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b2c:	4b22      	ldr	r3, [pc, #136]	@ (8006bb8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b30:	4a21      	ldr	r2, [pc, #132]	@ (8006bb8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006b32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b36:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b38:	4b1f      	ldr	r3, [pc, #124]	@ (8006bb8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b40:	60fb      	str	r3, [r7, #12]
 8006b42:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006b44:	f7ff f8f6 	bl	8005d34 <HAL_PWREx_GetVoltageRange>
 8006b48:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8006bb8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b4e:	4a1a      	ldr	r2, [pc, #104]	@ (8006bb8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006b50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b54:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b5c:	d10b      	bne.n	8006b76 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2b80      	cmp	r3, #128	@ 0x80
 8006b62:	d913      	bls.n	8006b8c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2ba0      	cmp	r3, #160	@ 0xa0
 8006b68:	d902      	bls.n	8006b70 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006b6a:	2302      	movs	r3, #2
 8006b6c:	613b      	str	r3, [r7, #16]
 8006b6e:	e00d      	b.n	8006b8c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006b70:	2301      	movs	r3, #1
 8006b72:	613b      	str	r3, [r7, #16]
 8006b74:	e00a      	b.n	8006b8c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b7a:	d902      	bls.n	8006b82 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006b7c:	2302      	movs	r3, #2
 8006b7e:	613b      	str	r3, [r7, #16]
 8006b80:	e004      	b.n	8006b8c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2b70      	cmp	r3, #112	@ 0x70
 8006b86:	d101      	bne.n	8006b8c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006b88:	2301      	movs	r3, #1
 8006b8a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006bbc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f023 020f 	bic.w	r2, r3, #15
 8006b94:	4909      	ldr	r1, [pc, #36]	@ (8006bbc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006b9c:	4b07      	ldr	r3, [pc, #28]	@ (8006bbc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f003 030f 	and.w	r3, r3, #15
 8006ba4:	693a      	ldr	r2, [r7, #16]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d001      	beq.n	8006bae <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e000      	b.n	8006bb0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8006bae:	2300      	movs	r3, #0
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3718      	adds	r7, #24
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}
 8006bb8:	40021000 	.word	0x40021000
 8006bbc:	40022000 	.word	0x40022000

08006bc0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b087      	sub	sp, #28
 8006bc4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006bc6:	4b2d      	ldr	r3, [pc, #180]	@ (8006c7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	f003 0303 	and.w	r3, r3, #3
 8006bce:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2b03      	cmp	r3, #3
 8006bd4:	d00b      	beq.n	8006bee <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2b03      	cmp	r3, #3
 8006bda:	d825      	bhi.n	8006c28 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d008      	beq.n	8006bf4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2b02      	cmp	r3, #2
 8006be6:	d11f      	bne.n	8006c28 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006be8:	4b25      	ldr	r3, [pc, #148]	@ (8006c80 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006bea:	613b      	str	r3, [r7, #16]
    break;
 8006bec:	e01f      	b.n	8006c2e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006bee:	4b25      	ldr	r3, [pc, #148]	@ (8006c84 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006bf0:	613b      	str	r3, [r7, #16]
    break;
 8006bf2:	e01c      	b.n	8006c2e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006bf4:	4b21      	ldr	r3, [pc, #132]	@ (8006c7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0308 	and.w	r3, r3, #8
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d107      	bne.n	8006c10 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006c00:	4b1e      	ldr	r3, [pc, #120]	@ (8006c7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006c02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c06:	0a1b      	lsrs	r3, r3, #8
 8006c08:	f003 030f 	and.w	r3, r3, #15
 8006c0c:	617b      	str	r3, [r7, #20]
 8006c0e:	e005      	b.n	8006c1c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006c10:	4b1a      	ldr	r3, [pc, #104]	@ (8006c7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	091b      	lsrs	r3, r3, #4
 8006c16:	f003 030f 	and.w	r3, r3, #15
 8006c1a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006c1c:	4a1a      	ldr	r2, [pc, #104]	@ (8006c88 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c24:	613b      	str	r3, [r7, #16]
    break;
 8006c26:	e002      	b.n	8006c2e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	613b      	str	r3, [r7, #16]
    break;
 8006c2c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006c2e:	4b13      	ldr	r3, [pc, #76]	@ (8006c7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	091b      	lsrs	r3, r3, #4
 8006c34:	f003 030f 	and.w	r3, r3, #15
 8006c38:	3301      	adds	r3, #1
 8006c3a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8006c7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	0a1b      	lsrs	r3, r3, #8
 8006c42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c46:	693a      	ldr	r2, [r7, #16]
 8006c48:	fb03 f202 	mul.w	r2, r3, r2
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c52:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006c54:	4b09      	ldr	r3, [pc, #36]	@ (8006c7c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	0e5b      	lsrs	r3, r3, #25
 8006c5a:	f003 0303 	and.w	r3, r3, #3
 8006c5e:	3301      	adds	r3, #1
 8006c60:	005b      	lsls	r3, r3, #1
 8006c62:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006c64:	693a      	ldr	r2, [r7, #16]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c6c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006c6e:	683b      	ldr	r3, [r7, #0]
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	371c      	adds	r7, #28
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr
 8006c7c:	40021000 	.word	0x40021000
 8006c80:	00f42400 	.word	0x00f42400
 8006c84:	007a1200 	.word	0x007a1200
 8006c88:	0800fdf0 	.word	0x0800fdf0

08006c8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b086      	sub	sp, #24
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006c94:	2300      	movs	r3, #0
 8006c96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006c98:	2300      	movs	r3, #0
 8006c9a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d040      	beq.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cac:	2b80      	cmp	r3, #128	@ 0x80
 8006cae:	d02a      	beq.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006cb0:	2b80      	cmp	r3, #128	@ 0x80
 8006cb2:	d825      	bhi.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006cb4:	2b60      	cmp	r3, #96	@ 0x60
 8006cb6:	d026      	beq.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006cb8:	2b60      	cmp	r3, #96	@ 0x60
 8006cba:	d821      	bhi.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006cbc:	2b40      	cmp	r3, #64	@ 0x40
 8006cbe:	d006      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006cc0:	2b40      	cmp	r3, #64	@ 0x40
 8006cc2:	d81d      	bhi.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d009      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006cc8:	2b20      	cmp	r3, #32
 8006cca:	d010      	beq.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006ccc:	e018      	b.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006cce:	4b89      	ldr	r3, [pc, #548]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	4a88      	ldr	r2, [pc, #544]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cd8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006cda:	e015      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	3304      	adds	r3, #4
 8006ce0:	2100      	movs	r1, #0
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f001 fa34 	bl	8008150 <RCCEx_PLLSAI1_Config>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006cec:	e00c      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	3320      	adds	r3, #32
 8006cf2:	2100      	movs	r1, #0
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f001 fb1f 	bl	8008338 <RCCEx_PLLSAI2_Config>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006cfe:	e003      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	74fb      	strb	r3, [r7, #19]
      break;
 8006d04:	e000      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006d06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d08:	7cfb      	ldrb	r3, [r7, #19]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10b      	bne.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d0e:	4b79      	ldr	r3, [pc, #484]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d10:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d14:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d1c:	4975      	ldr	r1, [pc, #468]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006d24:	e001      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d26:	7cfb      	ldrb	r3, [r7, #19]
 8006d28:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d047      	beq.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d3e:	d030      	beq.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006d40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d44:	d82a      	bhi.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006d46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d4a:	d02a      	beq.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006d4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d50:	d824      	bhi.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006d52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d56:	d008      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d5c:	d81e      	bhi.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00a      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006d62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d66:	d010      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006d68:	e018      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006d6a:	4b62      	ldr	r3, [pc, #392]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d6c:	68db      	ldr	r3, [r3, #12]
 8006d6e:	4a61      	ldr	r2, [pc, #388]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d74:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006d76:	e015      	b.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	3304      	adds	r3, #4
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f001 f9e6 	bl	8008150 <RCCEx_PLLSAI1_Config>
 8006d84:	4603      	mov	r3, r0
 8006d86:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006d88:	e00c      	b.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	3320      	adds	r3, #32
 8006d8e:	2100      	movs	r1, #0
 8006d90:	4618      	mov	r0, r3
 8006d92:	f001 fad1 	bl	8008338 <RCCEx_PLLSAI2_Config>
 8006d96:	4603      	mov	r3, r0
 8006d98:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006d9a:	e003      	b.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	74fb      	strb	r3, [r7, #19]
      break;
 8006da0:	e000      	b.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006da2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006da4:	7cfb      	ldrb	r3, [r7, #19]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d10b      	bne.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006daa:	4b52      	ldr	r3, [pc, #328]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006dac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006db0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006db8:	494e      	ldr	r1, [pc, #312]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006dc0:	e001      	b.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dc2:	7cfb      	ldrb	r3, [r7, #19]
 8006dc4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f000 809f 	beq.w	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006dd8:	4b46      	ldr	r3, [pc, #280]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006de4:	2301      	movs	r3, #1
 8006de6:	e000      	b.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006de8:	2300      	movs	r3, #0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00d      	beq.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006dee:	4b41      	ldr	r3, [pc, #260]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006df2:	4a40      	ldr	r2, [pc, #256]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006df4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006df8:	6593      	str	r3, [r2, #88]	@ 0x58
 8006dfa:	4b3e      	ldr	r3, [pc, #248]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e02:	60bb      	str	r3, [r7, #8]
 8006e04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e06:	2301      	movs	r3, #1
 8006e08:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e0a:	4b3b      	ldr	r3, [pc, #236]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a3a      	ldr	r2, [pc, #232]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006e16:	f7fc fd6f 	bl	80038f8 <HAL_GetTick>
 8006e1a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006e1c:	e009      	b.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e1e:	f7fc fd6b 	bl	80038f8 <HAL_GetTick>
 8006e22:	4602      	mov	r2, r0
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	1ad3      	subs	r3, r2, r3
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d902      	bls.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006e2c:	2303      	movs	r3, #3
 8006e2e:	74fb      	strb	r3, [r7, #19]
        break;
 8006e30:	e005      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006e32:	4b31      	ldr	r3, [pc, #196]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d0ef      	beq.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006e3e:	7cfb      	ldrb	r3, [r7, #19]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d15b      	bne.n	8006efc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006e44:	4b2b      	ldr	r3, [pc, #172]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e4e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d01f      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e5c:	697a      	ldr	r2, [r7, #20]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d019      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006e62:	4b24      	ldr	r3, [pc, #144]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e6c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006e6e:	4b21      	ldr	r3, [pc, #132]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e74:	4a1f      	ldr	r2, [pc, #124]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006e7e:	4b1d      	ldr	r3, [pc, #116]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e84:	4a1b      	ldr	r2, [pc, #108]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006e8e:	4a19      	ldr	r2, [pc, #100]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	f003 0301 	and.w	r3, r3, #1
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d016      	beq.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea0:	f7fc fd2a 	bl	80038f8 <HAL_GetTick>
 8006ea4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ea6:	e00b      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ea8:	f7fc fd26 	bl	80038f8 <HAL_GetTick>
 8006eac:	4602      	mov	r2, r0
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d902      	bls.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	74fb      	strb	r3, [r7, #19]
            break;
 8006ebe:	e006      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ec6:	f003 0302 	and.w	r3, r3, #2
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d0ec      	beq.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006ece:	7cfb      	ldrb	r3, [r7, #19]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d10c      	bne.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ed4:	4b07      	ldr	r3, [pc, #28]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eda:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ee4:	4903      	ldr	r1, [pc, #12]	@ (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006eec:	e008      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006eee:	7cfb      	ldrb	r3, [r7, #19]
 8006ef0:	74bb      	strb	r3, [r7, #18]
 8006ef2:	e005      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006ef4:	40021000 	.word	0x40021000
 8006ef8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006efc:	7cfb      	ldrb	r3, [r7, #19]
 8006efe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006f00:	7c7b      	ldrb	r3, [r7, #17]
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d105      	bne.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f06:	4ba0      	ldr	r3, [pc, #640]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f0a:	4a9f      	ldr	r2, [pc, #636]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f10:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f003 0301 	and.w	r3, r3, #1
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d00a      	beq.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f1e:	4b9a      	ldr	r3, [pc, #616]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f24:	f023 0203 	bic.w	r2, r3, #3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f2c:	4996      	ldr	r1, [pc, #600]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f003 0302 	and.w	r3, r3, #2
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00a      	beq.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006f40:	4b91      	ldr	r3, [pc, #580]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f46:	f023 020c 	bic.w	r2, r3, #12
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4e:	498e      	ldr	r1, [pc, #568]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f50:	4313      	orrs	r3, r2
 8006f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0304 	and.w	r3, r3, #4
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00a      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006f62:	4b89      	ldr	r3, [pc, #548]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f68:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f70:	4985      	ldr	r1, [pc, #532]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f72:	4313      	orrs	r3, r2
 8006f74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 0308 	and.w	r3, r3, #8
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d00a      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006f84:	4b80      	ldr	r3, [pc, #512]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f8a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f92:	497d      	ldr	r1, [pc, #500]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f94:	4313      	orrs	r3, r2
 8006f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0310 	and.w	r3, r3, #16
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00a      	beq.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006fa6:	4b78      	ldr	r3, [pc, #480]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fb4:	4974      	ldr	r1, [pc, #464]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 0320 	and.w	r3, r3, #32
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d00a      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006fc8:	4b6f      	ldr	r3, [pc, #444]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fd6:	496c      	ldr	r1, [pc, #432]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00a      	beq.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006fea:	4b67      	ldr	r3, [pc, #412]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ff0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ff8:	4963      	ldr	r1, [pc, #396]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00a      	beq.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800700c:	4b5e      	ldr	r3, [pc, #376]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800700e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007012:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800701a:	495b      	ldr	r1, [pc, #364]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800701c:	4313      	orrs	r3, r2
 800701e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800702a:	2b00      	cmp	r3, #0
 800702c:	d00a      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800702e:	4b56      	ldr	r3, [pc, #344]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007034:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800703c:	4952      	ldr	r1, [pc, #328]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800703e:	4313      	orrs	r3, r2
 8007040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00a      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007050:	4b4d      	ldr	r3, [pc, #308]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007056:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705e:	494a      	ldr	r1, [pc, #296]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007060:	4313      	orrs	r3, r2
 8007062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00a      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007072:	4b45      	ldr	r3, [pc, #276]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007078:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007080:	4941      	ldr	r1, [pc, #260]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007082:	4313      	orrs	r3, r2
 8007084:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007090:	2b00      	cmp	r3, #0
 8007092:	d00a      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007094:	4b3c      	ldr	r3, [pc, #240]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007096:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800709a:	f023 0203 	bic.w	r2, r3, #3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070a2:	4939      	ldr	r1, [pc, #228]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070a4:	4313      	orrs	r3, r2
 80070a6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d028      	beq.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80070b6:	4b34      	ldr	r3, [pc, #208]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070bc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070c4:	4930      	ldr	r1, [pc, #192]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070d4:	d106      	bne.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80070d6:	4b2c      	ldr	r3, [pc, #176]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070d8:	68db      	ldr	r3, [r3, #12]
 80070da:	4a2b      	ldr	r2, [pc, #172]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070e0:	60d3      	str	r3, [r2, #12]
 80070e2:	e011      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070ec:	d10c      	bne.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	3304      	adds	r3, #4
 80070f2:	2101      	movs	r1, #1
 80070f4:	4618      	mov	r0, r3
 80070f6:	f001 f82b 	bl	8008150 <RCCEx_PLLSAI1_Config>
 80070fa:	4603      	mov	r3, r0
 80070fc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80070fe:	7cfb      	ldrb	r3, [r7, #19]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d001      	beq.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8007104:	7cfb      	ldrb	r3, [r7, #19]
 8007106:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007110:	2b00      	cmp	r3, #0
 8007112:	d04d      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007118:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800711c:	d108      	bne.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800711e:	4b1a      	ldr	r3, [pc, #104]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007120:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007124:	4a18      	ldr	r2, [pc, #96]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007126:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800712a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800712e:	e012      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007130:	4b15      	ldr	r3, [pc, #84]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007132:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007136:	4a14      	ldr	r2, [pc, #80]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007138:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800713c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007140:	4b11      	ldr	r3, [pc, #68]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007146:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800714e:	490e      	ldr	r1, [pc, #56]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007150:	4313      	orrs	r3, r2
 8007152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800715a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800715e:	d106      	bne.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007160:	4b09      	ldr	r3, [pc, #36]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	4a08      	ldr	r2, [pc, #32]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007166:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800716a:	60d3      	str	r3, [r2, #12]
 800716c:	e020      	b.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007172:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007176:	d109      	bne.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007178:	4b03      	ldr	r3, [pc, #12]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	4a02      	ldr	r2, [pc, #8]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800717e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007182:	60d3      	str	r3, [r2, #12]
 8007184:	e014      	b.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007186:	bf00      	nop
 8007188:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007190:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007194:	d10c      	bne.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	3304      	adds	r3, #4
 800719a:	2101      	movs	r1, #1
 800719c:	4618      	mov	r0, r3
 800719e:	f000 ffd7 	bl	8008150 <RCCEx_PLLSAI1_Config>
 80071a2:	4603      	mov	r3, r0
 80071a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80071a6:	7cfb      	ldrb	r3, [r7, #19]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d001      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80071ac:	7cfb      	ldrb	r3, [r7, #19]
 80071ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d028      	beq.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80071bc:	4b4a      	ldr	r3, [pc, #296]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071ca:	4947      	ldr	r1, [pc, #284]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071cc:	4313      	orrs	r3, r2
 80071ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071da:	d106      	bne.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071dc:	4b42      	ldr	r3, [pc, #264]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	4a41      	ldr	r2, [pc, #260]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80071e6:	60d3      	str	r3, [r2, #12]
 80071e8:	e011      	b.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80071f2:	d10c      	bne.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	3304      	adds	r3, #4
 80071f8:	2101      	movs	r1, #1
 80071fa:	4618      	mov	r0, r3
 80071fc:	f000 ffa8 	bl	8008150 <RCCEx_PLLSAI1_Config>
 8007200:	4603      	mov	r3, r0
 8007202:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007204:	7cfb      	ldrb	r3, [r7, #19]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d001      	beq.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800720a:	7cfb      	ldrb	r3, [r7, #19]
 800720c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007216:	2b00      	cmp	r3, #0
 8007218:	d01e      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800721a:	4b33      	ldr	r3, [pc, #204]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800721c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007220:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800722a:	492f      	ldr	r1, [pc, #188]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800722c:	4313      	orrs	r3, r2
 800722e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007238:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800723c:	d10c      	bne.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	3304      	adds	r3, #4
 8007242:	2102      	movs	r1, #2
 8007244:	4618      	mov	r0, r3
 8007246:	f000 ff83 	bl	8008150 <RCCEx_PLLSAI1_Config>
 800724a:	4603      	mov	r3, r0
 800724c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800724e:	7cfb      	ldrb	r3, [r7, #19]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d001      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007254:	7cfb      	ldrb	r3, [r7, #19]
 8007256:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00b      	beq.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007264:	4b20      	ldr	r3, [pc, #128]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007266:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800726a:	f023 0204 	bic.w	r2, r3, #4
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007274:	491c      	ldr	r1, [pc, #112]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007276:	4313      	orrs	r3, r2
 8007278:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007284:	2b00      	cmp	r3, #0
 8007286:	d00b      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007288:	4b17      	ldr	r3, [pc, #92]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800728a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800728e:	f023 0218 	bic.w	r2, r3, #24
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007298:	4913      	ldr	r1, [pc, #76]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800729a:	4313      	orrs	r3, r2
 800729c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d017      	beq.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80072ac:	4b0e      	ldr	r3, [pc, #56]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072bc:	490a      	ldr	r1, [pc, #40]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072be:	4313      	orrs	r3, r2
 80072c0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072ce:	d105      	bne.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072d0:	4b05      	ldr	r3, [pc, #20]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072d2:	68db      	ldr	r3, [r3, #12]
 80072d4:	4a04      	ldr	r2, [pc, #16]	@ (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072da:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80072dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3718      	adds	r7, #24
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	40021000 	.word	0x40021000

080072ec <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b088      	sub	sp, #32
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80072f4:	2300      	movs	r3, #0
 80072f6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072fe:	d13e      	bne.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007300:	4bb6      	ldr	r3, [pc, #728]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8007302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007306:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800730a:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007312:	d028      	beq.n	8007366 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800731a:	f200 86f4 	bhi.w	8008106 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007324:	d005      	beq.n	8007332 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800732c:	d00e      	beq.n	800734c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800732e:	f000 beea 	b.w	8008106 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007332:	4baa      	ldr	r3, [pc, #680]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8007334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007338:	f003 0302 	and.w	r3, r3, #2
 800733c:	2b02      	cmp	r3, #2
 800733e:	f040 86e4 	bne.w	800810a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 8007342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007346:	61fb      	str	r3, [r7, #28]
      break;
 8007348:	f000 bedf 	b.w	800810a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800734c:	4ba3      	ldr	r3, [pc, #652]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800734e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007352:	f003 0302 	and.w	r3, r3, #2
 8007356:	2b02      	cmp	r3, #2
 8007358:	f040 86d9 	bne.w	800810e <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 800735c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007360:	61fb      	str	r3, [r7, #28]
      break;
 8007362:	f000 bed4 	b.w	800810e <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007366:	4b9d      	ldr	r3, [pc, #628]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800736e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007372:	f040 86ce 	bne.w	8008112 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 8007376:	4b9a      	ldr	r3, [pc, #616]	@ (80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8007378:	61fb      	str	r3, [r7, #28]
      break;
 800737a:	f000 beca 	b.w	8008112 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800737e:	4b97      	ldr	r3, [pc, #604]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	f003 0303 	and.w	r3, r3, #3
 8007386:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	2b03      	cmp	r3, #3
 800738c:	d036      	beq.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	2b03      	cmp	r3, #3
 8007392:	d840      	bhi.n	8007416 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d003      	beq.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	2b02      	cmp	r3, #2
 800739e:	d020      	beq.n	80073e2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80073a0:	e039      	b.n	8007416 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80073a2:	4b8e      	ldr	r3, [pc, #568]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f003 0302 	and.w	r3, r3, #2
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d116      	bne.n	80073dc <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80073ae:	4b8b      	ldr	r3, [pc, #556]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 0308 	and.w	r3, r3, #8
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d005      	beq.n	80073c6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80073ba:	4b88      	ldr	r3, [pc, #544]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	091b      	lsrs	r3, r3, #4
 80073c0:	f003 030f 	and.w	r3, r3, #15
 80073c4:	e005      	b.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80073c6:	4b85      	ldr	r3, [pc, #532]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80073c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073cc:	0a1b      	lsrs	r3, r3, #8
 80073ce:	f003 030f 	and.w	r3, r3, #15
 80073d2:	4a84      	ldr	r2, [pc, #528]	@ (80075e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80073d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073d8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80073da:	e01f      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80073dc:	2300      	movs	r3, #0
 80073de:	61bb      	str	r3, [r7, #24]
      break;
 80073e0:	e01c      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80073e2:	4b7e      	ldr	r3, [pc, #504]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073ee:	d102      	bne.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80073f0:	4b7d      	ldr	r3, [pc, #500]	@ (80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80073f2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80073f4:	e012      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	61bb      	str	r3, [r7, #24]
      break;
 80073fa:	e00f      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80073fc:	4b77      	ldr	r3, [pc, #476]	@ (80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007404:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007408:	d102      	bne.n	8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800740a:	4b78      	ldr	r3, [pc, #480]	@ (80075ec <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800740c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800740e:	e005      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8007410:	2300      	movs	r3, #0
 8007412:	61bb      	str	r3, [r7, #24]
      break;
 8007414:	e002      	b.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8007416:	2300      	movs	r3, #0
 8007418:	61bb      	str	r3, [r7, #24]
      break;
 800741a:	bf00      	nop
    }

    switch(PeriphClk)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007422:	f000 8606 	beq.w	8008032 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800742c:	f200 8673 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007436:	f000 8469 	beq.w	8007d0c <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007440:	f200 8669 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800744a:	f000 8531 	beq.w	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007454:	f200 865f 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800745e:	f000 8187 	beq.w	8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007468:	f200 8655 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007472:	f000 80cd 	beq.w	8007610 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800747c:	f200 864b 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007486:	f000 8430 	beq.w	8007cea <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007490:	f200 8641 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800749a:	f000 83e4 	beq.w	8007c66 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074a4:	f200 8637 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074ae:	f000 80af 	beq.w	8007610 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074b8:	f200 862d 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074c2:	f000 809d 	beq.w	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074cc:	f200 8623 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074d6:	f000 808b 	beq.w	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074e0:	f200 8619 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074ea:	f000 8554 	beq.w	8007f96 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074f4:	f200 860f 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074fe:	f000 8500 	beq.w	8007f02 <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007508:	f200 8605 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007512:	f000 84a1 	beq.w	8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800751c:	f200 85fb 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2b80      	cmp	r3, #128	@ 0x80
 8007524:	f000 846c 	beq.w	8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2b80      	cmp	r3, #128	@ 0x80
 800752c:	f200 85f3 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b20      	cmp	r3, #32
 8007534:	d84c      	bhi.n	80075d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2b00      	cmp	r3, #0
 800753a:	f000 85ec 	beq.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	3b01      	subs	r3, #1
 8007542:	2b1f      	cmp	r3, #31
 8007544:	f200 85e7 	bhi.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007548:	a201      	add	r2, pc, #4	@ (adr r2, 8007550 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 800754a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800754e:	bf00      	nop
 8007550:	08007965 	.word	0x08007965
 8007554:	080079d3 	.word	0x080079d3
 8007558:	08008117 	.word	0x08008117
 800755c:	08007a67 	.word	0x08007a67
 8007560:	08008117 	.word	0x08008117
 8007564:	08008117 	.word	0x08008117
 8007568:	08008117 	.word	0x08008117
 800756c:	08007adf 	.word	0x08007adf
 8007570:	08008117 	.word	0x08008117
 8007574:	08008117 	.word	0x08008117
 8007578:	08008117 	.word	0x08008117
 800757c:	08008117 	.word	0x08008117
 8007580:	08008117 	.word	0x08008117
 8007584:	08008117 	.word	0x08008117
 8007588:	08008117 	.word	0x08008117
 800758c:	08007b63 	.word	0x08007b63
 8007590:	08008117 	.word	0x08008117
 8007594:	08008117 	.word	0x08008117
 8007598:	08008117 	.word	0x08008117
 800759c:	08008117 	.word	0x08008117
 80075a0:	08008117 	.word	0x08008117
 80075a4:	08008117 	.word	0x08008117
 80075a8:	08008117 	.word	0x08008117
 80075ac:	08008117 	.word	0x08008117
 80075b0:	08008117 	.word	0x08008117
 80075b4:	08008117 	.word	0x08008117
 80075b8:	08008117 	.word	0x08008117
 80075bc:	08008117 	.word	0x08008117
 80075c0:	08008117 	.word	0x08008117
 80075c4:	08008117 	.word	0x08008117
 80075c8:	08008117 	.word	0x08008117
 80075cc:	08007be5 	.word	0x08007be5
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2b40      	cmp	r3, #64	@ 0x40
 80075d4:	f000 83e8 	beq.w	8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80075d8:	f000 bd9d 	b.w	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80075dc:	40021000 	.word	0x40021000
 80075e0:	0003d090 	.word	0x0003d090
 80075e4:	0800fdf0 	.word	0x0800fdf0
 80075e8:	00f42400 	.word	0x00f42400
 80075ec:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80075f0:	69b9      	ldr	r1, [r7, #24]
 80075f2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80075f6:	f000 ff93 	bl	8008520 <RCCEx_GetSAIxPeriphCLKFreq>
 80075fa:	61f8      	str	r0, [r7, #28]
      break;
 80075fc:	f000 bd8e 	b.w	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8007600:	69b9      	ldr	r1, [r7, #24]
 8007602:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007606:	f000 ff8b 	bl	8008520 <RCCEx_GetSAIxPeriphCLKFreq>
 800760a:	61f8      	str	r0, [r7, #28]
      break;
 800760c:	f000 bd86 	b.w	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8007610:	4b9a      	ldr	r3, [pc, #616]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007616:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800761a:	60fb      	str	r3, [r7, #12]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007622:	d015      	beq.n	8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800762a:	f200 8092 	bhi.w	8007752 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007634:	d029      	beq.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800763c:	f200 8089 	bhi.w	8007752 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d07b      	beq.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800764c:	d04a      	beq.n	80076e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 800764e:	e080      	b.n	8007752 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007650:	4b8a      	ldr	r3, [pc, #552]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f003 0302 	and.w	r3, r3, #2
 8007658:	2b02      	cmp	r3, #2
 800765a:	d17d      	bne.n	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800765c:	4b87      	ldr	r3, [pc, #540]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 0308 	and.w	r3, r3, #8
 8007664:	2b00      	cmp	r3, #0
 8007666:	d005      	beq.n	8007674 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 8007668:	4b84      	ldr	r3, [pc, #528]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	091b      	lsrs	r3, r3, #4
 800766e:	f003 030f 	and.w	r3, r3, #15
 8007672:	e005      	b.n	8007680 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8007674:	4b81      	ldr	r3, [pc, #516]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007676:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800767a:	0a1b      	lsrs	r3, r3, #8
 800767c:	f003 030f 	and.w	r3, r3, #15
 8007680:	4a7f      	ldr	r2, [pc, #508]	@ (8007880 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007686:	61fb      	str	r3, [r7, #28]
          break;
 8007688:	e066      	b.n	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800768a:	4b7c      	ldr	r3, [pc, #496]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007692:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007696:	d162      	bne.n	800775e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007698:	4b78      	ldr	r3, [pc, #480]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076a4:	d15b      	bne.n	800775e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80076a6:	4b75      	ldr	r3, [pc, #468]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80076a8:	68db      	ldr	r3, [r3, #12]
 80076aa:	0a1b      	lsrs	r3, r3, #8
 80076ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076b0:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	68ba      	ldr	r2, [r7, #8]
 80076b6:	fb03 f202 	mul.w	r2, r3, r2
 80076ba:	4b70      	ldr	r3, [pc, #448]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80076bc:	68db      	ldr	r3, [r3, #12]
 80076be:	091b      	lsrs	r3, r3, #4
 80076c0:	f003 030f 	and.w	r3, r3, #15
 80076c4:	3301      	adds	r3, #1
 80076c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80076ca:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80076cc:	4b6b      	ldr	r3, [pc, #428]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	0d5b      	lsrs	r3, r3, #21
 80076d2:	f003 0303 	and.w	r3, r3, #3
 80076d6:	3301      	adds	r3, #1
 80076d8:	005b      	lsls	r3, r3, #1
 80076da:	69ba      	ldr	r2, [r7, #24]
 80076dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80076e0:	61fb      	str	r3, [r7, #28]
          break;
 80076e2:	e03c      	b.n	800775e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80076e4:	4b65      	ldr	r3, [pc, #404]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076f0:	d138      	bne.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80076f2:	4b62      	ldr	r3, [pc, #392]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076fe:	d131      	bne.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007700:	4b5e      	ldr	r3, [pc, #376]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007702:	691b      	ldr	r3, [r3, #16]
 8007704:	0a1b      	lsrs	r3, r3, #8
 8007706:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800770a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	68ba      	ldr	r2, [r7, #8]
 8007710:	fb03 f202 	mul.w	r2, r3, r2
 8007714:	4b59      	ldr	r3, [pc, #356]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007716:	691b      	ldr	r3, [r3, #16]
 8007718:	091b      	lsrs	r3, r3, #4
 800771a:	f003 030f 	and.w	r3, r3, #15
 800771e:	3301      	adds	r3, #1
 8007720:	fbb2 f3f3 	udiv	r3, r2, r3
 8007724:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8007726:	4b55      	ldr	r3, [pc, #340]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	0d5b      	lsrs	r3, r3, #21
 800772c:	f003 0303 	and.w	r3, r3, #3
 8007730:	3301      	adds	r3, #1
 8007732:	005b      	lsls	r3, r3, #1
 8007734:	69ba      	ldr	r2, [r7, #24]
 8007736:	fbb2 f3f3 	udiv	r3, r2, r3
 800773a:	61fb      	str	r3, [r7, #28]
          break;
 800773c:	e012      	b.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800773e:	4b4f      	ldr	r3, [pc, #316]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007740:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007744:	f003 0302 	and.w	r3, r3, #2
 8007748:	2b02      	cmp	r3, #2
 800774a:	d10e      	bne.n	800776a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 800774c:	4b4d      	ldr	r3, [pc, #308]	@ (8007884 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800774e:	61fb      	str	r3, [r7, #28]
          break;
 8007750:	e00b      	b.n	800776a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8007752:	bf00      	nop
 8007754:	f000 bce2 	b.w	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007758:	bf00      	nop
 800775a:	f000 bcdf 	b.w	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800775e:	bf00      	nop
 8007760:	f000 bcdc 	b.w	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007764:	bf00      	nop
 8007766:	f000 bcd9 	b.w	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800776a:	bf00      	nop
        break;
 800776c:	f000 bcd6 	b.w	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8007770:	4b42      	ldr	r3, [pc, #264]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007772:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007776:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800777a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800777e:	d13d      	bne.n	80077fc <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007780:	4b3e      	ldr	r3, [pc, #248]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007788:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800778c:	f040 84c5 	bne.w	800811a <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8007790:	4b3a      	ldr	r3, [pc, #232]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800779c:	f040 84bd 	bne.w	800811a <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80077a0:	4b36      	ldr	r3, [pc, #216]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	0a1b      	lsrs	r3, r3, #8
 80077a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077aa:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	fb03 f202 	mul.w	r2, r3, r2
 80077b4:	4b31      	ldr	r3, [pc, #196]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	091b      	lsrs	r3, r3, #4
 80077ba:	f003 030f 	and.w	r3, r3, #15
 80077be:	3301      	adds	r3, #1
 80077c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80077c4:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80077c6:	4b2d      	ldr	r3, [pc, #180]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80077c8:	68db      	ldr	r3, [r3, #12]
 80077ca:	0edb      	lsrs	r3, r3, #27
 80077cc:	f003 031f 	and.w	r3, r3, #31
 80077d0:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d10a      	bne.n	80077ee <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80077d8:	4b28      	ldr	r3, [pc, #160]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80077da:	68db      	ldr	r3, [r3, #12]
 80077dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d002      	beq.n	80077ea <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 80077e4:	2311      	movs	r3, #17
 80077e6:	617b      	str	r3, [r7, #20]
 80077e8:	e001      	b.n	80077ee <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 80077ea:	2307      	movs	r3, #7
 80077ec:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 80077ee:	69ba      	ldr	r2, [r7, #24]
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077f6:	61fb      	str	r3, [r7, #28]
      break;
 80077f8:	f000 bc8f 	b.w	800811a <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80077fc:	4b1f      	ldr	r3, [pc, #124]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80077fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007802:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007806:	60fb      	str	r3, [r7, #12]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800780e:	d016      	beq.n	800783e <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007816:	f200 809b 	bhi.w	8007950 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007820:	d032      	beq.n	8007888 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007828:	f200 8092 	bhi.w	8007950 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2b00      	cmp	r3, #0
 8007830:	f000 8084 	beq.w	800793c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800783a:	d052      	beq.n	80078e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 800783c:	e088      	b.n	8007950 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800783e:	4b0f      	ldr	r3, [pc, #60]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0302 	and.w	r3, r3, #2
 8007846:	2b02      	cmp	r3, #2
 8007848:	f040 8084 	bne.w	8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800784c:	4b0b      	ldr	r3, [pc, #44]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f003 0308 	and.w	r3, r3, #8
 8007854:	2b00      	cmp	r3, #0
 8007856:	d005      	beq.n	8007864 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8007858:	4b08      	ldr	r3, [pc, #32]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	091b      	lsrs	r3, r3, #4
 800785e:	f003 030f 	and.w	r3, r3, #15
 8007862:	e005      	b.n	8007870 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 8007864:	4b05      	ldr	r3, [pc, #20]	@ (800787c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007866:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800786a:	0a1b      	lsrs	r3, r3, #8
 800786c:	f003 030f 	and.w	r3, r3, #15
 8007870:	4a03      	ldr	r2, [pc, #12]	@ (8007880 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007876:	61fb      	str	r3, [r7, #28]
          break;
 8007878:	e06c      	b.n	8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 800787a:	bf00      	nop
 800787c:	40021000 	.word	0x40021000
 8007880:	0800fdf0 	.word	0x0800fdf0
 8007884:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007888:	4ba5      	ldr	r3, [pc, #660]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007890:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007894:	d160      	bne.n	8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007896:	4ba2      	ldr	r3, [pc, #648]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800789e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078a2:	d159      	bne.n	8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80078a4:	4b9e      	ldr	r3, [pc, #632]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	0a1b      	lsrs	r3, r3, #8
 80078aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078ae:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	68ba      	ldr	r2, [r7, #8]
 80078b4:	fb03 f202 	mul.w	r2, r3, r2
 80078b8:	4b99      	ldr	r3, [pc, #612]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	091b      	lsrs	r3, r3, #4
 80078be:	f003 030f 	and.w	r3, r3, #15
 80078c2:	3301      	adds	r3, #1
 80078c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80078ca:	4b95      	ldr	r3, [pc, #596]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80078cc:	68db      	ldr	r3, [r3, #12]
 80078ce:	0d5b      	lsrs	r3, r3, #21
 80078d0:	f003 0303 	and.w	r3, r3, #3
 80078d4:	3301      	adds	r3, #1
 80078d6:	005b      	lsls	r3, r3, #1
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	fbb2 f3f3 	udiv	r3, r2, r3
 80078de:	61fb      	str	r3, [r7, #28]
          break;
 80078e0:	e03a      	b.n	8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80078e2:	4b8f      	ldr	r3, [pc, #572]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078ee:	d135      	bne.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80078f0:	4b8b      	ldr	r3, [pc, #556]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80078f2:	691b      	ldr	r3, [r3, #16]
 80078f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80078f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078fc:	d12e      	bne.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80078fe:	4b88      	ldr	r3, [pc, #544]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	0a1b      	lsrs	r3, r3, #8
 8007904:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007908:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800790a:	69bb      	ldr	r3, [r7, #24]
 800790c:	68ba      	ldr	r2, [r7, #8]
 800790e:	fb03 f202 	mul.w	r2, r3, r2
 8007912:	4b83      	ldr	r3, [pc, #524]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	091b      	lsrs	r3, r3, #4
 8007918:	f003 030f 	and.w	r3, r3, #15
 800791c:	3301      	adds	r3, #1
 800791e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007922:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8007924:	4b7e      	ldr	r3, [pc, #504]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007926:	691b      	ldr	r3, [r3, #16]
 8007928:	0d5b      	lsrs	r3, r3, #21
 800792a:	f003 0303 	and.w	r3, r3, #3
 800792e:	3301      	adds	r3, #1
 8007930:	005b      	lsls	r3, r3, #1
 8007932:	69ba      	ldr	r2, [r7, #24]
 8007934:	fbb2 f3f3 	udiv	r3, r2, r3
 8007938:	61fb      	str	r3, [r7, #28]
          break;
 800793a:	e00f      	b.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800793c:	4b78      	ldr	r3, [pc, #480]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800793e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007942:	f003 0302 	and.w	r3, r3, #2
 8007946:	2b02      	cmp	r3, #2
 8007948:	d10a      	bne.n	8007960 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 800794a:	4b76      	ldr	r3, [pc, #472]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800794c:	61fb      	str	r3, [r7, #28]
          break;
 800794e:	e007      	b.n	8007960 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8007950:	bf00      	nop
 8007952:	e3e2      	b.n	800811a <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007954:	bf00      	nop
 8007956:	e3e0      	b.n	800811a <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007958:	bf00      	nop
 800795a:	e3de      	b.n	800811a <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800795c:	bf00      	nop
 800795e:	e3dc      	b.n	800811a <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007960:	bf00      	nop
      break;
 8007962:	e3da      	b.n	800811a <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007964:	4b6e      	ldr	r3, [pc, #440]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800796a:	f003 0303 	and.w	r3, r3, #3
 800796e:	60fb      	str	r3, [r7, #12]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2b03      	cmp	r3, #3
 8007974:	d827      	bhi.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8007976:	a201      	add	r2, pc, #4	@ (adr r2, 800797c <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8007978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800797c:	0800798d 	.word	0x0800798d
 8007980:	08007995 	.word	0x08007995
 8007984:	0800799d 	.word	0x0800799d
 8007988:	080079b1 	.word	0x080079b1
          frequency = HAL_RCC_GetPCLK2Freq();
 800798c:	f7ff f8a8 	bl	8006ae0 <HAL_RCC_GetPCLK2Freq>
 8007990:	61f8      	str	r0, [r7, #28]
          break;
 8007992:	e01d      	b.n	80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 8007994:	f7fe fff6 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007998:	61f8      	str	r0, [r7, #28]
          break;
 800799a:	e019      	b.n	80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800799c:	4b60      	ldr	r3, [pc, #384]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079a8:	d10f      	bne.n	80079ca <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 80079aa:	4b5f      	ldr	r3, [pc, #380]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80079ac:	61fb      	str	r3, [r7, #28]
          break;
 80079ae:	e00c      	b.n	80079ca <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80079b0:	4b5b      	ldr	r3, [pc, #364]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80079b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079b6:	f003 0302 	and.w	r3, r3, #2
 80079ba:	2b02      	cmp	r3, #2
 80079bc:	d107      	bne.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 80079be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079c2:	61fb      	str	r3, [r7, #28]
          break;
 80079c4:	e003      	b.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 80079c6:	bf00      	nop
 80079c8:	e3a8      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80079ca:	bf00      	nop
 80079cc:	e3a6      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80079ce:	bf00      	nop
        break;
 80079d0:	e3a4      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80079d2:	4b53      	ldr	r3, [pc, #332]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80079d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079d8:	f003 030c 	and.w	r3, r3, #12
 80079dc:	60fb      	str	r3, [r7, #12]
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2b0c      	cmp	r3, #12
 80079e2:	d83a      	bhi.n	8007a5a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80079e4:	a201      	add	r2, pc, #4	@ (adr r2, 80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 80079e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ea:	bf00      	nop
 80079ec:	08007a21 	.word	0x08007a21
 80079f0:	08007a5b 	.word	0x08007a5b
 80079f4:	08007a5b 	.word	0x08007a5b
 80079f8:	08007a5b 	.word	0x08007a5b
 80079fc:	08007a29 	.word	0x08007a29
 8007a00:	08007a5b 	.word	0x08007a5b
 8007a04:	08007a5b 	.word	0x08007a5b
 8007a08:	08007a5b 	.word	0x08007a5b
 8007a0c:	08007a31 	.word	0x08007a31
 8007a10:	08007a5b 	.word	0x08007a5b
 8007a14:	08007a5b 	.word	0x08007a5b
 8007a18:	08007a5b 	.word	0x08007a5b
 8007a1c:	08007a45 	.word	0x08007a45
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a20:	f7ff f848 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007a24:	61f8      	str	r0, [r7, #28]
          break;
 8007a26:	e01d      	b.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 8007a28:	f7fe ffac 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007a2c:	61f8      	str	r0, [r7, #28]
          break;
 8007a2e:	e019      	b.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007a30:	4b3b      	ldr	r3, [pc, #236]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a3c:	d10f      	bne.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 8007a3e:	4b3a      	ldr	r3, [pc, #232]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007a40:	61fb      	str	r3, [r7, #28]
          break;
 8007a42:	e00c      	b.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007a44:	4b36      	ldr	r3, [pc, #216]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a4a:	f003 0302 	and.w	r3, r3, #2
 8007a4e:	2b02      	cmp	r3, #2
 8007a50:	d107      	bne.n	8007a62 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 8007a52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a56:	61fb      	str	r3, [r7, #28]
          break;
 8007a58:	e003      	b.n	8007a62 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 8007a5a:	bf00      	nop
 8007a5c:	e35e      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007a5e:	bf00      	nop
 8007a60:	e35c      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007a62:	bf00      	nop
        break;
 8007a64:	e35a      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007a66:	4b2e      	ldr	r3, [pc, #184]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a6c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007a70:	60fb      	str	r3, [r7, #12]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2b30      	cmp	r3, #48	@ 0x30
 8007a76:	d021      	beq.n	8007abc <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2b30      	cmp	r3, #48	@ 0x30
 8007a7c:	d829      	bhi.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2b20      	cmp	r3, #32
 8007a82:	d011      	beq.n	8007aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2b20      	cmp	r3, #32
 8007a88:	d823      	bhi.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d003      	beq.n	8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2b10      	cmp	r3, #16
 8007a94:	d004      	beq.n	8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 8007a96:	e01c      	b.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a98:	f7ff f80c 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007a9c:	61f8      	str	r0, [r7, #28]
          break;
 8007a9e:	e01d      	b.n	8007adc <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8007aa0:	f7fe ff70 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007aa4:	61f8      	str	r0, [r7, #28]
          break;
 8007aa6:	e019      	b.n	8007adc <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ab0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ab4:	d10f      	bne.n	8007ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 8007ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007ab8:	61fb      	str	r3, [r7, #28]
          break;
 8007aba:	e00c      	b.n	8007ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007abc:	4b18      	ldr	r3, [pc, #96]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ac2:	f003 0302 	and.w	r3, r3, #2
 8007ac6:	2b02      	cmp	r3, #2
 8007ac8:	d107      	bne.n	8007ada <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 8007aca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ace:	61fb      	str	r3, [r7, #28]
          break;
 8007ad0:	e003      	b.n	8007ada <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8007ad2:	bf00      	nop
 8007ad4:	e322      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007ad6:	bf00      	nop
 8007ad8:	e320      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007ada:	bf00      	nop
        break;
 8007adc:	e31e      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007ade:	4b10      	ldr	r3, [pc, #64]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ae4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007ae8:	60fb      	str	r3, [r7, #12]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2bc0      	cmp	r3, #192	@ 0xc0
 8007aee:	d027      	beq.n	8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007af4:	d82f      	bhi.n	8007b56 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2b80      	cmp	r3, #128	@ 0x80
 8007afa:	d017      	beq.n	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2b80      	cmp	r3, #128	@ 0x80
 8007b00:	d829      	bhi.n	8007b56 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d003      	beq.n	8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2b40      	cmp	r3, #64	@ 0x40
 8007b0c:	d004      	beq.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 8007b0e:	e022      	b.n	8007b56 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007b10:	f7fe ffd0 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007b14:	61f8      	str	r0, [r7, #28]
          break;
 8007b16:	e023      	b.n	8007b60 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 8007b18:	f7fe ff34 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007b1c:	61f8      	str	r0, [r7, #28]
          break;
 8007b1e:	e01f      	b.n	8007b60 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 8007b20:	40021000 	.word	0x40021000
 8007b24:	02dc6c00 	.word	0x02dc6c00
 8007b28:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007b2c:	4b9b      	ldr	r3, [pc, #620]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b38:	d10f      	bne.n	8007b5a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 8007b3a:	4b99      	ldr	r3, [pc, #612]	@ (8007da0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007b3c:	61fb      	str	r3, [r7, #28]
          break;
 8007b3e:	e00c      	b.n	8007b5a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007b40:	4b96      	ldr	r3, [pc, #600]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b46:	f003 0302 	and.w	r3, r3, #2
 8007b4a:	2b02      	cmp	r3, #2
 8007b4c:	d107      	bne.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 8007b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b52:	61fb      	str	r3, [r7, #28]
          break;
 8007b54:	e003      	b.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 8007b56:	bf00      	nop
 8007b58:	e2e0      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007b5a:	bf00      	nop
 8007b5c:	e2de      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007b5e:	bf00      	nop
        break;
 8007b60:	e2dc      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007b62:	4b8e      	ldr	r3, [pc, #568]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b6c:	60fb      	str	r3, [r7, #12]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b74:	d025      	beq.n	8007bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b7c:	d82c      	bhi.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b84:	d013      	beq.n	8007bae <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b8c:	d824      	bhi.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d004      	beq.n	8007b9e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b9a:	d004      	beq.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 8007b9c:	e01c      	b.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007b9e:	f7fe ff89 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007ba2:	61f8      	str	r0, [r7, #28]
          break;
 8007ba4:	e01d      	b.n	8007be2 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8007ba6:	f7fe feed 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007baa:	61f8      	str	r0, [r7, #28]
          break;
 8007bac:	e019      	b.n	8007be2 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007bae:	4b7b      	ldr	r3, [pc, #492]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bba:	d10f      	bne.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 8007bbc:	4b78      	ldr	r3, [pc, #480]	@ (8007da0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007bbe:	61fb      	str	r3, [r7, #28]
          break;
 8007bc0:	e00c      	b.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007bc2:	4b76      	ldr	r3, [pc, #472]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bc8:	f003 0302 	and.w	r3, r3, #2
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d107      	bne.n	8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 8007bd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bd4:	61fb      	str	r3, [r7, #28]
          break;
 8007bd6:	e003      	b.n	8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 8007bd8:	bf00      	nop
 8007bda:	e29f      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007bdc:	bf00      	nop
 8007bde:	e29d      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007be0:	bf00      	nop
        break;
 8007be2:	e29b      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007be4:	4b6d      	ldr	r3, [pc, #436]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007bee:	60fb      	str	r3, [r7, #12]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007bf6:	d025      	beq.n	8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007bfe:	d82c      	bhi.n	8007c5a <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c06:	d013      	beq.n	8007c30 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c0e:	d824      	bhi.n	8007c5a <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d004      	beq.n	8007c20 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c1c:	d004      	beq.n	8007c28 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 8007c1e:	e01c      	b.n	8007c5a <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c20:	f7fe ff48 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007c24:	61f8      	str	r0, [r7, #28]
          break;
 8007c26:	e01d      	b.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 8007c28:	f7fe feac 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007c2c:	61f8      	str	r0, [r7, #28]
          break;
 8007c2e:	e019      	b.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c30:	4b5a      	ldr	r3, [pc, #360]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c3c:	d10f      	bne.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 8007c3e:	4b58      	ldr	r3, [pc, #352]	@ (8007da0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007c40:	61fb      	str	r3, [r7, #28]
          break;
 8007c42:	e00c      	b.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007c44:	4b55      	ldr	r3, [pc, #340]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c4a:	f003 0302 	and.w	r3, r3, #2
 8007c4e:	2b02      	cmp	r3, #2
 8007c50:	d107      	bne.n	8007c62 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 8007c52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c56:	61fb      	str	r3, [r7, #28]
          break;
 8007c58:	e003      	b.n	8007c62 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 8007c5a:	bf00      	nop
 8007c5c:	e25e      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007c5e:	bf00      	nop
 8007c60:	e25c      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007c62:	bf00      	nop
        break;
 8007c64:	e25a      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007c66:	4b4d      	ldr	r3, [pc, #308]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c6c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007c70:	60fb      	str	r3, [r7, #12]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c78:	d007      	beq.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007c80:	d12f      	bne.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8007c82:	f7fe fe7f 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007c86:	61f8      	str	r0, [r7, #28]
          break;
 8007c88:	e02e      	b.n	8007ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8007c8a:	4b44      	ldr	r3, [pc, #272]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c96:	d126      	bne.n	8007ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8007c98:	4b40      	ldr	r3, [pc, #256]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007c9a:	691b      	ldr	r3, [r3, #16]
 8007c9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d020      	beq.n	8007ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007ca4:	4b3d      	ldr	r3, [pc, #244]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007ca6:	691b      	ldr	r3, [r3, #16]
 8007ca8:	0a1b      	lsrs	r3, r3, #8
 8007caa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cae:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8007cb0:	69bb      	ldr	r3, [r7, #24]
 8007cb2:	68ba      	ldr	r2, [r7, #8]
 8007cb4:	fb03 f202 	mul.w	r2, r3, r2
 8007cb8:	4b38      	ldr	r3, [pc, #224]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007cba:	691b      	ldr	r3, [r3, #16]
 8007cbc:	091b      	lsrs	r3, r3, #4
 8007cbe:	f003 030f 	and.w	r3, r3, #15
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cc8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8007cca:	4b34      	ldr	r3, [pc, #208]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007ccc:	691b      	ldr	r3, [r3, #16]
 8007cce:	0e5b      	lsrs	r3, r3, #25
 8007cd0:	f003 0303 	and.w	r3, r3, #3
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	005b      	lsls	r3, r3, #1
 8007cd8:	69ba      	ldr	r2, [r7, #24]
 8007cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cde:	61fb      	str	r3, [r7, #28]
          break;
 8007ce0:	e001      	b.n	8007ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 8007ce2:	bf00      	nop
 8007ce4:	e21a      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007ce6:	bf00      	nop
        break;
 8007ce8:	e218      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8007cea:	4b2c      	ldr	r3, [pc, #176]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007cec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007cf0:	f003 0304 	and.w	r3, r3, #4
 8007cf4:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d103      	bne.n	8007d04 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 8007cfc:	f7fe fef0 	bl	8006ae0 <HAL_RCC_GetPCLK2Freq>
 8007d00:	61f8      	str	r0, [r7, #28]
        break;
 8007d02:	e20b      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 8007d04:	f7fe fe3e 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007d08:	61f8      	str	r0, [r7, #28]
        break;
 8007d0a:	e207      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8007d0c:	4b23      	ldr	r3, [pc, #140]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007d0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d12:	f003 0318 	and.w	r3, r3, #24
 8007d16:	60fb      	str	r3, [r7, #12]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2b10      	cmp	r3, #16
 8007d1c:	d010      	beq.n	8007d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2b10      	cmp	r3, #16
 8007d22:	d834      	bhi.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d003      	beq.n	8007d32 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2b08      	cmp	r3, #8
 8007d2e:	d024      	beq.n	8007d7a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 8007d30:	e02d      	b.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8007d32:	69b9      	ldr	r1, [r7, #24]
 8007d34:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007d38:	f000 fbf2 	bl	8008520 <RCCEx_GetSAIxPeriphCLKFreq>
 8007d3c:	61f8      	str	r0, [r7, #28]
          break;
 8007d3e:	e02b      	b.n	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007d40:	4b16      	ldr	r3, [pc, #88]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f003 0302 	and.w	r3, r3, #2
 8007d48:	2b02      	cmp	r3, #2
 8007d4a:	d122      	bne.n	8007d92 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007d4c:	4b13      	ldr	r3, [pc, #76]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f003 0308 	and.w	r3, r3, #8
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d005      	beq.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8007d58:	4b10      	ldr	r3, [pc, #64]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	091b      	lsrs	r3, r3, #4
 8007d5e:	f003 030f 	and.w	r3, r3, #15
 8007d62:	e005      	b.n	8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 8007d64:	4b0d      	ldr	r3, [pc, #52]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d6a:	0a1b      	lsrs	r3, r3, #8
 8007d6c:	f003 030f 	and.w	r3, r3, #15
 8007d70:	4a0c      	ldr	r2, [pc, #48]	@ (8007da4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d76:	61fb      	str	r3, [r7, #28]
          break;
 8007d78:	e00b      	b.n	8007d92 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007d7a:	4b08      	ldr	r3, [pc, #32]	@ (8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d86:	d106      	bne.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 8007d88:	4b05      	ldr	r3, [pc, #20]	@ (8007da0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007d8a:	61fb      	str	r3, [r7, #28]
          break;
 8007d8c:	e003      	b.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 8007d8e:	bf00      	nop
 8007d90:	e1c4      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007d92:	bf00      	nop
 8007d94:	e1c2      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007d96:	bf00      	nop
        break;
 8007d98:	e1c0      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 8007d9a:	bf00      	nop
 8007d9c:	40021000 	.word	0x40021000
 8007da0:	00f42400 	.word	0x00f42400
 8007da4:	0800fdf0 	.word	0x0800fdf0
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007da8:	4b96      	ldr	r3, [pc, #600]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dae:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007db2:	60fb      	str	r3, [r7, #12]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007dba:	d013      	beq.n	8007de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007dc2:	d819      	bhi.n	8007df8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d004      	beq.n	8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dd0:	d004      	beq.n	8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 8007dd2:	e011      	b.n	8007df8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007dd4:	f7fe fe6e 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007dd8:	61f8      	str	r0, [r7, #28]
          break;
 8007dda:	e010      	b.n	8007dfe <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 8007ddc:	f7fe fdd2 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007de0:	61f8      	str	r0, [r7, #28]
          break;
 8007de2:	e00c      	b.n	8007dfe <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007de4:	4b87      	ldr	r3, [pc, #540]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007dec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007df0:	d104      	bne.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 8007df2:	4b85      	ldr	r3, [pc, #532]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007df4:	61fb      	str	r3, [r7, #28]
          break;
 8007df6:	e001      	b.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 8007df8:	bf00      	nop
 8007dfa:	e18f      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007dfc:	bf00      	nop
        break;
 8007dfe:	e18d      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007e00:	4b80      	ldr	r3, [pc, #512]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e06:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007e0a:	60fb      	str	r3, [r7, #12]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e12:	d013      	beq.n	8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e1a:	d819      	bhi.n	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d004      	beq.n	8007e2c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e28:	d004      	beq.n	8007e34 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 8007e2a:	e011      	b.n	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e2c:	f7fe fe42 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007e30:	61f8      	str	r0, [r7, #28]
          break;
 8007e32:	e010      	b.n	8007e56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 8007e34:	f7fe fda6 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007e38:	61f8      	str	r0, [r7, #28]
          break;
 8007e3a:	e00c      	b.n	8007e56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e3c:	4b71      	ldr	r3, [pc, #452]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e48:	d104      	bne.n	8007e54 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 8007e4a:	4b6f      	ldr	r3, [pc, #444]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007e4c:	61fb      	str	r3, [r7, #28]
          break;
 8007e4e:	e001      	b.n	8007e54 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 8007e50:	bf00      	nop
 8007e52:	e163      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007e54:	bf00      	nop
        break;
 8007e56:	e161      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007e58:	4b6a      	ldr	r3, [pc, #424]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007e62:	60fb      	str	r3, [r7, #12]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e6a:	d013      	beq.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e72:	d819      	bhi.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d004      	beq.n	8007e84 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e80:	d004      	beq.n	8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 8007e82:	e011      	b.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e84:	f7fe fe16 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007e88:	61f8      	str	r0, [r7, #28]
          break;
 8007e8a:	e010      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 8007e8c:	f7fe fd7a 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007e90:	61f8      	str	r0, [r7, #28]
          break;
 8007e92:	e00c      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e94:	4b5b      	ldr	r3, [pc, #364]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ea0:	d104      	bne.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 8007ea2:	4b59      	ldr	r3, [pc, #356]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007ea4:	61fb      	str	r3, [r7, #28]
          break;
 8007ea6:	e001      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 8007ea8:	bf00      	nop
 8007eaa:	e137      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007eac:	bf00      	nop
        break;
 8007eae:	e135      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8007eb0:	4b54      	ldr	r3, [pc, #336]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007eb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007eb6:	f003 0303 	and.w	r3, r3, #3
 8007eba:	60fb      	str	r3, [r7, #12]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d011      	beq.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d818      	bhi.n	8007efa <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d003      	beq.n	8007ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d004      	beq.n	8007ede <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 8007ed4:	e011      	b.n	8007efa <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ed6:	f7fe fded 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007eda:	61f8      	str	r0, [r7, #28]
          break;
 8007edc:	e010      	b.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 8007ede:	f7fe fd51 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8007ee2:	61f8      	str	r0, [r7, #28]
          break;
 8007ee4:	e00c      	b.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007ee6:	4b47      	ldr	r3, [pc, #284]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007eee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ef2:	d104      	bne.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 8007ef4:	4b44      	ldr	r3, [pc, #272]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007ef6:	61fb      	str	r3, [r7, #28]
          break;
 8007ef8:	e001      	b.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 8007efa:	bf00      	nop
 8007efc:	e10e      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007efe:	bf00      	nop
        break;
 8007f00:	e10c      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007f02:	4b40      	ldr	r3, [pc, #256]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f08:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007f0c:	60fb      	str	r3, [r7, #12]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007f14:	d02c      	beq.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007f1c:	d833      	bhi.n	8007f86 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007f24:	d01a      	beq.n	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007f2c:	d82b      	bhi.n	8007f86 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d004      	beq.n	8007f3e <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f3a:	d004      	beq.n	8007f46 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 8007f3c:	e023      	b.n	8007f86 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f3e:	f7fe fdb9 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007f42:	61f8      	str	r0, [r7, #28]
          break;
 8007f44:	e026      	b.n	8007f94 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007f46:	4b2f      	ldr	r3, [pc, #188]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f4c:	f003 0302 	and.w	r3, r3, #2
 8007f50:	2b02      	cmp	r3, #2
 8007f52:	d11a      	bne.n	8007f8a <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 8007f54:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007f58:	61fb      	str	r3, [r7, #28]
          break;
 8007f5a:	e016      	b.n	8007f8a <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007f5c:	4b29      	ldr	r3, [pc, #164]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f68:	d111      	bne.n	8007f8e <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 8007f6a:	4b27      	ldr	r3, [pc, #156]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007f6c:	61fb      	str	r3, [r7, #28]
          break;
 8007f6e:	e00e      	b.n	8007f8e <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007f70:	4b24      	ldr	r3, [pc, #144]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f76:	f003 0302 	and.w	r3, r3, #2
 8007f7a:	2b02      	cmp	r3, #2
 8007f7c:	d109      	bne.n	8007f92 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 8007f7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f82:	61fb      	str	r3, [r7, #28]
          break;
 8007f84:	e005      	b.n	8007f92 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 8007f86:	bf00      	nop
 8007f88:	e0c8      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007f8a:	bf00      	nop
 8007f8c:	e0c6      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007f8e:	bf00      	nop
 8007f90:	e0c4      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007f92:	bf00      	nop
        break;
 8007f94:	e0c2      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007f96:	4b1b      	ldr	r3, [pc, #108]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f9c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007fa0:	60fb      	str	r3, [r7, #12]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007fa8:	d030      	beq.n	800800c <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007fb0:	d837      	bhi.n	8008022 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007fb8:	d01a      	beq.n	8007ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007fc0:	d82f      	bhi.n	8008022 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d004      	beq.n	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fce:	d004      	beq.n	8007fda <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 8007fd0:	e027      	b.n	8008022 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007fd2:	f7fe fd6f 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8007fd6:	61f8      	str	r0, [r7, #28]
          break;
 8007fd8:	e02a      	b.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007fda:	4b0a      	ldr	r3, [pc, #40]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fe0:	f003 0302 	and.w	r3, r3, #2
 8007fe4:	2b02      	cmp	r3, #2
 8007fe6:	d11e      	bne.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 8007fe8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007fec:	61fb      	str	r3, [r7, #28]
          break;
 8007fee:	e01a      	b.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007ff0:	4b04      	ldr	r3, [pc, #16]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ff8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ffc:	d115      	bne.n	800802a <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 8007ffe:	4b02      	ldr	r3, [pc, #8]	@ (8008008 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8008000:	61fb      	str	r3, [r7, #28]
          break;
 8008002:	e012      	b.n	800802a <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8008004:	40021000 	.word	0x40021000
 8008008:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800800c:	4b46      	ldr	r3, [pc, #280]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800800e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008012:	f003 0302 	and.w	r3, r3, #2
 8008016:	2b02      	cmp	r3, #2
 8008018:	d109      	bne.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 800801a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800801e:	61fb      	str	r3, [r7, #28]
          break;
 8008020:	e005      	b.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 8008022:	bf00      	nop
 8008024:	e07a      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8008026:	bf00      	nop
 8008028:	e078      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800802a:	bf00      	nop
 800802c:	e076      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800802e:	bf00      	nop
        break;
 8008030:	e074      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008032:	4b3d      	ldr	r3, [pc, #244]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8008034:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008038:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800803c:	60fb      	str	r3, [r7, #12]
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008044:	d02c      	beq.n	80080a0 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800804c:	d855      	bhi.n	80080fa <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d004      	beq.n	800805e <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800805a:	d004      	beq.n	8008066 <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 800805c:	e04d      	b.n	80080fa <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800805e:	f7fe fc91 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8008062:	61f8      	str	r0, [r7, #28]
          break;
 8008064:	e04e      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8008066:	4b30      	ldr	r3, [pc, #192]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f003 0302 	and.w	r3, r3, #2
 800806e:	2b02      	cmp	r3, #2
 8008070:	d145      	bne.n	80080fe <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8008072:	4b2d      	ldr	r3, [pc, #180]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0308 	and.w	r3, r3, #8
 800807a:	2b00      	cmp	r3, #0
 800807c:	d005      	beq.n	800808a <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800807e:	4b2a      	ldr	r3, [pc, #168]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	091b      	lsrs	r3, r3, #4
 8008084:	f003 030f 	and.w	r3, r3, #15
 8008088:	e005      	b.n	8008096 <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 800808a:	4b27      	ldr	r3, [pc, #156]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800808c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008090:	0a1b      	lsrs	r3, r3, #8
 8008092:	f003 030f 	and.w	r3, r3, #15
 8008096:	4a25      	ldr	r2, [pc, #148]	@ (800812c <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 8008098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800809c:	61fb      	str	r3, [r7, #28]
          break;
 800809e:	e02e      	b.n	80080fe <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80080a0:	4b21      	ldr	r3, [pc, #132]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80080ac:	d129      	bne.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80080ae:	4b1e      	ldr	r3, [pc, #120]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80080b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080ba:	d122      	bne.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80080bc:	4b1a      	ldr	r3, [pc, #104]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80080be:	68db      	ldr	r3, [r3, #12]
 80080c0:	0a1b      	lsrs	r3, r3, #8
 80080c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080c6:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80080c8:	69bb      	ldr	r3, [r7, #24]
 80080ca:	68ba      	ldr	r2, [r7, #8]
 80080cc:	fb03 f202 	mul.w	r2, r3, r2
 80080d0:	4b15      	ldr	r3, [pc, #84]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	091b      	lsrs	r3, r3, #4
 80080d6:	f003 030f 	and.w	r3, r3, #15
 80080da:	3301      	adds	r3, #1
 80080dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80080e0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80080e2:	4b11      	ldr	r3, [pc, #68]	@ (8008128 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	0d5b      	lsrs	r3, r3, #21
 80080e8:	f003 0303 	and.w	r3, r3, #3
 80080ec:	3301      	adds	r3, #1
 80080ee:	005b      	lsls	r3, r3, #1
 80080f0:	69ba      	ldr	r2, [r7, #24]
 80080f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80080f6:	61fb      	str	r3, [r7, #28]
          break;
 80080f8:	e003      	b.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 80080fa:	bf00      	nop
 80080fc:	e00e      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80080fe:	bf00      	nop
 8008100:	e00c      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8008102:	bf00      	nop
        break;
 8008104:	e00a      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8008106:	bf00      	nop
 8008108:	e008      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800810a:	bf00      	nop
 800810c:	e006      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800810e:	bf00      	nop
 8008110:	e004      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8008112:	bf00      	nop
 8008114:	e002      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8008116:	bf00      	nop
 8008118:	e000      	b.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800811a:	bf00      	nop
    }
  }

  return(frequency);
 800811c:	69fb      	ldr	r3, [r7, #28]
}
 800811e:	4618      	mov	r0, r3
 8008120:	3720      	adds	r7, #32
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}
 8008126:	bf00      	nop
 8008128:	40021000 	.word	0x40021000
 800812c:	0800fdf0 	.word	0x0800fdf0

08008130 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008130:	b480      	push	{r7}
 8008132:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8008134:	4b05      	ldr	r3, [pc, #20]	@ (800814c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a04      	ldr	r2, [pc, #16]	@ (800814c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800813a:	f043 0304 	orr.w	r3, r3, #4
 800813e:	6013      	str	r3, [r2, #0]
}
 8008140:	bf00      	nop
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr
 800814a:	bf00      	nop
 800814c:	40021000 	.word	0x40021000

08008150 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800815a:	2300      	movs	r3, #0
 800815c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800815e:	4b72      	ldr	r3, [pc, #456]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008160:	68db      	ldr	r3, [r3, #12]
 8008162:	f003 0303 	and.w	r3, r3, #3
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00e      	beq.n	8008188 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800816a:	4b6f      	ldr	r3, [pc, #444]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 800816c:	68db      	ldr	r3, [r3, #12]
 800816e:	f003 0203 	and.w	r2, r3, #3
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	429a      	cmp	r2, r3
 8008178:	d103      	bne.n	8008182 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
       ||
 800817e:	2b00      	cmp	r3, #0
 8008180:	d142      	bne.n	8008208 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	73fb      	strb	r3, [r7, #15]
 8008186:	e03f      	b.n	8008208 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	2b03      	cmp	r3, #3
 800818e:	d018      	beq.n	80081c2 <RCCEx_PLLSAI1_Config+0x72>
 8008190:	2b03      	cmp	r3, #3
 8008192:	d825      	bhi.n	80081e0 <RCCEx_PLLSAI1_Config+0x90>
 8008194:	2b01      	cmp	r3, #1
 8008196:	d002      	beq.n	800819e <RCCEx_PLLSAI1_Config+0x4e>
 8008198:	2b02      	cmp	r3, #2
 800819a:	d009      	beq.n	80081b0 <RCCEx_PLLSAI1_Config+0x60>
 800819c:	e020      	b.n	80081e0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800819e:	4b62      	ldr	r3, [pc, #392]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f003 0302 	and.w	r3, r3, #2
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d11d      	bne.n	80081e6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80081aa:	2301      	movs	r3, #1
 80081ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081ae:	e01a      	b.n	80081e6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80081b0:	4b5d      	ldr	r3, [pc, #372]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d116      	bne.n	80081ea <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80081bc:	2301      	movs	r3, #1
 80081be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081c0:	e013      	b.n	80081ea <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80081c2:	4b59      	ldr	r3, [pc, #356]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d10f      	bne.n	80081ee <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80081ce:	4b56      	ldr	r3, [pc, #344]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d109      	bne.n	80081ee <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80081de:	e006      	b.n	80081ee <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80081e0:	2301      	movs	r3, #1
 80081e2:	73fb      	strb	r3, [r7, #15]
      break;
 80081e4:	e004      	b.n	80081f0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80081e6:	bf00      	nop
 80081e8:	e002      	b.n	80081f0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80081ea:	bf00      	nop
 80081ec:	e000      	b.n	80081f0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80081ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80081f0:	7bfb      	ldrb	r3, [r7, #15]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d108      	bne.n	8008208 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80081f6:	4b4c      	ldr	r3, [pc, #304]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081f8:	68db      	ldr	r3, [r3, #12]
 80081fa:	f023 0203 	bic.w	r2, r3, #3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4949      	ldr	r1, [pc, #292]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008204:	4313      	orrs	r3, r2
 8008206:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8008208:	7bfb      	ldrb	r3, [r7, #15]
 800820a:	2b00      	cmp	r3, #0
 800820c:	f040 8086 	bne.w	800831c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008210:	4b45      	ldr	r3, [pc, #276]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a44      	ldr	r2, [pc, #272]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008216:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800821a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800821c:	f7fb fb6c 	bl	80038f8 <HAL_GetTick>
 8008220:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008222:	e009      	b.n	8008238 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008224:	f7fb fb68 	bl	80038f8 <HAL_GetTick>
 8008228:	4602      	mov	r2, r0
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	1ad3      	subs	r3, r2, r3
 800822e:	2b02      	cmp	r3, #2
 8008230:	d902      	bls.n	8008238 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8008232:	2303      	movs	r3, #3
 8008234:	73fb      	strb	r3, [r7, #15]
        break;
 8008236:	e005      	b.n	8008244 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008238:	4b3b      	ldr	r3, [pc, #236]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008240:	2b00      	cmp	r3, #0
 8008242:	d1ef      	bne.n	8008224 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8008244:	7bfb      	ldrb	r3, [r7, #15]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d168      	bne.n	800831c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d113      	bne.n	8008278 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008250:	4b35      	ldr	r3, [pc, #212]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008252:	691a      	ldr	r2, [r3, #16]
 8008254:	4b35      	ldr	r3, [pc, #212]	@ (800832c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008256:	4013      	ands	r3, r2
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	6892      	ldr	r2, [r2, #8]
 800825c:	0211      	lsls	r1, r2, #8
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	68d2      	ldr	r2, [r2, #12]
 8008262:	06d2      	lsls	r2, r2, #27
 8008264:	4311      	orrs	r1, r2
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	6852      	ldr	r2, [r2, #4]
 800826a:	3a01      	subs	r2, #1
 800826c:	0112      	lsls	r2, r2, #4
 800826e:	430a      	orrs	r2, r1
 8008270:	492d      	ldr	r1, [pc, #180]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008272:	4313      	orrs	r3, r2
 8008274:	610b      	str	r3, [r1, #16]
 8008276:	e02d      	b.n	80082d4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	2b01      	cmp	r3, #1
 800827c:	d115      	bne.n	80082aa <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800827e:	4b2a      	ldr	r3, [pc, #168]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008280:	691a      	ldr	r2, [r3, #16]
 8008282:	4b2b      	ldr	r3, [pc, #172]	@ (8008330 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008284:	4013      	ands	r3, r2
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	6892      	ldr	r2, [r2, #8]
 800828a:	0211      	lsls	r1, r2, #8
 800828c:	687a      	ldr	r2, [r7, #4]
 800828e:	6912      	ldr	r2, [r2, #16]
 8008290:	0852      	lsrs	r2, r2, #1
 8008292:	3a01      	subs	r2, #1
 8008294:	0552      	lsls	r2, r2, #21
 8008296:	4311      	orrs	r1, r2
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	6852      	ldr	r2, [r2, #4]
 800829c:	3a01      	subs	r2, #1
 800829e:	0112      	lsls	r2, r2, #4
 80082a0:	430a      	orrs	r2, r1
 80082a2:	4921      	ldr	r1, [pc, #132]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80082a4:	4313      	orrs	r3, r2
 80082a6:	610b      	str	r3, [r1, #16]
 80082a8:	e014      	b.n	80082d4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80082aa:	4b1f      	ldr	r3, [pc, #124]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80082ac:	691a      	ldr	r2, [r3, #16]
 80082ae:	4b21      	ldr	r3, [pc, #132]	@ (8008334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80082b0:	4013      	ands	r3, r2
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	6892      	ldr	r2, [r2, #8]
 80082b6:	0211      	lsls	r1, r2, #8
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	6952      	ldr	r2, [r2, #20]
 80082bc:	0852      	lsrs	r2, r2, #1
 80082be:	3a01      	subs	r2, #1
 80082c0:	0652      	lsls	r2, r2, #25
 80082c2:	4311      	orrs	r1, r2
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	6852      	ldr	r2, [r2, #4]
 80082c8:	3a01      	subs	r2, #1
 80082ca:	0112      	lsls	r2, r2, #4
 80082cc:	430a      	orrs	r2, r1
 80082ce:	4916      	ldr	r1, [pc, #88]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80082d0:	4313      	orrs	r3, r2
 80082d2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80082d4:	4b14      	ldr	r3, [pc, #80]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a13      	ldr	r2, [pc, #76]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80082da:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80082de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082e0:	f7fb fb0a 	bl	80038f8 <HAL_GetTick>
 80082e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80082e6:	e009      	b.n	80082fc <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80082e8:	f7fb fb06 	bl	80038f8 <HAL_GetTick>
 80082ec:	4602      	mov	r2, r0
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	d902      	bls.n	80082fc <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80082f6:	2303      	movs	r3, #3
 80082f8:	73fb      	strb	r3, [r7, #15]
          break;
 80082fa:	e005      	b.n	8008308 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80082fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008304:	2b00      	cmp	r3, #0
 8008306:	d0ef      	beq.n	80082e8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008308:	7bfb      	ldrb	r3, [r7, #15]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d106      	bne.n	800831c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800830e:	4b06      	ldr	r3, [pc, #24]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008310:	691a      	ldr	r2, [r3, #16]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	699b      	ldr	r3, [r3, #24]
 8008316:	4904      	ldr	r1, [pc, #16]	@ (8008328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008318:	4313      	orrs	r3, r2
 800831a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800831c:	7bfb      	ldrb	r3, [r7, #15]
}
 800831e:	4618      	mov	r0, r3
 8008320:	3710      	adds	r7, #16
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop
 8008328:	40021000 	.word	0x40021000
 800832c:	07ff800f 	.word	0x07ff800f
 8008330:	ff9f800f 	.word	0xff9f800f
 8008334:	f9ff800f 	.word	0xf9ff800f

08008338 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008342:	2300      	movs	r3, #0
 8008344:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008346:	4b72      	ldr	r3, [pc, #456]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008348:	68db      	ldr	r3, [r3, #12]
 800834a:	f003 0303 	and.w	r3, r3, #3
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00e      	beq.n	8008370 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008352:	4b6f      	ldr	r3, [pc, #444]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	f003 0203 	and.w	r2, r3, #3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	429a      	cmp	r2, r3
 8008360:	d103      	bne.n	800836a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
       ||
 8008366:	2b00      	cmp	r3, #0
 8008368:	d142      	bne.n	80083f0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	73fb      	strb	r3, [r7, #15]
 800836e:	e03f      	b.n	80083f0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	2b03      	cmp	r3, #3
 8008376:	d018      	beq.n	80083aa <RCCEx_PLLSAI2_Config+0x72>
 8008378:	2b03      	cmp	r3, #3
 800837a:	d825      	bhi.n	80083c8 <RCCEx_PLLSAI2_Config+0x90>
 800837c:	2b01      	cmp	r3, #1
 800837e:	d002      	beq.n	8008386 <RCCEx_PLLSAI2_Config+0x4e>
 8008380:	2b02      	cmp	r3, #2
 8008382:	d009      	beq.n	8008398 <RCCEx_PLLSAI2_Config+0x60>
 8008384:	e020      	b.n	80083c8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008386:	4b62      	ldr	r3, [pc, #392]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0302 	and.w	r3, r3, #2
 800838e:	2b00      	cmp	r3, #0
 8008390:	d11d      	bne.n	80083ce <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008396:	e01a      	b.n	80083ce <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008398:	4b5d      	ldr	r3, [pc, #372]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d116      	bne.n	80083d2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80083a8:	e013      	b.n	80083d2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80083aa:	4b59      	ldr	r3, [pc, #356]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d10f      	bne.n	80083d6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80083b6:	4b56      	ldr	r3, [pc, #344]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d109      	bne.n	80083d6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80083c2:	2301      	movs	r3, #1
 80083c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80083c6:	e006      	b.n	80083d6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	73fb      	strb	r3, [r7, #15]
      break;
 80083cc:	e004      	b.n	80083d8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80083ce:	bf00      	nop
 80083d0:	e002      	b.n	80083d8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80083d2:	bf00      	nop
 80083d4:	e000      	b.n	80083d8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80083d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80083d8:	7bfb      	ldrb	r3, [r7, #15]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d108      	bne.n	80083f0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80083de:	4b4c      	ldr	r3, [pc, #304]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	f023 0203 	bic.w	r2, r3, #3
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4949      	ldr	r1, [pc, #292]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80083ec:	4313      	orrs	r3, r2
 80083ee:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80083f0:	7bfb      	ldrb	r3, [r7, #15]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	f040 8086 	bne.w	8008504 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80083f8:	4b45      	ldr	r3, [pc, #276]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a44      	ldr	r2, [pc, #272]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80083fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008402:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008404:	f7fb fa78 	bl	80038f8 <HAL_GetTick>
 8008408:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800840a:	e009      	b.n	8008420 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800840c:	f7fb fa74 	bl	80038f8 <HAL_GetTick>
 8008410:	4602      	mov	r2, r0
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	1ad3      	subs	r3, r2, r3
 8008416:	2b02      	cmp	r3, #2
 8008418:	d902      	bls.n	8008420 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800841a:	2303      	movs	r3, #3
 800841c:	73fb      	strb	r3, [r7, #15]
        break;
 800841e:	e005      	b.n	800842c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008420:	4b3b      	ldr	r3, [pc, #236]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008428:	2b00      	cmp	r3, #0
 800842a:	d1ef      	bne.n	800840c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800842c:	7bfb      	ldrb	r3, [r7, #15]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d168      	bne.n	8008504 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d113      	bne.n	8008460 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008438:	4b35      	ldr	r3, [pc, #212]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 800843a:	695a      	ldr	r2, [r3, #20]
 800843c:	4b35      	ldr	r3, [pc, #212]	@ (8008514 <RCCEx_PLLSAI2_Config+0x1dc>)
 800843e:	4013      	ands	r3, r2
 8008440:	687a      	ldr	r2, [r7, #4]
 8008442:	6892      	ldr	r2, [r2, #8]
 8008444:	0211      	lsls	r1, r2, #8
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	68d2      	ldr	r2, [r2, #12]
 800844a:	06d2      	lsls	r2, r2, #27
 800844c:	4311      	orrs	r1, r2
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	6852      	ldr	r2, [r2, #4]
 8008452:	3a01      	subs	r2, #1
 8008454:	0112      	lsls	r2, r2, #4
 8008456:	430a      	orrs	r2, r1
 8008458:	492d      	ldr	r1, [pc, #180]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 800845a:	4313      	orrs	r3, r2
 800845c:	614b      	str	r3, [r1, #20]
 800845e:	e02d      	b.n	80084bc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	2b01      	cmp	r3, #1
 8008464:	d115      	bne.n	8008492 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008466:	4b2a      	ldr	r3, [pc, #168]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008468:	695a      	ldr	r2, [r3, #20]
 800846a:	4b2b      	ldr	r3, [pc, #172]	@ (8008518 <RCCEx_PLLSAI2_Config+0x1e0>)
 800846c:	4013      	ands	r3, r2
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	6892      	ldr	r2, [r2, #8]
 8008472:	0211      	lsls	r1, r2, #8
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	6912      	ldr	r2, [r2, #16]
 8008478:	0852      	lsrs	r2, r2, #1
 800847a:	3a01      	subs	r2, #1
 800847c:	0552      	lsls	r2, r2, #21
 800847e:	4311      	orrs	r1, r2
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	6852      	ldr	r2, [r2, #4]
 8008484:	3a01      	subs	r2, #1
 8008486:	0112      	lsls	r2, r2, #4
 8008488:	430a      	orrs	r2, r1
 800848a:	4921      	ldr	r1, [pc, #132]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 800848c:	4313      	orrs	r3, r2
 800848e:	614b      	str	r3, [r1, #20]
 8008490:	e014      	b.n	80084bc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008492:	4b1f      	ldr	r3, [pc, #124]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008494:	695a      	ldr	r2, [r3, #20]
 8008496:	4b21      	ldr	r3, [pc, #132]	@ (800851c <RCCEx_PLLSAI2_Config+0x1e4>)
 8008498:	4013      	ands	r3, r2
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	6892      	ldr	r2, [r2, #8]
 800849e:	0211      	lsls	r1, r2, #8
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	6952      	ldr	r2, [r2, #20]
 80084a4:	0852      	lsrs	r2, r2, #1
 80084a6:	3a01      	subs	r2, #1
 80084a8:	0652      	lsls	r2, r2, #25
 80084aa:	4311      	orrs	r1, r2
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	6852      	ldr	r2, [r2, #4]
 80084b0:	3a01      	subs	r2, #1
 80084b2:	0112      	lsls	r2, r2, #4
 80084b4:	430a      	orrs	r2, r1
 80084b6:	4916      	ldr	r1, [pc, #88]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80084b8:	4313      	orrs	r3, r2
 80084ba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80084bc:	4b14      	ldr	r3, [pc, #80]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a13      	ldr	r2, [pc, #76]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80084c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084c8:	f7fb fa16 	bl	80038f8 <HAL_GetTick>
 80084cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80084ce:	e009      	b.n	80084e4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80084d0:	f7fb fa12 	bl	80038f8 <HAL_GetTick>
 80084d4:	4602      	mov	r2, r0
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	1ad3      	subs	r3, r2, r3
 80084da:	2b02      	cmp	r3, #2
 80084dc:	d902      	bls.n	80084e4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80084de:	2303      	movs	r3, #3
 80084e0:	73fb      	strb	r3, [r7, #15]
          break;
 80084e2:	e005      	b.n	80084f0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80084e4:	4b0a      	ldr	r3, [pc, #40]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d0ef      	beq.n	80084d0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80084f0:	7bfb      	ldrb	r3, [r7, #15]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d106      	bne.n	8008504 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80084f6:	4b06      	ldr	r3, [pc, #24]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80084f8:	695a      	ldr	r2, [r3, #20]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	699b      	ldr	r3, [r3, #24]
 80084fe:	4904      	ldr	r1, [pc, #16]	@ (8008510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008500:	4313      	orrs	r3, r2
 8008502:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008504:	7bfb      	ldrb	r3, [r7, #15]
}
 8008506:	4618      	mov	r0, r3
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	40021000 	.word	0x40021000
 8008514:	07ff800f 	.word	0x07ff800f
 8008518:	ff9f800f 	.word	0xff9f800f
 800851c:	f9ff800f 	.word	0xf9ff800f

08008520 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8008520:	b480      	push	{r7}
 8008522:	b089      	sub	sp, #36	@ 0x24
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800852a:	2300      	movs	r3, #0
 800852c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800852e:	2300      	movs	r3, #0
 8008530:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8008532:	2300      	movs	r3, #0
 8008534:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800853c:	d10b      	bne.n	8008556 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800853e:	4b7e      	ldr	r3, [pc, #504]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008540:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008544:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8008548:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800854a:	69bb      	ldr	r3, [r7, #24]
 800854c:	2b60      	cmp	r3, #96	@ 0x60
 800854e:	d112      	bne.n	8008576 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8008550:	4b7a      	ldr	r3, [pc, #488]	@ (800873c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8008552:	61fb      	str	r3, [r7, #28]
 8008554:	e00f      	b.n	8008576 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800855c:	d10b      	bne.n	8008576 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800855e:	4b76      	ldr	r3, [pc, #472]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008560:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008564:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008568:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800856a:	69bb      	ldr	r3, [r7, #24]
 800856c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008570:	d101      	bne.n	8008576 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8008572:	4b72      	ldr	r3, [pc, #456]	@ (800873c <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8008574:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8008576:	69fb      	ldr	r3, [r7, #28]
 8008578:	2b00      	cmp	r3, #0
 800857a:	f040 80d6 	bne.w	800872a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8008582:	69bb      	ldr	r3, [r7, #24]
 8008584:	2b40      	cmp	r3, #64	@ 0x40
 8008586:	d003      	beq.n	8008590 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800858e:	d13b      	bne.n	8008608 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8008590:	4b69      	ldr	r3, [pc, #420]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008598:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800859c:	f040 80c4 	bne.w	8008728 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 80085a0:	4b65      	ldr	r3, [pc, #404]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80085a2:	68db      	ldr	r3, [r3, #12]
 80085a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	f000 80bd 	beq.w	8008728 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80085ae:	4b62      	ldr	r3, [pc, #392]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	091b      	lsrs	r3, r3, #4
 80085b4:	f003 030f 	and.w	r3, r3, #15
 80085b8:	3301      	adds	r3, #1
 80085ba:	693a      	ldr	r2, [r7, #16]
 80085bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80085c0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80085c2:	4b5d      	ldr	r3, [pc, #372]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80085c4:	68db      	ldr	r3, [r3, #12]
 80085c6:	0a1b      	lsrs	r3, r3, #8
 80085c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085cc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80085ce:	4b5a      	ldr	r3, [pc, #360]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80085d0:	68db      	ldr	r3, [r3, #12]
 80085d2:	0edb      	lsrs	r3, r3, #27
 80085d4:	f003 031f 	and.w	r3, r3, #31
 80085d8:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d10a      	bne.n	80085f6 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80085e0:	4b55      	ldr	r3, [pc, #340]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d002      	beq.n	80085f2 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 80085ec:	2311      	movs	r3, #17
 80085ee:	617b      	str	r3, [r7, #20]
 80085f0:	e001      	b.n	80085f6 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 80085f2:	2307      	movs	r3, #7
 80085f4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	68fa      	ldr	r2, [r7, #12]
 80085fa:	fb03 f202 	mul.w	r2, r3, r2
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	fbb2 f3f3 	udiv	r3, r2, r3
 8008604:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8008606:	e08f      	b.n	8008728 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8008608:	69bb      	ldr	r3, [r7, #24]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d13a      	bne.n	8008684 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800860e:	4b4a      	ldr	r3, [pc, #296]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008616:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800861a:	f040 8086 	bne.w	800872a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800861e:	4b46      	ldr	r3, [pc, #280]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008620:	691b      	ldr	r3, [r3, #16]
 8008622:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008626:	2b00      	cmp	r3, #0
 8008628:	d07f      	beq.n	800872a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800862a:	4b43      	ldr	r3, [pc, #268]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800862c:	691b      	ldr	r3, [r3, #16]
 800862e:	091b      	lsrs	r3, r3, #4
 8008630:	f003 030f 	and.w	r3, r3, #15
 8008634:	3301      	adds	r3, #1
 8008636:	693a      	ldr	r2, [r7, #16]
 8008638:	fbb2 f3f3 	udiv	r3, r2, r3
 800863c:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800863e:	4b3e      	ldr	r3, [pc, #248]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008640:	691b      	ldr	r3, [r3, #16]
 8008642:	0a1b      	lsrs	r3, r3, #8
 8008644:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008648:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800864a:	4b3b      	ldr	r3, [pc, #236]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	0edb      	lsrs	r3, r3, #27
 8008650:	f003 031f 	and.w	r3, r3, #31
 8008654:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d10a      	bne.n	8008672 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800865c:	4b36      	ldr	r3, [pc, #216]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800865e:	691b      	ldr	r3, [r3, #16]
 8008660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008664:	2b00      	cmp	r3, #0
 8008666:	d002      	beq.n	800866e <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8008668:	2311      	movs	r3, #17
 800866a:	617b      	str	r3, [r7, #20]
 800866c:	e001      	b.n	8008672 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 800866e:	2307      	movs	r3, #7
 8008670:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	68fa      	ldr	r2, [r7, #12]
 8008676:	fb03 f202 	mul.w	r2, r3, r2
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008680:	61fb      	str	r3, [r7, #28]
 8008682:	e052      	b.n	800872a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8008684:	69bb      	ldr	r3, [r7, #24]
 8008686:	2b80      	cmp	r3, #128	@ 0x80
 8008688:	d003      	beq.n	8008692 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 800868a:	69bb      	ldr	r3, [r7, #24]
 800868c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008690:	d109      	bne.n	80086a6 <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008692:	4b29      	ldr	r3, [pc, #164]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800869a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800869e:	d144      	bne.n	800872a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 80086a0:	4b27      	ldr	r3, [pc, #156]	@ (8008740 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 80086a2:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80086a4:	e041      	b.n	800872a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	2b20      	cmp	r3, #32
 80086aa:	d003      	beq.n	80086b4 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 80086ac:	69bb      	ldr	r3, [r7, #24]
 80086ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086b2:	d13a      	bne.n	800872a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80086b4:	4b20      	ldr	r3, [pc, #128]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80086bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086c0:	d133      	bne.n	800872a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 80086c2:	4b1d      	ldr	r3, [pc, #116]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80086c4:	695b      	ldr	r3, [r3, #20]
 80086c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d02d      	beq.n	800872a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 80086ce:	4b1a      	ldr	r3, [pc, #104]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80086d0:	695b      	ldr	r3, [r3, #20]
 80086d2:	091b      	lsrs	r3, r3, #4
 80086d4:	f003 030f 	and.w	r3, r3, #15
 80086d8:	3301      	adds	r3, #1
 80086da:	693a      	ldr	r2, [r7, #16]
 80086dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e0:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80086e2:	4b15      	ldr	r3, [pc, #84]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80086e4:	695b      	ldr	r3, [r3, #20]
 80086e6:	0a1b      	lsrs	r3, r3, #8
 80086e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086ec:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 80086ee:	4b12      	ldr	r3, [pc, #72]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80086f0:	695b      	ldr	r3, [r3, #20]
 80086f2:	0edb      	lsrs	r3, r3, #27
 80086f4:	f003 031f 	and.w	r3, r3, #31
 80086f8:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d10a      	bne.n	8008716 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8008700:	4b0d      	ldr	r3, [pc, #52]	@ (8008738 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008702:	695b      	ldr	r3, [r3, #20]
 8008704:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008708:	2b00      	cmp	r3, #0
 800870a:	d002      	beq.n	8008712 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 800870c:	2311      	movs	r3, #17
 800870e:	617b      	str	r3, [r7, #20]
 8008710:	e001      	b.n	8008716 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8008712:	2307      	movs	r3, #7
 8008714:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	68fa      	ldr	r2, [r7, #12]
 800871a:	fb03 f202 	mul.w	r2, r3, r2
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	fbb2 f3f3 	udiv	r3, r2, r3
 8008724:	61fb      	str	r3, [r7, #28]
 8008726:	e000      	b.n	800872a <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8008728:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800872a:	69fb      	ldr	r3, [r7, #28]
}
 800872c:	4618      	mov	r0, r3
 800872e:	3724      	adds	r7, #36	@ 0x24
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr
 8008738:	40021000 	.word	0x40021000
 800873c:	001fff68 	.word	0x001fff68
 8008740:	00f42400 	.word	0x00f42400

08008744 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b086      	sub	sp, #24
 8008748:	af00      	add	r7, sp, #0
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
 8008750:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	2b02      	cmp	r3, #2
 8008756:	d904      	bls.n	8008762 <HAL_SAI_InitProtocol+0x1e>
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	3b03      	subs	r3, #3
 800875c:	2b01      	cmp	r3, #1
 800875e:	d812      	bhi.n	8008786 <HAL_SAI_InitProtocol+0x42>
 8008760:	e008      	b.n	8008774 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	68b9      	ldr	r1, [r7, #8]
 8008768:	68f8      	ldr	r0, [r7, #12]
 800876a:	f000 f9fb 	bl	8008b64 <SAI_InitI2S>
 800876e:	4603      	mov	r3, r0
 8008770:	75fb      	strb	r3, [r7, #23]
      break;
 8008772:	e00b      	b.n	800878c <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	68b9      	ldr	r1, [r7, #8]
 800877a:	68f8      	ldr	r0, [r7, #12]
 800877c:	f000 faa4 	bl	8008cc8 <SAI_InitPCM>
 8008780:	4603      	mov	r3, r0
 8008782:	75fb      	strb	r3, [r7, #23]
      break;
 8008784:	e002      	b.n	800878c <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8008786:	2301      	movs	r3, #1
 8008788:	75fb      	strb	r3, [r7, #23]
      break;
 800878a:	bf00      	nop
  }

  if (status == HAL_OK)
 800878c:	7dfb      	ldrb	r3, [r7, #23]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d104      	bne.n	800879c <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8008792:	68f8      	ldr	r0, [r7, #12]
 8008794:	f000 f808 	bl	80087a8 <HAL_SAI_Init>
 8008798:	4603      	mov	r3, r0
 800879a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800879c:	7dfb      	ldrb	r3, [r7, #23]
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3718      	adds	r7, #24
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
	...

080087a8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b08a      	sub	sp, #40	@ 0x28
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d101      	bne.n	80087ba <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	e1c7      	b.n	8008b4a <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80087c0:	2b01      	cmp	r3, #1
 80087c2:	d10e      	bne.n	80087e2 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a81      	ldr	r2, [pc, #516]	@ (80089d0 <HAL_SAI_Init+0x228>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d107      	bne.n	80087de <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d103      	bne.n	80087de <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d001      	beq.n	80087e2 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	e1b3      	b.n	8008b4a <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d106      	bne.n	80087fc <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2200      	movs	r2, #0
 80087f2:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f7fa fe0c 	bl	8003414 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 fae5 	bl	8008dcc <SAI_Disable>
 8008802:	4603      	mov	r3, r0
 8008804:	2b00      	cmp	r3, #0
 8008806:	d001      	beq.n	800880c <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e19e      	b.n	8008b4a <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2202      	movs	r2, #2
 8008810:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	68db      	ldr	r3, [r3, #12]
 8008818:	2b02      	cmp	r3, #2
 800881a:	d00c      	beq.n	8008836 <HAL_SAI_Init+0x8e>
 800881c:	2b02      	cmp	r3, #2
 800881e:	d80d      	bhi.n	800883c <HAL_SAI_Init+0x94>
 8008820:	2b00      	cmp	r3, #0
 8008822:	d002      	beq.n	800882a <HAL_SAI_Init+0x82>
 8008824:	2b01      	cmp	r3, #1
 8008826:	d003      	beq.n	8008830 <HAL_SAI_Init+0x88>
 8008828:	e008      	b.n	800883c <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800882a:	2300      	movs	r3, #0
 800882c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800882e:	e008      	b.n	8008842 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8008830:	2310      	movs	r3, #16
 8008832:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008834:	e005      	b.n	8008842 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8008836:	2320      	movs	r3, #32
 8008838:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800883a:	e002      	b.n	8008842 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 800883c:	2300      	movs	r3, #0
 800883e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008840:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	2b03      	cmp	r3, #3
 8008848:	d81d      	bhi.n	8008886 <HAL_SAI_Init+0xde>
 800884a:	a201      	add	r2, pc, #4	@ (adr r2, 8008850 <HAL_SAI_Init+0xa8>)
 800884c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008850:	08008861 	.word	0x08008861
 8008854:	08008867 	.word	0x08008867
 8008858:	0800886f 	.word	0x0800886f
 800885c:	08008877 	.word	0x08008877
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8008860:	2300      	movs	r3, #0
 8008862:	61fb      	str	r3, [r7, #28]
      break;
 8008864:	e012      	b.n	800888c <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8008866:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800886a:	61fb      	str	r3, [r7, #28]
      break;
 800886c:	e00e      	b.n	800888c <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800886e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008872:	61fb      	str	r3, [r7, #28]
      break;
 8008874:	e00a      	b.n	800888c <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008876:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800887a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800887c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800887e:	f043 0301 	orr.w	r3, r3, #1
 8008882:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008884:	e002      	b.n	800888c <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8008886:	2300      	movs	r3, #0
 8008888:	61fb      	str	r3, [r7, #28]
      break;
 800888a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a4f      	ldr	r2, [pc, #316]	@ (80089d0 <HAL_SAI_Init+0x228>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d004      	beq.n	80088a0 <HAL_SAI_Init+0xf8>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a4e      	ldr	r2, [pc, #312]	@ (80089d4 <HAL_SAI_Init+0x22c>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d103      	bne.n	80088a8 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 80088a0:	4a4d      	ldr	r2, [pc, #308]	@ (80089d8 <HAL_SAI_Init+0x230>)
 80088a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a4:	6013      	str	r3, [r2, #0]
 80088a6:	e002      	b.n	80088ae <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80088a8:	4a4c      	ldr	r2, [pc, #304]	@ (80089dc <HAL_SAI_Init+0x234>)
 80088aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ac:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	69db      	ldr	r3, [r3, #28]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d073      	beq.n	800899e <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a45      	ldr	r2, [pc, #276]	@ (80089d0 <HAL_SAI_Init+0x228>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d004      	beq.n	80088ca <HAL_SAI_Init+0x122>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a43      	ldr	r2, [pc, #268]	@ (80089d4 <HAL_SAI_Init+0x22c>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d105      	bne.n	80088d6 <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80088ca:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80088ce:	f7fe fd0d 	bl	80072ec <HAL_RCCEx_GetPeriphCLKFreq>
 80088d2:	61b8      	str	r0, [r7, #24]
 80088d4:	e004      	b.n	80088e0 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80088d6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80088da:	f7fe fd07 	bl	80072ec <HAL_RCCEx_GetPeriphCLKFreq>
 80088de:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	695b      	ldr	r3, [r3, #20]
 80088e4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80088e8:	d120      	bne.n	800892c <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ee:	2b04      	cmp	r3, #4
 80088f0:	d102      	bne.n	80088f8 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 80088f2:	2340      	movs	r3, #64	@ 0x40
 80088f4:	613b      	str	r3, [r7, #16]
 80088f6:	e00a      	b.n	800890e <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088fc:	2b08      	cmp	r3, #8
 80088fe:	d103      	bne.n	8008908 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8008900:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008904:	613b      	str	r3, [r7, #16]
 8008906:	e002      	b.n	800890e <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800890c:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800890e:	69ba      	ldr	r2, [r7, #24]
 8008910:	4613      	mov	r3, r2
 8008912:	009b      	lsls	r3, r3, #2
 8008914:	4413      	add	r3, r2
 8008916:	005b      	lsls	r3, r3, #1
 8008918:	4619      	mov	r1, r3
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	69db      	ldr	r3, [r3, #28]
 800891e:	693a      	ldr	r2, [r7, #16]
 8008920:	fb02 f303 	mul.w	r3, r2, r3
 8008924:	fbb1 f3f3 	udiv	r3, r1, r3
 8008928:	617b      	str	r3, [r7, #20]
 800892a:	e017      	b.n	800895c <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008930:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008934:	d101      	bne.n	800893a <HAL_SAI_Init+0x192>
 8008936:	2302      	movs	r3, #2
 8008938:	e000      	b.n	800893c <HAL_SAI_Init+0x194>
 800893a:	2301      	movs	r3, #1
 800893c:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800893e:	69ba      	ldr	r2, [r7, #24]
 8008940:	4613      	mov	r3, r2
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	4413      	add	r3, r2
 8008946:	005b      	lsls	r3, r3, #1
 8008948:	4619      	mov	r1, r3
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	69db      	ldr	r3, [r3, #28]
 800894e:	68fa      	ldr	r2, [r7, #12]
 8008950:	fb02 f303 	mul.w	r3, r2, r3
 8008954:	021b      	lsls	r3, r3, #8
 8008956:	fbb1 f3f3 	udiv	r3, r1, r3
 800895a:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	4a20      	ldr	r2, [pc, #128]	@ (80089e0 <HAL_SAI_Init+0x238>)
 8008960:	fba2 2303 	umull	r2, r3, r2, r3
 8008964:	08da      	lsrs	r2, r3, #3
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800896a:	6979      	ldr	r1, [r7, #20]
 800896c:	4b1c      	ldr	r3, [pc, #112]	@ (80089e0 <HAL_SAI_Init+0x238>)
 800896e:	fba3 2301 	umull	r2, r3, r3, r1
 8008972:	08da      	lsrs	r2, r3, #3
 8008974:	4613      	mov	r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	4413      	add	r3, r2
 800897a:	005b      	lsls	r3, r3, #1
 800897c:	1aca      	subs	r2, r1, r3
 800897e:	2a08      	cmp	r2, #8
 8008980:	d904      	bls.n	800898c <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6a1b      	ldr	r3, [r3, #32]
 8008986:	1c5a      	adds	r2, r3, #1
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008990:	2b04      	cmp	r3, #4
 8008992:	d104      	bne.n	800899e <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6a1b      	ldr	r3, [r3, #32]
 8008998:	085a      	lsrs	r2, r3, #1
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d003      	beq.n	80089ae <HAL_SAI_Init+0x206>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	d109      	bne.n	80089c2 <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d101      	bne.n	80089ba <HAL_SAI_Init+0x212>
 80089b6:	2300      	movs	r3, #0
 80089b8:	e001      	b.n	80089be <HAL_SAI_Init+0x216>
 80089ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80089be:	623b      	str	r3, [r7, #32]
 80089c0:	e012      	b.n	80089e8 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d10c      	bne.n	80089e4 <HAL_SAI_Init+0x23c>
 80089ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80089ce:	e00a      	b.n	80089e6 <HAL_SAI_Init+0x23e>
 80089d0:	40015404 	.word	0x40015404
 80089d4:	40015424 	.word	0x40015424
 80089d8:	40015400 	.word	0x40015400
 80089dc:	40015800 	.word	0x40015800
 80089e0:	cccccccd 	.word	0xcccccccd
 80089e4:	2300      	movs	r3, #0
 80089e6:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	6819      	ldr	r1, [r3, #0]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	4b58      	ldr	r3, [pc, #352]	@ (8008b54 <HAL_SAI_Init+0x3ac>)
 80089f4:	400b      	ands	r3, r1
 80089f6:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	6819      	ldr	r1, [r3, #0]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	685a      	ldr	r2, [r3, #4]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a06:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008a0c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a12:	431a      	orrs	r2, r3
 8008a14:	6a3b      	ldr	r3, [r7, #32]
 8008a16:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 8008a20:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	691b      	ldr	r3, [r3, #16]
 8008a26:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008a2c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6a1b      	ldr	r3, [r3, #32]
 8008a32:	051b      	lsls	r3, r3, #20
 8008a34:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008a3a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	430a      	orrs	r2, r1
 8008a42:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	687a      	ldr	r2, [r7, #4]
 8008a4c:	6812      	ldr	r2, [r2, #0]
 8008a4e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8008a52:	f023 030f 	bic.w	r3, r3, #15
 8008a56:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	6859      	ldr	r1, [r3, #4]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	699a      	ldr	r2, [r3, #24]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a66:	431a      	orrs	r2, r3
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a6c:	431a      	orrs	r2, r3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	430a      	orrs	r2, r1
 8008a74:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	6899      	ldr	r1, [r3, #8]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	4b35      	ldr	r3, [pc, #212]	@ (8008b58 <HAL_SAI_Init+0x3b0>)
 8008a82:	400b      	ands	r3, r1
 8008a84:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	6899      	ldr	r1, [r3, #8]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a90:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008a96:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                           hsai->FrameInit.FSOffset |
 8008a9c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSDefinition |
 8008aa2:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008aa8:	3b01      	subs	r3, #1
 8008aaa:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8008aac:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	430a      	orrs	r2, r1
 8008ab4:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68d9      	ldr	r1, [r3, #12]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681a      	ldr	r2, [r3, #0]
 8008ac0:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8008ac4:	400b      	ands	r3, r1
 8008ac6:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	68d9      	ldr	r1, [r3, #12]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008ad6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008adc:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008ade:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ae4:	3b01      	subs	r3, #1
 8008ae6:	021b      	lsls	r3, r3, #8
 8008ae8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	430a      	orrs	r2, r1
 8008af0:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a19      	ldr	r2, [pc, #100]	@ (8008b5c <HAL_SAI_Init+0x3b4>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d119      	bne.n	8008b30 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8008afc:	4b18      	ldr	r3, [pc, #96]	@ (8008b60 <HAL_SAI_Init+0x3b8>)
 8008afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b00:	4a17      	ldr	r2, [pc, #92]	@ (8008b60 <HAL_SAI_Init+0x3b8>)
 8008b02:	f023 0301 	bic.w	r3, r3, #1
 8008b06:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	d10e      	bne.n	8008b30 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008b1e:	4910      	ldr	r1, [pc, #64]	@ (8008b60 <HAL_SAI_Init+0x3b8>)
 8008b20:	4313      	orrs	r3, r2
 8008b22:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8008b24:	4b0e      	ldr	r3, [pc, #56]	@ (8008b60 <HAL_SAI_Init+0x3b8>)
 8008b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b28:	4a0d      	ldr	r2, [pc, #52]	@ (8008b60 <HAL_SAI_Init+0x3b8>)
 8008b2a:	f043 0301 	orr.w	r3, r3, #1
 8008b2e:	6453      	str	r3, [r2, #68]	@ 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2200      	movs	r2, #0
 8008b34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2200      	movs	r2, #0
 8008b44:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

  return HAL_OK;
 8008b48:	2300      	movs	r3, #0
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3728      	adds	r7, #40	@ 0x28
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	f805c010 	.word	0xf805c010
 8008b58:	fff88000 	.word	0xfff88000
 8008b5c:	40015404 	.word	0x40015404
 8008b60:	40015400 	.word	0x40015400

08008b64 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b087      	sub	sp, #28
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	607a      	str	r2, [r7, #4]
 8008b70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b72:	2300      	movs	r3, #0
 8008b74:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d003      	beq.n	8008b92 <SAI_InitI2S+0x2e>
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	2b02      	cmp	r3, #2
 8008b90:	d103      	bne.n	8008b9a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2200      	movs	r2, #0
 8008b96:	64da      	str	r2, [r3, #76]	@ 0x4c
 8008b98:	e002      	b.n	8008ba0 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8008ba6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008bae:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.FirstBitOffset  = 0;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	683a      	ldr	r2, [r7, #0]
 8008bba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	f003 0301 	and.w	r3, r3, #1
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d001      	beq.n	8008bca <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	e077      	b.n	8008cba <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d107      	bne.n	8008be0 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8008bdc:	661a      	str	r2, [r3, #96]	@ 0x60
 8008bde:	e006      	b.n	8008bee <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008be6:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	2200      	movs	r2, #0
 8008bec:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Frame definition */
  switch (datasize)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2b03      	cmp	r3, #3
 8008bf2:	d84f      	bhi.n	8008c94 <SAI_InitI2S+0x130>
 8008bf4:	a201      	add	r2, pc, #4	@ (adr r2, 8008bfc <SAI_InitI2S+0x98>)
 8008bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bfa:	bf00      	nop
 8008bfc:	08008c0d 	.word	0x08008c0d
 8008c00:	08008c2f 	.word	0x08008c2f
 8008c04:	08008c51 	.word	0x08008c51
 8008c08:	08008c73 	.word	0x08008c73
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2280      	movs	r2, #128	@ 0x80
 8008c10:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	085b      	lsrs	r3, r3, #1
 8008c16:	015a      	lsls	r2, r3, #5
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	085b      	lsrs	r3, r3, #1
 8008c20:	011a      	lsls	r2, r3, #4
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2240      	movs	r2, #64	@ 0x40
 8008c2a:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8008c2c:	e035      	b.n	8008c9a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2280      	movs	r2, #128	@ 0x80
 8008c32:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	085b      	lsrs	r3, r3, #1
 8008c38:	019a      	lsls	r2, r3, #6
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	085b      	lsrs	r3, r3, #1
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2280      	movs	r2, #128	@ 0x80
 8008c4c:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8008c4e:	e024      	b.n	8008c9a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	22c0      	movs	r2, #192	@ 0xc0
 8008c54:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	085b      	lsrs	r3, r3, #1
 8008c5a:	019a      	lsls	r2, r3, #6
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	085b      	lsrs	r3, r3, #1
 8008c64:	015a      	lsls	r2, r3, #5
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2280      	movs	r2, #128	@ 0x80
 8008c6e:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8008c70:	e013      	b.n	8008c9a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	22e0      	movs	r2, #224	@ 0xe0
 8008c76:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	085b      	lsrs	r3, r3, #1
 8008c7c:	019a      	lsls	r2, r3, #6
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	085b      	lsrs	r3, r3, #1
 8008c86:	015a      	lsls	r2, r3, #5
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2280      	movs	r2, #128	@ 0x80
 8008c90:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8008c92:	e002      	b.n	8008c9a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	75fb      	strb	r3, [r7, #23]
      break;
 8008c98:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	2b02      	cmp	r3, #2
 8008c9e:	d10b      	bne.n	8008cb8 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2b01      	cmp	r3, #1
 8008ca4:	d102      	bne.n	8008cac <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2210      	movs	r2, #16
 8008caa:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2b02      	cmp	r3, #2
 8008cb0:	d102      	bne.n	8008cb8 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2208      	movs	r2, #8
 8008cb6:	665a      	str	r2, [r3, #100]	@ 0x64
    }
  }
  return status;
 8008cb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	371c      	adds	r7, #28
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr
 8008cc6:	bf00      	nop

08008cc8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b087      	sub	sp, #28
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	60b9      	str	r1, [r7, #8]
 8008cd2:	607a      	str	r2, [r7, #4]
 8008cd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d003      	beq.n	8008cf6 <SAI_InitPCM+0x2e>
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	2b02      	cmp	r3, #2
 8008cf4:	d103      	bne.n	8008cfe <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	64da      	str	r2, [r3, #76]	@ 0x4c
 8008cfc:	e002      	b.n	8008d04 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2200      	movs	r2, #0
 8008d02:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	2200      	movs	r2, #0
 8008d08:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008d10:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8008d18:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	683a      	ldr	r2, [r7, #0]
 8008d24:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008d2c:	671a      	str	r2, [r3, #112]	@ 0x70

  if (protocol == SAI_PCM_SHORT)
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	2b04      	cmp	r3, #4
 8008d32:	d103      	bne.n	8008d3c <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2201      	movs	r2, #1
 8008d38:	655a      	str	r2, [r3, #84]	@ 0x54
 8008d3a:	e002      	b.n	8008d42 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	220d      	movs	r2, #13
 8008d40:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  switch (datasize)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2b03      	cmp	r3, #3
 8008d46:	d837      	bhi.n	8008db8 <SAI_InitPCM+0xf0>
 8008d48:	a201      	add	r2, pc, #4	@ (adr r2, 8008d50 <SAI_InitPCM+0x88>)
 8008d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d4e:	bf00      	nop
 8008d50:	08008d61 	.word	0x08008d61
 8008d54:	08008d77 	.word	0x08008d77
 8008d58:	08008d8d 	.word	0x08008d8d
 8008d5c:	08008da3 	.word	0x08008da3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2280      	movs	r2, #128	@ 0x80
 8008d64:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	011a      	lsls	r2, r3, #4
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2240      	movs	r2, #64	@ 0x40
 8008d72:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8008d74:	e023      	b.n	8008dbe <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2280      	movs	r2, #128	@ 0x80
 8008d7a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	015a      	lsls	r2, r3, #5
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2280      	movs	r2, #128	@ 0x80
 8008d88:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8008d8a:	e018      	b.n	8008dbe <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	22c0      	movs	r2, #192	@ 0xc0
 8008d90:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	015a      	lsls	r2, r3, #5
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2280      	movs	r2, #128	@ 0x80
 8008d9e:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8008da0:	e00d      	b.n	8008dbe <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	22e0      	movs	r2, #224	@ 0xe0
 8008da6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	015a      	lsls	r2, r3, #5
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2280      	movs	r2, #128	@ 0x80
 8008db4:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8008db6:	e002      	b.n	8008dbe <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	75fb      	strb	r3, [r7, #23]
      break;
 8008dbc:	bf00      	nop
  }

  return status;
 8008dbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	371c      	adds	r7, #28
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8008dd4:	4b18      	ldr	r3, [pc, #96]	@ (8008e38 <SAI_Disable+0x6c>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a18      	ldr	r2, [pc, #96]	@ (8008e3c <SAI_Disable+0x70>)
 8008dda:	fba2 2303 	umull	r2, r3, r2, r3
 8008dde:	0b1b      	lsrs	r3, r3, #12
 8008de0:	009b      	lsls	r3, r3, #2
 8008de2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008de4:	2300      	movs	r3, #0
 8008de6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	681a      	ldr	r2, [r3, #0]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008df6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d10a      	bne.n	8008e14 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e04:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      status = HAL_TIMEOUT;
 8008e0e:	2303      	movs	r3, #3
 8008e10:	72fb      	strb	r3, [r7, #11]
      break;
 8008e12:	e009      	b.n	8008e28 <SAI_Disable+0x5c>
    }
    count--;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	3b01      	subs	r3, #1
 8008e18:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d1e7      	bne.n	8008df8 <SAI_Disable+0x2c>

  return status;
 8008e28:	7afb      	ldrb	r3, [r7, #11]
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3714      	adds	r7, #20
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	20000068 	.word	0x20000068
 8008e3c:	95cbec1b 	.word	0x95cbec1b

08008e40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d101      	bne.n	8008e52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	e095      	b.n	8008f7e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d108      	bne.n	8008e6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008e62:	d009      	beq.n	8008e78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2200      	movs	r2, #0
 8008e68:	61da      	str	r2, [r3, #28]
 8008e6a:	e005      	b.n	8008e78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2200      	movs	r2, #0
 8008e76:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d106      	bne.n	8008e98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f7fa f868 	bl	8002f68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2202      	movs	r2, #2
 8008e9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681a      	ldr	r2, [r3, #0]
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008eae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008eb8:	d902      	bls.n	8008ec0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	60fb      	str	r3, [r7, #12]
 8008ebe:	e002      	b.n	8008ec6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008ec0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008ec4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008ece:	d007      	beq.n	8008ee0 <HAL_SPI_Init+0xa0>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	68db      	ldr	r3, [r3, #12]
 8008ed4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008ed8:	d002      	beq.n	8008ee0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008ef0:	431a      	orrs	r2, r3
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	691b      	ldr	r3, [r3, #16]
 8008ef6:	f003 0302 	and.w	r3, r3, #2
 8008efa:	431a      	orrs	r2, r3
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	695b      	ldr	r3, [r3, #20]
 8008f00:	f003 0301 	and.w	r3, r3, #1
 8008f04:	431a      	orrs	r2, r3
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	699b      	ldr	r3, [r3, #24]
 8008f0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f0e:	431a      	orrs	r2, r3
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	69db      	ldr	r3, [r3, #28]
 8008f14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f18:	431a      	orrs	r2, r3
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6a1b      	ldr	r3, [r3, #32]
 8008f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f22:	ea42 0103 	orr.w	r1, r2, r3
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f2a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	430a      	orrs	r2, r1
 8008f34:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	699b      	ldr	r3, [r3, #24]
 8008f3a:	0c1b      	lsrs	r3, r3, #16
 8008f3c:	f003 0204 	and.w	r2, r3, #4
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f44:	f003 0310 	and.w	r3, r3, #16
 8008f48:	431a      	orrs	r2, r3
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f4e:	f003 0308 	and.w	r3, r3, #8
 8008f52:	431a      	orrs	r2, r3
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	68db      	ldr	r3, [r3, #12]
 8008f58:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008f5c:	ea42 0103 	orr.w	r1, r2, r3
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	430a      	orrs	r2, r1
 8008f6c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2200      	movs	r2, #0
 8008f72:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2201      	movs	r2, #1
 8008f78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008f7c:	2300      	movs	r3, #0
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3710      	adds	r7, #16
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}

08008f86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f86:	b580      	push	{r7, lr}
 8008f88:	b088      	sub	sp, #32
 8008f8a:	af00      	add	r7, sp, #0
 8008f8c:	60f8      	str	r0, [r7, #12]
 8008f8e:	60b9      	str	r1, [r7, #8]
 8008f90:	603b      	str	r3, [r7, #0]
 8008f92:	4613      	mov	r3, r2
 8008f94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f96:	2300      	movs	r3, #0
 8008f98:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d101      	bne.n	8008fa8 <HAL_SPI_Transmit+0x22>
 8008fa4:	2302      	movs	r3, #2
 8008fa6:	e15f      	b.n	8009268 <HAL_SPI_Transmit+0x2e2>
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2201      	movs	r2, #1
 8008fac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008fb0:	f7fa fca2 	bl	80038f8 <HAL_GetTick>
 8008fb4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008fb6:	88fb      	ldrh	r3, [r7, #6]
 8008fb8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d002      	beq.n	8008fcc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008fc6:	2302      	movs	r3, #2
 8008fc8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008fca:	e148      	b.n	800925e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d002      	beq.n	8008fd8 <HAL_SPI_Transmit+0x52>
 8008fd2:	88fb      	ldrh	r3, [r7, #6]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d102      	bne.n	8008fde <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008fdc:	e13f      	b.n	800925e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2203      	movs	r2, #3
 8008fe2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	68ba      	ldr	r2, [r7, #8]
 8008ff0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	88fa      	ldrh	r2, [r7, #6]
 8008ff6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	88fa      	ldrh	r2, [r7, #6]
 8008ffc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2200      	movs	r2, #0
 8009002:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2200      	movs	r2, #0
 8009018:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2200      	movs	r2, #0
 800901e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	689b      	ldr	r3, [r3, #8]
 8009024:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009028:	d10f      	bne.n	800904a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009038:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009048:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009054:	2b40      	cmp	r3, #64	@ 0x40
 8009056:	d007      	beq.n	8009068 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009066:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	68db      	ldr	r3, [r3, #12]
 800906c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009070:	d94f      	bls.n	8009112 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	685b      	ldr	r3, [r3, #4]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d002      	beq.n	8009080 <HAL_SPI_Transmit+0xfa>
 800907a:	8afb      	ldrh	r3, [r7, #22]
 800907c:	2b01      	cmp	r3, #1
 800907e:	d142      	bne.n	8009106 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009084:	881a      	ldrh	r2, [r3, #0]
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009090:	1c9a      	adds	r2, r3, #2
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800909a:	b29b      	uxth	r3, r3
 800909c:	3b01      	subs	r3, #1
 800909e:	b29a      	uxth	r2, r3
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80090a4:	e02f      	b.n	8009106 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	689b      	ldr	r3, [r3, #8]
 80090ac:	f003 0302 	and.w	r3, r3, #2
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	d112      	bne.n	80090da <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090b8:	881a      	ldrh	r2, [r3, #0]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090c4:	1c9a      	adds	r2, r3, #2
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	3b01      	subs	r3, #1
 80090d2:	b29a      	uxth	r2, r3
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80090d8:	e015      	b.n	8009106 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090da:	f7fa fc0d 	bl	80038f8 <HAL_GetTick>
 80090de:	4602      	mov	r2, r0
 80090e0:	69bb      	ldr	r3, [r7, #24]
 80090e2:	1ad3      	subs	r3, r2, r3
 80090e4:	683a      	ldr	r2, [r7, #0]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d803      	bhi.n	80090f2 <HAL_SPI_Transmit+0x16c>
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090f0:	d102      	bne.n	80090f8 <HAL_SPI_Transmit+0x172>
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d106      	bne.n	8009106 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80090f8:	2303      	movs	r3, #3
 80090fa:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2201      	movs	r2, #1
 8009100:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8009104:	e0ab      	b.n	800925e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800910a:	b29b      	uxth	r3, r3
 800910c:	2b00      	cmp	r3, #0
 800910e:	d1ca      	bne.n	80090a6 <HAL_SPI_Transmit+0x120>
 8009110:	e080      	b.n	8009214 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d002      	beq.n	8009120 <HAL_SPI_Transmit+0x19a>
 800911a:	8afb      	ldrh	r3, [r7, #22]
 800911c:	2b01      	cmp	r3, #1
 800911e:	d174      	bne.n	800920a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009124:	b29b      	uxth	r3, r3
 8009126:	2b01      	cmp	r3, #1
 8009128:	d912      	bls.n	8009150 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800912e:	881a      	ldrh	r2, [r3, #0]
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800913a:	1c9a      	adds	r2, r3, #2
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009144:	b29b      	uxth	r3, r3
 8009146:	3b02      	subs	r3, #2
 8009148:	b29a      	uxth	r2, r3
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800914e:	e05c      	b.n	800920a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	330c      	adds	r3, #12
 800915a:	7812      	ldrb	r2, [r2, #0]
 800915c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009162:	1c5a      	adds	r2, r3, #1
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800916c:	b29b      	uxth	r3, r3
 800916e:	3b01      	subs	r3, #1
 8009170:	b29a      	uxth	r2, r3
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009176:	e048      	b.n	800920a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	689b      	ldr	r3, [r3, #8]
 800917e:	f003 0302 	and.w	r3, r3, #2
 8009182:	2b02      	cmp	r3, #2
 8009184:	d12b      	bne.n	80091de <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800918a:	b29b      	uxth	r3, r3
 800918c:	2b01      	cmp	r3, #1
 800918e:	d912      	bls.n	80091b6 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009194:	881a      	ldrh	r2, [r3, #0]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091a0:	1c9a      	adds	r2, r3, #2
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	3b02      	subs	r3, #2
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80091b4:	e029      	b.n	800920a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	330c      	adds	r3, #12
 80091c0:	7812      	ldrb	r2, [r2, #0]
 80091c2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091c8:	1c5a      	adds	r2, r3, #1
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	3b01      	subs	r3, #1
 80091d6:	b29a      	uxth	r2, r3
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80091dc:	e015      	b.n	800920a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091de:	f7fa fb8b 	bl	80038f8 <HAL_GetTick>
 80091e2:	4602      	mov	r2, r0
 80091e4:	69bb      	ldr	r3, [r7, #24]
 80091e6:	1ad3      	subs	r3, r2, r3
 80091e8:	683a      	ldr	r2, [r7, #0]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d803      	bhi.n	80091f6 <HAL_SPI_Transmit+0x270>
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091f4:	d102      	bne.n	80091fc <HAL_SPI_Transmit+0x276>
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d106      	bne.n	800920a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80091fc:	2303      	movs	r3, #3
 80091fe:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2201      	movs	r2, #1
 8009204:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8009208:	e029      	b.n	800925e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800920e:	b29b      	uxth	r3, r3
 8009210:	2b00      	cmp	r3, #0
 8009212:	d1b1      	bne.n	8009178 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009214:	69ba      	ldr	r2, [r7, #24]
 8009216:	6839      	ldr	r1, [r7, #0]
 8009218:	68f8      	ldr	r0, [r7, #12]
 800921a:	f000 f947 	bl	80094ac <SPI_EndRxTxTransaction>
 800921e:	4603      	mov	r3, r0
 8009220:	2b00      	cmp	r3, #0
 8009222:	d002      	beq.n	800922a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2220      	movs	r2, #32
 8009228:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d10a      	bne.n	8009248 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009232:	2300      	movs	r3, #0
 8009234:	613b      	str	r3, [r7, #16]
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	68db      	ldr	r3, [r3, #12]
 800923c:	613b      	str	r3, [r7, #16]
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	689b      	ldr	r3, [r3, #8]
 8009244:	613b      	str	r3, [r7, #16]
 8009246:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800924c:	2b00      	cmp	r3, #0
 800924e:	d002      	beq.n	8009256 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8009250:	2301      	movs	r3, #1
 8009252:	77fb      	strb	r3, [r7, #31]
 8009254:	e003      	b.n	800925e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2201      	movs	r2, #1
 800925a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	2200      	movs	r2, #0
 8009262:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8009266:	7ffb      	ldrb	r3, [r7, #31]
}
 8009268:	4618      	mov	r0, r3
 800926a:	3720      	adds	r7, #32
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}

08009270 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b088      	sub	sp, #32
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	603b      	str	r3, [r7, #0]
 800927c:	4613      	mov	r3, r2
 800927e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009280:	f7fa fb3a 	bl	80038f8 <HAL_GetTick>
 8009284:	4602      	mov	r2, r0
 8009286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009288:	1a9b      	subs	r3, r3, r2
 800928a:	683a      	ldr	r2, [r7, #0]
 800928c:	4413      	add	r3, r2
 800928e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009290:	f7fa fb32 	bl	80038f8 <HAL_GetTick>
 8009294:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009296:	4b39      	ldr	r3, [pc, #228]	@ (800937c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	015b      	lsls	r3, r3, #5
 800929c:	0d1b      	lsrs	r3, r3, #20
 800929e:	69fa      	ldr	r2, [r7, #28]
 80092a0:	fb02 f303 	mul.w	r3, r2, r3
 80092a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80092a6:	e054      	b.n	8009352 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ae:	d050      	beq.n	8009352 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80092b0:	f7fa fb22 	bl	80038f8 <HAL_GetTick>
 80092b4:	4602      	mov	r2, r0
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	1ad3      	subs	r3, r2, r3
 80092ba:	69fa      	ldr	r2, [r7, #28]
 80092bc:	429a      	cmp	r2, r3
 80092be:	d902      	bls.n	80092c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80092c0:	69fb      	ldr	r3, [r7, #28]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d13d      	bne.n	8009342 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	685a      	ldr	r2, [r3, #4]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80092d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	685b      	ldr	r3, [r3, #4]
 80092da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80092de:	d111      	bne.n	8009304 <SPI_WaitFlagStateUntilTimeout+0x94>
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80092e8:	d004      	beq.n	80092f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092f2:	d107      	bne.n	8009304 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009302:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009308:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800930c:	d10f      	bne.n	800932e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800931c:	601a      	str	r2, [r3, #0]
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	681a      	ldr	r2, [r3, #0]
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800932c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2201      	movs	r2, #1
 8009332:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2200      	movs	r2, #0
 800933a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800933e:	2303      	movs	r3, #3
 8009340:	e017      	b.n	8009372 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d101      	bne.n	800934c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009348:	2300      	movs	r3, #0
 800934a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	3b01      	subs	r3, #1
 8009350:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	689a      	ldr	r2, [r3, #8]
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	4013      	ands	r3, r2
 800935c:	68ba      	ldr	r2, [r7, #8]
 800935e:	429a      	cmp	r2, r3
 8009360:	bf0c      	ite	eq
 8009362:	2301      	moveq	r3, #1
 8009364:	2300      	movne	r3, #0
 8009366:	b2db      	uxtb	r3, r3
 8009368:	461a      	mov	r2, r3
 800936a:	79fb      	ldrb	r3, [r7, #7]
 800936c:	429a      	cmp	r2, r3
 800936e:	d19b      	bne.n	80092a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009370:	2300      	movs	r3, #0
}
 8009372:	4618      	mov	r0, r3
 8009374:	3720      	adds	r7, #32
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}
 800937a:	bf00      	nop
 800937c:	20000068 	.word	0x20000068

08009380 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b08a      	sub	sp, #40	@ 0x28
 8009384:	af00      	add	r7, sp, #0
 8009386:	60f8      	str	r0, [r7, #12]
 8009388:	60b9      	str	r1, [r7, #8]
 800938a:	607a      	str	r2, [r7, #4]
 800938c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800938e:	2300      	movs	r3, #0
 8009390:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009392:	f7fa fab1 	bl	80038f8 <HAL_GetTick>
 8009396:	4602      	mov	r2, r0
 8009398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800939a:	1a9b      	subs	r3, r3, r2
 800939c:	683a      	ldr	r2, [r7, #0]
 800939e:	4413      	add	r3, r2
 80093a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80093a2:	f7fa faa9 	bl	80038f8 <HAL_GetTick>
 80093a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	330c      	adds	r3, #12
 80093ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80093b0:	4b3d      	ldr	r3, [pc, #244]	@ (80094a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80093b2:	681a      	ldr	r2, [r3, #0]
 80093b4:	4613      	mov	r3, r2
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	4413      	add	r3, r2
 80093ba:	00da      	lsls	r2, r3, #3
 80093bc:	1ad3      	subs	r3, r2, r3
 80093be:	0d1b      	lsrs	r3, r3, #20
 80093c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093c2:	fb02 f303 	mul.w	r3, r2, r3
 80093c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80093c8:	e060      	b.n	800948c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80093d0:	d107      	bne.n	80093e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d104      	bne.n	80093e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80093d8:	69fb      	ldr	r3, [r7, #28]
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80093e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e8:	d050      	beq.n	800948c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80093ea:	f7fa fa85 	bl	80038f8 <HAL_GetTick>
 80093ee:	4602      	mov	r2, r0
 80093f0:	6a3b      	ldr	r3, [r7, #32]
 80093f2:	1ad3      	subs	r3, r2, r3
 80093f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d902      	bls.n	8009400 <SPI_WaitFifoStateUntilTimeout+0x80>
 80093fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d13d      	bne.n	800947c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	685a      	ldr	r2, [r3, #4]
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800940e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009418:	d111      	bne.n	800943e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	689b      	ldr	r3, [r3, #8]
 800941e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009422:	d004      	beq.n	800942e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800942c:	d107      	bne.n	800943e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800943c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009442:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009446:	d10f      	bne.n	8009468 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009456:	601a      	str	r2, [r3, #0]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	681a      	ldr	r2, [r3, #0]
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009466:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2201      	movs	r2, #1
 800946c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2200      	movs	r2, #0
 8009474:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009478:	2303      	movs	r3, #3
 800947a:	e010      	b.n	800949e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800947c:	69bb      	ldr	r3, [r7, #24]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d101      	bne.n	8009486 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009482:	2300      	movs	r3, #0
 8009484:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	3b01      	subs	r3, #1
 800948a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	689a      	ldr	r2, [r3, #8]
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	4013      	ands	r3, r2
 8009496:	687a      	ldr	r2, [r7, #4]
 8009498:	429a      	cmp	r2, r3
 800949a:	d196      	bne.n	80093ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3728      	adds	r7, #40	@ 0x28
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
 80094a6:	bf00      	nop
 80094a8:	20000068 	.word	0x20000068

080094ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b086      	sub	sp, #24
 80094b0:	af02      	add	r7, sp, #8
 80094b2:	60f8      	str	r0, [r7, #12]
 80094b4:	60b9      	str	r1, [r7, #8]
 80094b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	9300      	str	r3, [sp, #0]
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	2200      	movs	r2, #0
 80094c0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80094c4:	68f8      	ldr	r0, [r7, #12]
 80094c6:	f7ff ff5b 	bl	8009380 <SPI_WaitFifoStateUntilTimeout>
 80094ca:	4603      	mov	r3, r0
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d007      	beq.n	80094e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094d4:	f043 0220 	orr.w	r2, r3, #32
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80094dc:	2303      	movs	r3, #3
 80094de:	e027      	b.n	8009530 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	9300      	str	r3, [sp, #0]
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	2200      	movs	r2, #0
 80094e8:	2180      	movs	r1, #128	@ 0x80
 80094ea:	68f8      	ldr	r0, [r7, #12]
 80094ec:	f7ff fec0 	bl	8009270 <SPI_WaitFlagStateUntilTimeout>
 80094f0:	4603      	mov	r3, r0
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d007      	beq.n	8009506 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094fa:	f043 0220 	orr.w	r2, r3, #32
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009502:	2303      	movs	r3, #3
 8009504:	e014      	b.n	8009530 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	9300      	str	r3, [sp, #0]
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	2200      	movs	r2, #0
 800950e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009512:	68f8      	ldr	r0, [r7, #12]
 8009514:	f7ff ff34 	bl	8009380 <SPI_WaitFifoStateUntilTimeout>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d007      	beq.n	800952e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009522:	f043 0220 	orr.w	r2, r3, #32
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800952a:	2303      	movs	r3, #3
 800952c:	e000      	b.n	8009530 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800952e:	2300      	movs	r3, #0
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b082      	sub	sp, #8
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d101      	bne.n	800954a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009546:	2301      	movs	r3, #1
 8009548:	e049      	b.n	80095de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009550:	b2db      	uxtb	r3, r3
 8009552:	2b00      	cmp	r3, #0
 8009554:	d106      	bne.n	8009564 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2200      	movs	r2, #0
 800955a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f7f9 fd76 	bl	8003050 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2202      	movs	r2, #2
 8009568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	3304      	adds	r3, #4
 8009574:	4619      	mov	r1, r3
 8009576:	4610      	mov	r0, r2
 8009578:	f000 fc06 	bl	8009d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2201      	movs	r2, #1
 8009580:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2201      	movs	r2, #1
 8009590:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2201      	movs	r2, #1
 80095a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2201      	movs	r2, #1
 80095b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2201      	movs	r2, #1
 80095b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2201      	movs	r2, #1
 80095c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2201      	movs	r2, #1
 80095c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2201      	movs	r2, #1
 80095d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2201      	movs	r2, #1
 80095d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80095dc:	2300      	movs	r3, #0
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3708      	adds	r7, #8
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}
	...

080095e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80095e8:	b480      	push	{r7}
 80095ea:	b085      	sub	sp, #20
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095f6:	b2db      	uxtb	r3, r3
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d001      	beq.n	8009600 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80095fc:	2301      	movs	r3, #1
 80095fe:	e04f      	b.n	80096a0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2202      	movs	r2, #2
 8009604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	68da      	ldr	r2, [r3, #12]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f042 0201 	orr.w	r2, r2, #1
 8009616:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a23      	ldr	r2, [pc, #140]	@ (80096ac <HAL_TIM_Base_Start_IT+0xc4>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d01d      	beq.n	800965e <HAL_TIM_Base_Start_IT+0x76>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800962a:	d018      	beq.n	800965e <HAL_TIM_Base_Start_IT+0x76>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4a1f      	ldr	r2, [pc, #124]	@ (80096b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d013      	beq.n	800965e <HAL_TIM_Base_Start_IT+0x76>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	4a1e      	ldr	r2, [pc, #120]	@ (80096b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d00e      	beq.n	800965e <HAL_TIM_Base_Start_IT+0x76>
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a1c      	ldr	r2, [pc, #112]	@ (80096b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d009      	beq.n	800965e <HAL_TIM_Base_Start_IT+0x76>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	4a1b      	ldr	r2, [pc, #108]	@ (80096bc <HAL_TIM_Base_Start_IT+0xd4>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d004      	beq.n	800965e <HAL_TIM_Base_Start_IT+0x76>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	4a19      	ldr	r2, [pc, #100]	@ (80096c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d115      	bne.n	800968a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	689a      	ldr	r2, [r3, #8]
 8009664:	4b17      	ldr	r3, [pc, #92]	@ (80096c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8009666:	4013      	ands	r3, r2
 8009668:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2b06      	cmp	r3, #6
 800966e:	d015      	beq.n	800969c <HAL_TIM_Base_Start_IT+0xb4>
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009676:	d011      	beq.n	800969c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	681a      	ldr	r2, [r3, #0]
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f042 0201 	orr.w	r2, r2, #1
 8009686:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009688:	e008      	b.n	800969c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	681a      	ldr	r2, [r3, #0]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f042 0201 	orr.w	r2, r2, #1
 8009698:	601a      	str	r2, [r3, #0]
 800969a:	e000      	b.n	800969e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800969c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800969e:	2300      	movs	r3, #0
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3714      	adds	r7, #20
 80096a4:	46bd      	mov	sp, r7
 80096a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096aa:	4770      	bx	lr
 80096ac:	40012c00 	.word	0x40012c00
 80096b0:	40000400 	.word	0x40000400
 80096b4:	40000800 	.word	0x40000800
 80096b8:	40000c00 	.word	0x40000c00
 80096bc:	40013400 	.word	0x40013400
 80096c0:	40014000 	.word	0x40014000
 80096c4:	00010007 	.word	0x00010007

080096c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d101      	bne.n	80096da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	e049      	b.n	800976e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096e0:	b2db      	uxtb	r3, r3
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d106      	bne.n	80096f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2200      	movs	r2, #0
 80096ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f7f9 fd0a 	bl	8003108 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2202      	movs	r2, #2
 80096f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	3304      	adds	r3, #4
 8009704:	4619      	mov	r1, r3
 8009706:	4610      	mov	r0, r2
 8009708:	f000 fb3e 	bl	8009d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2201      	movs	r2, #1
 8009710:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2201      	movs	r2, #1
 8009718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2201      	movs	r2, #1
 8009720:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2201      	movs	r2, #1
 8009728:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2201      	movs	r2, #1
 8009730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2201      	movs	r2, #1
 8009740:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2201      	movs	r2, #1
 8009748:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2201      	movs	r2, #1
 8009750:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2201      	movs	r2, #1
 8009760:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2201      	movs	r2, #1
 8009768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800976c:	2300      	movs	r3, #0
}
 800976e:	4618      	mov	r0, r3
 8009770:	3708      	adds	r7, #8
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}

08009776 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009776:	b580      	push	{r7, lr}
 8009778:	b084      	sub	sp, #16
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	f003 0302 	and.w	r3, r3, #2
 8009794:	2b00      	cmp	r3, #0
 8009796:	d020      	beq.n	80097da <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	f003 0302 	and.w	r3, r3, #2
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d01b      	beq.n	80097da <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f06f 0202 	mvn.w	r2, #2
 80097aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2201      	movs	r2, #1
 80097b0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	699b      	ldr	r3, [r3, #24]
 80097b8:	f003 0303 	and.w	r3, r3, #3
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d003      	beq.n	80097c8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f000 fac2 	bl	8009d4a <HAL_TIM_IC_CaptureCallback>
 80097c6:	e005      	b.n	80097d4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f000 fab4 	bl	8009d36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 fac5 	bl	8009d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2200      	movs	r2, #0
 80097d8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	f003 0304 	and.w	r3, r3, #4
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d020      	beq.n	8009826 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f003 0304 	and.w	r3, r3, #4
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d01b      	beq.n	8009826 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f06f 0204 	mvn.w	r2, #4
 80097f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2202      	movs	r2, #2
 80097fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	699b      	ldr	r3, [r3, #24]
 8009804:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009808:	2b00      	cmp	r3, #0
 800980a:	d003      	beq.n	8009814 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 fa9c 	bl	8009d4a <HAL_TIM_IC_CaptureCallback>
 8009812:	e005      	b.n	8009820 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 fa8e 	bl	8009d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f000 fa9f 	bl	8009d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2200      	movs	r2, #0
 8009824:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	f003 0308 	and.w	r3, r3, #8
 800982c:	2b00      	cmp	r3, #0
 800982e:	d020      	beq.n	8009872 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	f003 0308 	and.w	r3, r3, #8
 8009836:	2b00      	cmp	r3, #0
 8009838:	d01b      	beq.n	8009872 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f06f 0208 	mvn.w	r2, #8
 8009842:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2204      	movs	r2, #4
 8009848:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	69db      	ldr	r3, [r3, #28]
 8009850:	f003 0303 	and.w	r3, r3, #3
 8009854:	2b00      	cmp	r3, #0
 8009856:	d003      	beq.n	8009860 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 fa76 	bl	8009d4a <HAL_TIM_IC_CaptureCallback>
 800985e:	e005      	b.n	800986c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 fa68 	bl	8009d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 fa79 	bl	8009d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	f003 0310 	and.w	r3, r3, #16
 8009878:	2b00      	cmp	r3, #0
 800987a:	d020      	beq.n	80098be <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f003 0310 	and.w	r3, r3, #16
 8009882:	2b00      	cmp	r3, #0
 8009884:	d01b      	beq.n	80098be <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f06f 0210 	mvn.w	r2, #16
 800988e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2208      	movs	r2, #8
 8009894:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	69db      	ldr	r3, [r3, #28]
 800989c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d003      	beq.n	80098ac <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f000 fa50 	bl	8009d4a <HAL_TIM_IC_CaptureCallback>
 80098aa:	e005      	b.n	80098b8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 fa42 	bl	8009d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 fa53 	bl	8009d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2200      	movs	r2, #0
 80098bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	f003 0301 	and.w	r3, r3, #1
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d00c      	beq.n	80098e2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f003 0301 	and.w	r3, r3, #1
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d007      	beq.n	80098e2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f06f 0201 	mvn.w	r2, #1
 80098da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f7f7 ff77 	bl	80017d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d00c      	beq.n	8009906 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d007      	beq.n	8009906 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80098fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f001 f821 	bl	800a948 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800990c:	2b00      	cmp	r3, #0
 800990e:	d00c      	beq.n	800992a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009916:	2b00      	cmp	r3, #0
 8009918:	d007      	beq.n	800992a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009922:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f001 f819 	bl	800a95c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009930:	2b00      	cmp	r3, #0
 8009932:	d00c      	beq.n	800994e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800993a:	2b00      	cmp	r3, #0
 800993c:	d007      	beq.n	800994e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f000 fa12 	bl	8009d72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	f003 0320 	and.w	r3, r3, #32
 8009954:	2b00      	cmp	r3, #0
 8009956:	d00c      	beq.n	8009972 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	f003 0320 	and.w	r3, r3, #32
 800995e:	2b00      	cmp	r3, #0
 8009960:	d007      	beq.n	8009972 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f06f 0220 	mvn.w	r2, #32
 800996a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f000 ffe1 	bl	800a934 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009972:	bf00      	nop
 8009974:	3710      	adds	r7, #16
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}
	...

0800997c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b086      	sub	sp, #24
 8009980:	af00      	add	r7, sp, #0
 8009982:	60f8      	str	r0, [r7, #12]
 8009984:	60b9      	str	r1, [r7, #8]
 8009986:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009988:	2300      	movs	r3, #0
 800998a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009992:	2b01      	cmp	r3, #1
 8009994:	d101      	bne.n	800999a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009996:	2302      	movs	r3, #2
 8009998:	e0ff      	b.n	8009b9a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	2201      	movs	r2, #1
 800999e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2b14      	cmp	r3, #20
 80099a6:	f200 80f0 	bhi.w	8009b8a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80099aa:	a201      	add	r2, pc, #4	@ (adr r2, 80099b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80099ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099b0:	08009a05 	.word	0x08009a05
 80099b4:	08009b8b 	.word	0x08009b8b
 80099b8:	08009b8b 	.word	0x08009b8b
 80099bc:	08009b8b 	.word	0x08009b8b
 80099c0:	08009a45 	.word	0x08009a45
 80099c4:	08009b8b 	.word	0x08009b8b
 80099c8:	08009b8b 	.word	0x08009b8b
 80099cc:	08009b8b 	.word	0x08009b8b
 80099d0:	08009a87 	.word	0x08009a87
 80099d4:	08009b8b 	.word	0x08009b8b
 80099d8:	08009b8b 	.word	0x08009b8b
 80099dc:	08009b8b 	.word	0x08009b8b
 80099e0:	08009ac7 	.word	0x08009ac7
 80099e4:	08009b8b 	.word	0x08009b8b
 80099e8:	08009b8b 	.word	0x08009b8b
 80099ec:	08009b8b 	.word	0x08009b8b
 80099f0:	08009b09 	.word	0x08009b09
 80099f4:	08009b8b 	.word	0x08009b8b
 80099f8:	08009b8b 	.word	0x08009b8b
 80099fc:	08009b8b 	.word	0x08009b8b
 8009a00:	08009b49 	.word	0x08009b49
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	68b9      	ldr	r1, [r7, #8]
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f000 fa56 	bl	8009ebc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	699a      	ldr	r2, [r3, #24]
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f042 0208 	orr.w	r2, r2, #8
 8009a1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	699a      	ldr	r2, [r3, #24]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f022 0204 	bic.w	r2, r2, #4
 8009a2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	6999      	ldr	r1, [r3, #24]
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	691a      	ldr	r2, [r3, #16]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	430a      	orrs	r2, r1
 8009a40:	619a      	str	r2, [r3, #24]
      break;
 8009a42:	e0a5      	b.n	8009b90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	68b9      	ldr	r1, [r7, #8]
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f000 fac6 	bl	8009fdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	699a      	ldr	r2, [r3, #24]
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009a5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	699a      	ldr	r2, [r3, #24]
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009a6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	6999      	ldr	r1, [r3, #24]
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	691b      	ldr	r3, [r3, #16]
 8009a7a:	021a      	lsls	r2, r3, #8
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	430a      	orrs	r2, r1
 8009a82:	619a      	str	r2, [r3, #24]
      break;
 8009a84:	e084      	b.n	8009b90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	68b9      	ldr	r1, [r7, #8]
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f000 fb2f 	bl	800a0f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	69da      	ldr	r2, [r3, #28]
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f042 0208 	orr.w	r2, r2, #8
 8009aa0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	69da      	ldr	r2, [r3, #28]
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f022 0204 	bic.w	r2, r2, #4
 8009ab0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	69d9      	ldr	r1, [r3, #28]
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	691a      	ldr	r2, [r3, #16]
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	430a      	orrs	r2, r1
 8009ac2:	61da      	str	r2, [r3, #28]
      break;
 8009ac4:	e064      	b.n	8009b90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	68b9      	ldr	r1, [r7, #8]
 8009acc:	4618      	mov	r0, r3
 8009ace:	f000 fb97 	bl	800a200 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	69da      	ldr	r2, [r3, #28]
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009ae0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	69da      	ldr	r2, [r3, #28]
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009af0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	69d9      	ldr	r1, [r3, #28]
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	691b      	ldr	r3, [r3, #16]
 8009afc:	021a      	lsls	r2, r3, #8
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	430a      	orrs	r2, r1
 8009b04:	61da      	str	r2, [r3, #28]
      break;
 8009b06:	e043      	b.n	8009b90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	68b9      	ldr	r1, [r7, #8]
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f000 fbe0 	bl	800a2d4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f042 0208 	orr.w	r2, r2, #8
 8009b22:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f022 0204 	bic.w	r2, r2, #4
 8009b32:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	691a      	ldr	r2, [r3, #16]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	430a      	orrs	r2, r1
 8009b44:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009b46:	e023      	b.n	8009b90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	68b9      	ldr	r1, [r7, #8]
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f000 fc24 	bl	800a39c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b62:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b72:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	691b      	ldr	r3, [r3, #16]
 8009b7e:	021a      	lsls	r2, r3, #8
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	430a      	orrs	r2, r1
 8009b86:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009b88:	e002      	b.n	8009b90 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	75fb      	strb	r3, [r7, #23]
      break;
 8009b8e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	2200      	movs	r2, #0
 8009b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009b98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3718      	adds	r7, #24
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
 8009ba2:	bf00      	nop

08009ba4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009bb8:	2b01      	cmp	r3, #1
 8009bba:	d101      	bne.n	8009bc0 <HAL_TIM_ConfigClockSource+0x1c>
 8009bbc:	2302      	movs	r3, #2
 8009bbe:	e0b6      	b.n	8009d2e <HAL_TIM_ConfigClockSource+0x18a>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2202      	movs	r2, #2
 8009bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009bde:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009be2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009bea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	68ba      	ldr	r2, [r7, #8]
 8009bf2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bfc:	d03e      	beq.n	8009c7c <HAL_TIM_ConfigClockSource+0xd8>
 8009bfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c02:	f200 8087 	bhi.w	8009d14 <HAL_TIM_ConfigClockSource+0x170>
 8009c06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c0a:	f000 8086 	beq.w	8009d1a <HAL_TIM_ConfigClockSource+0x176>
 8009c0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c12:	d87f      	bhi.n	8009d14 <HAL_TIM_ConfigClockSource+0x170>
 8009c14:	2b70      	cmp	r3, #112	@ 0x70
 8009c16:	d01a      	beq.n	8009c4e <HAL_TIM_ConfigClockSource+0xaa>
 8009c18:	2b70      	cmp	r3, #112	@ 0x70
 8009c1a:	d87b      	bhi.n	8009d14 <HAL_TIM_ConfigClockSource+0x170>
 8009c1c:	2b60      	cmp	r3, #96	@ 0x60
 8009c1e:	d050      	beq.n	8009cc2 <HAL_TIM_ConfigClockSource+0x11e>
 8009c20:	2b60      	cmp	r3, #96	@ 0x60
 8009c22:	d877      	bhi.n	8009d14 <HAL_TIM_ConfigClockSource+0x170>
 8009c24:	2b50      	cmp	r3, #80	@ 0x50
 8009c26:	d03c      	beq.n	8009ca2 <HAL_TIM_ConfigClockSource+0xfe>
 8009c28:	2b50      	cmp	r3, #80	@ 0x50
 8009c2a:	d873      	bhi.n	8009d14 <HAL_TIM_ConfigClockSource+0x170>
 8009c2c:	2b40      	cmp	r3, #64	@ 0x40
 8009c2e:	d058      	beq.n	8009ce2 <HAL_TIM_ConfigClockSource+0x13e>
 8009c30:	2b40      	cmp	r3, #64	@ 0x40
 8009c32:	d86f      	bhi.n	8009d14 <HAL_TIM_ConfigClockSource+0x170>
 8009c34:	2b30      	cmp	r3, #48	@ 0x30
 8009c36:	d064      	beq.n	8009d02 <HAL_TIM_ConfigClockSource+0x15e>
 8009c38:	2b30      	cmp	r3, #48	@ 0x30
 8009c3a:	d86b      	bhi.n	8009d14 <HAL_TIM_ConfigClockSource+0x170>
 8009c3c:	2b20      	cmp	r3, #32
 8009c3e:	d060      	beq.n	8009d02 <HAL_TIM_ConfigClockSource+0x15e>
 8009c40:	2b20      	cmp	r3, #32
 8009c42:	d867      	bhi.n	8009d14 <HAL_TIM_ConfigClockSource+0x170>
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d05c      	beq.n	8009d02 <HAL_TIM_ConfigClockSource+0x15e>
 8009c48:	2b10      	cmp	r3, #16
 8009c4a:	d05a      	beq.n	8009d02 <HAL_TIM_ConfigClockSource+0x15e>
 8009c4c:	e062      	b.n	8009d14 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009c5e:	f000 fc7d 	bl	800a55c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	689b      	ldr	r3, [r3, #8]
 8009c68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009c70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	68ba      	ldr	r2, [r7, #8]
 8009c78:	609a      	str	r2, [r3, #8]
      break;
 8009c7a:	e04f      	b.n	8009d1c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009c8c:	f000 fc66 	bl	800a55c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	689a      	ldr	r2, [r3, #8]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009c9e:	609a      	str	r2, [r3, #8]
      break;
 8009ca0:	e03c      	b.n	8009d1c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009cae:	461a      	mov	r2, r3
 8009cb0:	f000 fbda 	bl	800a468 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	2150      	movs	r1, #80	@ 0x50
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f000 fc33 	bl	800a526 <TIM_ITRx_SetConfig>
      break;
 8009cc0:	e02c      	b.n	8009d1c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009cce:	461a      	mov	r2, r3
 8009cd0:	f000 fbf9 	bl	800a4c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	2160      	movs	r1, #96	@ 0x60
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f000 fc23 	bl	800a526 <TIM_ITRx_SetConfig>
      break;
 8009ce0:	e01c      	b.n	8009d1c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009cee:	461a      	mov	r2, r3
 8009cf0:	f000 fbba 	bl	800a468 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	2140      	movs	r1, #64	@ 0x40
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f000 fc13 	bl	800a526 <TIM_ITRx_SetConfig>
      break;
 8009d00:	e00c      	b.n	8009d1c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681a      	ldr	r2, [r3, #0]
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4619      	mov	r1, r3
 8009d0c:	4610      	mov	r0, r2
 8009d0e:	f000 fc0a 	bl	800a526 <TIM_ITRx_SetConfig>
      break;
 8009d12:	e003      	b.n	8009d1c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8009d14:	2301      	movs	r3, #1
 8009d16:	73fb      	strb	r3, [r7, #15]
      break;
 8009d18:	e000      	b.n	8009d1c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009d1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2201      	movs	r2, #1
 8009d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2200      	movs	r2, #0
 8009d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3710      	adds	r7, #16
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}

08009d36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009d36:	b480      	push	{r7}
 8009d38:	b083      	sub	sp, #12
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009d3e:	bf00      	nop
 8009d40:	370c      	adds	r7, #12
 8009d42:	46bd      	mov	sp, r7
 8009d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d48:	4770      	bx	lr

08009d4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009d4a:	b480      	push	{r7}
 8009d4c:	b083      	sub	sp, #12
 8009d4e:	af00      	add	r7, sp, #0
 8009d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009d52:	bf00      	nop
 8009d54:	370c      	adds	r7, #12
 8009d56:	46bd      	mov	sp, r7
 8009d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5c:	4770      	bx	lr

08009d5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009d5e:	b480      	push	{r7}
 8009d60:	b083      	sub	sp, #12
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009d66:	bf00      	nop
 8009d68:	370c      	adds	r7, #12
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr

08009d72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009d72:	b480      	push	{r7}
 8009d74:	b083      	sub	sp, #12
 8009d76:	af00      	add	r7, sp, #0
 8009d78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009d7a:	bf00      	nop
 8009d7c:	370c      	adds	r7, #12
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d84:	4770      	bx	lr
	...

08009d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b085      	sub	sp, #20
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	4a40      	ldr	r2, [pc, #256]	@ (8009e9c <TIM_Base_SetConfig+0x114>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d013      	beq.n	8009dc8 <TIM_Base_SetConfig+0x40>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009da6:	d00f      	beq.n	8009dc8 <TIM_Base_SetConfig+0x40>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4a3d      	ldr	r2, [pc, #244]	@ (8009ea0 <TIM_Base_SetConfig+0x118>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d00b      	beq.n	8009dc8 <TIM_Base_SetConfig+0x40>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a3c      	ldr	r2, [pc, #240]	@ (8009ea4 <TIM_Base_SetConfig+0x11c>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d007      	beq.n	8009dc8 <TIM_Base_SetConfig+0x40>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	4a3b      	ldr	r2, [pc, #236]	@ (8009ea8 <TIM_Base_SetConfig+0x120>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d003      	beq.n	8009dc8 <TIM_Base_SetConfig+0x40>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	4a3a      	ldr	r2, [pc, #232]	@ (8009eac <TIM_Base_SetConfig+0x124>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d108      	bne.n	8009dda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009dce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	68fa      	ldr	r2, [r7, #12]
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	4a2f      	ldr	r2, [pc, #188]	@ (8009e9c <TIM_Base_SetConfig+0x114>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d01f      	beq.n	8009e22 <TIM_Base_SetConfig+0x9a>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009de8:	d01b      	beq.n	8009e22 <TIM_Base_SetConfig+0x9a>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4a2c      	ldr	r2, [pc, #176]	@ (8009ea0 <TIM_Base_SetConfig+0x118>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d017      	beq.n	8009e22 <TIM_Base_SetConfig+0x9a>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	4a2b      	ldr	r2, [pc, #172]	@ (8009ea4 <TIM_Base_SetConfig+0x11c>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d013      	beq.n	8009e22 <TIM_Base_SetConfig+0x9a>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a2a      	ldr	r2, [pc, #168]	@ (8009ea8 <TIM_Base_SetConfig+0x120>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d00f      	beq.n	8009e22 <TIM_Base_SetConfig+0x9a>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	4a29      	ldr	r2, [pc, #164]	@ (8009eac <TIM_Base_SetConfig+0x124>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d00b      	beq.n	8009e22 <TIM_Base_SetConfig+0x9a>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a28      	ldr	r2, [pc, #160]	@ (8009eb0 <TIM_Base_SetConfig+0x128>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d007      	beq.n	8009e22 <TIM_Base_SetConfig+0x9a>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a27      	ldr	r2, [pc, #156]	@ (8009eb4 <TIM_Base_SetConfig+0x12c>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d003      	beq.n	8009e22 <TIM_Base_SetConfig+0x9a>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a26      	ldr	r2, [pc, #152]	@ (8009eb8 <TIM_Base_SetConfig+0x130>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d108      	bne.n	8009e34 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	68db      	ldr	r3, [r3, #12]
 8009e2e:	68fa      	ldr	r2, [r7, #12]
 8009e30:	4313      	orrs	r3, r2
 8009e32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	695b      	ldr	r3, [r3, #20]
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	68fa      	ldr	r2, [r7, #12]
 8009e46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	689a      	ldr	r2, [r3, #8]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	681a      	ldr	r2, [r3, #0]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	4a10      	ldr	r2, [pc, #64]	@ (8009e9c <TIM_Base_SetConfig+0x114>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d00f      	beq.n	8009e80 <TIM_Base_SetConfig+0xf8>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	4a12      	ldr	r2, [pc, #72]	@ (8009eac <TIM_Base_SetConfig+0x124>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d00b      	beq.n	8009e80 <TIM_Base_SetConfig+0xf8>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	4a11      	ldr	r2, [pc, #68]	@ (8009eb0 <TIM_Base_SetConfig+0x128>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d007      	beq.n	8009e80 <TIM_Base_SetConfig+0xf8>
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	4a10      	ldr	r2, [pc, #64]	@ (8009eb4 <TIM_Base_SetConfig+0x12c>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d003      	beq.n	8009e80 <TIM_Base_SetConfig+0xf8>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	4a0f      	ldr	r2, [pc, #60]	@ (8009eb8 <TIM_Base_SetConfig+0x130>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d103      	bne.n	8009e88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	691a      	ldr	r2, [r3, #16]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	615a      	str	r2, [r3, #20]
}
 8009e8e:	bf00      	nop
 8009e90:	3714      	adds	r7, #20
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	40012c00 	.word	0x40012c00
 8009ea0:	40000400 	.word	0x40000400
 8009ea4:	40000800 	.word	0x40000800
 8009ea8:	40000c00 	.word	0x40000c00
 8009eac:	40013400 	.word	0x40013400
 8009eb0:	40014000 	.word	0x40014000
 8009eb4:	40014400 	.word	0x40014400
 8009eb8:	40014800 	.word	0x40014800

08009ebc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	b087      	sub	sp, #28
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
 8009ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6a1b      	ldr	r3, [r3, #32]
 8009eca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6a1b      	ldr	r3, [r3, #32]
 8009ed0:	f023 0201 	bic.w	r2, r3, #1
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	699b      	ldr	r3, [r3, #24]
 8009ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009eea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	f023 0303 	bic.w	r3, r3, #3
 8009ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	68fa      	ldr	r2, [r7, #12]
 8009efe:	4313      	orrs	r3, r2
 8009f00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	f023 0302 	bic.w	r3, r3, #2
 8009f08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	689b      	ldr	r3, [r3, #8]
 8009f0e:	697a      	ldr	r2, [r7, #20]
 8009f10:	4313      	orrs	r3, r2
 8009f12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	4a2c      	ldr	r2, [pc, #176]	@ (8009fc8 <TIM_OC1_SetConfig+0x10c>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d00f      	beq.n	8009f3c <TIM_OC1_SetConfig+0x80>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	4a2b      	ldr	r2, [pc, #172]	@ (8009fcc <TIM_OC1_SetConfig+0x110>)
 8009f20:	4293      	cmp	r3, r2
 8009f22:	d00b      	beq.n	8009f3c <TIM_OC1_SetConfig+0x80>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	4a2a      	ldr	r2, [pc, #168]	@ (8009fd0 <TIM_OC1_SetConfig+0x114>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d007      	beq.n	8009f3c <TIM_OC1_SetConfig+0x80>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	4a29      	ldr	r2, [pc, #164]	@ (8009fd4 <TIM_OC1_SetConfig+0x118>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d003      	beq.n	8009f3c <TIM_OC1_SetConfig+0x80>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	4a28      	ldr	r2, [pc, #160]	@ (8009fd8 <TIM_OC1_SetConfig+0x11c>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d10c      	bne.n	8009f56 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	f023 0308 	bic.w	r3, r3, #8
 8009f42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	68db      	ldr	r3, [r3, #12]
 8009f48:	697a      	ldr	r2, [r7, #20]
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	f023 0304 	bic.w	r3, r3, #4
 8009f54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a1b      	ldr	r2, [pc, #108]	@ (8009fc8 <TIM_OC1_SetConfig+0x10c>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d00f      	beq.n	8009f7e <TIM_OC1_SetConfig+0xc2>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	4a1a      	ldr	r2, [pc, #104]	@ (8009fcc <TIM_OC1_SetConfig+0x110>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d00b      	beq.n	8009f7e <TIM_OC1_SetConfig+0xc2>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a19      	ldr	r2, [pc, #100]	@ (8009fd0 <TIM_OC1_SetConfig+0x114>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d007      	beq.n	8009f7e <TIM_OC1_SetConfig+0xc2>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a18      	ldr	r2, [pc, #96]	@ (8009fd4 <TIM_OC1_SetConfig+0x118>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d003      	beq.n	8009f7e <TIM_OC1_SetConfig+0xc2>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	4a17      	ldr	r2, [pc, #92]	@ (8009fd8 <TIM_OC1_SetConfig+0x11c>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d111      	bne.n	8009fa2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009f8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	695b      	ldr	r3, [r3, #20]
 8009f92:	693a      	ldr	r2, [r7, #16]
 8009f94:	4313      	orrs	r3, r2
 8009f96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	699b      	ldr	r3, [r3, #24]
 8009f9c:	693a      	ldr	r2, [r7, #16]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	693a      	ldr	r2, [r7, #16]
 8009fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	68fa      	ldr	r2, [r7, #12]
 8009fac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	685a      	ldr	r2, [r3, #4]
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	697a      	ldr	r2, [r7, #20]
 8009fba:	621a      	str	r2, [r3, #32]
}
 8009fbc:	bf00      	nop
 8009fbe:	371c      	adds	r7, #28
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr
 8009fc8:	40012c00 	.word	0x40012c00
 8009fcc:	40013400 	.word	0x40013400
 8009fd0:	40014000 	.word	0x40014000
 8009fd4:	40014400 	.word	0x40014400
 8009fd8:	40014800 	.word	0x40014800

08009fdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b087      	sub	sp, #28
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6a1b      	ldr	r3, [r3, #32]
 8009fea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6a1b      	ldr	r3, [r3, #32]
 8009ff0:	f023 0210 	bic.w	r2, r3, #16
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	699b      	ldr	r3, [r3, #24]
 800a002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a00a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a00e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a016:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	021b      	lsls	r3, r3, #8
 800a01e:	68fa      	ldr	r2, [r7, #12]
 800a020:	4313      	orrs	r3, r2
 800a022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	f023 0320 	bic.w	r3, r3, #32
 800a02a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	011b      	lsls	r3, r3, #4
 800a032:	697a      	ldr	r2, [r7, #20]
 800a034:	4313      	orrs	r3, r2
 800a036:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	4a28      	ldr	r2, [pc, #160]	@ (800a0dc <TIM_OC2_SetConfig+0x100>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d003      	beq.n	800a048 <TIM_OC2_SetConfig+0x6c>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4a27      	ldr	r2, [pc, #156]	@ (800a0e0 <TIM_OC2_SetConfig+0x104>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d10d      	bne.n	800a064 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a04e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	68db      	ldr	r3, [r3, #12]
 800a054:	011b      	lsls	r3, r3, #4
 800a056:	697a      	ldr	r2, [r7, #20]
 800a058:	4313      	orrs	r3, r2
 800a05a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a062:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	4a1d      	ldr	r2, [pc, #116]	@ (800a0dc <TIM_OC2_SetConfig+0x100>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d00f      	beq.n	800a08c <TIM_OC2_SetConfig+0xb0>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	4a1c      	ldr	r2, [pc, #112]	@ (800a0e0 <TIM_OC2_SetConfig+0x104>)
 800a070:	4293      	cmp	r3, r2
 800a072:	d00b      	beq.n	800a08c <TIM_OC2_SetConfig+0xb0>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	4a1b      	ldr	r2, [pc, #108]	@ (800a0e4 <TIM_OC2_SetConfig+0x108>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d007      	beq.n	800a08c <TIM_OC2_SetConfig+0xb0>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	4a1a      	ldr	r2, [pc, #104]	@ (800a0e8 <TIM_OC2_SetConfig+0x10c>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d003      	beq.n	800a08c <TIM_OC2_SetConfig+0xb0>
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	4a19      	ldr	r2, [pc, #100]	@ (800a0ec <TIM_OC2_SetConfig+0x110>)
 800a088:	4293      	cmp	r3, r2
 800a08a:	d113      	bne.n	800a0b4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a08c:	693b      	ldr	r3, [r7, #16]
 800a08e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a092:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a09a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	695b      	ldr	r3, [r3, #20]
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	693a      	ldr	r2, [r7, #16]
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	699b      	ldr	r3, [r3, #24]
 800a0ac:	009b      	lsls	r3, r3, #2
 800a0ae:	693a      	ldr	r2, [r7, #16]
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	693a      	ldr	r2, [r7, #16]
 800a0b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	68fa      	ldr	r2, [r7, #12]
 800a0be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	685a      	ldr	r2, [r3, #4]
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	697a      	ldr	r2, [r7, #20]
 800a0cc:	621a      	str	r2, [r3, #32]
}
 800a0ce:	bf00      	nop
 800a0d0:	371c      	adds	r7, #28
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d8:	4770      	bx	lr
 800a0da:	bf00      	nop
 800a0dc:	40012c00 	.word	0x40012c00
 800a0e0:	40013400 	.word	0x40013400
 800a0e4:	40014000 	.word	0x40014000
 800a0e8:	40014400 	.word	0x40014400
 800a0ec:	40014800 	.word	0x40014800

0800a0f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b087      	sub	sp, #28
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
 800a0f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6a1b      	ldr	r3, [r3, #32]
 800a0fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6a1b      	ldr	r3, [r3, #32]
 800a104:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	69db      	ldr	r3, [r3, #28]
 800a116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a11e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f023 0303 	bic.w	r3, r3, #3
 800a12a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	68fa      	ldr	r2, [r7, #12]
 800a132:	4313      	orrs	r3, r2
 800a134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a13c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	689b      	ldr	r3, [r3, #8]
 800a142:	021b      	lsls	r3, r3, #8
 800a144:	697a      	ldr	r2, [r7, #20]
 800a146:	4313      	orrs	r3, r2
 800a148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	4a27      	ldr	r2, [pc, #156]	@ (800a1ec <TIM_OC3_SetConfig+0xfc>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d003      	beq.n	800a15a <TIM_OC3_SetConfig+0x6a>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	4a26      	ldr	r2, [pc, #152]	@ (800a1f0 <TIM_OC3_SetConfig+0x100>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d10d      	bne.n	800a176 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a160:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	68db      	ldr	r3, [r3, #12]
 800a166:	021b      	lsls	r3, r3, #8
 800a168:	697a      	ldr	r2, [r7, #20]
 800a16a:	4313      	orrs	r3, r2
 800a16c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a16e:	697b      	ldr	r3, [r7, #20]
 800a170:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	4a1c      	ldr	r2, [pc, #112]	@ (800a1ec <TIM_OC3_SetConfig+0xfc>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d00f      	beq.n	800a19e <TIM_OC3_SetConfig+0xae>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	4a1b      	ldr	r2, [pc, #108]	@ (800a1f0 <TIM_OC3_SetConfig+0x100>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d00b      	beq.n	800a19e <TIM_OC3_SetConfig+0xae>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	4a1a      	ldr	r2, [pc, #104]	@ (800a1f4 <TIM_OC3_SetConfig+0x104>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d007      	beq.n	800a19e <TIM_OC3_SetConfig+0xae>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	4a19      	ldr	r2, [pc, #100]	@ (800a1f8 <TIM_OC3_SetConfig+0x108>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d003      	beq.n	800a19e <TIM_OC3_SetConfig+0xae>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	4a18      	ldr	r2, [pc, #96]	@ (800a1fc <TIM_OC3_SetConfig+0x10c>)
 800a19a:	4293      	cmp	r3, r2
 800a19c:	d113      	bne.n	800a1c6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a1a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a1a6:	693b      	ldr	r3, [r7, #16]
 800a1a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a1ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	695b      	ldr	r3, [r3, #20]
 800a1b2:	011b      	lsls	r3, r3, #4
 800a1b4:	693a      	ldr	r2, [r7, #16]
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	699b      	ldr	r3, [r3, #24]
 800a1be:	011b      	lsls	r3, r3, #4
 800a1c0:	693a      	ldr	r2, [r7, #16]
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	693a      	ldr	r2, [r7, #16]
 800a1ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	68fa      	ldr	r2, [r7, #12]
 800a1d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	685a      	ldr	r2, [r3, #4]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	697a      	ldr	r2, [r7, #20]
 800a1de:	621a      	str	r2, [r3, #32]
}
 800a1e0:	bf00      	nop
 800a1e2:	371c      	adds	r7, #28
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ea:	4770      	bx	lr
 800a1ec:	40012c00 	.word	0x40012c00
 800a1f0:	40013400 	.word	0x40013400
 800a1f4:	40014000 	.word	0x40014000
 800a1f8:	40014400 	.word	0x40014400
 800a1fc:	40014800 	.word	0x40014800

0800a200 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a200:	b480      	push	{r7}
 800a202:	b087      	sub	sp, #28
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6a1b      	ldr	r3, [r3, #32]
 800a20e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6a1b      	ldr	r3, [r3, #32]
 800a214:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	685b      	ldr	r3, [r3, #4]
 800a220:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	69db      	ldr	r3, [r3, #28]
 800a226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a22e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a23a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	021b      	lsls	r3, r3, #8
 800a242:	68fa      	ldr	r2, [r7, #12]
 800a244:	4313      	orrs	r3, r2
 800a246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a24e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	689b      	ldr	r3, [r3, #8]
 800a254:	031b      	lsls	r3, r3, #12
 800a256:	693a      	ldr	r2, [r7, #16]
 800a258:	4313      	orrs	r3, r2
 800a25a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	4a18      	ldr	r2, [pc, #96]	@ (800a2c0 <TIM_OC4_SetConfig+0xc0>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d00f      	beq.n	800a284 <TIM_OC4_SetConfig+0x84>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	4a17      	ldr	r2, [pc, #92]	@ (800a2c4 <TIM_OC4_SetConfig+0xc4>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d00b      	beq.n	800a284 <TIM_OC4_SetConfig+0x84>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	4a16      	ldr	r2, [pc, #88]	@ (800a2c8 <TIM_OC4_SetConfig+0xc8>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d007      	beq.n	800a284 <TIM_OC4_SetConfig+0x84>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	4a15      	ldr	r2, [pc, #84]	@ (800a2cc <TIM_OC4_SetConfig+0xcc>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d003      	beq.n	800a284 <TIM_OC4_SetConfig+0x84>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	4a14      	ldr	r2, [pc, #80]	@ (800a2d0 <TIM_OC4_SetConfig+0xd0>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d109      	bne.n	800a298 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a284:	697b      	ldr	r3, [r7, #20]
 800a286:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a28a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	695b      	ldr	r3, [r3, #20]
 800a290:	019b      	lsls	r3, r3, #6
 800a292:	697a      	ldr	r2, [r7, #20]
 800a294:	4313      	orrs	r3, r2
 800a296:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	697a      	ldr	r2, [r7, #20]
 800a29c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	68fa      	ldr	r2, [r7, #12]
 800a2a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	685a      	ldr	r2, [r3, #4]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	693a      	ldr	r2, [r7, #16]
 800a2b0:	621a      	str	r2, [r3, #32]
}
 800a2b2:	bf00      	nop
 800a2b4:	371c      	adds	r7, #28
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr
 800a2be:	bf00      	nop
 800a2c0:	40012c00 	.word	0x40012c00
 800a2c4:	40013400 	.word	0x40013400
 800a2c8:	40014000 	.word	0x40014000
 800a2cc:	40014400 	.word	0x40014400
 800a2d0:	40014800 	.word	0x40014800

0800a2d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b087      	sub	sp, #28
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6a1b      	ldr	r3, [r3, #32]
 800a2e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	6a1b      	ldr	r3, [r3, #32]
 800a2e8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	685b      	ldr	r3, [r3, #4]
 800a2f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a302:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a306:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68fa      	ldr	r2, [r7, #12]
 800a30e:	4313      	orrs	r3, r2
 800a310:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a318:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	041b      	lsls	r3, r3, #16
 800a320:	693a      	ldr	r2, [r7, #16]
 800a322:	4313      	orrs	r3, r2
 800a324:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	4a17      	ldr	r2, [pc, #92]	@ (800a388 <TIM_OC5_SetConfig+0xb4>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d00f      	beq.n	800a34e <TIM_OC5_SetConfig+0x7a>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a16      	ldr	r2, [pc, #88]	@ (800a38c <TIM_OC5_SetConfig+0xb8>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d00b      	beq.n	800a34e <TIM_OC5_SetConfig+0x7a>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a15      	ldr	r2, [pc, #84]	@ (800a390 <TIM_OC5_SetConfig+0xbc>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d007      	beq.n	800a34e <TIM_OC5_SetConfig+0x7a>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a14      	ldr	r2, [pc, #80]	@ (800a394 <TIM_OC5_SetConfig+0xc0>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d003      	beq.n	800a34e <TIM_OC5_SetConfig+0x7a>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4a13      	ldr	r2, [pc, #76]	@ (800a398 <TIM_OC5_SetConfig+0xc4>)
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d109      	bne.n	800a362 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a354:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	695b      	ldr	r3, [r3, #20]
 800a35a:	021b      	lsls	r3, r3, #8
 800a35c:	697a      	ldr	r2, [r7, #20]
 800a35e:	4313      	orrs	r3, r2
 800a360:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	697a      	ldr	r2, [r7, #20]
 800a366:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	68fa      	ldr	r2, [r7, #12]
 800a36c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	685a      	ldr	r2, [r3, #4]
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	693a      	ldr	r2, [r7, #16]
 800a37a:	621a      	str	r2, [r3, #32]
}
 800a37c:	bf00      	nop
 800a37e:	371c      	adds	r7, #28
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr
 800a388:	40012c00 	.word	0x40012c00
 800a38c:	40013400 	.word	0x40013400
 800a390:	40014000 	.word	0x40014000
 800a394:	40014400 	.word	0x40014400
 800a398:	40014800 	.word	0x40014800

0800a39c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b087      	sub	sp, #28
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
 800a3a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6a1b      	ldr	r3, [r3, #32]
 800a3aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6a1b      	ldr	r3, [r3, #32]
 800a3b0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a3ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a3ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	021b      	lsls	r3, r3, #8
 800a3d6:	68fa      	ldr	r2, [r7, #12]
 800a3d8:	4313      	orrs	r3, r2
 800a3da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a3dc:	693b      	ldr	r3, [r7, #16]
 800a3de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a3e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	689b      	ldr	r3, [r3, #8]
 800a3e8:	051b      	lsls	r3, r3, #20
 800a3ea:	693a      	ldr	r2, [r7, #16]
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	4a18      	ldr	r2, [pc, #96]	@ (800a454 <TIM_OC6_SetConfig+0xb8>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d00f      	beq.n	800a418 <TIM_OC6_SetConfig+0x7c>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	4a17      	ldr	r2, [pc, #92]	@ (800a458 <TIM_OC6_SetConfig+0xbc>)
 800a3fc:	4293      	cmp	r3, r2
 800a3fe:	d00b      	beq.n	800a418 <TIM_OC6_SetConfig+0x7c>
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	4a16      	ldr	r2, [pc, #88]	@ (800a45c <TIM_OC6_SetConfig+0xc0>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d007      	beq.n	800a418 <TIM_OC6_SetConfig+0x7c>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	4a15      	ldr	r2, [pc, #84]	@ (800a460 <TIM_OC6_SetConfig+0xc4>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d003      	beq.n	800a418 <TIM_OC6_SetConfig+0x7c>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	4a14      	ldr	r2, [pc, #80]	@ (800a464 <TIM_OC6_SetConfig+0xc8>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d109      	bne.n	800a42c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a41e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	695b      	ldr	r3, [r3, #20]
 800a424:	029b      	lsls	r3, r3, #10
 800a426:	697a      	ldr	r2, [r7, #20]
 800a428:	4313      	orrs	r3, r2
 800a42a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	697a      	ldr	r2, [r7, #20]
 800a430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	68fa      	ldr	r2, [r7, #12]
 800a436:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	685a      	ldr	r2, [r3, #4]
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	693a      	ldr	r2, [r7, #16]
 800a444:	621a      	str	r2, [r3, #32]
}
 800a446:	bf00      	nop
 800a448:	371c      	adds	r7, #28
 800a44a:	46bd      	mov	sp, r7
 800a44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a450:	4770      	bx	lr
 800a452:	bf00      	nop
 800a454:	40012c00 	.word	0x40012c00
 800a458:	40013400 	.word	0x40013400
 800a45c:	40014000 	.word	0x40014000
 800a460:	40014400 	.word	0x40014400
 800a464:	40014800 	.word	0x40014800

0800a468 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a468:	b480      	push	{r7}
 800a46a:	b087      	sub	sp, #28
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	60f8      	str	r0, [r7, #12]
 800a470:	60b9      	str	r1, [r7, #8]
 800a472:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6a1b      	ldr	r3, [r3, #32]
 800a478:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	6a1b      	ldr	r3, [r3, #32]
 800a47e:	f023 0201 	bic.w	r2, r3, #1
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	699b      	ldr	r3, [r3, #24]
 800a48a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a492:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	011b      	lsls	r3, r3, #4
 800a498:	693a      	ldr	r2, [r7, #16]
 800a49a:	4313      	orrs	r3, r2
 800a49c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	f023 030a 	bic.w	r3, r3, #10
 800a4a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a4a6:	697a      	ldr	r2, [r7, #20]
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	4313      	orrs	r3, r2
 800a4ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	693a      	ldr	r2, [r7, #16]
 800a4b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	697a      	ldr	r2, [r7, #20]
 800a4b8:	621a      	str	r2, [r3, #32]
}
 800a4ba:	bf00      	nop
 800a4bc:	371c      	adds	r7, #28
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c4:	4770      	bx	lr

0800a4c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a4c6:	b480      	push	{r7}
 800a4c8:	b087      	sub	sp, #28
 800a4ca:	af00      	add	r7, sp, #0
 800a4cc:	60f8      	str	r0, [r7, #12]
 800a4ce:	60b9      	str	r1, [r7, #8]
 800a4d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	6a1b      	ldr	r3, [r3, #32]
 800a4d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6a1b      	ldr	r3, [r3, #32]
 800a4dc:	f023 0210 	bic.w	r2, r3, #16
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	699b      	ldr	r3, [r3, #24]
 800a4e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a4f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	031b      	lsls	r3, r3, #12
 800a4f6:	693a      	ldr	r2, [r7, #16]
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a4fc:	697b      	ldr	r3, [r7, #20]
 800a4fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a502:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	011b      	lsls	r3, r3, #4
 800a508:	697a      	ldr	r2, [r7, #20]
 800a50a:	4313      	orrs	r3, r2
 800a50c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	693a      	ldr	r2, [r7, #16]
 800a512:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	697a      	ldr	r2, [r7, #20]
 800a518:	621a      	str	r2, [r3, #32]
}
 800a51a:	bf00      	nop
 800a51c:	371c      	adds	r7, #28
 800a51e:	46bd      	mov	sp, r7
 800a520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a524:	4770      	bx	lr

0800a526 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a526:	b480      	push	{r7}
 800a528:	b085      	sub	sp, #20
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	6078      	str	r0, [r7, #4]
 800a52e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	689b      	ldr	r3, [r3, #8]
 800a534:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a53c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a53e:	683a      	ldr	r2, [r7, #0]
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	4313      	orrs	r3, r2
 800a544:	f043 0307 	orr.w	r3, r3, #7
 800a548:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	68fa      	ldr	r2, [r7, #12]
 800a54e:	609a      	str	r2, [r3, #8]
}
 800a550:	bf00      	nop
 800a552:	3714      	adds	r7, #20
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr

0800a55c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b087      	sub	sp, #28
 800a560:	af00      	add	r7, sp, #0
 800a562:	60f8      	str	r0, [r7, #12]
 800a564:	60b9      	str	r1, [r7, #8]
 800a566:	607a      	str	r2, [r7, #4]
 800a568:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a576:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	021a      	lsls	r2, r3, #8
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	431a      	orrs	r2, r3
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	4313      	orrs	r3, r2
 800a584:	697a      	ldr	r2, [r7, #20]
 800a586:	4313      	orrs	r3, r2
 800a588:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	697a      	ldr	r2, [r7, #20]
 800a58e:	609a      	str	r2, [r3, #8]
}
 800a590:	bf00      	nop
 800a592:	371c      	adds	r7, #28
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b085      	sub	sp, #20
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	d101      	bne.n	800a5b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a5b0:	2302      	movs	r3, #2
 800a5b2:	e068      	b.n	800a686 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2202      	movs	r2, #2
 800a5c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	685b      	ldr	r3, [r3, #4]
 800a5ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	689b      	ldr	r3, [r3, #8]
 800a5d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	4a2e      	ldr	r2, [pc, #184]	@ (800a694 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d004      	beq.n	800a5e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	4a2d      	ldr	r2, [pc, #180]	@ (800a698 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d108      	bne.n	800a5fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a5ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	68fa      	ldr	r2, [r7, #12]
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a600:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	68fa      	ldr	r2, [r7, #12]
 800a608:	4313      	orrs	r3, r2
 800a60a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	68fa      	ldr	r2, [r7, #12]
 800a612:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4a1e      	ldr	r2, [pc, #120]	@ (800a694 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d01d      	beq.n	800a65a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a626:	d018      	beq.n	800a65a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	4a1b      	ldr	r2, [pc, #108]	@ (800a69c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d013      	beq.n	800a65a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	4a1a      	ldr	r2, [pc, #104]	@ (800a6a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a638:	4293      	cmp	r3, r2
 800a63a:	d00e      	beq.n	800a65a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a18      	ldr	r2, [pc, #96]	@ (800a6a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a642:	4293      	cmp	r3, r2
 800a644:	d009      	beq.n	800a65a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4a13      	ldr	r2, [pc, #76]	@ (800a698 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d004      	beq.n	800a65a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4a14      	ldr	r2, [pc, #80]	@ (800a6a8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d10c      	bne.n	800a674 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a660:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	689b      	ldr	r3, [r3, #8]
 800a666:	68ba      	ldr	r2, [r7, #8]
 800a668:	4313      	orrs	r3, r2
 800a66a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	68ba      	ldr	r2, [r7, #8]
 800a672:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2201      	movs	r2, #1
 800a678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a684:	2300      	movs	r3, #0
}
 800a686:	4618      	mov	r0, r3
 800a688:	3714      	adds	r7, #20
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr
 800a692:	bf00      	nop
 800a694:	40012c00 	.word	0x40012c00
 800a698:	40013400 	.word	0x40013400
 800a69c:	40000400 	.word	0x40000400
 800a6a0:	40000800 	.word	0x40000800
 800a6a4:	40000c00 	.word	0x40000c00
 800a6a8:	40014000 	.word	0x40014000

0800a6ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b085      	sub	sp, #20
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
 800a6b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a6c0:	2b01      	cmp	r3, #1
 800a6c2:	d101      	bne.n	800a6c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a6c4:	2302      	movs	r3, #2
 800a6c6:	e065      	b.n	800a794 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2201      	movs	r2, #1
 800a6cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	68db      	ldr	r3, [r3, #12]
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	689b      	ldr	r3, [r3, #8]
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	685b      	ldr	r3, [r3, #4]
 800a6f6:	4313      	orrs	r3, r2
 800a6f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4313      	orrs	r3, r2
 800a706:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	691b      	ldr	r3, [r3, #16]
 800a712:	4313      	orrs	r3, r2
 800a714:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	695b      	ldr	r3, [r3, #20]
 800a720:	4313      	orrs	r3, r2
 800a722:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a72e:	4313      	orrs	r3, r2
 800a730:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	699b      	ldr	r3, [r3, #24]
 800a73c:	041b      	lsls	r3, r3, #16
 800a73e:	4313      	orrs	r3, r2
 800a740:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a16      	ldr	r2, [pc, #88]	@ (800a7a0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a748:	4293      	cmp	r3, r2
 800a74a:	d004      	beq.n	800a756 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4a14      	ldr	r2, [pc, #80]	@ (800a7a4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d115      	bne.n	800a782 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a760:	051b      	lsls	r3, r3, #20
 800a762:	4313      	orrs	r3, r2
 800a764:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	69db      	ldr	r3, [r3, #28]
 800a770:	4313      	orrs	r3, r2
 800a772:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	6a1b      	ldr	r3, [r3, #32]
 800a77e:	4313      	orrs	r3, r2
 800a780:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	68fa      	ldr	r2, [r7, #12]
 800a788:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a792:	2300      	movs	r3, #0
}
 800a794:	4618      	mov	r0, r3
 800a796:	3714      	adds	r7, #20
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr
 800a7a0:	40012c00 	.word	0x40012c00
 800a7a4:	40013400 	.word	0x40013400

0800a7a8 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b08b      	sub	sp, #44	@ 0x2c
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	60f8      	str	r0, [r7, #12]
 800a7b0:	60b9      	str	r1, [r7, #8]
 800a7b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#else
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));
#endif /* DFSDM1_Channel0 */

  /* Check input state */
  __HAL_LOCK(htim);
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	d101      	bne.n	800a7c8 <HAL_TIMEx_ConfigBreakInput+0x20>
 800a7c4:	2302      	movs	r3, #2
 800a7c6:	e0af      	b.n	800a928 <HAL_TIMEx_ConfigBreakInput+0x180>
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	3b01      	subs	r3, #1
 800a7d6:	2b07      	cmp	r3, #7
 800a7d8:	d83a      	bhi.n	800a850 <HAL_TIMEx_ConfigBreakInput+0xa8>
 800a7da:	a201      	add	r2, pc, #4	@ (adr r2, 800a7e0 <HAL_TIMEx_ConfigBreakInput+0x38>)
 800a7dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7e0:	0800a801 	.word	0x0800a801
 800a7e4:	0800a815 	.word	0x0800a815
 800a7e8:	0800a851 	.word	0x0800a851
 800a7ec:	0800a829 	.word	0x0800a829
 800a7f0:	0800a851 	.word	0x0800a851
 800a7f4:	0800a851 	.word	0x0800a851
 800a7f8:	0800a851 	.word	0x0800a851
 800a7fc:	0800a83d 	.word	0x0800a83d
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_OR2_BKINE;
 800a800:	2301      	movs	r3, #1
 800a802:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKINE_Pos;
 800a804:	2300      	movs	r3, #0
 800a806:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKINP;
 800a808:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a80c:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKINP_Pos;
 800a80e:	2309      	movs	r3, #9
 800a810:	613b      	str	r3, [r7, #16]
      break;
 800a812:	e026      	b.n	800a862 <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP1E;
 800a814:	2302      	movs	r3, #2
 800a816:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP1E_Pos;
 800a818:	2301      	movs	r3, #1
 800a81a:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP1P;
 800a81c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a820:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP1P_Pos;
 800a822:	230a      	movs	r3, #10
 800a824:	613b      	str	r3, [r7, #16]
      break;
 800a826:	e01c      	b.n	800a862 <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP2E;
 800a828:	2304      	movs	r3, #4
 800a82a:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP2E_Pos;
 800a82c:	2302      	movs	r3, #2
 800a82e:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP2P;
 800a830:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a834:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP2P_Pos;
 800a836:	230b      	movs	r3, #11
 800a838:	613b      	str	r3, [r7, #16]
      break;
 800a83a:	e012      	b.n	800a862 <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#if defined(DFSDM1_Channel0)
    case TIM_BREAKINPUTSOURCE_DFSDM1:
    {
      bkin_enable_mask = TIM1_OR2_BKDF1BK0E;
 800a83c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a840:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKDF1BK0E_Pos;
 800a842:	2308      	movs	r3, #8
 800a844:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = 0U;
 800a846:	2300      	movs	r3, #0
 800a848:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800a84a:	2300      	movs	r3, #0
 800a84c:	613b      	str	r3, [r7, #16]
      break;
 800a84e:	e008      	b.n	800a862 <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#endif /* DFSDM1_Channel0 */

    default:
    {
      bkin_enable_mask = 0U;
 800a850:	2300      	movs	r3, #0
 800a852:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = 0U;
 800a854:	2300      	movs	r3, #0
 800a856:	61bb      	str	r3, [r7, #24]
      bkin_enable_bitpos = 0U;
 800a858:	2300      	movs	r3, #0
 800a85a:	617b      	str	r3, [r7, #20]
      bkin_polarity_bitpos = 0U;
 800a85c:	2300      	movs	r3, #0
 800a85e:	613b      	str	r3, [r7, #16]
      break;
 800a860:	bf00      	nop
    }
  }

  switch (BreakInput)
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	2b01      	cmp	r3, #1
 800a866:	d003      	beq.n	800a870 <HAL_TIMEx_ConfigBreakInput+0xc8>
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	2b02      	cmp	r3, #2
 800a86c:	d029      	beq.n	800a8c2 <HAL_TIMEx_ConfigBreakInput+0x11a>
 800a86e:	e051      	b.n	800a914 <HAL_TIMEx_ConfigBreakInput+0x16c>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_OR2 register value */
      tmporx = htim->Instance->OR2;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a876:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800a878:	69fb      	ldr	r3, [r7, #28]
 800a87a:	43db      	mvns	r3, r3
 800a87c:	6a3a      	ldr	r2, [r7, #32]
 800a87e:	4013      	ands	r3, r2
 800a880:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	685a      	ldr	r2, [r3, #4]
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	409a      	lsls	r2, r3
 800a88a:	69fb      	ldr	r3, [r7, #28]
 800a88c:	4013      	ands	r3, r2
 800a88e:	6a3a      	ldr	r2, [r7, #32]
 800a890:	4313      	orrs	r3, r2
 800a892:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	2b08      	cmp	r3, #8
 800a89a:	d00d      	beq.n	800a8b8 <HAL_TIMEx_ConfigBreakInput+0x110>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 800a89c:	69bb      	ldr	r3, [r7, #24]
 800a89e:	43db      	mvns	r3, r3
 800a8a0:	6a3a      	ldr	r2, [r7, #32]
 800a8a2:	4013      	ands	r3, r2
 800a8a4:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	689a      	ldr	r2, [r3, #8]
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	409a      	lsls	r2, r3
 800a8ae:	69bb      	ldr	r3, [r7, #24]
 800a8b0:	4013      	ands	r3, r2
 800a8b2:	6a3a      	ldr	r2, [r7, #32]
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR2 */
      htim->Instance->OR2 = tmporx;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	6a3a      	ldr	r2, [r7, #32]
 800a8be:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800a8c0:	e02c      	b.n	800a91c <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_OR3 register value */
      tmporx = htim->Instance->OR3;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a8c8:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800a8ca:	69fb      	ldr	r3, [r7, #28]
 800a8cc:	43db      	mvns	r3, r3
 800a8ce:	6a3a      	ldr	r2, [r7, #32]
 800a8d0:	4013      	ands	r3, r2
 800a8d2:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	685a      	ldr	r2, [r3, #4]
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	409a      	lsls	r2, r3
 800a8dc:	69fb      	ldr	r3, [r7, #28]
 800a8de:	4013      	ands	r3, r2
 800a8e0:	6a3a      	ldr	r2, [r7, #32]
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	2b08      	cmp	r3, #8
 800a8ec:	d00d      	beq.n	800a90a <HAL_TIMEx_ConfigBreakInput+0x162>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 800a8ee:	69bb      	ldr	r3, [r7, #24]
 800a8f0:	43db      	mvns	r3, r3
 800a8f2:	6a3a      	ldr	r2, [r7, #32]
 800a8f4:	4013      	ands	r3, r2
 800a8f6:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	689a      	ldr	r2, [r3, #8]
 800a8fc:	693b      	ldr	r3, [r7, #16]
 800a8fe:	409a      	lsls	r2, r3
 800a900:	69bb      	ldr	r3, [r7, #24]
 800a902:	4013      	ands	r3, r2
 800a904:	6a3a      	ldr	r2, [r7, #32]
 800a906:	4313      	orrs	r3, r2
 800a908:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR3 */
      htim->Instance->OR3 = tmporx;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	6a3a      	ldr	r2, [r7, #32]
 800a910:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 800a912:	e003      	b.n	800a91c <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    default:
      status = HAL_ERROR;
 800a914:	2301      	movs	r3, #1
 800a916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800a91a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	2200      	movs	r2, #0
 800a920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a924:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a928:	4618      	mov	r0, r3
 800a92a:	372c      	adds	r7, #44	@ 0x2c
 800a92c:	46bd      	mov	sp, r7
 800a92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a932:	4770      	bx	lr

0800a934 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a934:	b480      	push	{r7}
 800a936:	b083      	sub	sp, #12
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a93c:	bf00      	nop
 800a93e:	370c      	adds	r7, #12
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr

0800a948 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a948:	b480      	push	{r7}
 800a94a:	b083      	sub	sp, #12
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a950:	bf00      	nop
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr

0800a95c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a95c:	b480      	push	{r7}
 800a95e:	b083      	sub	sp, #12
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a964:	bf00      	nop
 800a966:	370c      	adds	r7, #12
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b082      	sub	sp, #8
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d101      	bne.n	800a982 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a97e:	2301      	movs	r3, #1
 800a980:	e042      	b.n	800aa08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d106      	bne.n	800a99a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2200      	movs	r2, #0
 800a990:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f7f8 f9f5 	bl	8002d84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2224      	movs	r2, #36	@ 0x24
 800a99e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	681a      	ldr	r2, [r3, #0]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f022 0201 	bic.w	r2, r2, #1
 800a9b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d002      	beq.n	800a9c0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f000 ff42 	bl	800b844 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	f000 fc43 	bl	800b24c <UART_SetConfig>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	d101      	bne.n	800a9d0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	e01b      	b.n	800aa08 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	685a      	ldr	r2, [r3, #4]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a9de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	689a      	ldr	r2, [r3, #8]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a9ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f042 0201 	orr.w	r2, r2, #1
 800a9fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f000 ffc1 	bl	800b988 <UART_CheckIdleState>
 800aa06:	4603      	mov	r3, r0
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	3708      	adds	r7, #8
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	bd80      	pop	{r7, pc}

0800aa10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b08a      	sub	sp, #40	@ 0x28
 800aa14:	af02      	add	r7, sp, #8
 800aa16:	60f8      	str	r0, [r7, #12]
 800aa18:	60b9      	str	r1, [r7, #8]
 800aa1a:	603b      	str	r3, [r7, #0]
 800aa1c:	4613      	mov	r3, r2
 800aa1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa26:	2b20      	cmp	r3, #32
 800aa28:	d17b      	bne.n	800ab22 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d002      	beq.n	800aa36 <HAL_UART_Transmit+0x26>
 800aa30:	88fb      	ldrh	r3, [r7, #6]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d101      	bne.n	800aa3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800aa36:	2301      	movs	r3, #1
 800aa38:	e074      	b.n	800ab24 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	2221      	movs	r2, #33	@ 0x21
 800aa46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800aa4a:	f7f8 ff55 	bl	80038f8 <HAL_GetTick>
 800aa4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	88fa      	ldrh	r2, [r7, #6]
 800aa54:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	88fa      	ldrh	r2, [r7, #6]
 800aa5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aa68:	d108      	bne.n	800aa7c <HAL_UART_Transmit+0x6c>
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d104      	bne.n	800aa7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800aa72:	2300      	movs	r3, #0
 800aa74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	61bb      	str	r3, [r7, #24]
 800aa7a:	e003      	b.n	800aa84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800aa80:	2300      	movs	r3, #0
 800aa82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800aa84:	e030      	b.n	800aae8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	9300      	str	r3, [sp, #0]
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	2180      	movs	r1, #128	@ 0x80
 800aa90:	68f8      	ldr	r0, [r7, #12]
 800aa92:	f001 f823 	bl	800badc <UART_WaitOnFlagUntilTimeout>
 800aa96:	4603      	mov	r3, r0
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d005      	beq.n	800aaa8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	2220      	movs	r2, #32
 800aaa0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800aaa4:	2303      	movs	r3, #3
 800aaa6:	e03d      	b.n	800ab24 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800aaa8:	69fb      	ldr	r3, [r7, #28]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d10b      	bne.n	800aac6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aaae:	69bb      	ldr	r3, [r7, #24]
 800aab0:	881a      	ldrh	r2, [r3, #0]
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aaba:	b292      	uxth	r2, r2
 800aabc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800aabe:	69bb      	ldr	r3, [r7, #24]
 800aac0:	3302      	adds	r3, #2
 800aac2:	61bb      	str	r3, [r7, #24]
 800aac4:	e007      	b.n	800aad6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800aac6:	69fb      	ldr	r3, [r7, #28]
 800aac8:	781a      	ldrb	r2, [r3, #0]
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800aad0:	69fb      	ldr	r3, [r7, #28]
 800aad2:	3301      	adds	r3, #1
 800aad4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aadc:	b29b      	uxth	r3, r3
 800aade:	3b01      	subs	r3, #1
 800aae0:	b29a      	uxth	r2, r3
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aaee:	b29b      	uxth	r3, r3
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d1c8      	bne.n	800aa86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	9300      	str	r3, [sp, #0]
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	2200      	movs	r2, #0
 800aafc:	2140      	movs	r1, #64	@ 0x40
 800aafe:	68f8      	ldr	r0, [r7, #12]
 800ab00:	f000 ffec 	bl	800badc <UART_WaitOnFlagUntilTimeout>
 800ab04:	4603      	mov	r3, r0
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d005      	beq.n	800ab16 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	2220      	movs	r2, #32
 800ab0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ab12:	2303      	movs	r3, #3
 800ab14:	e006      	b.n	800ab24 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2220      	movs	r2, #32
 800ab1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	e000      	b.n	800ab24 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ab22:	2302      	movs	r3, #2
  }
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3720      	adds	r7, #32
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}

0800ab2c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b08a      	sub	sp, #40	@ 0x28
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	60f8      	str	r0, [r7, #12]
 800ab34:	60b9      	str	r1, [r7, #8]
 800ab36:	4613      	mov	r3, r2
 800ab38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ab40:	2b20      	cmp	r3, #32
 800ab42:	d137      	bne.n	800abb4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d002      	beq.n	800ab50 <HAL_UART_Receive_IT+0x24>
 800ab4a:	88fb      	ldrh	r3, [r7, #6]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d101      	bne.n	800ab54 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800ab50:	2301      	movs	r3, #1
 800ab52:	e030      	b.n	800abb6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2200      	movs	r2, #0
 800ab58:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	4a18      	ldr	r2, [pc, #96]	@ (800abc0 <HAL_UART_Receive_IT+0x94>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d01f      	beq.n	800aba4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d018      	beq.n	800aba4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	e853 3f00 	ldrex	r3, [r3]
 800ab7e:	613b      	str	r3, [r7, #16]
   return(result);
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ab86:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab90:	623b      	str	r3, [r7, #32]
 800ab92:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab94:	69f9      	ldr	r1, [r7, #28]
 800ab96:	6a3a      	ldr	r2, [r7, #32]
 800ab98:	e841 2300 	strex	r3, r2, [r1]
 800ab9c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab9e:	69bb      	ldr	r3, [r7, #24]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d1e6      	bne.n	800ab72 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aba4:	88fb      	ldrh	r3, [r7, #6]
 800aba6:	461a      	mov	r2, r3
 800aba8:	68b9      	ldr	r1, [r7, #8]
 800abaa:	68f8      	ldr	r0, [r7, #12]
 800abac:	f000 fffe 	bl	800bbac <UART_Start_Receive_IT>
 800abb0:	4603      	mov	r3, r0
 800abb2:	e000      	b.n	800abb6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800abb4:	2302      	movs	r3, #2
  }
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3728      	adds	r7, #40	@ 0x28
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
 800abbe:	bf00      	nop
 800abc0:	40008000 	.word	0x40008000

0800abc4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b0ba      	sub	sp, #232	@ 0xe8
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	69db      	ldr	r3, [r3, #28]
 800abd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800abea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800abee:	f640 030f 	movw	r3, #2063	@ 0x80f
 800abf2:	4013      	ands	r3, r2
 800abf4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800abf8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d11b      	bne.n	800ac38 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ac00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac04:	f003 0320 	and.w	r3, r3, #32
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d015      	beq.n	800ac38 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ac0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac10:	f003 0320 	and.w	r3, r3, #32
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d105      	bne.n	800ac24 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ac18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d009      	beq.n	800ac38 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	f000 82e3 	beq.w	800b1f4 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	4798      	blx	r3
      }
      return;
 800ac36:	e2dd      	b.n	800b1f4 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 800ac38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	f000 8123 	beq.w	800ae88 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ac42:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ac46:	4b8d      	ldr	r3, [pc, #564]	@ (800ae7c <HAL_UART_IRQHandler+0x2b8>)
 800ac48:	4013      	ands	r3, r2
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d106      	bne.n	800ac5c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ac4e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ac52:	4b8b      	ldr	r3, [pc, #556]	@ (800ae80 <HAL_UART_IRQHandler+0x2bc>)
 800ac54:	4013      	ands	r3, r2
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	f000 8116 	beq.w	800ae88 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ac5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac60:	f003 0301 	and.w	r3, r3, #1
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d011      	beq.n	800ac8c <HAL_UART_IRQHandler+0xc8>
 800ac68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d00b      	beq.n	800ac8c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	2201      	movs	r2, #1
 800ac7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac82:	f043 0201 	orr.w	r2, r3, #1
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac90:	f003 0302 	and.w	r3, r3, #2
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d011      	beq.n	800acbc <HAL_UART_IRQHandler+0xf8>
 800ac98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac9c:	f003 0301 	and.w	r3, r3, #1
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d00b      	beq.n	800acbc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	2202      	movs	r2, #2
 800acaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acb2:	f043 0204 	orr.w	r2, r3, #4
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800acbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acc0:	f003 0304 	and.w	r3, r3, #4
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d011      	beq.n	800acec <HAL_UART_IRQHandler+0x128>
 800acc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800accc:	f003 0301 	and.w	r3, r3, #1
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d00b      	beq.n	800acec <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	2204      	movs	r2, #4
 800acda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ace2:	f043 0202 	orr.w	r2, r3, #2
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 800acec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acf0:	f003 0308 	and.w	r3, r3, #8
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d017      	beq.n	800ad28 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800acf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acfc:	f003 0320 	and.w	r3, r3, #32
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d105      	bne.n	800ad10 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ad04:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ad08:	4b5c      	ldr	r3, [pc, #368]	@ (800ae7c <HAL_UART_IRQHandler+0x2b8>)
 800ad0a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d00b      	beq.n	800ad28 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	2208      	movs	r2, #8
 800ad16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad1e:	f043 0208 	orr.w	r2, r3, #8
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ad28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d012      	beq.n	800ad5a <HAL_UART_IRQHandler+0x196>
 800ad34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d00c      	beq.n	800ad5a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ad48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad50:	f043 0220 	orr.w	r2, r3, #32
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	f000 8249 	beq.w	800b1f8 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ad66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad6a:	f003 0320 	and.w	r3, r3, #32
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d013      	beq.n	800ad9a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ad72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad76:	f003 0320 	and.w	r3, r3, #32
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d105      	bne.n	800ad8a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ad7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d007      	beq.n	800ad9a <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d003      	beq.n	800ad9a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ada0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	689b      	ldr	r3, [r3, #8]
 800adaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adae:	2b40      	cmp	r3, #64	@ 0x40
 800adb0:	d005      	beq.n	800adbe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800adb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800adb6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d054      	beq.n	800ae68 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f001 f816 	bl	800bdf0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	689b      	ldr	r3, [r3, #8]
 800adca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adce:	2b40      	cmp	r3, #64	@ 0x40
 800add0:	d146      	bne.n	800ae60 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	3308      	adds	r3, #8
 800add8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800addc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ade0:	e853 3f00 	ldrex	r3, [r3]
 800ade4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ade8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800adec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	3308      	adds	r3, #8
 800adfa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800adfe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ae02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ae0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ae0e:	e841 2300 	strex	r3, r2, [r1]
 800ae12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ae16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d1d9      	bne.n	800add2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d017      	beq.n	800ae58 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae2e:	4a15      	ldr	r2, [pc, #84]	@ (800ae84 <HAL_UART_IRQHandler+0x2c0>)
 800ae30:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f7f9 ff76 	bl	8004d2a <HAL_DMA_Abort_IT>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d019      	beq.n	800ae78 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae4c:	687a      	ldr	r2, [r7, #4]
 800ae4e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ae52:	4610      	mov	r0, r2
 800ae54:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae56:	e00f      	b.n	800ae78 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	f000 f9e1 	bl	800b220 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae5e:	e00b      	b.n	800ae78 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f000 f9dd 	bl	800b220 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae66:	e007      	b.n	800ae78 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f000 f9d9 	bl	800b220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2200      	movs	r2, #0
 800ae72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ae76:	e1bf      	b.n	800b1f8 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae78:	bf00      	nop
    return;
 800ae7a:	e1bd      	b.n	800b1f8 <HAL_UART_IRQHandler+0x634>
 800ae7c:	10000001 	.word	0x10000001
 800ae80:	04000120 	.word	0x04000120
 800ae84:	0800bebd 	.word	0x0800bebd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae8c:	2b01      	cmp	r3, #1
 800ae8e:	f040 8153 	bne.w	800b138 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ae92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae96:	f003 0310 	and.w	r3, r3, #16
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	f000 814c 	beq.w	800b138 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800aea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aea4:	f003 0310 	and.w	r3, r3, #16
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	f000 8145 	beq.w	800b138 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	2210      	movs	r2, #16
 800aeb4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	689b      	ldr	r3, [r3, #8]
 800aebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aec0:	2b40      	cmp	r3, #64	@ 0x40
 800aec2:	f040 80bb 	bne.w	800b03c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aed4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	f000 818f 	beq.w	800b1fc <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aee4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aee8:	429a      	cmp	r2, r3
 800aeea:	f080 8187 	bcs.w	800b1fc <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aef4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f003 0320 	and.w	r3, r3, #32
 800af06:	2b00      	cmp	r3, #0
 800af08:	f040 8087 	bne.w	800b01a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af18:	e853 3f00 	ldrex	r3, [r3]
 800af1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800af20:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800af24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	461a      	mov	r2, r3
 800af32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800af36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af3a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800af42:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800af46:	e841 2300 	strex	r3, r2, [r1]
 800af4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800af4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800af52:	2b00      	cmp	r3, #0
 800af54:	d1da      	bne.n	800af0c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	3308      	adds	r3, #8
 800af5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af60:	e853 3f00 	ldrex	r3, [r3]
 800af64:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800af66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af68:	f023 0301 	bic.w	r3, r3, #1
 800af6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	3308      	adds	r3, #8
 800af76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800af7a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800af7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af80:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800af82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800af86:	e841 2300 	strex	r3, r2, [r1]
 800af8a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800af8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d1e1      	bne.n	800af56 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	3308      	adds	r3, #8
 800af98:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800af9c:	e853 3f00 	ldrex	r3, [r3]
 800afa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800afa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800afa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	3308      	adds	r3, #8
 800afb2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800afb6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800afb8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800afbc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800afbe:	e841 2300 	strex	r3, r2, [r1]
 800afc2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800afc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d1e3      	bne.n	800af92 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	2220      	movs	r2, #32
 800afce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	2200      	movs	r2, #0
 800afd6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afe0:	e853 3f00 	ldrex	r3, [r3]
 800afe4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800afe6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800afe8:	f023 0310 	bic.w	r3, r3, #16
 800afec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	461a      	mov	r2, r3
 800aff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800affa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800affc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800affe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b000:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b002:	e841 2300 	strex	r3, r2, [r1]
 800b006:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b008:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d1e4      	bne.n	800afd8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b014:	4618      	mov	r0, r3
 800b016:	f7f9 fe2c 	bl	8004c72 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2202      	movs	r2, #2
 800b01e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	1ad3      	subs	r3, r2, r3
 800b030:	b29b      	uxth	r3, r3
 800b032:	4619      	mov	r1, r3
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	f000 f8fd 	bl	800b234 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b03a:	e0df      	b.n	800b1fc <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b048:	b29b      	uxth	r3, r3
 800b04a:	1ad3      	subs	r3, r2, r3
 800b04c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b056:	b29b      	uxth	r3, r3
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f000 80d1 	beq.w	800b200 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800b05e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b062:	2b00      	cmp	r3, #0
 800b064:	f000 80cc 	beq.w	800b200 <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b06e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b070:	e853 3f00 	ldrex	r3, [r3]
 800b074:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b078:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b07c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	461a      	mov	r2, r3
 800b086:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b08a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b08c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b08e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b090:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b092:	e841 2300 	strex	r3, r2, [r1]
 800b096:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b098:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d1e4      	bne.n	800b068 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	3308      	adds	r3, #8
 800b0a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a8:	e853 3f00 	ldrex	r3, [r3]
 800b0ac:	623b      	str	r3, [r7, #32]
   return(result);
 800b0ae:	6a3b      	ldr	r3, [r7, #32]
 800b0b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0b4:	f023 0301 	bic.w	r3, r3, #1
 800b0b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	3308      	adds	r3, #8
 800b0c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b0c6:	633a      	str	r2, [r7, #48]	@ 0x30
 800b0c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b0cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b0ce:	e841 2300 	strex	r3, r2, [r1]
 800b0d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b0d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d1e1      	bne.n	800b09e <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2220      	movs	r2, #32
 800b0de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	e853 3f00 	ldrex	r3, [r3]
 800b0fa:	60fb      	str	r3, [r7, #12]
   return(result);
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	f023 0310 	bic.w	r3, r3, #16
 800b102:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	461a      	mov	r2, r3
 800b10c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b110:	61fb      	str	r3, [r7, #28]
 800b112:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b114:	69b9      	ldr	r1, [r7, #24]
 800b116:	69fa      	ldr	r2, [r7, #28]
 800b118:	e841 2300 	strex	r3, r2, [r1]
 800b11c:	617b      	str	r3, [r7, #20]
   return(result);
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d1e4      	bne.n	800b0ee <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	2202      	movs	r2, #2
 800b128:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b12a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b12e:	4619      	mov	r1, r3
 800b130:	6878      	ldr	r0, [r7, #4]
 800b132:	f000 f87f 	bl	800b234 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b136:	e063      	b.n	800b200 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b13c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b140:	2b00      	cmp	r3, #0
 800b142:	d00e      	beq.n	800b162 <HAL_UART_IRQHandler+0x59e>
 800b144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b148:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d008      	beq.n	800b162 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b158:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f001 fc14 	bl	800c988 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b160:	e051      	b.n	800b206 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d014      	beq.n	800b198 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b16e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b176:	2b00      	cmp	r3, #0
 800b178:	d105      	bne.n	800b186 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b17a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b17e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b182:	2b00      	cmp	r3, #0
 800b184:	d008      	beq.n	800b198 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d03a      	beq.n	800b204 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	4798      	blx	r3
    }
    return;
 800b196:	e035      	b.n	800b204 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b19c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d009      	beq.n	800b1b8 <HAL_UART_IRQHandler+0x5f4>
 800b1a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d003      	beq.n	800b1b8 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 fe99 	bl	800bee8 <UART_EndTransmit_IT>
    return;
 800b1b6:	e026      	b.n	800b206 <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b1b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d009      	beq.n	800b1d8 <HAL_UART_IRQHandler+0x614>
 800b1c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1c8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d003      	beq.n	800b1d8 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b1d0:	6878      	ldr	r0, [r7, #4]
 800b1d2:	f001 fbed 	bl	800c9b0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b1d6:	e016      	b.n	800b206 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b1d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d010      	beq.n	800b206 <HAL_UART_IRQHandler+0x642>
 800b1e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	da0c      	bge.n	800b206 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f001 fbd5 	bl	800c99c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b1f2:	e008      	b.n	800b206 <HAL_UART_IRQHandler+0x642>
      return;
 800b1f4:	bf00      	nop
 800b1f6:	e006      	b.n	800b206 <HAL_UART_IRQHandler+0x642>
    return;
 800b1f8:	bf00      	nop
 800b1fa:	e004      	b.n	800b206 <HAL_UART_IRQHandler+0x642>
      return;
 800b1fc:	bf00      	nop
 800b1fe:	e002      	b.n	800b206 <HAL_UART_IRQHandler+0x642>
      return;
 800b200:	bf00      	nop
 800b202:	e000      	b.n	800b206 <HAL_UART_IRQHandler+0x642>
    return;
 800b204:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800b206:	37e8      	adds	r7, #232	@ 0xe8
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b20c:	b480      	push	{r7}
 800b20e:	b083      	sub	sp, #12
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b214:	bf00      	nop
 800b216:	370c      	adds	r7, #12
 800b218:	46bd      	mov	sp, r7
 800b21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21e:	4770      	bx	lr

0800b220 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b220:	b480      	push	{r7}
 800b222:	b083      	sub	sp, #12
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b228:	bf00      	nop
 800b22a:	370c      	adds	r7, #12
 800b22c:	46bd      	mov	sp, r7
 800b22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b232:	4770      	bx	lr

0800b234 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b234:	b480      	push	{r7}
 800b236:	b083      	sub	sp, #12
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	460b      	mov	r3, r1
 800b23e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b240:	bf00      	nop
 800b242:	370c      	adds	r7, #12
 800b244:	46bd      	mov	sp, r7
 800b246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24a:	4770      	bx	lr

0800b24c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b24c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b250:	b08c      	sub	sp, #48	@ 0x30
 800b252:	af00      	add	r7, sp, #0
 800b254:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b256:	2300      	movs	r3, #0
 800b258:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b25c:	697b      	ldr	r3, [r7, #20]
 800b25e:	689a      	ldr	r2, [r3, #8]
 800b260:	697b      	ldr	r3, [r7, #20]
 800b262:	691b      	ldr	r3, [r3, #16]
 800b264:	431a      	orrs	r2, r3
 800b266:	697b      	ldr	r3, [r7, #20]
 800b268:	695b      	ldr	r3, [r3, #20]
 800b26a:	431a      	orrs	r2, r3
 800b26c:	697b      	ldr	r3, [r7, #20]
 800b26e:	69db      	ldr	r3, [r3, #28]
 800b270:	4313      	orrs	r3, r2
 800b272:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	4baa      	ldr	r3, [pc, #680]	@ (800b524 <UART_SetConfig+0x2d8>)
 800b27c:	4013      	ands	r3, r2
 800b27e:	697a      	ldr	r2, [r7, #20]
 800b280:	6812      	ldr	r2, [r2, #0]
 800b282:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b284:	430b      	orrs	r3, r1
 800b286:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	685b      	ldr	r3, [r3, #4]
 800b28e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b292:	697b      	ldr	r3, [r7, #20]
 800b294:	68da      	ldr	r2, [r3, #12]
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	430a      	orrs	r2, r1
 800b29c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	699b      	ldr	r3, [r3, #24]
 800b2a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	4a9f      	ldr	r2, [pc, #636]	@ (800b528 <UART_SetConfig+0x2dc>)
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	d004      	beq.n	800b2b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	6a1b      	ldr	r3, [r3, #32]
 800b2b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b2b8:	697b      	ldr	r3, [r7, #20]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	689b      	ldr	r3, [r3, #8]
 800b2be:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800b2c2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800b2c6:	697a      	ldr	r2, [r7, #20]
 800b2c8:	6812      	ldr	r2, [r2, #0]
 800b2ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b2cc:	430b      	orrs	r3, r1
 800b2ce:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2d6:	f023 010f 	bic.w	r1, r3, #15
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	430a      	orrs	r2, r1
 800b2e4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	4a90      	ldr	r2, [pc, #576]	@ (800b52c <UART_SetConfig+0x2e0>)
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d125      	bne.n	800b33c <UART_SetConfig+0xf0>
 800b2f0:	4b8f      	ldr	r3, [pc, #572]	@ (800b530 <UART_SetConfig+0x2e4>)
 800b2f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2f6:	f003 0303 	and.w	r3, r3, #3
 800b2fa:	2b03      	cmp	r3, #3
 800b2fc:	d81a      	bhi.n	800b334 <UART_SetConfig+0xe8>
 800b2fe:	a201      	add	r2, pc, #4	@ (adr r2, 800b304 <UART_SetConfig+0xb8>)
 800b300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b304:	0800b315 	.word	0x0800b315
 800b308:	0800b325 	.word	0x0800b325
 800b30c:	0800b31d 	.word	0x0800b31d
 800b310:	0800b32d 	.word	0x0800b32d
 800b314:	2301      	movs	r3, #1
 800b316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b31a:	e116      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b31c:	2302      	movs	r3, #2
 800b31e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b322:	e112      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b324:	2304      	movs	r3, #4
 800b326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b32a:	e10e      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b32c:	2308      	movs	r3, #8
 800b32e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b332:	e10a      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b334:	2310      	movs	r3, #16
 800b336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b33a:	e106      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	4a7c      	ldr	r2, [pc, #496]	@ (800b534 <UART_SetConfig+0x2e8>)
 800b342:	4293      	cmp	r3, r2
 800b344:	d138      	bne.n	800b3b8 <UART_SetConfig+0x16c>
 800b346:	4b7a      	ldr	r3, [pc, #488]	@ (800b530 <UART_SetConfig+0x2e4>)
 800b348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b34c:	f003 030c 	and.w	r3, r3, #12
 800b350:	2b0c      	cmp	r3, #12
 800b352:	d82d      	bhi.n	800b3b0 <UART_SetConfig+0x164>
 800b354:	a201      	add	r2, pc, #4	@ (adr r2, 800b35c <UART_SetConfig+0x110>)
 800b356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b35a:	bf00      	nop
 800b35c:	0800b391 	.word	0x0800b391
 800b360:	0800b3b1 	.word	0x0800b3b1
 800b364:	0800b3b1 	.word	0x0800b3b1
 800b368:	0800b3b1 	.word	0x0800b3b1
 800b36c:	0800b3a1 	.word	0x0800b3a1
 800b370:	0800b3b1 	.word	0x0800b3b1
 800b374:	0800b3b1 	.word	0x0800b3b1
 800b378:	0800b3b1 	.word	0x0800b3b1
 800b37c:	0800b399 	.word	0x0800b399
 800b380:	0800b3b1 	.word	0x0800b3b1
 800b384:	0800b3b1 	.word	0x0800b3b1
 800b388:	0800b3b1 	.word	0x0800b3b1
 800b38c:	0800b3a9 	.word	0x0800b3a9
 800b390:	2300      	movs	r3, #0
 800b392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b396:	e0d8      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b398:	2302      	movs	r3, #2
 800b39a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b39e:	e0d4      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b3a0:	2304      	movs	r3, #4
 800b3a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3a6:	e0d0      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b3a8:	2308      	movs	r3, #8
 800b3aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3ae:	e0cc      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b3b0:	2310      	movs	r3, #16
 800b3b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3b6:	e0c8      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	4a5e      	ldr	r2, [pc, #376]	@ (800b538 <UART_SetConfig+0x2ec>)
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d125      	bne.n	800b40e <UART_SetConfig+0x1c2>
 800b3c2:	4b5b      	ldr	r3, [pc, #364]	@ (800b530 <UART_SetConfig+0x2e4>)
 800b3c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3c8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b3cc:	2b30      	cmp	r3, #48	@ 0x30
 800b3ce:	d016      	beq.n	800b3fe <UART_SetConfig+0x1b2>
 800b3d0:	2b30      	cmp	r3, #48	@ 0x30
 800b3d2:	d818      	bhi.n	800b406 <UART_SetConfig+0x1ba>
 800b3d4:	2b20      	cmp	r3, #32
 800b3d6:	d00a      	beq.n	800b3ee <UART_SetConfig+0x1a2>
 800b3d8:	2b20      	cmp	r3, #32
 800b3da:	d814      	bhi.n	800b406 <UART_SetConfig+0x1ba>
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d002      	beq.n	800b3e6 <UART_SetConfig+0x19a>
 800b3e0:	2b10      	cmp	r3, #16
 800b3e2:	d008      	beq.n	800b3f6 <UART_SetConfig+0x1aa>
 800b3e4:	e00f      	b.n	800b406 <UART_SetConfig+0x1ba>
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3ec:	e0ad      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b3ee:	2302      	movs	r3, #2
 800b3f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3f4:	e0a9      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b3f6:	2304      	movs	r3, #4
 800b3f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3fc:	e0a5      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b3fe:	2308      	movs	r3, #8
 800b400:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b404:	e0a1      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b406:	2310      	movs	r3, #16
 800b408:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b40c:	e09d      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b40e:	697b      	ldr	r3, [r7, #20]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	4a4a      	ldr	r2, [pc, #296]	@ (800b53c <UART_SetConfig+0x2f0>)
 800b414:	4293      	cmp	r3, r2
 800b416:	d125      	bne.n	800b464 <UART_SetConfig+0x218>
 800b418:	4b45      	ldr	r3, [pc, #276]	@ (800b530 <UART_SetConfig+0x2e4>)
 800b41a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b41e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b422:	2bc0      	cmp	r3, #192	@ 0xc0
 800b424:	d016      	beq.n	800b454 <UART_SetConfig+0x208>
 800b426:	2bc0      	cmp	r3, #192	@ 0xc0
 800b428:	d818      	bhi.n	800b45c <UART_SetConfig+0x210>
 800b42a:	2b80      	cmp	r3, #128	@ 0x80
 800b42c:	d00a      	beq.n	800b444 <UART_SetConfig+0x1f8>
 800b42e:	2b80      	cmp	r3, #128	@ 0x80
 800b430:	d814      	bhi.n	800b45c <UART_SetConfig+0x210>
 800b432:	2b00      	cmp	r3, #0
 800b434:	d002      	beq.n	800b43c <UART_SetConfig+0x1f0>
 800b436:	2b40      	cmp	r3, #64	@ 0x40
 800b438:	d008      	beq.n	800b44c <UART_SetConfig+0x200>
 800b43a:	e00f      	b.n	800b45c <UART_SetConfig+0x210>
 800b43c:	2300      	movs	r3, #0
 800b43e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b442:	e082      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b444:	2302      	movs	r3, #2
 800b446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b44a:	e07e      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b44c:	2304      	movs	r3, #4
 800b44e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b452:	e07a      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b454:	2308      	movs	r3, #8
 800b456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b45a:	e076      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b45c:	2310      	movs	r3, #16
 800b45e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b462:	e072      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	4a35      	ldr	r2, [pc, #212]	@ (800b540 <UART_SetConfig+0x2f4>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d12a      	bne.n	800b4c4 <UART_SetConfig+0x278>
 800b46e:	4b30      	ldr	r3, [pc, #192]	@ (800b530 <UART_SetConfig+0x2e4>)
 800b470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b474:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b478:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b47c:	d01a      	beq.n	800b4b4 <UART_SetConfig+0x268>
 800b47e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b482:	d81b      	bhi.n	800b4bc <UART_SetConfig+0x270>
 800b484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b488:	d00c      	beq.n	800b4a4 <UART_SetConfig+0x258>
 800b48a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b48e:	d815      	bhi.n	800b4bc <UART_SetConfig+0x270>
 800b490:	2b00      	cmp	r3, #0
 800b492:	d003      	beq.n	800b49c <UART_SetConfig+0x250>
 800b494:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b498:	d008      	beq.n	800b4ac <UART_SetConfig+0x260>
 800b49a:	e00f      	b.n	800b4bc <UART_SetConfig+0x270>
 800b49c:	2300      	movs	r3, #0
 800b49e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b4a2:	e052      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b4a4:	2302      	movs	r3, #2
 800b4a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b4aa:	e04e      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b4ac:	2304      	movs	r3, #4
 800b4ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b4b2:	e04a      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b4b4:	2308      	movs	r3, #8
 800b4b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b4ba:	e046      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b4bc:	2310      	movs	r3, #16
 800b4be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b4c2:	e042      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b4c4:	697b      	ldr	r3, [r7, #20]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	4a17      	ldr	r2, [pc, #92]	@ (800b528 <UART_SetConfig+0x2dc>)
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d13a      	bne.n	800b544 <UART_SetConfig+0x2f8>
 800b4ce:	4b18      	ldr	r3, [pc, #96]	@ (800b530 <UART_SetConfig+0x2e4>)
 800b4d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b4d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b4dc:	d01a      	beq.n	800b514 <UART_SetConfig+0x2c8>
 800b4de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b4e2:	d81b      	bhi.n	800b51c <UART_SetConfig+0x2d0>
 800b4e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b4e8:	d00c      	beq.n	800b504 <UART_SetConfig+0x2b8>
 800b4ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b4ee:	d815      	bhi.n	800b51c <UART_SetConfig+0x2d0>
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d003      	beq.n	800b4fc <UART_SetConfig+0x2b0>
 800b4f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4f8:	d008      	beq.n	800b50c <UART_SetConfig+0x2c0>
 800b4fa:	e00f      	b.n	800b51c <UART_SetConfig+0x2d0>
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b502:	e022      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b504:	2302      	movs	r3, #2
 800b506:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b50a:	e01e      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b50c:	2304      	movs	r3, #4
 800b50e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b512:	e01a      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b514:	2308      	movs	r3, #8
 800b516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b51a:	e016      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b51c:	2310      	movs	r3, #16
 800b51e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b522:	e012      	b.n	800b54a <UART_SetConfig+0x2fe>
 800b524:	cfff69f3 	.word	0xcfff69f3
 800b528:	40008000 	.word	0x40008000
 800b52c:	40013800 	.word	0x40013800
 800b530:	40021000 	.word	0x40021000
 800b534:	40004400 	.word	0x40004400
 800b538:	40004800 	.word	0x40004800
 800b53c:	40004c00 	.word	0x40004c00
 800b540:	40005000 	.word	0x40005000
 800b544:	2310      	movs	r3, #16
 800b546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4aae      	ldr	r2, [pc, #696]	@ (800b808 <UART_SetConfig+0x5bc>)
 800b550:	4293      	cmp	r3, r2
 800b552:	f040 8097 	bne.w	800b684 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b556:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b55a:	2b08      	cmp	r3, #8
 800b55c:	d823      	bhi.n	800b5a6 <UART_SetConfig+0x35a>
 800b55e:	a201      	add	r2, pc, #4	@ (adr r2, 800b564 <UART_SetConfig+0x318>)
 800b560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b564:	0800b589 	.word	0x0800b589
 800b568:	0800b5a7 	.word	0x0800b5a7
 800b56c:	0800b591 	.word	0x0800b591
 800b570:	0800b5a7 	.word	0x0800b5a7
 800b574:	0800b597 	.word	0x0800b597
 800b578:	0800b5a7 	.word	0x0800b5a7
 800b57c:	0800b5a7 	.word	0x0800b5a7
 800b580:	0800b5a7 	.word	0x0800b5a7
 800b584:	0800b59f 	.word	0x0800b59f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b588:	f7fb fa94 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 800b58c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b58e:	e010      	b.n	800b5b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b590:	4b9e      	ldr	r3, [pc, #632]	@ (800b80c <UART_SetConfig+0x5c0>)
 800b592:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b594:	e00d      	b.n	800b5b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b596:	f7fb f9f5 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 800b59a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b59c:	e009      	b.n	800b5b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b59e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b5a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b5a4:	e005      	b.n	800b5b2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b5b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b5b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	f000 8130 	beq.w	800b81a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5be:	4a94      	ldr	r2, [pc, #592]	@ (800b810 <UART_SetConfig+0x5c4>)
 800b5c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5c4:	461a      	mov	r2, r3
 800b5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b5cc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b5ce:	697b      	ldr	r3, [r7, #20]
 800b5d0:	685a      	ldr	r2, [r3, #4]
 800b5d2:	4613      	mov	r3, r2
 800b5d4:	005b      	lsls	r3, r3, #1
 800b5d6:	4413      	add	r3, r2
 800b5d8:	69ba      	ldr	r2, [r7, #24]
 800b5da:	429a      	cmp	r2, r3
 800b5dc:	d305      	bcc.n	800b5ea <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	685b      	ldr	r3, [r3, #4]
 800b5e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b5e4:	69ba      	ldr	r2, [r7, #24]
 800b5e6:	429a      	cmp	r2, r3
 800b5e8:	d903      	bls.n	800b5f2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b5f0:	e113      	b.n	800b81a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	60bb      	str	r3, [r7, #8]
 800b5f8:	60fa      	str	r2, [r7, #12]
 800b5fa:	697b      	ldr	r3, [r7, #20]
 800b5fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5fe:	4a84      	ldr	r2, [pc, #528]	@ (800b810 <UART_SetConfig+0x5c4>)
 800b600:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b604:	b29b      	uxth	r3, r3
 800b606:	2200      	movs	r2, #0
 800b608:	603b      	str	r3, [r7, #0]
 800b60a:	607a      	str	r2, [r7, #4]
 800b60c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b610:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b614:	f7f5 fae0 	bl	8000bd8 <__aeabi_uldivmod>
 800b618:	4602      	mov	r2, r0
 800b61a:	460b      	mov	r3, r1
 800b61c:	4610      	mov	r0, r2
 800b61e:	4619      	mov	r1, r3
 800b620:	f04f 0200 	mov.w	r2, #0
 800b624:	f04f 0300 	mov.w	r3, #0
 800b628:	020b      	lsls	r3, r1, #8
 800b62a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b62e:	0202      	lsls	r2, r0, #8
 800b630:	6979      	ldr	r1, [r7, #20]
 800b632:	6849      	ldr	r1, [r1, #4]
 800b634:	0849      	lsrs	r1, r1, #1
 800b636:	2000      	movs	r0, #0
 800b638:	460c      	mov	r4, r1
 800b63a:	4605      	mov	r5, r0
 800b63c:	eb12 0804 	adds.w	r8, r2, r4
 800b640:	eb43 0905 	adc.w	r9, r3, r5
 800b644:	697b      	ldr	r3, [r7, #20]
 800b646:	685b      	ldr	r3, [r3, #4]
 800b648:	2200      	movs	r2, #0
 800b64a:	469a      	mov	sl, r3
 800b64c:	4693      	mov	fp, r2
 800b64e:	4652      	mov	r2, sl
 800b650:	465b      	mov	r3, fp
 800b652:	4640      	mov	r0, r8
 800b654:	4649      	mov	r1, r9
 800b656:	f7f5 fabf 	bl	8000bd8 <__aeabi_uldivmod>
 800b65a:	4602      	mov	r2, r0
 800b65c:	460b      	mov	r3, r1
 800b65e:	4613      	mov	r3, r2
 800b660:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b662:	6a3b      	ldr	r3, [r7, #32]
 800b664:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b668:	d308      	bcc.n	800b67c <UART_SetConfig+0x430>
 800b66a:	6a3b      	ldr	r3, [r7, #32]
 800b66c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b670:	d204      	bcs.n	800b67c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	6a3a      	ldr	r2, [r7, #32]
 800b678:	60da      	str	r2, [r3, #12]
 800b67a:	e0ce      	b.n	800b81a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b67c:	2301      	movs	r3, #1
 800b67e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b682:	e0ca      	b.n	800b81a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	69db      	ldr	r3, [r3, #28]
 800b688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b68c:	d166      	bne.n	800b75c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b68e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b692:	2b08      	cmp	r3, #8
 800b694:	d827      	bhi.n	800b6e6 <UART_SetConfig+0x49a>
 800b696:	a201      	add	r2, pc, #4	@ (adr r2, 800b69c <UART_SetConfig+0x450>)
 800b698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b69c:	0800b6c1 	.word	0x0800b6c1
 800b6a0:	0800b6c9 	.word	0x0800b6c9
 800b6a4:	0800b6d1 	.word	0x0800b6d1
 800b6a8:	0800b6e7 	.word	0x0800b6e7
 800b6ac:	0800b6d7 	.word	0x0800b6d7
 800b6b0:	0800b6e7 	.word	0x0800b6e7
 800b6b4:	0800b6e7 	.word	0x0800b6e7
 800b6b8:	0800b6e7 	.word	0x0800b6e7
 800b6bc:	0800b6df 	.word	0x0800b6df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b6c0:	f7fb f9f8 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 800b6c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b6c6:	e014      	b.n	800b6f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b6c8:	f7fb fa0a 	bl	8006ae0 <HAL_RCC_GetPCLK2Freq>
 800b6cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b6ce:	e010      	b.n	800b6f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b6d0:	4b4e      	ldr	r3, [pc, #312]	@ (800b80c <UART_SetConfig+0x5c0>)
 800b6d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b6d4:	e00d      	b.n	800b6f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b6d6:	f7fb f955 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 800b6da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b6dc:	e009      	b.n	800b6f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b6de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b6e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b6e4:	e005      	b.n	800b6f2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b6ea:	2301      	movs	r3, #1
 800b6ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b6f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	f000 8090 	beq.w	800b81a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6fe:	4a44      	ldr	r2, [pc, #272]	@ (800b810 <UART_SetConfig+0x5c4>)
 800b700:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b704:	461a      	mov	r2, r3
 800b706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b708:	fbb3 f3f2 	udiv	r3, r3, r2
 800b70c:	005a      	lsls	r2, r3, #1
 800b70e:	697b      	ldr	r3, [r7, #20]
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	085b      	lsrs	r3, r3, #1
 800b714:	441a      	add	r2, r3
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	685b      	ldr	r3, [r3, #4]
 800b71a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b71e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b720:	6a3b      	ldr	r3, [r7, #32]
 800b722:	2b0f      	cmp	r3, #15
 800b724:	d916      	bls.n	800b754 <UART_SetConfig+0x508>
 800b726:	6a3b      	ldr	r3, [r7, #32]
 800b728:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b72c:	d212      	bcs.n	800b754 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b72e:	6a3b      	ldr	r3, [r7, #32]
 800b730:	b29b      	uxth	r3, r3
 800b732:	f023 030f 	bic.w	r3, r3, #15
 800b736:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b738:	6a3b      	ldr	r3, [r7, #32]
 800b73a:	085b      	lsrs	r3, r3, #1
 800b73c:	b29b      	uxth	r3, r3
 800b73e:	f003 0307 	and.w	r3, r3, #7
 800b742:	b29a      	uxth	r2, r3
 800b744:	8bfb      	ldrh	r3, [r7, #30]
 800b746:	4313      	orrs	r3, r2
 800b748:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	8bfa      	ldrh	r2, [r7, #30]
 800b750:	60da      	str	r2, [r3, #12]
 800b752:	e062      	b.n	800b81a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b754:	2301      	movs	r3, #1
 800b756:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b75a:	e05e      	b.n	800b81a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b75c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b760:	2b08      	cmp	r3, #8
 800b762:	d828      	bhi.n	800b7b6 <UART_SetConfig+0x56a>
 800b764:	a201      	add	r2, pc, #4	@ (adr r2, 800b76c <UART_SetConfig+0x520>)
 800b766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b76a:	bf00      	nop
 800b76c:	0800b791 	.word	0x0800b791
 800b770:	0800b799 	.word	0x0800b799
 800b774:	0800b7a1 	.word	0x0800b7a1
 800b778:	0800b7b7 	.word	0x0800b7b7
 800b77c:	0800b7a7 	.word	0x0800b7a7
 800b780:	0800b7b7 	.word	0x0800b7b7
 800b784:	0800b7b7 	.word	0x0800b7b7
 800b788:	0800b7b7 	.word	0x0800b7b7
 800b78c:	0800b7af 	.word	0x0800b7af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b790:	f7fb f990 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 800b794:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b796:	e014      	b.n	800b7c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b798:	f7fb f9a2 	bl	8006ae0 <HAL_RCC_GetPCLK2Freq>
 800b79c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b79e:	e010      	b.n	800b7c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b7a0:	4b1a      	ldr	r3, [pc, #104]	@ (800b80c <UART_SetConfig+0x5c0>)
 800b7a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b7a4:	e00d      	b.n	800b7c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b7a6:	f7fb f8ed 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 800b7aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b7ac:	e009      	b.n	800b7c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b7ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b7b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b7b4:	e005      	b.n	800b7c2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b7c0:	bf00      	nop
    }

    if (pclk != 0U)
 800b7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d028      	beq.n	800b81a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b7c8:	697b      	ldr	r3, [r7, #20]
 800b7ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7cc:	4a10      	ldr	r2, [pc, #64]	@ (800b810 <UART_SetConfig+0x5c4>)
 800b7ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b7d2:	461a      	mov	r2, r3
 800b7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d6:	fbb3 f2f2 	udiv	r2, r3, r2
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	085b      	lsrs	r3, r3, #1
 800b7e0:	441a      	add	r2, r3
 800b7e2:	697b      	ldr	r3, [r7, #20]
 800b7e4:	685b      	ldr	r3, [r3, #4]
 800b7e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7ea:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b7ec:	6a3b      	ldr	r3, [r7, #32]
 800b7ee:	2b0f      	cmp	r3, #15
 800b7f0:	d910      	bls.n	800b814 <UART_SetConfig+0x5c8>
 800b7f2:	6a3b      	ldr	r3, [r7, #32]
 800b7f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b7f8:	d20c      	bcs.n	800b814 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b7fa:	6a3b      	ldr	r3, [r7, #32]
 800b7fc:	b29a      	uxth	r2, r3
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	60da      	str	r2, [r3, #12]
 800b804:	e009      	b.n	800b81a <UART_SetConfig+0x5ce>
 800b806:	bf00      	nop
 800b808:	40008000 	.word	0x40008000
 800b80c:	00f42400 	.word	0x00f42400
 800b810:	0800fe20 	.word	0x0800fe20
      }
      else
      {
        ret = HAL_ERROR;
 800b814:	2301      	movs	r3, #1
 800b816:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b81a:	697b      	ldr	r3, [r7, #20]
 800b81c:	2201      	movs	r2, #1
 800b81e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b822:	697b      	ldr	r3, [r7, #20]
 800b824:	2201      	movs	r2, #1
 800b826:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	2200      	movs	r2, #0
 800b82e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b830:	697b      	ldr	r3, [r7, #20]
 800b832:	2200      	movs	r2, #0
 800b834:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b836:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b83a:	4618      	mov	r0, r3
 800b83c:	3730      	adds	r7, #48	@ 0x30
 800b83e:	46bd      	mov	sp, r7
 800b840:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b844 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b844:	b480      	push	{r7}
 800b846:	b083      	sub	sp, #12
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b850:	f003 0308 	and.w	r3, r3, #8
 800b854:	2b00      	cmp	r3, #0
 800b856:	d00a      	beq.n	800b86e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	685b      	ldr	r3, [r3, #4]
 800b85e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	430a      	orrs	r2, r1
 800b86c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b872:	f003 0301 	and.w	r3, r3, #1
 800b876:	2b00      	cmp	r3, #0
 800b878:	d00a      	beq.n	800b890 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	685b      	ldr	r3, [r3, #4]
 800b880:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	430a      	orrs	r2, r1
 800b88e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b894:	f003 0302 	and.w	r3, r3, #2
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d00a      	beq.n	800b8b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	430a      	orrs	r2, r1
 800b8b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8b6:	f003 0304 	and.w	r3, r3, #4
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d00a      	beq.n	800b8d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	685b      	ldr	r3, [r3, #4]
 800b8c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	430a      	orrs	r2, r1
 800b8d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8d8:	f003 0310 	and.w	r3, r3, #16
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d00a      	beq.n	800b8f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	689b      	ldr	r3, [r3, #8]
 800b8e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	430a      	orrs	r2, r1
 800b8f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8fa:	f003 0320 	and.w	r3, r3, #32
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d00a      	beq.n	800b918 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	689b      	ldr	r3, [r3, #8]
 800b908:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	430a      	orrs	r2, r1
 800b916:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b91c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b920:	2b00      	cmp	r3, #0
 800b922:	d01a      	beq.n	800b95a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	685b      	ldr	r3, [r3, #4]
 800b92a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	430a      	orrs	r2, r1
 800b938:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b93e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b942:	d10a      	bne.n	800b95a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	685b      	ldr	r3, [r3, #4]
 800b94a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	430a      	orrs	r2, r1
 800b958:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b95e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b962:	2b00      	cmp	r3, #0
 800b964:	d00a      	beq.n	800b97c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	685b      	ldr	r3, [r3, #4]
 800b96c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	430a      	orrs	r2, r1
 800b97a:	605a      	str	r2, [r3, #4]
  }
}
 800b97c:	bf00      	nop
 800b97e:	370c      	adds	r7, #12
 800b980:	46bd      	mov	sp, r7
 800b982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b986:	4770      	bx	lr

0800b988 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b098      	sub	sp, #96	@ 0x60
 800b98c:	af02      	add	r7, sp, #8
 800b98e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2200      	movs	r2, #0
 800b994:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b998:	f7f7 ffae 	bl	80038f8 <HAL_GetTick>
 800b99c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f003 0308 	and.w	r3, r3, #8
 800b9a8:	2b08      	cmp	r3, #8
 800b9aa:	d12f      	bne.n	800ba0c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b9ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b9b0:	9300      	str	r3, [sp, #0]
 800b9b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b9ba:	6878      	ldr	r0, [r7, #4]
 800b9bc:	f000 f88e 	bl	800badc <UART_WaitOnFlagUntilTimeout>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d022      	beq.n	800ba0c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ce:	e853 3f00 	ldrex	r3, [r3]
 800b9d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b9d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b9da:	653b      	str	r3, [r7, #80]	@ 0x50
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	461a      	mov	r2, r3
 800b9e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b9e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b9e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b9ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b9ec:	e841 2300 	strex	r3, r2, [r1]
 800b9f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b9f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d1e6      	bne.n	800b9c6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2220      	movs	r2, #32
 800b9fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2200      	movs	r2, #0
 800ba04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ba08:	2303      	movs	r3, #3
 800ba0a:	e063      	b.n	800bad4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f003 0304 	and.w	r3, r3, #4
 800ba16:	2b04      	cmp	r3, #4
 800ba18:	d149      	bne.n	800baae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ba1a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ba1e:	9300      	str	r3, [sp, #0]
 800ba20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ba22:	2200      	movs	r2, #0
 800ba24:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f000 f857 	bl	800badc <UART_WaitOnFlagUntilTimeout>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d03c      	beq.n	800baae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba3c:	e853 3f00 	ldrex	r3, [r3]
 800ba40:	623b      	str	r3, [r7, #32]
   return(result);
 800ba42:	6a3b      	ldr	r3, [r7, #32]
 800ba44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	461a      	mov	r2, r3
 800ba50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba52:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba54:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ba58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba5a:	e841 2300 	strex	r3, r2, [r1]
 800ba5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ba60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d1e6      	bne.n	800ba34 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	3308      	adds	r3, #8
 800ba6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	e853 3f00 	ldrex	r3, [r3]
 800ba74:	60fb      	str	r3, [r7, #12]
   return(result);
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	f023 0301 	bic.w	r3, r3, #1
 800ba7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	3308      	adds	r3, #8
 800ba84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ba86:	61fa      	str	r2, [r7, #28]
 800ba88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba8a:	69b9      	ldr	r1, [r7, #24]
 800ba8c:	69fa      	ldr	r2, [r7, #28]
 800ba8e:	e841 2300 	strex	r3, r2, [r1]
 800ba92:	617b      	str	r3, [r7, #20]
   return(result);
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d1e5      	bne.n	800ba66 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	2220      	movs	r2, #32
 800ba9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2200      	movs	r2, #0
 800baa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800baaa:	2303      	movs	r3, #3
 800baac:	e012      	b.n	800bad4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	2220      	movs	r2, #32
 800bab2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	2220      	movs	r2, #32
 800baba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2200      	movs	r2, #0
 800bac2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2200      	movs	r2, #0
 800bac8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2200      	movs	r2, #0
 800bace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bad2:	2300      	movs	r3, #0
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3758      	adds	r7, #88	@ 0x58
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}

0800badc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b084      	sub	sp, #16
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	60f8      	str	r0, [r7, #12]
 800bae4:	60b9      	str	r1, [r7, #8]
 800bae6:	603b      	str	r3, [r7, #0]
 800bae8:	4613      	mov	r3, r2
 800baea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800baec:	e049      	b.n	800bb82 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800baee:	69bb      	ldr	r3, [r7, #24]
 800baf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baf4:	d045      	beq.n	800bb82 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800baf6:	f7f7 feff 	bl	80038f8 <HAL_GetTick>
 800bafa:	4602      	mov	r2, r0
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	1ad3      	subs	r3, r2, r3
 800bb00:	69ba      	ldr	r2, [r7, #24]
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d302      	bcc.n	800bb0c <UART_WaitOnFlagUntilTimeout+0x30>
 800bb06:	69bb      	ldr	r3, [r7, #24]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d101      	bne.n	800bb10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bb0c:	2303      	movs	r3, #3
 800bb0e:	e048      	b.n	800bba2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	f003 0304 	and.w	r3, r3, #4
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d031      	beq.n	800bb82 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	69db      	ldr	r3, [r3, #28]
 800bb24:	f003 0308 	and.w	r3, r3, #8
 800bb28:	2b08      	cmp	r3, #8
 800bb2a:	d110      	bne.n	800bb4e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	2208      	movs	r2, #8
 800bb32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bb34:	68f8      	ldr	r0, [r7, #12]
 800bb36:	f000 f95b 	bl	800bdf0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	2208      	movs	r2, #8
 800bb3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	2200      	movs	r2, #0
 800bb46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	e029      	b.n	800bba2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	69db      	ldr	r3, [r3, #28]
 800bb54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bb58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb5c:	d111      	bne.n	800bb82 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bb66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bb68:	68f8      	ldr	r0, [r7, #12]
 800bb6a:	f000 f941 	bl	800bdf0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	2220      	movs	r2, #32
 800bb72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	2200      	movs	r2, #0
 800bb7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bb7e:	2303      	movs	r3, #3
 800bb80:	e00f      	b.n	800bba2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	69da      	ldr	r2, [r3, #28]
 800bb88:	68bb      	ldr	r3, [r7, #8]
 800bb8a:	4013      	ands	r3, r2
 800bb8c:	68ba      	ldr	r2, [r7, #8]
 800bb8e:	429a      	cmp	r2, r3
 800bb90:	bf0c      	ite	eq
 800bb92:	2301      	moveq	r3, #1
 800bb94:	2300      	movne	r3, #0
 800bb96:	b2db      	uxtb	r3, r3
 800bb98:	461a      	mov	r2, r3
 800bb9a:	79fb      	ldrb	r3, [r7, #7]
 800bb9c:	429a      	cmp	r2, r3
 800bb9e:	d0a6      	beq.n	800baee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bba0:	2300      	movs	r3, #0
}
 800bba2:	4618      	mov	r0, r3
 800bba4:	3710      	adds	r7, #16
 800bba6:	46bd      	mov	sp, r7
 800bba8:	bd80      	pop	{r7, pc}
	...

0800bbac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bbac:	b480      	push	{r7}
 800bbae:	b0a3      	sub	sp, #140	@ 0x8c
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	60f8      	str	r0, [r7, #12]
 800bbb4:	60b9      	str	r1, [r7, #8]
 800bbb6:	4613      	mov	r3, r2
 800bbb8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	68ba      	ldr	r2, [r7, #8]
 800bbbe:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	88fa      	ldrh	r2, [r7, #6]
 800bbc4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	88fa      	ldrh	r2, [r7, #6]
 800bbcc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	689b      	ldr	r3, [r3, #8]
 800bbda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbde:	d10e      	bne.n	800bbfe <UART_Start_Receive_IT+0x52>
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	691b      	ldr	r3, [r3, #16]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d105      	bne.n	800bbf4 <UART_Start_Receive_IT+0x48>
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800bbee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bbf2:	e02d      	b.n	800bc50 <UART_Start_Receive_IT+0xa4>
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	22ff      	movs	r2, #255	@ 0xff
 800bbf8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bbfc:	e028      	b.n	800bc50 <UART_Start_Receive_IT+0xa4>
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	689b      	ldr	r3, [r3, #8]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d10d      	bne.n	800bc22 <UART_Start_Receive_IT+0x76>
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	691b      	ldr	r3, [r3, #16]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d104      	bne.n	800bc18 <UART_Start_Receive_IT+0x6c>
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	22ff      	movs	r2, #255	@ 0xff
 800bc12:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bc16:	e01b      	b.n	800bc50 <UART_Start_Receive_IT+0xa4>
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	227f      	movs	r2, #127	@ 0x7f
 800bc1c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bc20:	e016      	b.n	800bc50 <UART_Start_Receive_IT+0xa4>
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	689b      	ldr	r3, [r3, #8]
 800bc26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bc2a:	d10d      	bne.n	800bc48 <UART_Start_Receive_IT+0x9c>
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	691b      	ldr	r3, [r3, #16]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d104      	bne.n	800bc3e <UART_Start_Receive_IT+0x92>
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	227f      	movs	r2, #127	@ 0x7f
 800bc38:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bc3c:	e008      	b.n	800bc50 <UART_Start_Receive_IT+0xa4>
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	223f      	movs	r2, #63	@ 0x3f
 800bc42:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bc46:	e003      	b.n	800bc50 <UART_Start_Receive_IT+0xa4>
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	2200      	movs	r2, #0
 800bc54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2222      	movs	r2, #34	@ 0x22
 800bc5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	3308      	adds	r3, #8
 800bc66:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc6a:	e853 3f00 	ldrex	r3, [r3]
 800bc6e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800bc70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc72:	f043 0301 	orr.w	r3, r3, #1
 800bc76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	3308      	adds	r3, #8
 800bc80:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800bc84:	673a      	str	r2, [r7, #112]	@ 0x70
 800bc86:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc88:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800bc8a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800bc8c:	e841 2300 	strex	r3, r2, [r1]
 800bc90:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800bc92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d1e3      	bne.n	800bc60 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bca0:	d14f      	bne.n	800bd42 <UART_Start_Receive_IT+0x196>
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bca8:	88fa      	ldrh	r2, [r7, #6]
 800bcaa:	429a      	cmp	r2, r3
 800bcac:	d349      	bcc.n	800bd42 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	689b      	ldr	r3, [r3, #8]
 800bcb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bcb6:	d107      	bne.n	800bcc8 <UART_Start_Receive_IT+0x11c>
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	691b      	ldr	r3, [r3, #16]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d103      	bne.n	800bcc8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	4a47      	ldr	r2, [pc, #284]	@ (800bde0 <UART_Start_Receive_IT+0x234>)
 800bcc4:	675a      	str	r2, [r3, #116]	@ 0x74
 800bcc6:	e002      	b.n	800bcce <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	4a46      	ldr	r2, [pc, #280]	@ (800bde4 <UART_Start_Receive_IT+0x238>)
 800bccc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	691b      	ldr	r3, [r3, #16]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d01a      	beq.n	800bd0c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcde:	e853 3f00 	ldrex	r3, [r3]
 800bce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bce4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bce6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bcea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	461a      	mov	r2, r3
 800bcf4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bcf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bcfa:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcfc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bcfe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bd00:	e841 2300 	strex	r3, r2, [r1]
 800bd04:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800bd06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d1e4      	bne.n	800bcd6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	3308      	adds	r3, #8
 800bd12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd16:	e853 3f00 	ldrex	r3, [r3]
 800bd1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bd1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd22:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	3308      	adds	r3, #8
 800bd2a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bd2c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800bd2e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd30:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bd32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bd34:	e841 2300 	strex	r3, r2, [r1]
 800bd38:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800bd3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d1e5      	bne.n	800bd0c <UART_Start_Receive_IT+0x160>
 800bd40:	e046      	b.n	800bdd0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	689b      	ldr	r3, [r3, #8]
 800bd46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd4a:	d107      	bne.n	800bd5c <UART_Start_Receive_IT+0x1b0>
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	691b      	ldr	r3, [r3, #16]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d103      	bne.n	800bd5c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	4a24      	ldr	r2, [pc, #144]	@ (800bde8 <UART_Start_Receive_IT+0x23c>)
 800bd58:	675a      	str	r2, [r3, #116]	@ 0x74
 800bd5a:	e002      	b.n	800bd62 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	4a23      	ldr	r2, [pc, #140]	@ (800bdec <UART_Start_Receive_IT+0x240>)
 800bd60:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	691b      	ldr	r3, [r3, #16]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d019      	beq.n	800bd9e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd72:	e853 3f00 	ldrex	r3, [r3]
 800bd76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bd78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd7a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800bd7e:	677b      	str	r3, [r7, #116]	@ 0x74
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	461a      	mov	r2, r3
 800bd86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd88:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd8a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd8c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bd8e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bd90:	e841 2300 	strex	r3, r2, [r1]
 800bd94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bd96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d1e6      	bne.n	800bd6a <UART_Start_Receive_IT+0x1be>
 800bd9c:	e018      	b.n	800bdd0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bda4:	697b      	ldr	r3, [r7, #20]
 800bda6:	e853 3f00 	ldrex	r3, [r3]
 800bdaa:	613b      	str	r3, [r7, #16]
   return(result);
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	f043 0320 	orr.w	r3, r3, #32
 800bdb2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	461a      	mov	r2, r3
 800bdba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bdbc:	623b      	str	r3, [r7, #32]
 800bdbe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdc0:	69f9      	ldr	r1, [r7, #28]
 800bdc2:	6a3a      	ldr	r2, [r7, #32]
 800bdc4:	e841 2300 	strex	r3, r2, [r1]
 800bdc8:	61bb      	str	r3, [r7, #24]
   return(result);
 800bdca:	69bb      	ldr	r3, [r7, #24]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d1e6      	bne.n	800bd9e <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800bdd0:	2300      	movs	r3, #0
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	378c      	adds	r7, #140	@ 0x8c
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bddc:	4770      	bx	lr
 800bdde:	bf00      	nop
 800bde0:	0800c61d 	.word	0x0800c61d
 800bde4:	0800c2b9 	.word	0x0800c2b9
 800bde8:	0800c0fd 	.word	0x0800c0fd
 800bdec:	0800bf41 	.word	0x0800bf41

0800bdf0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	b095      	sub	sp, #84	@ 0x54
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be00:	e853 3f00 	ldrex	r3, [r3]
 800be04:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800be06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	461a      	mov	r2, r3
 800be14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be16:	643b      	str	r3, [r7, #64]	@ 0x40
 800be18:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800be1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800be1e:	e841 2300 	strex	r3, r2, [r1]
 800be22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800be24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be26:	2b00      	cmp	r3, #0
 800be28:	d1e6      	bne.n	800bdf8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	3308      	adds	r3, #8
 800be30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be32:	6a3b      	ldr	r3, [r7, #32]
 800be34:	e853 3f00 	ldrex	r3, [r3]
 800be38:	61fb      	str	r3, [r7, #28]
   return(result);
 800be3a:	69fb      	ldr	r3, [r7, #28]
 800be3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800be40:	f023 0301 	bic.w	r3, r3, #1
 800be44:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	3308      	adds	r3, #8
 800be4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800be4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800be50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800be54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be56:	e841 2300 	strex	r3, r2, [r1]
 800be5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800be5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d1e3      	bne.n	800be2a <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be66:	2b01      	cmp	r3, #1
 800be68:	d118      	bne.n	800be9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	e853 3f00 	ldrex	r3, [r3]
 800be76:	60bb      	str	r3, [r7, #8]
   return(result);
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	f023 0310 	bic.w	r3, r3, #16
 800be7e:	647b      	str	r3, [r7, #68]	@ 0x44
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	461a      	mov	r2, r3
 800be86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be88:	61bb      	str	r3, [r7, #24]
 800be8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be8c:	6979      	ldr	r1, [r7, #20]
 800be8e:	69ba      	ldr	r2, [r7, #24]
 800be90:	e841 2300 	strex	r3, r2, [r1]
 800be94:	613b      	str	r3, [r7, #16]
   return(result);
 800be96:	693b      	ldr	r3, [r7, #16]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d1e6      	bne.n	800be6a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2220      	movs	r2, #32
 800bea0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2200      	movs	r2, #0
 800bea8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2200      	movs	r2, #0
 800beae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800beb0:	bf00      	nop
 800beb2:	3754      	adds	r7, #84	@ 0x54
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr

0800bebc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b084      	sub	sp, #16
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bec8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2200      	movs	r2, #0
 800bece:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	2200      	movs	r2, #0
 800bed6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800beda:	68f8      	ldr	r0, [r7, #12]
 800bedc:	f7ff f9a0 	bl	800b220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bee0:	bf00      	nop
 800bee2:	3710      	adds	r7, #16
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}

0800bee8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b088      	sub	sp, #32
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	e853 3f00 	ldrex	r3, [r3]
 800befc:	60bb      	str	r3, [r7, #8]
   return(result);
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bf04:	61fb      	str	r3, [r7, #28]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	461a      	mov	r2, r3
 800bf0c:	69fb      	ldr	r3, [r7, #28]
 800bf0e:	61bb      	str	r3, [r7, #24]
 800bf10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf12:	6979      	ldr	r1, [r7, #20]
 800bf14:	69ba      	ldr	r2, [r7, #24]
 800bf16:	e841 2300 	strex	r3, r2, [r1]
 800bf1a:	613b      	str	r3, [r7, #16]
   return(result);
 800bf1c:	693b      	ldr	r3, [r7, #16]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d1e6      	bne.n	800bef0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	2220      	movs	r2, #32
 800bf26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bf30:	6878      	ldr	r0, [r7, #4]
 800bf32:	f7ff f96b 	bl	800b20c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bf36:	bf00      	nop
 800bf38:	3720      	adds	r7, #32
 800bf3a:	46bd      	mov	sp, r7
 800bf3c:	bd80      	pop	{r7, pc}
	...

0800bf40 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b09c      	sub	sp, #112	@ 0x70
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bf4e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf58:	2b22      	cmp	r3, #34	@ 0x22
 800bf5a:	f040 80be 	bne.w	800c0da <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800bf64:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bf68:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800bf6c:	b2d9      	uxtb	r1, r3
 800bf6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bf72:	b2da      	uxtb	r2, r3
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf78:	400a      	ands	r2, r1
 800bf7a:	b2d2      	uxtb	r2, r2
 800bf7c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf82:	1c5a      	adds	r2, r3, #1
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bf8e:	b29b      	uxth	r3, r3
 800bf90:	3b01      	subs	r3, #1
 800bf92:	b29a      	uxth	r2, r3
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bfa0:	b29b      	uxth	r3, r3
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	f040 80a3 	bne.w	800c0ee <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfb0:	e853 3f00 	ldrex	r3, [r3]
 800bfb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bfb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bfb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bfbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	461a      	mov	r2, r3
 800bfc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bfc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bfc8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bfcc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bfce:	e841 2300 	strex	r3, r2, [r1]
 800bfd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bfd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d1e6      	bne.n	800bfa8 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	3308      	adds	r3, #8
 800bfe0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe4:	e853 3f00 	ldrex	r3, [r3]
 800bfe8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bfea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfec:	f023 0301 	bic.w	r3, r3, #1
 800bff0:	667b      	str	r3, [r7, #100]	@ 0x64
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	3308      	adds	r3, #8
 800bff8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bffa:	647a      	str	r2, [r7, #68]	@ 0x44
 800bffc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bffe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c000:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c002:	e841 2300 	strex	r3, r2, [r1]
 800c006:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c008:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d1e5      	bne.n	800bfda <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	2220      	movs	r2, #32
 800c012:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2200      	movs	r2, #0
 800c01a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2200      	movs	r2, #0
 800c020:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	4a34      	ldr	r2, [pc, #208]	@ (800c0f8 <UART_RxISR_8BIT+0x1b8>)
 800c028:	4293      	cmp	r3, r2
 800c02a:	d01f      	beq.n	800c06c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	685b      	ldr	r3, [r3, #4]
 800c032:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c036:	2b00      	cmp	r3, #0
 800c038:	d018      	beq.n	800c06c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c042:	e853 3f00 	ldrex	r3, [r3]
 800c046:	623b      	str	r3, [r7, #32]
   return(result);
 800c048:	6a3b      	ldr	r3, [r7, #32]
 800c04a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c04e:	663b      	str	r3, [r7, #96]	@ 0x60
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	461a      	mov	r2, r3
 800c056:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c058:	633b      	str	r3, [r7, #48]	@ 0x30
 800c05a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c05c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c05e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c060:	e841 2300 	strex	r3, r2, [r1]
 800c064:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d1e6      	bne.n	800c03a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c070:	2b01      	cmp	r3, #1
 800c072:	d12e      	bne.n	800c0d2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2200      	movs	r2, #0
 800c078:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	e853 3f00 	ldrex	r3, [r3]
 800c086:	60fb      	str	r3, [r7, #12]
   return(result);
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	f023 0310 	bic.w	r3, r3, #16
 800c08e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	461a      	mov	r2, r3
 800c096:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c098:	61fb      	str	r3, [r7, #28]
 800c09a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c09c:	69b9      	ldr	r1, [r7, #24]
 800c09e:	69fa      	ldr	r2, [r7, #28]
 800c0a0:	e841 2300 	strex	r3, r2, [r1]
 800c0a4:	617b      	str	r3, [r7, #20]
   return(result);
 800c0a6:	697b      	ldr	r3, [r7, #20]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d1e6      	bne.n	800c07a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	69db      	ldr	r3, [r3, #28]
 800c0b2:	f003 0310 	and.w	r3, r3, #16
 800c0b6:	2b10      	cmp	r3, #16
 800c0b8:	d103      	bne.n	800c0c2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	2210      	movs	r2, #16
 800c0c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f7ff f8b2 	bl	800b234 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c0d0:	e00d      	b.n	800c0ee <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f7f5 fba2 	bl	800181c <HAL_UART_RxCpltCallback>
}
 800c0d8:	e009      	b.n	800c0ee <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	8b1b      	ldrh	r3, [r3, #24]
 800c0e0:	b29a      	uxth	r2, r3
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f042 0208 	orr.w	r2, r2, #8
 800c0ea:	b292      	uxth	r2, r2
 800c0ec:	831a      	strh	r2, [r3, #24]
}
 800c0ee:	bf00      	nop
 800c0f0:	3770      	adds	r7, #112	@ 0x70
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	bd80      	pop	{r7, pc}
 800c0f6:	bf00      	nop
 800c0f8:	40008000 	.word	0x40008000

0800c0fc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b09c      	sub	sp, #112	@ 0x70
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c10a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c114:	2b22      	cmp	r3, #34	@ 0x22
 800c116:	f040 80be 	bne.w	800c296 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800c120:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c128:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800c12a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800c12e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c132:	4013      	ands	r3, r2
 800c134:	b29a      	uxth	r2, r3
 800c136:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c138:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c13e:	1c9a      	adds	r2, r3, #2
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c14a:	b29b      	uxth	r3, r3
 800c14c:	3b01      	subs	r3, #1
 800c14e:	b29a      	uxth	r2, r3
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c15c:	b29b      	uxth	r3, r3
 800c15e:	2b00      	cmp	r3, #0
 800c160:	f040 80a3 	bne.w	800c2aa <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c16a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c16c:	e853 3f00 	ldrex	r3, [r3]
 800c170:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c172:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c174:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c178:	667b      	str	r3, [r7, #100]	@ 0x64
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	461a      	mov	r2, r3
 800c180:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c182:	657b      	str	r3, [r7, #84]	@ 0x54
 800c184:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c186:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c188:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c18a:	e841 2300 	strex	r3, r2, [r1]
 800c18e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c190:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c192:	2b00      	cmp	r3, #0
 800c194:	d1e6      	bne.n	800c164 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	3308      	adds	r3, #8
 800c19c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c19e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1a0:	e853 3f00 	ldrex	r3, [r3]
 800c1a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c1a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1a8:	f023 0301 	bic.w	r3, r3, #1
 800c1ac:	663b      	str	r3, [r7, #96]	@ 0x60
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	3308      	adds	r3, #8
 800c1b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c1b6:	643a      	str	r2, [r7, #64]	@ 0x40
 800c1b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c1bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c1be:	e841 2300 	strex	r3, r2, [r1]
 800c1c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c1c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d1e5      	bne.n	800c196 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2220      	movs	r2, #32
 800c1ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2200      	movs	r2, #0
 800c1dc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	4a34      	ldr	r2, [pc, #208]	@ (800c2b4 <UART_RxISR_16BIT+0x1b8>)
 800c1e4:	4293      	cmp	r3, r2
 800c1e6:	d01f      	beq.n	800c228 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	685b      	ldr	r3, [r3, #4]
 800c1ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d018      	beq.n	800c228 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1fc:	6a3b      	ldr	r3, [r7, #32]
 800c1fe:	e853 3f00 	ldrex	r3, [r3]
 800c202:	61fb      	str	r3, [r7, #28]
   return(result);
 800c204:	69fb      	ldr	r3, [r7, #28]
 800c206:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c20a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	461a      	mov	r2, r3
 800c212:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c214:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c216:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c218:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c21a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c21c:	e841 2300 	strex	r3, r2, [r1]
 800c220:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c224:	2b00      	cmp	r3, #0
 800c226:	d1e6      	bne.n	800c1f6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c22c:	2b01      	cmp	r3, #1
 800c22e:	d12e      	bne.n	800c28e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2200      	movs	r2, #0
 800c234:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	e853 3f00 	ldrex	r3, [r3]
 800c242:	60bb      	str	r3, [r7, #8]
   return(result);
 800c244:	68bb      	ldr	r3, [r7, #8]
 800c246:	f023 0310 	bic.w	r3, r3, #16
 800c24a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	461a      	mov	r2, r3
 800c252:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c254:	61bb      	str	r3, [r7, #24]
 800c256:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c258:	6979      	ldr	r1, [r7, #20]
 800c25a:	69ba      	ldr	r2, [r7, #24]
 800c25c:	e841 2300 	strex	r3, r2, [r1]
 800c260:	613b      	str	r3, [r7, #16]
   return(result);
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d1e6      	bne.n	800c236 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	69db      	ldr	r3, [r3, #28]
 800c26e:	f003 0310 	and.w	r3, r3, #16
 800c272:	2b10      	cmp	r3, #16
 800c274:	d103      	bne.n	800c27e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	2210      	movs	r2, #16
 800c27c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c284:	4619      	mov	r1, r3
 800c286:	6878      	ldr	r0, [r7, #4]
 800c288:	f7fe ffd4 	bl	800b234 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c28c:	e00d      	b.n	800c2aa <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f7f5 fac4 	bl	800181c <HAL_UART_RxCpltCallback>
}
 800c294:	e009      	b.n	800c2aa <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	8b1b      	ldrh	r3, [r3, #24]
 800c29c:	b29a      	uxth	r2, r3
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f042 0208 	orr.w	r2, r2, #8
 800c2a6:	b292      	uxth	r2, r2
 800c2a8:	831a      	strh	r2, [r3, #24]
}
 800c2aa:	bf00      	nop
 800c2ac:	3770      	adds	r7, #112	@ 0x70
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	40008000 	.word	0x40008000

0800c2b8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b0ac      	sub	sp, #176	@ 0xb0
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c2c6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	69db      	ldr	r3, [r3, #28]
 800c2d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	689b      	ldr	r3, [r3, #8]
 800c2e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c2ee:	2b22      	cmp	r3, #34	@ 0x22
 800c2f0:	f040 8182 	bne.w	800c5f8 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c2fa:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c2fe:	e125      	b.n	800c54c <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800c306:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c30a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800c30e:	b2d9      	uxtb	r1, r3
 800c310:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800c314:	b2da      	uxtb	r2, r3
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c31a:	400a      	ands	r2, r1
 800c31c:	b2d2      	uxtb	r2, r2
 800c31e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c324:	1c5a      	adds	r2, r3, #1
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c330:	b29b      	uxth	r3, r3
 800c332:	3b01      	subs	r3, #1
 800c334:	b29a      	uxth	r2, r3
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	69db      	ldr	r3, [r3, #28]
 800c342:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c346:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c34a:	f003 0307 	and.w	r3, r3, #7
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d053      	beq.n	800c3fa <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c356:	f003 0301 	and.w	r3, r3, #1
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d011      	beq.n	800c382 <UART_RxISR_8BIT_FIFOEN+0xca>
 800c35e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c366:	2b00      	cmp	r3, #0
 800c368:	d00b      	beq.n	800c382 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	2201      	movs	r2, #1
 800c370:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c378:	f043 0201 	orr.w	r2, r3, #1
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c382:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c386:	f003 0302 	and.w	r3, r3, #2
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d011      	beq.n	800c3b2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800c38e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c392:	f003 0301 	and.w	r3, r3, #1
 800c396:	2b00      	cmp	r3, #0
 800c398:	d00b      	beq.n	800c3b2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	2202      	movs	r2, #2
 800c3a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c3a8:	f043 0204 	orr.w	r2, r3, #4
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c3b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3b6:	f003 0304 	and.w	r3, r3, #4
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d011      	beq.n	800c3e2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800c3be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c3c2:	f003 0301 	and.w	r3, r3, #1
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d00b      	beq.n	800c3e2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	2204      	movs	r2, #4
 800c3d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c3d8:	f043 0202 	orr.w	r2, r3, #2
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d006      	beq.n	800c3fa <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f7fe ff17 	bl	800b220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c400:	b29b      	uxth	r3, r3
 800c402:	2b00      	cmp	r3, #0
 800c404:	f040 80a2 	bne.w	800c54c <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c40e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c410:	e853 3f00 	ldrex	r3, [r3]
 800c414:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800c416:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c418:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c41c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	461a      	mov	r2, r3
 800c426:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c42a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c42c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c42e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800c430:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c432:	e841 2300 	strex	r3, r2, [r1]
 800c436:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800c438:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d1e4      	bne.n	800c408 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	3308      	adds	r3, #8
 800c444:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c446:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c448:	e853 3f00 	ldrex	r3, [r3]
 800c44c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c44e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c450:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c454:	f023 0301 	bic.w	r3, r3, #1
 800c458:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	3308      	adds	r3, #8
 800c462:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c466:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c468:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c46a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c46c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c46e:	e841 2300 	strex	r3, r2, [r1]
 800c472:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c474:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c476:	2b00      	cmp	r3, #0
 800c478:	d1e1      	bne.n	800c43e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2220      	movs	r2, #32
 800c47e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2200      	movs	r2, #0
 800c486:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	2200      	movs	r2, #0
 800c48c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	4a60      	ldr	r2, [pc, #384]	@ (800c614 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800c494:	4293      	cmp	r3, r2
 800c496:	d021      	beq.n	800c4dc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	685b      	ldr	r3, [r3, #4]
 800c49e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d01a      	beq.n	800c4dc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4ae:	e853 3f00 	ldrex	r3, [r3]
 800c4b2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c4b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c4b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c4ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	461a      	mov	r2, r3
 800c4c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c4c8:	657b      	str	r3, [r7, #84]	@ 0x54
 800c4ca:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4cc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c4ce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c4d0:	e841 2300 	strex	r3, r2, [r1]
 800c4d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c4d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d1e4      	bne.n	800c4a6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c4e0:	2b01      	cmp	r3, #1
 800c4e2:	d130      	bne.n	800c546 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4f2:	e853 3f00 	ldrex	r3, [r3]
 800c4f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c4f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4fa:	f023 0310 	bic.w	r3, r3, #16
 800c4fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	461a      	mov	r2, r3
 800c508:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c50c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c50e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c510:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c512:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c514:	e841 2300 	strex	r3, r2, [r1]
 800c518:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c51a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d1e4      	bne.n	800c4ea <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	69db      	ldr	r3, [r3, #28]
 800c526:	f003 0310 	and.w	r3, r3, #16
 800c52a:	2b10      	cmp	r3, #16
 800c52c:	d103      	bne.n	800c536 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	2210      	movs	r2, #16
 800c534:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c53c:	4619      	mov	r1, r3
 800c53e:	6878      	ldr	r0, [r7, #4]
 800c540:	f7fe fe78 	bl	800b234 <HAL_UARTEx_RxEventCallback>
 800c544:	e002      	b.n	800c54c <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800c546:	6878      	ldr	r0, [r7, #4]
 800c548:	f7f5 f968 	bl	800181c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c54c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c550:	2b00      	cmp	r3, #0
 800c552:	d006      	beq.n	800c562 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 800c554:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c558:	f003 0320 	and.w	r3, r3, #32
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	f47f aecf 	bne.w	800c300 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c568:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c56c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c570:	2b00      	cmp	r3, #0
 800c572:	d04b      	beq.n	800c60c <UART_RxISR_8BIT_FIFOEN+0x354>
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c57a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c57e:	429a      	cmp	r2, r3
 800c580:	d244      	bcs.n	800c60c <UART_RxISR_8BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	3308      	adds	r3, #8
 800c588:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c58a:	6a3b      	ldr	r3, [r7, #32]
 800c58c:	e853 3f00 	ldrex	r3, [r3]
 800c590:	61fb      	str	r3, [r7, #28]
   return(result);
 800c592:	69fb      	ldr	r3, [r7, #28]
 800c594:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c598:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	3308      	adds	r3, #8
 800c5a2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c5a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c5a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c5ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c5ae:	e841 2300 	strex	r3, r2, [r1]
 800c5b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d1e3      	bne.n	800c582 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	4a16      	ldr	r2, [pc, #88]	@ (800c618 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800c5be:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	e853 3f00 	ldrex	r3, [r3]
 800c5cc:	60bb      	str	r3, [r7, #8]
   return(result);
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	f043 0320 	orr.w	r3, r3, #32
 800c5d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	461a      	mov	r2, r3
 800c5de:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c5e2:	61bb      	str	r3, [r7, #24]
 800c5e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5e6:	6979      	ldr	r1, [r7, #20]
 800c5e8:	69ba      	ldr	r2, [r7, #24]
 800c5ea:	e841 2300 	strex	r3, r2, [r1]
 800c5ee:	613b      	str	r3, [r7, #16]
   return(result);
 800c5f0:	693b      	ldr	r3, [r7, #16]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d1e4      	bne.n	800c5c0 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c5f6:	e009      	b.n	800c60c <UART_RxISR_8BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	8b1b      	ldrh	r3, [r3, #24]
 800c5fe:	b29a      	uxth	r2, r3
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	f042 0208 	orr.w	r2, r2, #8
 800c608:	b292      	uxth	r2, r2
 800c60a:	831a      	strh	r2, [r3, #24]
}
 800c60c:	bf00      	nop
 800c60e:	37b0      	adds	r7, #176	@ 0xb0
 800c610:	46bd      	mov	sp, r7
 800c612:	bd80      	pop	{r7, pc}
 800c614:	40008000 	.word	0x40008000
 800c618:	0800bf41 	.word	0x0800bf41

0800c61c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b0ae      	sub	sp, #184	@ 0xb8
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c62a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	69db      	ldr	r3, [r3, #28]
 800c634:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	689b      	ldr	r3, [r3, #8]
 800c648:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c652:	2b22      	cmp	r3, #34	@ 0x22
 800c654:	f040 8186 	bne.w	800c964 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c65e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c662:	e129      	b.n	800c8b8 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800c66a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c672:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c676:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c67a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c67e:	4013      	ands	r3, r2
 800c680:	b29a      	uxth	r2, r3
 800c682:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c686:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c68c:	1c9a      	adds	r2, r3, #2
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c698:	b29b      	uxth	r3, r3
 800c69a:	3b01      	subs	r3, #1
 800c69c:	b29a      	uxth	r2, r3
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	69db      	ldr	r3, [r3, #28]
 800c6aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c6ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c6b2:	f003 0307 	and.w	r3, r3, #7
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d053      	beq.n	800c762 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c6ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c6be:	f003 0301 	and.w	r3, r3, #1
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d011      	beq.n	800c6ea <UART_RxISR_16BIT_FIFOEN+0xce>
 800c6c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c6ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d00b      	beq.n	800c6ea <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	2201      	movs	r2, #1
 800c6d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6e0:	f043 0201 	orr.w	r2, r3, #1
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c6ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c6ee:	f003 0302 	and.w	r3, r3, #2
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d011      	beq.n	800c71a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c6f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c6fa:	f003 0301 	and.w	r3, r3, #1
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d00b      	beq.n	800c71a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	2202      	movs	r2, #2
 800c708:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c710:	f043 0204 	orr.w	r2, r3, #4
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c71a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c71e:	f003 0304 	and.w	r3, r3, #4
 800c722:	2b00      	cmp	r3, #0
 800c724:	d011      	beq.n	800c74a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c726:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c72a:	f003 0301 	and.w	r3, r3, #1
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d00b      	beq.n	800c74a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	2204      	movs	r2, #4
 800c738:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c740:	f043 0202 	orr.w	r2, r3, #2
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c750:	2b00      	cmp	r3, #0
 800c752:	d006      	beq.n	800c762 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f7fe fd63 	bl	800b220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	2200      	movs	r2, #0
 800c75e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c768:	b29b      	uxth	r3, r3
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	f040 80a4 	bne.w	800c8b8 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c776:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c778:	e853 3f00 	ldrex	r3, [r3]
 800c77c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c77e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c780:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c784:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	461a      	mov	r2, r3
 800c78e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c792:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c796:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c798:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c79a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c79e:	e841 2300 	strex	r3, r2, [r1]
 800c7a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c7a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d1e2      	bne.n	800c770 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	3308      	adds	r3, #8
 800c7b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c7b4:	e853 3f00 	ldrex	r3, [r3]
 800c7b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c7ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c7bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c7c0:	f023 0301 	bic.w	r3, r3, #1
 800c7c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	3308      	adds	r3, #8
 800c7ce:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c7d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c7d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c7d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c7da:	e841 2300 	strex	r3, r2, [r1]
 800c7de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c7e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d1e1      	bne.n	800c7aa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	2220      	movs	r2, #32
 800c7ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	4a60      	ldr	r2, [pc, #384]	@ (800c980 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800c800:	4293      	cmp	r3, r2
 800c802:	d021      	beq.n	800c848 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	685b      	ldr	r3, [r3, #4]
 800c80a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d01a      	beq.n	800c848 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c81a:	e853 3f00 	ldrex	r3, [r3]
 800c81e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c820:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c822:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c826:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	461a      	mov	r2, r3
 800c830:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c834:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c836:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c838:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c83a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c83c:	e841 2300 	strex	r3, r2, [r1]
 800c840:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c842:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c844:	2b00      	cmp	r3, #0
 800c846:	d1e4      	bne.n	800c812 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c84c:	2b01      	cmp	r3, #1
 800c84e:	d130      	bne.n	800c8b2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	2200      	movs	r2, #0
 800c854:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c85c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c85e:	e853 3f00 	ldrex	r3, [r3]
 800c862:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c866:	f023 0310 	bic.w	r3, r3, #16
 800c86a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	461a      	mov	r2, r3
 800c874:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c878:	647b      	str	r3, [r7, #68]	@ 0x44
 800c87a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c87c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c87e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c880:	e841 2300 	strex	r3, r2, [r1]
 800c884:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d1e4      	bne.n	800c856 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	69db      	ldr	r3, [r3, #28]
 800c892:	f003 0310 	and.w	r3, r3, #16
 800c896:	2b10      	cmp	r3, #16
 800c898:	d103      	bne.n	800c8a2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	2210      	movs	r2, #16
 800c8a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c8a8:	4619      	mov	r1, r3
 800c8aa:	6878      	ldr	r0, [r7, #4]
 800c8ac:	f7fe fcc2 	bl	800b234 <HAL_UARTEx_RxEventCallback>
 800c8b0:	e002      	b.n	800c8b8 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800c8b2:	6878      	ldr	r0, [r7, #4]
 800c8b4:	f7f4 ffb2 	bl	800181c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c8b8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d006      	beq.n	800c8ce <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800c8c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c8c4:	f003 0320 	and.w	r3, r3, #32
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	f47f aecb 	bne.w	800c664 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c8d4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c8d8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d04b      	beq.n	800c978 <UART_RxISR_16BIT_FIFOEN+0x35c>
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c8e6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d244      	bcs.n	800c978 <UART_RxISR_16BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	3308      	adds	r3, #8
 800c8f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8f8:	e853 3f00 	ldrex	r3, [r3]
 800c8fc:	623b      	str	r3, [r7, #32]
   return(result);
 800c8fe:	6a3b      	ldr	r3, [r7, #32]
 800c900:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c904:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	3308      	adds	r3, #8
 800c90e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c912:	633a      	str	r2, [r7, #48]	@ 0x30
 800c914:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c916:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c918:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c91a:	e841 2300 	strex	r3, r2, [r1]
 800c91e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c922:	2b00      	cmp	r3, #0
 800c924:	d1e3      	bne.n	800c8ee <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	4a16      	ldr	r2, [pc, #88]	@ (800c984 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800c92a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c932:	693b      	ldr	r3, [r7, #16]
 800c934:	e853 3f00 	ldrex	r3, [r3]
 800c938:	60fb      	str	r3, [r7, #12]
   return(result);
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	f043 0320 	orr.w	r3, r3, #32
 800c940:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	461a      	mov	r2, r3
 800c94a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c94e:	61fb      	str	r3, [r7, #28]
 800c950:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c952:	69b9      	ldr	r1, [r7, #24]
 800c954:	69fa      	ldr	r2, [r7, #28]
 800c956:	e841 2300 	strex	r3, r2, [r1]
 800c95a:	617b      	str	r3, [r7, #20]
   return(result);
 800c95c:	697b      	ldr	r3, [r7, #20]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d1e4      	bne.n	800c92c <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c962:	e009      	b.n	800c978 <UART_RxISR_16BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	8b1b      	ldrh	r3, [r3, #24]
 800c96a:	b29a      	uxth	r2, r3
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f042 0208 	orr.w	r2, r2, #8
 800c974:	b292      	uxth	r2, r2
 800c976:	831a      	strh	r2, [r3, #24]
}
 800c978:	bf00      	nop
 800c97a:	37b8      	adds	r7, #184	@ 0xb8
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}
 800c980:	40008000 	.word	0x40008000
 800c984:	0800c0fd 	.word	0x0800c0fd

0800c988 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c988:	b480      	push	{r7}
 800c98a:	b083      	sub	sp, #12
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c990:	bf00      	nop
 800c992:	370c      	adds	r7, #12
 800c994:	46bd      	mov	sp, r7
 800c996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99a:	4770      	bx	lr

0800c99c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c99c:	b480      	push	{r7}
 800c99e:	b083      	sub	sp, #12
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c9a4:	bf00      	nop
 800c9a6:	370c      	adds	r7, #12
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ae:	4770      	bx	lr

0800c9b0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c9b0:	b480      	push	{r7}
 800c9b2:	b083      	sub	sp, #12
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c9b8:	bf00      	nop
 800c9ba:	370c      	adds	r7, #12
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c2:	4770      	bx	lr

0800c9c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b085      	sub	sp, #20
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c9d2:	2b01      	cmp	r3, #1
 800c9d4:	d101      	bne.n	800c9da <HAL_UARTEx_DisableFifoMode+0x16>
 800c9d6:	2302      	movs	r3, #2
 800c9d8:	e027      	b.n	800ca2a <HAL_UARTEx_DisableFifoMode+0x66>
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2201      	movs	r2, #1
 800c9de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2224      	movs	r2, #36	@ 0x24
 800c9e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	681a      	ldr	r2, [r3, #0]
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	f022 0201 	bic.w	r2, r2, #1
 800ca00:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ca08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	68fa      	ldr	r2, [r7, #12]
 800ca16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	2220      	movs	r2, #32
 800ca1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2200      	movs	r2, #0
 800ca24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ca28:	2300      	movs	r3, #0
}
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	3714      	adds	r7, #20
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca34:	4770      	bx	lr

0800ca36 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ca36:	b580      	push	{r7, lr}
 800ca38:	b084      	sub	sp, #16
 800ca3a:	af00      	add	r7, sp, #0
 800ca3c:	6078      	str	r0, [r7, #4]
 800ca3e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ca46:	2b01      	cmp	r3, #1
 800ca48:	d101      	bne.n	800ca4e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ca4a:	2302      	movs	r3, #2
 800ca4c:	e02d      	b.n	800caaa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	2201      	movs	r2, #1
 800ca52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	2224      	movs	r2, #36	@ 0x24
 800ca5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	681a      	ldr	r2, [r3, #0]
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f022 0201 	bic.w	r2, r2, #1
 800ca74:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	689b      	ldr	r3, [r3, #8]
 800ca7c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	683a      	ldr	r2, [r7, #0]
 800ca86:	430a      	orrs	r2, r1
 800ca88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f000 f850 	bl	800cb30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	68fa      	ldr	r2, [r7, #12]
 800ca96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2220      	movs	r2, #32
 800ca9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2200      	movs	r2, #0
 800caa4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800caa8:	2300      	movs	r3, #0
}
 800caaa:	4618      	mov	r0, r3
 800caac:	3710      	adds	r7, #16
 800caae:	46bd      	mov	sp, r7
 800cab0:	bd80      	pop	{r7, pc}

0800cab2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cab2:	b580      	push	{r7, lr}
 800cab4:	b084      	sub	sp, #16
 800cab6:	af00      	add	r7, sp, #0
 800cab8:	6078      	str	r0, [r7, #4]
 800caba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cac2:	2b01      	cmp	r3, #1
 800cac4:	d101      	bne.n	800caca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cac6:	2302      	movs	r3, #2
 800cac8:	e02d      	b.n	800cb26 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	2201      	movs	r2, #1
 800cace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	2224      	movs	r2, #36	@ 0x24
 800cad6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	681a      	ldr	r2, [r3, #0]
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	f022 0201 	bic.w	r2, r2, #1
 800caf0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	689b      	ldr	r3, [r3, #8]
 800caf8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	683a      	ldr	r2, [r7, #0]
 800cb02:	430a      	orrs	r2, r1
 800cb04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f000 f812 	bl	800cb30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	68fa      	ldr	r2, [r7, #12]
 800cb12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2220      	movs	r2, #32
 800cb18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2200      	movs	r2, #0
 800cb20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cb24:	2300      	movs	r3, #0
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3710      	adds	r7, #16
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}
	...

0800cb30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cb30:	b480      	push	{r7}
 800cb32:	b085      	sub	sp, #20
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d108      	bne.n	800cb52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	2201      	movs	r2, #1
 800cb44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	2201      	movs	r2, #1
 800cb4c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cb50:	e031      	b.n	800cbb6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cb52:	2308      	movs	r3, #8
 800cb54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cb56:	2308      	movs	r3, #8
 800cb58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	689b      	ldr	r3, [r3, #8]
 800cb60:	0e5b      	lsrs	r3, r3, #25
 800cb62:	b2db      	uxtb	r3, r3
 800cb64:	f003 0307 	and.w	r3, r3, #7
 800cb68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	689b      	ldr	r3, [r3, #8]
 800cb70:	0f5b      	lsrs	r3, r3, #29
 800cb72:	b2db      	uxtb	r3, r3
 800cb74:	f003 0307 	and.w	r3, r3, #7
 800cb78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cb7a:	7bbb      	ldrb	r3, [r7, #14]
 800cb7c:	7b3a      	ldrb	r2, [r7, #12]
 800cb7e:	4911      	ldr	r1, [pc, #68]	@ (800cbc4 <UARTEx_SetNbDataToProcess+0x94>)
 800cb80:	5c8a      	ldrb	r2, [r1, r2]
 800cb82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cb86:	7b3a      	ldrb	r2, [r7, #12]
 800cb88:	490f      	ldr	r1, [pc, #60]	@ (800cbc8 <UARTEx_SetNbDataToProcess+0x98>)
 800cb8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cb8c:	fb93 f3f2 	sdiv	r3, r3, r2
 800cb90:	b29a      	uxth	r2, r3
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cb98:	7bfb      	ldrb	r3, [r7, #15]
 800cb9a:	7b7a      	ldrb	r2, [r7, #13]
 800cb9c:	4909      	ldr	r1, [pc, #36]	@ (800cbc4 <UARTEx_SetNbDataToProcess+0x94>)
 800cb9e:	5c8a      	ldrb	r2, [r1, r2]
 800cba0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cba4:	7b7a      	ldrb	r2, [r7, #13]
 800cba6:	4908      	ldr	r1, [pc, #32]	@ (800cbc8 <UARTEx_SetNbDataToProcess+0x98>)
 800cba8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cbaa:	fb93 f3f2 	sdiv	r3, r3, r2
 800cbae:	b29a      	uxth	r2, r3
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800cbb6:	bf00      	nop
 800cbb8:	3714      	adds	r7, #20
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc0:	4770      	bx	lr
 800cbc2:	bf00      	nop
 800cbc4:	0800fe38 	.word	0x0800fe38
 800cbc8:	0800fe40 	.word	0x0800fe40

0800cbcc <atoi>:
 800cbcc:	220a      	movs	r2, #10
 800cbce:	2100      	movs	r1, #0
 800cbd0:	f000 b87a 	b.w	800ccc8 <strtol>

0800cbd4 <_strtol_l.constprop.0>:
 800cbd4:	2b24      	cmp	r3, #36	@ 0x24
 800cbd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbda:	4686      	mov	lr, r0
 800cbdc:	4690      	mov	r8, r2
 800cbde:	d801      	bhi.n	800cbe4 <_strtol_l.constprop.0+0x10>
 800cbe0:	2b01      	cmp	r3, #1
 800cbe2:	d106      	bne.n	800cbf2 <_strtol_l.constprop.0+0x1e>
 800cbe4:	f000 ff2e 	bl	800da44 <__errno>
 800cbe8:	2316      	movs	r3, #22
 800cbea:	6003      	str	r3, [r0, #0]
 800cbec:	2000      	movs	r0, #0
 800cbee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbf2:	4834      	ldr	r0, [pc, #208]	@ (800ccc4 <_strtol_l.constprop.0+0xf0>)
 800cbf4:	460d      	mov	r5, r1
 800cbf6:	462a      	mov	r2, r5
 800cbf8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cbfc:	5d06      	ldrb	r6, [r0, r4]
 800cbfe:	f016 0608 	ands.w	r6, r6, #8
 800cc02:	d1f8      	bne.n	800cbf6 <_strtol_l.constprop.0+0x22>
 800cc04:	2c2d      	cmp	r4, #45	@ 0x2d
 800cc06:	d12d      	bne.n	800cc64 <_strtol_l.constprop.0+0x90>
 800cc08:	782c      	ldrb	r4, [r5, #0]
 800cc0a:	2601      	movs	r6, #1
 800cc0c:	1c95      	adds	r5, r2, #2
 800cc0e:	f033 0210 	bics.w	r2, r3, #16
 800cc12:	d109      	bne.n	800cc28 <_strtol_l.constprop.0+0x54>
 800cc14:	2c30      	cmp	r4, #48	@ 0x30
 800cc16:	d12a      	bne.n	800cc6e <_strtol_l.constprop.0+0x9a>
 800cc18:	782a      	ldrb	r2, [r5, #0]
 800cc1a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cc1e:	2a58      	cmp	r2, #88	@ 0x58
 800cc20:	d125      	bne.n	800cc6e <_strtol_l.constprop.0+0x9a>
 800cc22:	786c      	ldrb	r4, [r5, #1]
 800cc24:	2310      	movs	r3, #16
 800cc26:	3502      	adds	r5, #2
 800cc28:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cc2c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cc30:	2200      	movs	r2, #0
 800cc32:	fbbc f9f3 	udiv	r9, ip, r3
 800cc36:	4610      	mov	r0, r2
 800cc38:	fb03 ca19 	mls	sl, r3, r9, ip
 800cc3c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cc40:	2f09      	cmp	r7, #9
 800cc42:	d81b      	bhi.n	800cc7c <_strtol_l.constprop.0+0xa8>
 800cc44:	463c      	mov	r4, r7
 800cc46:	42a3      	cmp	r3, r4
 800cc48:	dd27      	ble.n	800cc9a <_strtol_l.constprop.0+0xc6>
 800cc4a:	1c57      	adds	r7, r2, #1
 800cc4c:	d007      	beq.n	800cc5e <_strtol_l.constprop.0+0x8a>
 800cc4e:	4581      	cmp	r9, r0
 800cc50:	d320      	bcc.n	800cc94 <_strtol_l.constprop.0+0xc0>
 800cc52:	d101      	bne.n	800cc58 <_strtol_l.constprop.0+0x84>
 800cc54:	45a2      	cmp	sl, r4
 800cc56:	db1d      	blt.n	800cc94 <_strtol_l.constprop.0+0xc0>
 800cc58:	fb00 4003 	mla	r0, r0, r3, r4
 800cc5c:	2201      	movs	r2, #1
 800cc5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc62:	e7eb      	b.n	800cc3c <_strtol_l.constprop.0+0x68>
 800cc64:	2c2b      	cmp	r4, #43	@ 0x2b
 800cc66:	bf04      	itt	eq
 800cc68:	782c      	ldrbeq	r4, [r5, #0]
 800cc6a:	1c95      	addeq	r5, r2, #2
 800cc6c:	e7cf      	b.n	800cc0e <_strtol_l.constprop.0+0x3a>
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d1da      	bne.n	800cc28 <_strtol_l.constprop.0+0x54>
 800cc72:	2c30      	cmp	r4, #48	@ 0x30
 800cc74:	bf0c      	ite	eq
 800cc76:	2308      	moveq	r3, #8
 800cc78:	230a      	movne	r3, #10
 800cc7a:	e7d5      	b.n	800cc28 <_strtol_l.constprop.0+0x54>
 800cc7c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cc80:	2f19      	cmp	r7, #25
 800cc82:	d801      	bhi.n	800cc88 <_strtol_l.constprop.0+0xb4>
 800cc84:	3c37      	subs	r4, #55	@ 0x37
 800cc86:	e7de      	b.n	800cc46 <_strtol_l.constprop.0+0x72>
 800cc88:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cc8c:	2f19      	cmp	r7, #25
 800cc8e:	d804      	bhi.n	800cc9a <_strtol_l.constprop.0+0xc6>
 800cc90:	3c57      	subs	r4, #87	@ 0x57
 800cc92:	e7d8      	b.n	800cc46 <_strtol_l.constprop.0+0x72>
 800cc94:	f04f 32ff 	mov.w	r2, #4294967295
 800cc98:	e7e1      	b.n	800cc5e <_strtol_l.constprop.0+0x8a>
 800cc9a:	1c53      	adds	r3, r2, #1
 800cc9c:	d108      	bne.n	800ccb0 <_strtol_l.constprop.0+0xdc>
 800cc9e:	2322      	movs	r3, #34	@ 0x22
 800cca0:	f8ce 3000 	str.w	r3, [lr]
 800cca4:	4660      	mov	r0, ip
 800cca6:	f1b8 0f00 	cmp.w	r8, #0
 800ccaa:	d0a0      	beq.n	800cbee <_strtol_l.constprop.0+0x1a>
 800ccac:	1e69      	subs	r1, r5, #1
 800ccae:	e006      	b.n	800ccbe <_strtol_l.constprop.0+0xea>
 800ccb0:	b106      	cbz	r6, 800ccb4 <_strtol_l.constprop.0+0xe0>
 800ccb2:	4240      	negs	r0, r0
 800ccb4:	f1b8 0f00 	cmp.w	r8, #0
 800ccb8:	d099      	beq.n	800cbee <_strtol_l.constprop.0+0x1a>
 800ccba:	2a00      	cmp	r2, #0
 800ccbc:	d1f6      	bne.n	800ccac <_strtol_l.constprop.0+0xd8>
 800ccbe:	f8c8 1000 	str.w	r1, [r8]
 800ccc2:	e794      	b.n	800cbee <_strtol_l.constprop.0+0x1a>
 800ccc4:	0800fe49 	.word	0x0800fe49

0800ccc8 <strtol>:
 800ccc8:	4613      	mov	r3, r2
 800ccca:	460a      	mov	r2, r1
 800cccc:	4601      	mov	r1, r0
 800ccce:	4802      	ldr	r0, [pc, #8]	@ (800ccd8 <strtol+0x10>)
 800ccd0:	6800      	ldr	r0, [r0, #0]
 800ccd2:	f7ff bf7f 	b.w	800cbd4 <_strtol_l.constprop.0>
 800ccd6:	bf00      	nop
 800ccd8:	20000080 	.word	0x20000080

0800ccdc <__cvt>:
 800ccdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cce0:	ec57 6b10 	vmov	r6, r7, d0
 800cce4:	2f00      	cmp	r7, #0
 800cce6:	460c      	mov	r4, r1
 800cce8:	4619      	mov	r1, r3
 800ccea:	463b      	mov	r3, r7
 800ccec:	bfbb      	ittet	lt
 800ccee:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ccf2:	461f      	movlt	r7, r3
 800ccf4:	2300      	movge	r3, #0
 800ccf6:	232d      	movlt	r3, #45	@ 0x2d
 800ccf8:	700b      	strb	r3, [r1, #0]
 800ccfa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ccfc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cd00:	4691      	mov	r9, r2
 800cd02:	f023 0820 	bic.w	r8, r3, #32
 800cd06:	bfbc      	itt	lt
 800cd08:	4632      	movlt	r2, r6
 800cd0a:	4616      	movlt	r6, r2
 800cd0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cd10:	d005      	beq.n	800cd1e <__cvt+0x42>
 800cd12:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cd16:	d100      	bne.n	800cd1a <__cvt+0x3e>
 800cd18:	3401      	adds	r4, #1
 800cd1a:	2102      	movs	r1, #2
 800cd1c:	e000      	b.n	800cd20 <__cvt+0x44>
 800cd1e:	2103      	movs	r1, #3
 800cd20:	ab03      	add	r3, sp, #12
 800cd22:	9301      	str	r3, [sp, #4]
 800cd24:	ab02      	add	r3, sp, #8
 800cd26:	9300      	str	r3, [sp, #0]
 800cd28:	ec47 6b10 	vmov	d0, r6, r7
 800cd2c:	4653      	mov	r3, sl
 800cd2e:	4622      	mov	r2, r4
 800cd30:	f000 ff46 	bl	800dbc0 <_dtoa_r>
 800cd34:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cd38:	4605      	mov	r5, r0
 800cd3a:	d119      	bne.n	800cd70 <__cvt+0x94>
 800cd3c:	f019 0f01 	tst.w	r9, #1
 800cd40:	d00e      	beq.n	800cd60 <__cvt+0x84>
 800cd42:	eb00 0904 	add.w	r9, r0, r4
 800cd46:	2200      	movs	r2, #0
 800cd48:	2300      	movs	r3, #0
 800cd4a:	4630      	mov	r0, r6
 800cd4c:	4639      	mov	r1, r7
 800cd4e:	f7f3 fed3 	bl	8000af8 <__aeabi_dcmpeq>
 800cd52:	b108      	cbz	r0, 800cd58 <__cvt+0x7c>
 800cd54:	f8cd 900c 	str.w	r9, [sp, #12]
 800cd58:	2230      	movs	r2, #48	@ 0x30
 800cd5a:	9b03      	ldr	r3, [sp, #12]
 800cd5c:	454b      	cmp	r3, r9
 800cd5e:	d31e      	bcc.n	800cd9e <__cvt+0xc2>
 800cd60:	9b03      	ldr	r3, [sp, #12]
 800cd62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd64:	1b5b      	subs	r3, r3, r5
 800cd66:	4628      	mov	r0, r5
 800cd68:	6013      	str	r3, [r2, #0]
 800cd6a:	b004      	add	sp, #16
 800cd6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd70:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cd74:	eb00 0904 	add.w	r9, r0, r4
 800cd78:	d1e5      	bne.n	800cd46 <__cvt+0x6a>
 800cd7a:	7803      	ldrb	r3, [r0, #0]
 800cd7c:	2b30      	cmp	r3, #48	@ 0x30
 800cd7e:	d10a      	bne.n	800cd96 <__cvt+0xba>
 800cd80:	2200      	movs	r2, #0
 800cd82:	2300      	movs	r3, #0
 800cd84:	4630      	mov	r0, r6
 800cd86:	4639      	mov	r1, r7
 800cd88:	f7f3 feb6 	bl	8000af8 <__aeabi_dcmpeq>
 800cd8c:	b918      	cbnz	r0, 800cd96 <__cvt+0xba>
 800cd8e:	f1c4 0401 	rsb	r4, r4, #1
 800cd92:	f8ca 4000 	str.w	r4, [sl]
 800cd96:	f8da 3000 	ldr.w	r3, [sl]
 800cd9a:	4499      	add	r9, r3
 800cd9c:	e7d3      	b.n	800cd46 <__cvt+0x6a>
 800cd9e:	1c59      	adds	r1, r3, #1
 800cda0:	9103      	str	r1, [sp, #12]
 800cda2:	701a      	strb	r2, [r3, #0]
 800cda4:	e7d9      	b.n	800cd5a <__cvt+0x7e>

0800cda6 <__exponent>:
 800cda6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cda8:	2900      	cmp	r1, #0
 800cdaa:	bfba      	itte	lt
 800cdac:	4249      	neglt	r1, r1
 800cdae:	232d      	movlt	r3, #45	@ 0x2d
 800cdb0:	232b      	movge	r3, #43	@ 0x2b
 800cdb2:	2909      	cmp	r1, #9
 800cdb4:	7002      	strb	r2, [r0, #0]
 800cdb6:	7043      	strb	r3, [r0, #1]
 800cdb8:	dd29      	ble.n	800ce0e <__exponent+0x68>
 800cdba:	f10d 0307 	add.w	r3, sp, #7
 800cdbe:	461d      	mov	r5, r3
 800cdc0:	270a      	movs	r7, #10
 800cdc2:	461a      	mov	r2, r3
 800cdc4:	fbb1 f6f7 	udiv	r6, r1, r7
 800cdc8:	fb07 1416 	mls	r4, r7, r6, r1
 800cdcc:	3430      	adds	r4, #48	@ 0x30
 800cdce:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cdd2:	460c      	mov	r4, r1
 800cdd4:	2c63      	cmp	r4, #99	@ 0x63
 800cdd6:	f103 33ff 	add.w	r3, r3, #4294967295
 800cdda:	4631      	mov	r1, r6
 800cddc:	dcf1      	bgt.n	800cdc2 <__exponent+0x1c>
 800cdde:	3130      	adds	r1, #48	@ 0x30
 800cde0:	1e94      	subs	r4, r2, #2
 800cde2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cde6:	1c41      	adds	r1, r0, #1
 800cde8:	4623      	mov	r3, r4
 800cdea:	42ab      	cmp	r3, r5
 800cdec:	d30a      	bcc.n	800ce04 <__exponent+0x5e>
 800cdee:	f10d 0309 	add.w	r3, sp, #9
 800cdf2:	1a9b      	subs	r3, r3, r2
 800cdf4:	42ac      	cmp	r4, r5
 800cdf6:	bf88      	it	hi
 800cdf8:	2300      	movhi	r3, #0
 800cdfa:	3302      	adds	r3, #2
 800cdfc:	4403      	add	r3, r0
 800cdfe:	1a18      	subs	r0, r3, r0
 800ce00:	b003      	add	sp, #12
 800ce02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce04:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ce08:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ce0c:	e7ed      	b.n	800cdea <__exponent+0x44>
 800ce0e:	2330      	movs	r3, #48	@ 0x30
 800ce10:	3130      	adds	r1, #48	@ 0x30
 800ce12:	7083      	strb	r3, [r0, #2]
 800ce14:	70c1      	strb	r1, [r0, #3]
 800ce16:	1d03      	adds	r3, r0, #4
 800ce18:	e7f1      	b.n	800cdfe <__exponent+0x58>
	...

0800ce1c <_printf_float>:
 800ce1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce20:	b08d      	sub	sp, #52	@ 0x34
 800ce22:	460c      	mov	r4, r1
 800ce24:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ce28:	4616      	mov	r6, r2
 800ce2a:	461f      	mov	r7, r3
 800ce2c:	4605      	mov	r5, r0
 800ce2e:	f000 fdbf 	bl	800d9b0 <_localeconv_r>
 800ce32:	6803      	ldr	r3, [r0, #0]
 800ce34:	9304      	str	r3, [sp, #16]
 800ce36:	4618      	mov	r0, r3
 800ce38:	f7f3 fa32 	bl	80002a0 <strlen>
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce40:	f8d8 3000 	ldr.w	r3, [r8]
 800ce44:	9005      	str	r0, [sp, #20]
 800ce46:	3307      	adds	r3, #7
 800ce48:	f023 0307 	bic.w	r3, r3, #7
 800ce4c:	f103 0208 	add.w	r2, r3, #8
 800ce50:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ce54:	f8d4 b000 	ldr.w	fp, [r4]
 800ce58:	f8c8 2000 	str.w	r2, [r8]
 800ce5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ce60:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ce64:	9307      	str	r3, [sp, #28]
 800ce66:	f8cd 8018 	str.w	r8, [sp, #24]
 800ce6a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ce6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ce72:	4b9c      	ldr	r3, [pc, #624]	@ (800d0e4 <_printf_float+0x2c8>)
 800ce74:	f04f 32ff 	mov.w	r2, #4294967295
 800ce78:	f7f3 fe70 	bl	8000b5c <__aeabi_dcmpun>
 800ce7c:	bb70      	cbnz	r0, 800cedc <_printf_float+0xc0>
 800ce7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ce82:	4b98      	ldr	r3, [pc, #608]	@ (800d0e4 <_printf_float+0x2c8>)
 800ce84:	f04f 32ff 	mov.w	r2, #4294967295
 800ce88:	f7f3 fe4a 	bl	8000b20 <__aeabi_dcmple>
 800ce8c:	bb30      	cbnz	r0, 800cedc <_printf_float+0xc0>
 800ce8e:	2200      	movs	r2, #0
 800ce90:	2300      	movs	r3, #0
 800ce92:	4640      	mov	r0, r8
 800ce94:	4649      	mov	r1, r9
 800ce96:	f7f3 fe39 	bl	8000b0c <__aeabi_dcmplt>
 800ce9a:	b110      	cbz	r0, 800cea2 <_printf_float+0x86>
 800ce9c:	232d      	movs	r3, #45	@ 0x2d
 800ce9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cea2:	4a91      	ldr	r2, [pc, #580]	@ (800d0e8 <_printf_float+0x2cc>)
 800cea4:	4b91      	ldr	r3, [pc, #580]	@ (800d0ec <_printf_float+0x2d0>)
 800cea6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ceaa:	bf94      	ite	ls
 800ceac:	4690      	movls	r8, r2
 800ceae:	4698      	movhi	r8, r3
 800ceb0:	2303      	movs	r3, #3
 800ceb2:	6123      	str	r3, [r4, #16]
 800ceb4:	f02b 0304 	bic.w	r3, fp, #4
 800ceb8:	6023      	str	r3, [r4, #0]
 800ceba:	f04f 0900 	mov.w	r9, #0
 800cebe:	9700      	str	r7, [sp, #0]
 800cec0:	4633      	mov	r3, r6
 800cec2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cec4:	4621      	mov	r1, r4
 800cec6:	4628      	mov	r0, r5
 800cec8:	f000 f9d2 	bl	800d270 <_printf_common>
 800cecc:	3001      	adds	r0, #1
 800cece:	f040 808d 	bne.w	800cfec <_printf_float+0x1d0>
 800ced2:	f04f 30ff 	mov.w	r0, #4294967295
 800ced6:	b00d      	add	sp, #52	@ 0x34
 800ced8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cedc:	4642      	mov	r2, r8
 800cede:	464b      	mov	r3, r9
 800cee0:	4640      	mov	r0, r8
 800cee2:	4649      	mov	r1, r9
 800cee4:	f7f3 fe3a 	bl	8000b5c <__aeabi_dcmpun>
 800cee8:	b140      	cbz	r0, 800cefc <_printf_float+0xe0>
 800ceea:	464b      	mov	r3, r9
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	bfbc      	itt	lt
 800cef0:	232d      	movlt	r3, #45	@ 0x2d
 800cef2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cef6:	4a7e      	ldr	r2, [pc, #504]	@ (800d0f0 <_printf_float+0x2d4>)
 800cef8:	4b7e      	ldr	r3, [pc, #504]	@ (800d0f4 <_printf_float+0x2d8>)
 800cefa:	e7d4      	b.n	800cea6 <_printf_float+0x8a>
 800cefc:	6863      	ldr	r3, [r4, #4]
 800cefe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cf02:	9206      	str	r2, [sp, #24]
 800cf04:	1c5a      	adds	r2, r3, #1
 800cf06:	d13b      	bne.n	800cf80 <_printf_float+0x164>
 800cf08:	2306      	movs	r3, #6
 800cf0a:	6063      	str	r3, [r4, #4]
 800cf0c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cf10:	2300      	movs	r3, #0
 800cf12:	6022      	str	r2, [r4, #0]
 800cf14:	9303      	str	r3, [sp, #12]
 800cf16:	ab0a      	add	r3, sp, #40	@ 0x28
 800cf18:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cf1c:	ab09      	add	r3, sp, #36	@ 0x24
 800cf1e:	9300      	str	r3, [sp, #0]
 800cf20:	6861      	ldr	r1, [r4, #4]
 800cf22:	ec49 8b10 	vmov	d0, r8, r9
 800cf26:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cf2a:	4628      	mov	r0, r5
 800cf2c:	f7ff fed6 	bl	800ccdc <__cvt>
 800cf30:	9b06      	ldr	r3, [sp, #24]
 800cf32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cf34:	2b47      	cmp	r3, #71	@ 0x47
 800cf36:	4680      	mov	r8, r0
 800cf38:	d129      	bne.n	800cf8e <_printf_float+0x172>
 800cf3a:	1cc8      	adds	r0, r1, #3
 800cf3c:	db02      	blt.n	800cf44 <_printf_float+0x128>
 800cf3e:	6863      	ldr	r3, [r4, #4]
 800cf40:	4299      	cmp	r1, r3
 800cf42:	dd41      	ble.n	800cfc8 <_printf_float+0x1ac>
 800cf44:	f1aa 0a02 	sub.w	sl, sl, #2
 800cf48:	fa5f fa8a 	uxtb.w	sl, sl
 800cf4c:	3901      	subs	r1, #1
 800cf4e:	4652      	mov	r2, sl
 800cf50:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cf54:	9109      	str	r1, [sp, #36]	@ 0x24
 800cf56:	f7ff ff26 	bl	800cda6 <__exponent>
 800cf5a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf5c:	1813      	adds	r3, r2, r0
 800cf5e:	2a01      	cmp	r2, #1
 800cf60:	4681      	mov	r9, r0
 800cf62:	6123      	str	r3, [r4, #16]
 800cf64:	dc02      	bgt.n	800cf6c <_printf_float+0x150>
 800cf66:	6822      	ldr	r2, [r4, #0]
 800cf68:	07d2      	lsls	r2, r2, #31
 800cf6a:	d501      	bpl.n	800cf70 <_printf_float+0x154>
 800cf6c:	3301      	adds	r3, #1
 800cf6e:	6123      	str	r3, [r4, #16]
 800cf70:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d0a2      	beq.n	800cebe <_printf_float+0xa2>
 800cf78:	232d      	movs	r3, #45	@ 0x2d
 800cf7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf7e:	e79e      	b.n	800cebe <_printf_float+0xa2>
 800cf80:	9a06      	ldr	r2, [sp, #24]
 800cf82:	2a47      	cmp	r2, #71	@ 0x47
 800cf84:	d1c2      	bne.n	800cf0c <_printf_float+0xf0>
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d1c0      	bne.n	800cf0c <_printf_float+0xf0>
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	e7bd      	b.n	800cf0a <_printf_float+0xee>
 800cf8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cf92:	d9db      	bls.n	800cf4c <_printf_float+0x130>
 800cf94:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cf98:	d118      	bne.n	800cfcc <_printf_float+0x1b0>
 800cf9a:	2900      	cmp	r1, #0
 800cf9c:	6863      	ldr	r3, [r4, #4]
 800cf9e:	dd0b      	ble.n	800cfb8 <_printf_float+0x19c>
 800cfa0:	6121      	str	r1, [r4, #16]
 800cfa2:	b913      	cbnz	r3, 800cfaa <_printf_float+0x18e>
 800cfa4:	6822      	ldr	r2, [r4, #0]
 800cfa6:	07d0      	lsls	r0, r2, #31
 800cfa8:	d502      	bpl.n	800cfb0 <_printf_float+0x194>
 800cfaa:	3301      	adds	r3, #1
 800cfac:	440b      	add	r3, r1
 800cfae:	6123      	str	r3, [r4, #16]
 800cfb0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cfb2:	f04f 0900 	mov.w	r9, #0
 800cfb6:	e7db      	b.n	800cf70 <_printf_float+0x154>
 800cfb8:	b913      	cbnz	r3, 800cfc0 <_printf_float+0x1a4>
 800cfba:	6822      	ldr	r2, [r4, #0]
 800cfbc:	07d2      	lsls	r2, r2, #31
 800cfbe:	d501      	bpl.n	800cfc4 <_printf_float+0x1a8>
 800cfc0:	3302      	adds	r3, #2
 800cfc2:	e7f4      	b.n	800cfae <_printf_float+0x192>
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	e7f2      	b.n	800cfae <_printf_float+0x192>
 800cfc8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cfcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfce:	4299      	cmp	r1, r3
 800cfd0:	db05      	blt.n	800cfde <_printf_float+0x1c2>
 800cfd2:	6823      	ldr	r3, [r4, #0]
 800cfd4:	6121      	str	r1, [r4, #16]
 800cfd6:	07d8      	lsls	r0, r3, #31
 800cfd8:	d5ea      	bpl.n	800cfb0 <_printf_float+0x194>
 800cfda:	1c4b      	adds	r3, r1, #1
 800cfdc:	e7e7      	b.n	800cfae <_printf_float+0x192>
 800cfde:	2900      	cmp	r1, #0
 800cfe0:	bfd4      	ite	le
 800cfe2:	f1c1 0202 	rsble	r2, r1, #2
 800cfe6:	2201      	movgt	r2, #1
 800cfe8:	4413      	add	r3, r2
 800cfea:	e7e0      	b.n	800cfae <_printf_float+0x192>
 800cfec:	6823      	ldr	r3, [r4, #0]
 800cfee:	055a      	lsls	r2, r3, #21
 800cff0:	d407      	bmi.n	800d002 <_printf_float+0x1e6>
 800cff2:	6923      	ldr	r3, [r4, #16]
 800cff4:	4642      	mov	r2, r8
 800cff6:	4631      	mov	r1, r6
 800cff8:	4628      	mov	r0, r5
 800cffa:	47b8      	blx	r7
 800cffc:	3001      	adds	r0, #1
 800cffe:	d12b      	bne.n	800d058 <_printf_float+0x23c>
 800d000:	e767      	b.n	800ced2 <_printf_float+0xb6>
 800d002:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d006:	f240 80dd 	bls.w	800d1c4 <_printf_float+0x3a8>
 800d00a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d00e:	2200      	movs	r2, #0
 800d010:	2300      	movs	r3, #0
 800d012:	f7f3 fd71 	bl	8000af8 <__aeabi_dcmpeq>
 800d016:	2800      	cmp	r0, #0
 800d018:	d033      	beq.n	800d082 <_printf_float+0x266>
 800d01a:	4a37      	ldr	r2, [pc, #220]	@ (800d0f8 <_printf_float+0x2dc>)
 800d01c:	2301      	movs	r3, #1
 800d01e:	4631      	mov	r1, r6
 800d020:	4628      	mov	r0, r5
 800d022:	47b8      	blx	r7
 800d024:	3001      	adds	r0, #1
 800d026:	f43f af54 	beq.w	800ced2 <_printf_float+0xb6>
 800d02a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d02e:	4543      	cmp	r3, r8
 800d030:	db02      	blt.n	800d038 <_printf_float+0x21c>
 800d032:	6823      	ldr	r3, [r4, #0]
 800d034:	07d8      	lsls	r0, r3, #31
 800d036:	d50f      	bpl.n	800d058 <_printf_float+0x23c>
 800d038:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d03c:	4631      	mov	r1, r6
 800d03e:	4628      	mov	r0, r5
 800d040:	47b8      	blx	r7
 800d042:	3001      	adds	r0, #1
 800d044:	f43f af45 	beq.w	800ced2 <_printf_float+0xb6>
 800d048:	f04f 0900 	mov.w	r9, #0
 800d04c:	f108 38ff 	add.w	r8, r8, #4294967295
 800d050:	f104 0a1a 	add.w	sl, r4, #26
 800d054:	45c8      	cmp	r8, r9
 800d056:	dc09      	bgt.n	800d06c <_printf_float+0x250>
 800d058:	6823      	ldr	r3, [r4, #0]
 800d05a:	079b      	lsls	r3, r3, #30
 800d05c:	f100 8103 	bmi.w	800d266 <_printf_float+0x44a>
 800d060:	68e0      	ldr	r0, [r4, #12]
 800d062:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d064:	4298      	cmp	r0, r3
 800d066:	bfb8      	it	lt
 800d068:	4618      	movlt	r0, r3
 800d06a:	e734      	b.n	800ced6 <_printf_float+0xba>
 800d06c:	2301      	movs	r3, #1
 800d06e:	4652      	mov	r2, sl
 800d070:	4631      	mov	r1, r6
 800d072:	4628      	mov	r0, r5
 800d074:	47b8      	blx	r7
 800d076:	3001      	adds	r0, #1
 800d078:	f43f af2b 	beq.w	800ced2 <_printf_float+0xb6>
 800d07c:	f109 0901 	add.w	r9, r9, #1
 800d080:	e7e8      	b.n	800d054 <_printf_float+0x238>
 800d082:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d084:	2b00      	cmp	r3, #0
 800d086:	dc39      	bgt.n	800d0fc <_printf_float+0x2e0>
 800d088:	4a1b      	ldr	r2, [pc, #108]	@ (800d0f8 <_printf_float+0x2dc>)
 800d08a:	2301      	movs	r3, #1
 800d08c:	4631      	mov	r1, r6
 800d08e:	4628      	mov	r0, r5
 800d090:	47b8      	blx	r7
 800d092:	3001      	adds	r0, #1
 800d094:	f43f af1d 	beq.w	800ced2 <_printf_float+0xb6>
 800d098:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d09c:	ea59 0303 	orrs.w	r3, r9, r3
 800d0a0:	d102      	bne.n	800d0a8 <_printf_float+0x28c>
 800d0a2:	6823      	ldr	r3, [r4, #0]
 800d0a4:	07d9      	lsls	r1, r3, #31
 800d0a6:	d5d7      	bpl.n	800d058 <_printf_float+0x23c>
 800d0a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0ac:	4631      	mov	r1, r6
 800d0ae:	4628      	mov	r0, r5
 800d0b0:	47b8      	blx	r7
 800d0b2:	3001      	adds	r0, #1
 800d0b4:	f43f af0d 	beq.w	800ced2 <_printf_float+0xb6>
 800d0b8:	f04f 0a00 	mov.w	sl, #0
 800d0bc:	f104 0b1a 	add.w	fp, r4, #26
 800d0c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0c2:	425b      	negs	r3, r3
 800d0c4:	4553      	cmp	r3, sl
 800d0c6:	dc01      	bgt.n	800d0cc <_printf_float+0x2b0>
 800d0c8:	464b      	mov	r3, r9
 800d0ca:	e793      	b.n	800cff4 <_printf_float+0x1d8>
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	465a      	mov	r2, fp
 800d0d0:	4631      	mov	r1, r6
 800d0d2:	4628      	mov	r0, r5
 800d0d4:	47b8      	blx	r7
 800d0d6:	3001      	adds	r0, #1
 800d0d8:	f43f aefb 	beq.w	800ced2 <_printf_float+0xb6>
 800d0dc:	f10a 0a01 	add.w	sl, sl, #1
 800d0e0:	e7ee      	b.n	800d0c0 <_printf_float+0x2a4>
 800d0e2:	bf00      	nop
 800d0e4:	7fefffff 	.word	0x7fefffff
 800d0e8:	0800ff49 	.word	0x0800ff49
 800d0ec:	0800ff4d 	.word	0x0800ff4d
 800d0f0:	0800ff51 	.word	0x0800ff51
 800d0f4:	0800ff55 	.word	0x0800ff55
 800d0f8:	0800ff59 	.word	0x0800ff59
 800d0fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d0fe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d102:	4553      	cmp	r3, sl
 800d104:	bfa8      	it	ge
 800d106:	4653      	movge	r3, sl
 800d108:	2b00      	cmp	r3, #0
 800d10a:	4699      	mov	r9, r3
 800d10c:	dc36      	bgt.n	800d17c <_printf_float+0x360>
 800d10e:	f04f 0b00 	mov.w	fp, #0
 800d112:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d116:	f104 021a 	add.w	r2, r4, #26
 800d11a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d11c:	9306      	str	r3, [sp, #24]
 800d11e:	eba3 0309 	sub.w	r3, r3, r9
 800d122:	455b      	cmp	r3, fp
 800d124:	dc31      	bgt.n	800d18a <_printf_float+0x36e>
 800d126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d128:	459a      	cmp	sl, r3
 800d12a:	dc3a      	bgt.n	800d1a2 <_printf_float+0x386>
 800d12c:	6823      	ldr	r3, [r4, #0]
 800d12e:	07da      	lsls	r2, r3, #31
 800d130:	d437      	bmi.n	800d1a2 <_printf_float+0x386>
 800d132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d134:	ebaa 0903 	sub.w	r9, sl, r3
 800d138:	9b06      	ldr	r3, [sp, #24]
 800d13a:	ebaa 0303 	sub.w	r3, sl, r3
 800d13e:	4599      	cmp	r9, r3
 800d140:	bfa8      	it	ge
 800d142:	4699      	movge	r9, r3
 800d144:	f1b9 0f00 	cmp.w	r9, #0
 800d148:	dc33      	bgt.n	800d1b2 <_printf_float+0x396>
 800d14a:	f04f 0800 	mov.w	r8, #0
 800d14e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d152:	f104 0b1a 	add.w	fp, r4, #26
 800d156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d158:	ebaa 0303 	sub.w	r3, sl, r3
 800d15c:	eba3 0309 	sub.w	r3, r3, r9
 800d160:	4543      	cmp	r3, r8
 800d162:	f77f af79 	ble.w	800d058 <_printf_float+0x23c>
 800d166:	2301      	movs	r3, #1
 800d168:	465a      	mov	r2, fp
 800d16a:	4631      	mov	r1, r6
 800d16c:	4628      	mov	r0, r5
 800d16e:	47b8      	blx	r7
 800d170:	3001      	adds	r0, #1
 800d172:	f43f aeae 	beq.w	800ced2 <_printf_float+0xb6>
 800d176:	f108 0801 	add.w	r8, r8, #1
 800d17a:	e7ec      	b.n	800d156 <_printf_float+0x33a>
 800d17c:	4642      	mov	r2, r8
 800d17e:	4631      	mov	r1, r6
 800d180:	4628      	mov	r0, r5
 800d182:	47b8      	blx	r7
 800d184:	3001      	adds	r0, #1
 800d186:	d1c2      	bne.n	800d10e <_printf_float+0x2f2>
 800d188:	e6a3      	b.n	800ced2 <_printf_float+0xb6>
 800d18a:	2301      	movs	r3, #1
 800d18c:	4631      	mov	r1, r6
 800d18e:	4628      	mov	r0, r5
 800d190:	9206      	str	r2, [sp, #24]
 800d192:	47b8      	blx	r7
 800d194:	3001      	adds	r0, #1
 800d196:	f43f ae9c 	beq.w	800ced2 <_printf_float+0xb6>
 800d19a:	9a06      	ldr	r2, [sp, #24]
 800d19c:	f10b 0b01 	add.w	fp, fp, #1
 800d1a0:	e7bb      	b.n	800d11a <_printf_float+0x2fe>
 800d1a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1a6:	4631      	mov	r1, r6
 800d1a8:	4628      	mov	r0, r5
 800d1aa:	47b8      	blx	r7
 800d1ac:	3001      	adds	r0, #1
 800d1ae:	d1c0      	bne.n	800d132 <_printf_float+0x316>
 800d1b0:	e68f      	b.n	800ced2 <_printf_float+0xb6>
 800d1b2:	9a06      	ldr	r2, [sp, #24]
 800d1b4:	464b      	mov	r3, r9
 800d1b6:	4442      	add	r2, r8
 800d1b8:	4631      	mov	r1, r6
 800d1ba:	4628      	mov	r0, r5
 800d1bc:	47b8      	blx	r7
 800d1be:	3001      	adds	r0, #1
 800d1c0:	d1c3      	bne.n	800d14a <_printf_float+0x32e>
 800d1c2:	e686      	b.n	800ced2 <_printf_float+0xb6>
 800d1c4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d1c8:	f1ba 0f01 	cmp.w	sl, #1
 800d1cc:	dc01      	bgt.n	800d1d2 <_printf_float+0x3b6>
 800d1ce:	07db      	lsls	r3, r3, #31
 800d1d0:	d536      	bpl.n	800d240 <_printf_float+0x424>
 800d1d2:	2301      	movs	r3, #1
 800d1d4:	4642      	mov	r2, r8
 800d1d6:	4631      	mov	r1, r6
 800d1d8:	4628      	mov	r0, r5
 800d1da:	47b8      	blx	r7
 800d1dc:	3001      	adds	r0, #1
 800d1de:	f43f ae78 	beq.w	800ced2 <_printf_float+0xb6>
 800d1e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1e6:	4631      	mov	r1, r6
 800d1e8:	4628      	mov	r0, r5
 800d1ea:	47b8      	blx	r7
 800d1ec:	3001      	adds	r0, #1
 800d1ee:	f43f ae70 	beq.w	800ced2 <_printf_float+0xb6>
 800d1f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d1fe:	f7f3 fc7b 	bl	8000af8 <__aeabi_dcmpeq>
 800d202:	b9c0      	cbnz	r0, 800d236 <_printf_float+0x41a>
 800d204:	4653      	mov	r3, sl
 800d206:	f108 0201 	add.w	r2, r8, #1
 800d20a:	4631      	mov	r1, r6
 800d20c:	4628      	mov	r0, r5
 800d20e:	47b8      	blx	r7
 800d210:	3001      	adds	r0, #1
 800d212:	d10c      	bne.n	800d22e <_printf_float+0x412>
 800d214:	e65d      	b.n	800ced2 <_printf_float+0xb6>
 800d216:	2301      	movs	r3, #1
 800d218:	465a      	mov	r2, fp
 800d21a:	4631      	mov	r1, r6
 800d21c:	4628      	mov	r0, r5
 800d21e:	47b8      	blx	r7
 800d220:	3001      	adds	r0, #1
 800d222:	f43f ae56 	beq.w	800ced2 <_printf_float+0xb6>
 800d226:	f108 0801 	add.w	r8, r8, #1
 800d22a:	45d0      	cmp	r8, sl
 800d22c:	dbf3      	blt.n	800d216 <_printf_float+0x3fa>
 800d22e:	464b      	mov	r3, r9
 800d230:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d234:	e6df      	b.n	800cff6 <_printf_float+0x1da>
 800d236:	f04f 0800 	mov.w	r8, #0
 800d23a:	f104 0b1a 	add.w	fp, r4, #26
 800d23e:	e7f4      	b.n	800d22a <_printf_float+0x40e>
 800d240:	2301      	movs	r3, #1
 800d242:	4642      	mov	r2, r8
 800d244:	e7e1      	b.n	800d20a <_printf_float+0x3ee>
 800d246:	2301      	movs	r3, #1
 800d248:	464a      	mov	r2, r9
 800d24a:	4631      	mov	r1, r6
 800d24c:	4628      	mov	r0, r5
 800d24e:	47b8      	blx	r7
 800d250:	3001      	adds	r0, #1
 800d252:	f43f ae3e 	beq.w	800ced2 <_printf_float+0xb6>
 800d256:	f108 0801 	add.w	r8, r8, #1
 800d25a:	68e3      	ldr	r3, [r4, #12]
 800d25c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d25e:	1a5b      	subs	r3, r3, r1
 800d260:	4543      	cmp	r3, r8
 800d262:	dcf0      	bgt.n	800d246 <_printf_float+0x42a>
 800d264:	e6fc      	b.n	800d060 <_printf_float+0x244>
 800d266:	f04f 0800 	mov.w	r8, #0
 800d26a:	f104 0919 	add.w	r9, r4, #25
 800d26e:	e7f4      	b.n	800d25a <_printf_float+0x43e>

0800d270 <_printf_common>:
 800d270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d274:	4616      	mov	r6, r2
 800d276:	4698      	mov	r8, r3
 800d278:	688a      	ldr	r2, [r1, #8]
 800d27a:	690b      	ldr	r3, [r1, #16]
 800d27c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d280:	4293      	cmp	r3, r2
 800d282:	bfb8      	it	lt
 800d284:	4613      	movlt	r3, r2
 800d286:	6033      	str	r3, [r6, #0]
 800d288:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d28c:	4607      	mov	r7, r0
 800d28e:	460c      	mov	r4, r1
 800d290:	b10a      	cbz	r2, 800d296 <_printf_common+0x26>
 800d292:	3301      	adds	r3, #1
 800d294:	6033      	str	r3, [r6, #0]
 800d296:	6823      	ldr	r3, [r4, #0]
 800d298:	0699      	lsls	r1, r3, #26
 800d29a:	bf42      	ittt	mi
 800d29c:	6833      	ldrmi	r3, [r6, #0]
 800d29e:	3302      	addmi	r3, #2
 800d2a0:	6033      	strmi	r3, [r6, #0]
 800d2a2:	6825      	ldr	r5, [r4, #0]
 800d2a4:	f015 0506 	ands.w	r5, r5, #6
 800d2a8:	d106      	bne.n	800d2b8 <_printf_common+0x48>
 800d2aa:	f104 0a19 	add.w	sl, r4, #25
 800d2ae:	68e3      	ldr	r3, [r4, #12]
 800d2b0:	6832      	ldr	r2, [r6, #0]
 800d2b2:	1a9b      	subs	r3, r3, r2
 800d2b4:	42ab      	cmp	r3, r5
 800d2b6:	dc26      	bgt.n	800d306 <_printf_common+0x96>
 800d2b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d2bc:	6822      	ldr	r2, [r4, #0]
 800d2be:	3b00      	subs	r3, #0
 800d2c0:	bf18      	it	ne
 800d2c2:	2301      	movne	r3, #1
 800d2c4:	0692      	lsls	r2, r2, #26
 800d2c6:	d42b      	bmi.n	800d320 <_printf_common+0xb0>
 800d2c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d2cc:	4641      	mov	r1, r8
 800d2ce:	4638      	mov	r0, r7
 800d2d0:	47c8      	blx	r9
 800d2d2:	3001      	adds	r0, #1
 800d2d4:	d01e      	beq.n	800d314 <_printf_common+0xa4>
 800d2d6:	6823      	ldr	r3, [r4, #0]
 800d2d8:	6922      	ldr	r2, [r4, #16]
 800d2da:	f003 0306 	and.w	r3, r3, #6
 800d2de:	2b04      	cmp	r3, #4
 800d2e0:	bf02      	ittt	eq
 800d2e2:	68e5      	ldreq	r5, [r4, #12]
 800d2e4:	6833      	ldreq	r3, [r6, #0]
 800d2e6:	1aed      	subeq	r5, r5, r3
 800d2e8:	68a3      	ldr	r3, [r4, #8]
 800d2ea:	bf0c      	ite	eq
 800d2ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d2f0:	2500      	movne	r5, #0
 800d2f2:	4293      	cmp	r3, r2
 800d2f4:	bfc4      	itt	gt
 800d2f6:	1a9b      	subgt	r3, r3, r2
 800d2f8:	18ed      	addgt	r5, r5, r3
 800d2fa:	2600      	movs	r6, #0
 800d2fc:	341a      	adds	r4, #26
 800d2fe:	42b5      	cmp	r5, r6
 800d300:	d11a      	bne.n	800d338 <_printf_common+0xc8>
 800d302:	2000      	movs	r0, #0
 800d304:	e008      	b.n	800d318 <_printf_common+0xa8>
 800d306:	2301      	movs	r3, #1
 800d308:	4652      	mov	r2, sl
 800d30a:	4641      	mov	r1, r8
 800d30c:	4638      	mov	r0, r7
 800d30e:	47c8      	blx	r9
 800d310:	3001      	adds	r0, #1
 800d312:	d103      	bne.n	800d31c <_printf_common+0xac>
 800d314:	f04f 30ff 	mov.w	r0, #4294967295
 800d318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d31c:	3501      	adds	r5, #1
 800d31e:	e7c6      	b.n	800d2ae <_printf_common+0x3e>
 800d320:	18e1      	adds	r1, r4, r3
 800d322:	1c5a      	adds	r2, r3, #1
 800d324:	2030      	movs	r0, #48	@ 0x30
 800d326:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d32a:	4422      	add	r2, r4
 800d32c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d330:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d334:	3302      	adds	r3, #2
 800d336:	e7c7      	b.n	800d2c8 <_printf_common+0x58>
 800d338:	2301      	movs	r3, #1
 800d33a:	4622      	mov	r2, r4
 800d33c:	4641      	mov	r1, r8
 800d33e:	4638      	mov	r0, r7
 800d340:	47c8      	blx	r9
 800d342:	3001      	adds	r0, #1
 800d344:	d0e6      	beq.n	800d314 <_printf_common+0xa4>
 800d346:	3601      	adds	r6, #1
 800d348:	e7d9      	b.n	800d2fe <_printf_common+0x8e>
	...

0800d34c <_printf_i>:
 800d34c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d350:	7e0f      	ldrb	r7, [r1, #24]
 800d352:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d354:	2f78      	cmp	r7, #120	@ 0x78
 800d356:	4691      	mov	r9, r2
 800d358:	4680      	mov	r8, r0
 800d35a:	460c      	mov	r4, r1
 800d35c:	469a      	mov	sl, r3
 800d35e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d362:	d807      	bhi.n	800d374 <_printf_i+0x28>
 800d364:	2f62      	cmp	r7, #98	@ 0x62
 800d366:	d80a      	bhi.n	800d37e <_printf_i+0x32>
 800d368:	2f00      	cmp	r7, #0
 800d36a:	f000 80d2 	beq.w	800d512 <_printf_i+0x1c6>
 800d36e:	2f58      	cmp	r7, #88	@ 0x58
 800d370:	f000 80b9 	beq.w	800d4e6 <_printf_i+0x19a>
 800d374:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d378:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d37c:	e03a      	b.n	800d3f4 <_printf_i+0xa8>
 800d37e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d382:	2b15      	cmp	r3, #21
 800d384:	d8f6      	bhi.n	800d374 <_printf_i+0x28>
 800d386:	a101      	add	r1, pc, #4	@ (adr r1, 800d38c <_printf_i+0x40>)
 800d388:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d38c:	0800d3e5 	.word	0x0800d3e5
 800d390:	0800d3f9 	.word	0x0800d3f9
 800d394:	0800d375 	.word	0x0800d375
 800d398:	0800d375 	.word	0x0800d375
 800d39c:	0800d375 	.word	0x0800d375
 800d3a0:	0800d375 	.word	0x0800d375
 800d3a4:	0800d3f9 	.word	0x0800d3f9
 800d3a8:	0800d375 	.word	0x0800d375
 800d3ac:	0800d375 	.word	0x0800d375
 800d3b0:	0800d375 	.word	0x0800d375
 800d3b4:	0800d375 	.word	0x0800d375
 800d3b8:	0800d4f9 	.word	0x0800d4f9
 800d3bc:	0800d423 	.word	0x0800d423
 800d3c0:	0800d4b3 	.word	0x0800d4b3
 800d3c4:	0800d375 	.word	0x0800d375
 800d3c8:	0800d375 	.word	0x0800d375
 800d3cc:	0800d51b 	.word	0x0800d51b
 800d3d0:	0800d375 	.word	0x0800d375
 800d3d4:	0800d423 	.word	0x0800d423
 800d3d8:	0800d375 	.word	0x0800d375
 800d3dc:	0800d375 	.word	0x0800d375
 800d3e0:	0800d4bb 	.word	0x0800d4bb
 800d3e4:	6833      	ldr	r3, [r6, #0]
 800d3e6:	1d1a      	adds	r2, r3, #4
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	6032      	str	r2, [r6, #0]
 800d3ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d3f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	e09d      	b.n	800d534 <_printf_i+0x1e8>
 800d3f8:	6833      	ldr	r3, [r6, #0]
 800d3fa:	6820      	ldr	r0, [r4, #0]
 800d3fc:	1d19      	adds	r1, r3, #4
 800d3fe:	6031      	str	r1, [r6, #0]
 800d400:	0606      	lsls	r6, r0, #24
 800d402:	d501      	bpl.n	800d408 <_printf_i+0xbc>
 800d404:	681d      	ldr	r5, [r3, #0]
 800d406:	e003      	b.n	800d410 <_printf_i+0xc4>
 800d408:	0645      	lsls	r5, r0, #25
 800d40a:	d5fb      	bpl.n	800d404 <_printf_i+0xb8>
 800d40c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d410:	2d00      	cmp	r5, #0
 800d412:	da03      	bge.n	800d41c <_printf_i+0xd0>
 800d414:	232d      	movs	r3, #45	@ 0x2d
 800d416:	426d      	negs	r5, r5
 800d418:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d41c:	4859      	ldr	r0, [pc, #356]	@ (800d584 <_printf_i+0x238>)
 800d41e:	230a      	movs	r3, #10
 800d420:	e011      	b.n	800d446 <_printf_i+0xfa>
 800d422:	6821      	ldr	r1, [r4, #0]
 800d424:	6833      	ldr	r3, [r6, #0]
 800d426:	0608      	lsls	r0, r1, #24
 800d428:	f853 5b04 	ldr.w	r5, [r3], #4
 800d42c:	d402      	bmi.n	800d434 <_printf_i+0xe8>
 800d42e:	0649      	lsls	r1, r1, #25
 800d430:	bf48      	it	mi
 800d432:	b2ad      	uxthmi	r5, r5
 800d434:	2f6f      	cmp	r7, #111	@ 0x6f
 800d436:	4853      	ldr	r0, [pc, #332]	@ (800d584 <_printf_i+0x238>)
 800d438:	6033      	str	r3, [r6, #0]
 800d43a:	bf14      	ite	ne
 800d43c:	230a      	movne	r3, #10
 800d43e:	2308      	moveq	r3, #8
 800d440:	2100      	movs	r1, #0
 800d442:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d446:	6866      	ldr	r6, [r4, #4]
 800d448:	60a6      	str	r6, [r4, #8]
 800d44a:	2e00      	cmp	r6, #0
 800d44c:	bfa2      	ittt	ge
 800d44e:	6821      	ldrge	r1, [r4, #0]
 800d450:	f021 0104 	bicge.w	r1, r1, #4
 800d454:	6021      	strge	r1, [r4, #0]
 800d456:	b90d      	cbnz	r5, 800d45c <_printf_i+0x110>
 800d458:	2e00      	cmp	r6, #0
 800d45a:	d04b      	beq.n	800d4f4 <_printf_i+0x1a8>
 800d45c:	4616      	mov	r6, r2
 800d45e:	fbb5 f1f3 	udiv	r1, r5, r3
 800d462:	fb03 5711 	mls	r7, r3, r1, r5
 800d466:	5dc7      	ldrb	r7, [r0, r7]
 800d468:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d46c:	462f      	mov	r7, r5
 800d46e:	42bb      	cmp	r3, r7
 800d470:	460d      	mov	r5, r1
 800d472:	d9f4      	bls.n	800d45e <_printf_i+0x112>
 800d474:	2b08      	cmp	r3, #8
 800d476:	d10b      	bne.n	800d490 <_printf_i+0x144>
 800d478:	6823      	ldr	r3, [r4, #0]
 800d47a:	07df      	lsls	r7, r3, #31
 800d47c:	d508      	bpl.n	800d490 <_printf_i+0x144>
 800d47e:	6923      	ldr	r3, [r4, #16]
 800d480:	6861      	ldr	r1, [r4, #4]
 800d482:	4299      	cmp	r1, r3
 800d484:	bfde      	ittt	le
 800d486:	2330      	movle	r3, #48	@ 0x30
 800d488:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d48c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d490:	1b92      	subs	r2, r2, r6
 800d492:	6122      	str	r2, [r4, #16]
 800d494:	f8cd a000 	str.w	sl, [sp]
 800d498:	464b      	mov	r3, r9
 800d49a:	aa03      	add	r2, sp, #12
 800d49c:	4621      	mov	r1, r4
 800d49e:	4640      	mov	r0, r8
 800d4a0:	f7ff fee6 	bl	800d270 <_printf_common>
 800d4a4:	3001      	adds	r0, #1
 800d4a6:	d14a      	bne.n	800d53e <_printf_i+0x1f2>
 800d4a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d4ac:	b004      	add	sp, #16
 800d4ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4b2:	6823      	ldr	r3, [r4, #0]
 800d4b4:	f043 0320 	orr.w	r3, r3, #32
 800d4b8:	6023      	str	r3, [r4, #0]
 800d4ba:	4833      	ldr	r0, [pc, #204]	@ (800d588 <_printf_i+0x23c>)
 800d4bc:	2778      	movs	r7, #120	@ 0x78
 800d4be:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d4c2:	6823      	ldr	r3, [r4, #0]
 800d4c4:	6831      	ldr	r1, [r6, #0]
 800d4c6:	061f      	lsls	r7, r3, #24
 800d4c8:	f851 5b04 	ldr.w	r5, [r1], #4
 800d4cc:	d402      	bmi.n	800d4d4 <_printf_i+0x188>
 800d4ce:	065f      	lsls	r7, r3, #25
 800d4d0:	bf48      	it	mi
 800d4d2:	b2ad      	uxthmi	r5, r5
 800d4d4:	6031      	str	r1, [r6, #0]
 800d4d6:	07d9      	lsls	r1, r3, #31
 800d4d8:	bf44      	itt	mi
 800d4da:	f043 0320 	orrmi.w	r3, r3, #32
 800d4de:	6023      	strmi	r3, [r4, #0]
 800d4e0:	b11d      	cbz	r5, 800d4ea <_printf_i+0x19e>
 800d4e2:	2310      	movs	r3, #16
 800d4e4:	e7ac      	b.n	800d440 <_printf_i+0xf4>
 800d4e6:	4827      	ldr	r0, [pc, #156]	@ (800d584 <_printf_i+0x238>)
 800d4e8:	e7e9      	b.n	800d4be <_printf_i+0x172>
 800d4ea:	6823      	ldr	r3, [r4, #0]
 800d4ec:	f023 0320 	bic.w	r3, r3, #32
 800d4f0:	6023      	str	r3, [r4, #0]
 800d4f2:	e7f6      	b.n	800d4e2 <_printf_i+0x196>
 800d4f4:	4616      	mov	r6, r2
 800d4f6:	e7bd      	b.n	800d474 <_printf_i+0x128>
 800d4f8:	6833      	ldr	r3, [r6, #0]
 800d4fa:	6825      	ldr	r5, [r4, #0]
 800d4fc:	6961      	ldr	r1, [r4, #20]
 800d4fe:	1d18      	adds	r0, r3, #4
 800d500:	6030      	str	r0, [r6, #0]
 800d502:	062e      	lsls	r6, r5, #24
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	d501      	bpl.n	800d50c <_printf_i+0x1c0>
 800d508:	6019      	str	r1, [r3, #0]
 800d50a:	e002      	b.n	800d512 <_printf_i+0x1c6>
 800d50c:	0668      	lsls	r0, r5, #25
 800d50e:	d5fb      	bpl.n	800d508 <_printf_i+0x1bc>
 800d510:	8019      	strh	r1, [r3, #0]
 800d512:	2300      	movs	r3, #0
 800d514:	6123      	str	r3, [r4, #16]
 800d516:	4616      	mov	r6, r2
 800d518:	e7bc      	b.n	800d494 <_printf_i+0x148>
 800d51a:	6833      	ldr	r3, [r6, #0]
 800d51c:	1d1a      	adds	r2, r3, #4
 800d51e:	6032      	str	r2, [r6, #0]
 800d520:	681e      	ldr	r6, [r3, #0]
 800d522:	6862      	ldr	r2, [r4, #4]
 800d524:	2100      	movs	r1, #0
 800d526:	4630      	mov	r0, r6
 800d528:	f7f2 fe6a 	bl	8000200 <memchr>
 800d52c:	b108      	cbz	r0, 800d532 <_printf_i+0x1e6>
 800d52e:	1b80      	subs	r0, r0, r6
 800d530:	6060      	str	r0, [r4, #4]
 800d532:	6863      	ldr	r3, [r4, #4]
 800d534:	6123      	str	r3, [r4, #16]
 800d536:	2300      	movs	r3, #0
 800d538:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d53c:	e7aa      	b.n	800d494 <_printf_i+0x148>
 800d53e:	6923      	ldr	r3, [r4, #16]
 800d540:	4632      	mov	r2, r6
 800d542:	4649      	mov	r1, r9
 800d544:	4640      	mov	r0, r8
 800d546:	47d0      	blx	sl
 800d548:	3001      	adds	r0, #1
 800d54a:	d0ad      	beq.n	800d4a8 <_printf_i+0x15c>
 800d54c:	6823      	ldr	r3, [r4, #0]
 800d54e:	079b      	lsls	r3, r3, #30
 800d550:	d413      	bmi.n	800d57a <_printf_i+0x22e>
 800d552:	68e0      	ldr	r0, [r4, #12]
 800d554:	9b03      	ldr	r3, [sp, #12]
 800d556:	4298      	cmp	r0, r3
 800d558:	bfb8      	it	lt
 800d55a:	4618      	movlt	r0, r3
 800d55c:	e7a6      	b.n	800d4ac <_printf_i+0x160>
 800d55e:	2301      	movs	r3, #1
 800d560:	4632      	mov	r2, r6
 800d562:	4649      	mov	r1, r9
 800d564:	4640      	mov	r0, r8
 800d566:	47d0      	blx	sl
 800d568:	3001      	adds	r0, #1
 800d56a:	d09d      	beq.n	800d4a8 <_printf_i+0x15c>
 800d56c:	3501      	adds	r5, #1
 800d56e:	68e3      	ldr	r3, [r4, #12]
 800d570:	9903      	ldr	r1, [sp, #12]
 800d572:	1a5b      	subs	r3, r3, r1
 800d574:	42ab      	cmp	r3, r5
 800d576:	dcf2      	bgt.n	800d55e <_printf_i+0x212>
 800d578:	e7eb      	b.n	800d552 <_printf_i+0x206>
 800d57a:	2500      	movs	r5, #0
 800d57c:	f104 0619 	add.w	r6, r4, #25
 800d580:	e7f5      	b.n	800d56e <_printf_i+0x222>
 800d582:	bf00      	nop
 800d584:	0800ff5b 	.word	0x0800ff5b
 800d588:	0800ff6c 	.word	0x0800ff6c

0800d58c <std>:
 800d58c:	2300      	movs	r3, #0
 800d58e:	b510      	push	{r4, lr}
 800d590:	4604      	mov	r4, r0
 800d592:	e9c0 3300 	strd	r3, r3, [r0]
 800d596:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d59a:	6083      	str	r3, [r0, #8]
 800d59c:	8181      	strh	r1, [r0, #12]
 800d59e:	6643      	str	r3, [r0, #100]	@ 0x64
 800d5a0:	81c2      	strh	r2, [r0, #14]
 800d5a2:	6183      	str	r3, [r0, #24]
 800d5a4:	4619      	mov	r1, r3
 800d5a6:	2208      	movs	r2, #8
 800d5a8:	305c      	adds	r0, #92	@ 0x5c
 800d5aa:	f000 f9f9 	bl	800d9a0 <memset>
 800d5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d5e4 <std+0x58>)
 800d5b0:	6263      	str	r3, [r4, #36]	@ 0x24
 800d5b2:	4b0d      	ldr	r3, [pc, #52]	@ (800d5e8 <std+0x5c>)
 800d5b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d5b6:	4b0d      	ldr	r3, [pc, #52]	@ (800d5ec <std+0x60>)
 800d5b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d5ba:	4b0d      	ldr	r3, [pc, #52]	@ (800d5f0 <std+0x64>)
 800d5bc:	6323      	str	r3, [r4, #48]	@ 0x30
 800d5be:	4b0d      	ldr	r3, [pc, #52]	@ (800d5f4 <std+0x68>)
 800d5c0:	6224      	str	r4, [r4, #32]
 800d5c2:	429c      	cmp	r4, r3
 800d5c4:	d006      	beq.n	800d5d4 <std+0x48>
 800d5c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d5ca:	4294      	cmp	r4, r2
 800d5cc:	d002      	beq.n	800d5d4 <std+0x48>
 800d5ce:	33d0      	adds	r3, #208	@ 0xd0
 800d5d0:	429c      	cmp	r4, r3
 800d5d2:	d105      	bne.n	800d5e0 <std+0x54>
 800d5d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d5d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5dc:	f000 ba5c 	b.w	800da98 <__retarget_lock_init_recursive>
 800d5e0:	bd10      	pop	{r4, pc}
 800d5e2:	bf00      	nop
 800d5e4:	0800d7f1 	.word	0x0800d7f1
 800d5e8:	0800d813 	.word	0x0800d813
 800d5ec:	0800d84b 	.word	0x0800d84b
 800d5f0:	0800d86f 	.word	0x0800d86f
 800d5f4:	20000b20 	.word	0x20000b20

0800d5f8 <stdio_exit_handler>:
 800d5f8:	4a02      	ldr	r2, [pc, #8]	@ (800d604 <stdio_exit_handler+0xc>)
 800d5fa:	4903      	ldr	r1, [pc, #12]	@ (800d608 <stdio_exit_handler+0x10>)
 800d5fc:	4803      	ldr	r0, [pc, #12]	@ (800d60c <stdio_exit_handler+0x14>)
 800d5fe:	f000 b869 	b.w	800d6d4 <_fwalk_sglue>
 800d602:	bf00      	nop
 800d604:	20000074 	.word	0x20000074
 800d608:	0800f3d9 	.word	0x0800f3d9
 800d60c:	20000084 	.word	0x20000084

0800d610 <cleanup_stdio>:
 800d610:	6841      	ldr	r1, [r0, #4]
 800d612:	4b0c      	ldr	r3, [pc, #48]	@ (800d644 <cleanup_stdio+0x34>)
 800d614:	4299      	cmp	r1, r3
 800d616:	b510      	push	{r4, lr}
 800d618:	4604      	mov	r4, r0
 800d61a:	d001      	beq.n	800d620 <cleanup_stdio+0x10>
 800d61c:	f001 fedc 	bl	800f3d8 <_fflush_r>
 800d620:	68a1      	ldr	r1, [r4, #8]
 800d622:	4b09      	ldr	r3, [pc, #36]	@ (800d648 <cleanup_stdio+0x38>)
 800d624:	4299      	cmp	r1, r3
 800d626:	d002      	beq.n	800d62e <cleanup_stdio+0x1e>
 800d628:	4620      	mov	r0, r4
 800d62a:	f001 fed5 	bl	800f3d8 <_fflush_r>
 800d62e:	68e1      	ldr	r1, [r4, #12]
 800d630:	4b06      	ldr	r3, [pc, #24]	@ (800d64c <cleanup_stdio+0x3c>)
 800d632:	4299      	cmp	r1, r3
 800d634:	d004      	beq.n	800d640 <cleanup_stdio+0x30>
 800d636:	4620      	mov	r0, r4
 800d638:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d63c:	f001 becc 	b.w	800f3d8 <_fflush_r>
 800d640:	bd10      	pop	{r4, pc}
 800d642:	bf00      	nop
 800d644:	20000b20 	.word	0x20000b20
 800d648:	20000b88 	.word	0x20000b88
 800d64c:	20000bf0 	.word	0x20000bf0

0800d650 <global_stdio_init.part.0>:
 800d650:	b510      	push	{r4, lr}
 800d652:	4b0b      	ldr	r3, [pc, #44]	@ (800d680 <global_stdio_init.part.0+0x30>)
 800d654:	4c0b      	ldr	r4, [pc, #44]	@ (800d684 <global_stdio_init.part.0+0x34>)
 800d656:	4a0c      	ldr	r2, [pc, #48]	@ (800d688 <global_stdio_init.part.0+0x38>)
 800d658:	601a      	str	r2, [r3, #0]
 800d65a:	4620      	mov	r0, r4
 800d65c:	2200      	movs	r2, #0
 800d65e:	2104      	movs	r1, #4
 800d660:	f7ff ff94 	bl	800d58c <std>
 800d664:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d668:	2201      	movs	r2, #1
 800d66a:	2109      	movs	r1, #9
 800d66c:	f7ff ff8e 	bl	800d58c <std>
 800d670:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d674:	2202      	movs	r2, #2
 800d676:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d67a:	2112      	movs	r1, #18
 800d67c:	f7ff bf86 	b.w	800d58c <std>
 800d680:	20000c58 	.word	0x20000c58
 800d684:	20000b20 	.word	0x20000b20
 800d688:	0800d5f9 	.word	0x0800d5f9

0800d68c <__sfp_lock_acquire>:
 800d68c:	4801      	ldr	r0, [pc, #4]	@ (800d694 <__sfp_lock_acquire+0x8>)
 800d68e:	f000 ba04 	b.w	800da9a <__retarget_lock_acquire_recursive>
 800d692:	bf00      	nop
 800d694:	20000c61 	.word	0x20000c61

0800d698 <__sfp_lock_release>:
 800d698:	4801      	ldr	r0, [pc, #4]	@ (800d6a0 <__sfp_lock_release+0x8>)
 800d69a:	f000 b9ff 	b.w	800da9c <__retarget_lock_release_recursive>
 800d69e:	bf00      	nop
 800d6a0:	20000c61 	.word	0x20000c61

0800d6a4 <__sinit>:
 800d6a4:	b510      	push	{r4, lr}
 800d6a6:	4604      	mov	r4, r0
 800d6a8:	f7ff fff0 	bl	800d68c <__sfp_lock_acquire>
 800d6ac:	6a23      	ldr	r3, [r4, #32]
 800d6ae:	b11b      	cbz	r3, 800d6b8 <__sinit+0x14>
 800d6b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6b4:	f7ff bff0 	b.w	800d698 <__sfp_lock_release>
 800d6b8:	4b04      	ldr	r3, [pc, #16]	@ (800d6cc <__sinit+0x28>)
 800d6ba:	6223      	str	r3, [r4, #32]
 800d6bc:	4b04      	ldr	r3, [pc, #16]	@ (800d6d0 <__sinit+0x2c>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d1f5      	bne.n	800d6b0 <__sinit+0xc>
 800d6c4:	f7ff ffc4 	bl	800d650 <global_stdio_init.part.0>
 800d6c8:	e7f2      	b.n	800d6b0 <__sinit+0xc>
 800d6ca:	bf00      	nop
 800d6cc:	0800d611 	.word	0x0800d611
 800d6d0:	20000c58 	.word	0x20000c58

0800d6d4 <_fwalk_sglue>:
 800d6d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6d8:	4607      	mov	r7, r0
 800d6da:	4688      	mov	r8, r1
 800d6dc:	4614      	mov	r4, r2
 800d6de:	2600      	movs	r6, #0
 800d6e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d6e4:	f1b9 0901 	subs.w	r9, r9, #1
 800d6e8:	d505      	bpl.n	800d6f6 <_fwalk_sglue+0x22>
 800d6ea:	6824      	ldr	r4, [r4, #0]
 800d6ec:	2c00      	cmp	r4, #0
 800d6ee:	d1f7      	bne.n	800d6e0 <_fwalk_sglue+0xc>
 800d6f0:	4630      	mov	r0, r6
 800d6f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6f6:	89ab      	ldrh	r3, [r5, #12]
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d907      	bls.n	800d70c <_fwalk_sglue+0x38>
 800d6fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d700:	3301      	adds	r3, #1
 800d702:	d003      	beq.n	800d70c <_fwalk_sglue+0x38>
 800d704:	4629      	mov	r1, r5
 800d706:	4638      	mov	r0, r7
 800d708:	47c0      	blx	r8
 800d70a:	4306      	orrs	r6, r0
 800d70c:	3568      	adds	r5, #104	@ 0x68
 800d70e:	e7e9      	b.n	800d6e4 <_fwalk_sglue+0x10>

0800d710 <iprintf>:
 800d710:	b40f      	push	{r0, r1, r2, r3}
 800d712:	b507      	push	{r0, r1, r2, lr}
 800d714:	4906      	ldr	r1, [pc, #24]	@ (800d730 <iprintf+0x20>)
 800d716:	ab04      	add	r3, sp, #16
 800d718:	6808      	ldr	r0, [r1, #0]
 800d71a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d71e:	6881      	ldr	r1, [r0, #8]
 800d720:	9301      	str	r3, [sp, #4]
 800d722:	f001 fcbd 	bl	800f0a0 <_vfiprintf_r>
 800d726:	b003      	add	sp, #12
 800d728:	f85d eb04 	ldr.w	lr, [sp], #4
 800d72c:	b004      	add	sp, #16
 800d72e:	4770      	bx	lr
 800d730:	20000080 	.word	0x20000080

0800d734 <_puts_r>:
 800d734:	6a03      	ldr	r3, [r0, #32]
 800d736:	b570      	push	{r4, r5, r6, lr}
 800d738:	6884      	ldr	r4, [r0, #8]
 800d73a:	4605      	mov	r5, r0
 800d73c:	460e      	mov	r6, r1
 800d73e:	b90b      	cbnz	r3, 800d744 <_puts_r+0x10>
 800d740:	f7ff ffb0 	bl	800d6a4 <__sinit>
 800d744:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d746:	07db      	lsls	r3, r3, #31
 800d748:	d405      	bmi.n	800d756 <_puts_r+0x22>
 800d74a:	89a3      	ldrh	r3, [r4, #12]
 800d74c:	0598      	lsls	r0, r3, #22
 800d74e:	d402      	bmi.n	800d756 <_puts_r+0x22>
 800d750:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d752:	f000 f9a2 	bl	800da9a <__retarget_lock_acquire_recursive>
 800d756:	89a3      	ldrh	r3, [r4, #12]
 800d758:	0719      	lsls	r1, r3, #28
 800d75a:	d502      	bpl.n	800d762 <_puts_r+0x2e>
 800d75c:	6923      	ldr	r3, [r4, #16]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d135      	bne.n	800d7ce <_puts_r+0x9a>
 800d762:	4621      	mov	r1, r4
 800d764:	4628      	mov	r0, r5
 800d766:	f000 f8c5 	bl	800d8f4 <__swsetup_r>
 800d76a:	b380      	cbz	r0, 800d7ce <_puts_r+0x9a>
 800d76c:	f04f 35ff 	mov.w	r5, #4294967295
 800d770:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d772:	07da      	lsls	r2, r3, #31
 800d774:	d405      	bmi.n	800d782 <_puts_r+0x4e>
 800d776:	89a3      	ldrh	r3, [r4, #12]
 800d778:	059b      	lsls	r3, r3, #22
 800d77a:	d402      	bmi.n	800d782 <_puts_r+0x4e>
 800d77c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d77e:	f000 f98d 	bl	800da9c <__retarget_lock_release_recursive>
 800d782:	4628      	mov	r0, r5
 800d784:	bd70      	pop	{r4, r5, r6, pc}
 800d786:	2b00      	cmp	r3, #0
 800d788:	da04      	bge.n	800d794 <_puts_r+0x60>
 800d78a:	69a2      	ldr	r2, [r4, #24]
 800d78c:	429a      	cmp	r2, r3
 800d78e:	dc17      	bgt.n	800d7c0 <_puts_r+0x8c>
 800d790:	290a      	cmp	r1, #10
 800d792:	d015      	beq.n	800d7c0 <_puts_r+0x8c>
 800d794:	6823      	ldr	r3, [r4, #0]
 800d796:	1c5a      	adds	r2, r3, #1
 800d798:	6022      	str	r2, [r4, #0]
 800d79a:	7019      	strb	r1, [r3, #0]
 800d79c:	68a3      	ldr	r3, [r4, #8]
 800d79e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d7a2:	3b01      	subs	r3, #1
 800d7a4:	60a3      	str	r3, [r4, #8]
 800d7a6:	2900      	cmp	r1, #0
 800d7a8:	d1ed      	bne.n	800d786 <_puts_r+0x52>
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	da11      	bge.n	800d7d2 <_puts_r+0x9e>
 800d7ae:	4622      	mov	r2, r4
 800d7b0:	210a      	movs	r1, #10
 800d7b2:	4628      	mov	r0, r5
 800d7b4:	f000 f85f 	bl	800d876 <__swbuf_r>
 800d7b8:	3001      	adds	r0, #1
 800d7ba:	d0d7      	beq.n	800d76c <_puts_r+0x38>
 800d7bc:	250a      	movs	r5, #10
 800d7be:	e7d7      	b.n	800d770 <_puts_r+0x3c>
 800d7c0:	4622      	mov	r2, r4
 800d7c2:	4628      	mov	r0, r5
 800d7c4:	f000 f857 	bl	800d876 <__swbuf_r>
 800d7c8:	3001      	adds	r0, #1
 800d7ca:	d1e7      	bne.n	800d79c <_puts_r+0x68>
 800d7cc:	e7ce      	b.n	800d76c <_puts_r+0x38>
 800d7ce:	3e01      	subs	r6, #1
 800d7d0:	e7e4      	b.n	800d79c <_puts_r+0x68>
 800d7d2:	6823      	ldr	r3, [r4, #0]
 800d7d4:	1c5a      	adds	r2, r3, #1
 800d7d6:	6022      	str	r2, [r4, #0]
 800d7d8:	220a      	movs	r2, #10
 800d7da:	701a      	strb	r2, [r3, #0]
 800d7dc:	e7ee      	b.n	800d7bc <_puts_r+0x88>
	...

0800d7e0 <puts>:
 800d7e0:	4b02      	ldr	r3, [pc, #8]	@ (800d7ec <puts+0xc>)
 800d7e2:	4601      	mov	r1, r0
 800d7e4:	6818      	ldr	r0, [r3, #0]
 800d7e6:	f7ff bfa5 	b.w	800d734 <_puts_r>
 800d7ea:	bf00      	nop
 800d7ec:	20000080 	.word	0x20000080

0800d7f0 <__sread>:
 800d7f0:	b510      	push	{r4, lr}
 800d7f2:	460c      	mov	r4, r1
 800d7f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7f8:	f000 f900 	bl	800d9fc <_read_r>
 800d7fc:	2800      	cmp	r0, #0
 800d7fe:	bfab      	itete	ge
 800d800:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d802:	89a3      	ldrhlt	r3, [r4, #12]
 800d804:	181b      	addge	r3, r3, r0
 800d806:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d80a:	bfac      	ite	ge
 800d80c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d80e:	81a3      	strhlt	r3, [r4, #12]
 800d810:	bd10      	pop	{r4, pc}

0800d812 <__swrite>:
 800d812:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d816:	461f      	mov	r7, r3
 800d818:	898b      	ldrh	r3, [r1, #12]
 800d81a:	05db      	lsls	r3, r3, #23
 800d81c:	4605      	mov	r5, r0
 800d81e:	460c      	mov	r4, r1
 800d820:	4616      	mov	r6, r2
 800d822:	d505      	bpl.n	800d830 <__swrite+0x1e>
 800d824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d828:	2302      	movs	r3, #2
 800d82a:	2200      	movs	r2, #0
 800d82c:	f000 f8d4 	bl	800d9d8 <_lseek_r>
 800d830:	89a3      	ldrh	r3, [r4, #12]
 800d832:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d836:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d83a:	81a3      	strh	r3, [r4, #12]
 800d83c:	4632      	mov	r2, r6
 800d83e:	463b      	mov	r3, r7
 800d840:	4628      	mov	r0, r5
 800d842:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d846:	f000 b8eb 	b.w	800da20 <_write_r>

0800d84a <__sseek>:
 800d84a:	b510      	push	{r4, lr}
 800d84c:	460c      	mov	r4, r1
 800d84e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d852:	f000 f8c1 	bl	800d9d8 <_lseek_r>
 800d856:	1c43      	adds	r3, r0, #1
 800d858:	89a3      	ldrh	r3, [r4, #12]
 800d85a:	bf15      	itete	ne
 800d85c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d85e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d862:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d866:	81a3      	strheq	r3, [r4, #12]
 800d868:	bf18      	it	ne
 800d86a:	81a3      	strhne	r3, [r4, #12]
 800d86c:	bd10      	pop	{r4, pc}

0800d86e <__sclose>:
 800d86e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d872:	f000 b8a1 	b.w	800d9b8 <_close_r>

0800d876 <__swbuf_r>:
 800d876:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d878:	460e      	mov	r6, r1
 800d87a:	4614      	mov	r4, r2
 800d87c:	4605      	mov	r5, r0
 800d87e:	b118      	cbz	r0, 800d888 <__swbuf_r+0x12>
 800d880:	6a03      	ldr	r3, [r0, #32]
 800d882:	b90b      	cbnz	r3, 800d888 <__swbuf_r+0x12>
 800d884:	f7ff ff0e 	bl	800d6a4 <__sinit>
 800d888:	69a3      	ldr	r3, [r4, #24]
 800d88a:	60a3      	str	r3, [r4, #8]
 800d88c:	89a3      	ldrh	r3, [r4, #12]
 800d88e:	071a      	lsls	r2, r3, #28
 800d890:	d501      	bpl.n	800d896 <__swbuf_r+0x20>
 800d892:	6923      	ldr	r3, [r4, #16]
 800d894:	b943      	cbnz	r3, 800d8a8 <__swbuf_r+0x32>
 800d896:	4621      	mov	r1, r4
 800d898:	4628      	mov	r0, r5
 800d89a:	f000 f82b 	bl	800d8f4 <__swsetup_r>
 800d89e:	b118      	cbz	r0, 800d8a8 <__swbuf_r+0x32>
 800d8a0:	f04f 37ff 	mov.w	r7, #4294967295
 800d8a4:	4638      	mov	r0, r7
 800d8a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8a8:	6823      	ldr	r3, [r4, #0]
 800d8aa:	6922      	ldr	r2, [r4, #16]
 800d8ac:	1a98      	subs	r0, r3, r2
 800d8ae:	6963      	ldr	r3, [r4, #20]
 800d8b0:	b2f6      	uxtb	r6, r6
 800d8b2:	4283      	cmp	r3, r0
 800d8b4:	4637      	mov	r7, r6
 800d8b6:	dc05      	bgt.n	800d8c4 <__swbuf_r+0x4e>
 800d8b8:	4621      	mov	r1, r4
 800d8ba:	4628      	mov	r0, r5
 800d8bc:	f001 fd8c 	bl	800f3d8 <_fflush_r>
 800d8c0:	2800      	cmp	r0, #0
 800d8c2:	d1ed      	bne.n	800d8a0 <__swbuf_r+0x2a>
 800d8c4:	68a3      	ldr	r3, [r4, #8]
 800d8c6:	3b01      	subs	r3, #1
 800d8c8:	60a3      	str	r3, [r4, #8]
 800d8ca:	6823      	ldr	r3, [r4, #0]
 800d8cc:	1c5a      	adds	r2, r3, #1
 800d8ce:	6022      	str	r2, [r4, #0]
 800d8d0:	701e      	strb	r6, [r3, #0]
 800d8d2:	6962      	ldr	r2, [r4, #20]
 800d8d4:	1c43      	adds	r3, r0, #1
 800d8d6:	429a      	cmp	r2, r3
 800d8d8:	d004      	beq.n	800d8e4 <__swbuf_r+0x6e>
 800d8da:	89a3      	ldrh	r3, [r4, #12]
 800d8dc:	07db      	lsls	r3, r3, #31
 800d8de:	d5e1      	bpl.n	800d8a4 <__swbuf_r+0x2e>
 800d8e0:	2e0a      	cmp	r6, #10
 800d8e2:	d1df      	bne.n	800d8a4 <__swbuf_r+0x2e>
 800d8e4:	4621      	mov	r1, r4
 800d8e6:	4628      	mov	r0, r5
 800d8e8:	f001 fd76 	bl	800f3d8 <_fflush_r>
 800d8ec:	2800      	cmp	r0, #0
 800d8ee:	d0d9      	beq.n	800d8a4 <__swbuf_r+0x2e>
 800d8f0:	e7d6      	b.n	800d8a0 <__swbuf_r+0x2a>
	...

0800d8f4 <__swsetup_r>:
 800d8f4:	b538      	push	{r3, r4, r5, lr}
 800d8f6:	4b29      	ldr	r3, [pc, #164]	@ (800d99c <__swsetup_r+0xa8>)
 800d8f8:	4605      	mov	r5, r0
 800d8fa:	6818      	ldr	r0, [r3, #0]
 800d8fc:	460c      	mov	r4, r1
 800d8fe:	b118      	cbz	r0, 800d908 <__swsetup_r+0x14>
 800d900:	6a03      	ldr	r3, [r0, #32]
 800d902:	b90b      	cbnz	r3, 800d908 <__swsetup_r+0x14>
 800d904:	f7ff fece 	bl	800d6a4 <__sinit>
 800d908:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d90c:	0719      	lsls	r1, r3, #28
 800d90e:	d422      	bmi.n	800d956 <__swsetup_r+0x62>
 800d910:	06da      	lsls	r2, r3, #27
 800d912:	d407      	bmi.n	800d924 <__swsetup_r+0x30>
 800d914:	2209      	movs	r2, #9
 800d916:	602a      	str	r2, [r5, #0]
 800d918:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d91c:	81a3      	strh	r3, [r4, #12]
 800d91e:	f04f 30ff 	mov.w	r0, #4294967295
 800d922:	e033      	b.n	800d98c <__swsetup_r+0x98>
 800d924:	0758      	lsls	r0, r3, #29
 800d926:	d512      	bpl.n	800d94e <__swsetup_r+0x5a>
 800d928:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d92a:	b141      	cbz	r1, 800d93e <__swsetup_r+0x4a>
 800d92c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d930:	4299      	cmp	r1, r3
 800d932:	d002      	beq.n	800d93a <__swsetup_r+0x46>
 800d934:	4628      	mov	r0, r5
 800d936:	f000 ff07 	bl	800e748 <_free_r>
 800d93a:	2300      	movs	r3, #0
 800d93c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d93e:	89a3      	ldrh	r3, [r4, #12]
 800d940:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d944:	81a3      	strh	r3, [r4, #12]
 800d946:	2300      	movs	r3, #0
 800d948:	6063      	str	r3, [r4, #4]
 800d94a:	6923      	ldr	r3, [r4, #16]
 800d94c:	6023      	str	r3, [r4, #0]
 800d94e:	89a3      	ldrh	r3, [r4, #12]
 800d950:	f043 0308 	orr.w	r3, r3, #8
 800d954:	81a3      	strh	r3, [r4, #12]
 800d956:	6923      	ldr	r3, [r4, #16]
 800d958:	b94b      	cbnz	r3, 800d96e <__swsetup_r+0x7a>
 800d95a:	89a3      	ldrh	r3, [r4, #12]
 800d95c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d960:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d964:	d003      	beq.n	800d96e <__swsetup_r+0x7a>
 800d966:	4621      	mov	r1, r4
 800d968:	4628      	mov	r0, r5
 800d96a:	f001 fd83 	bl	800f474 <__smakebuf_r>
 800d96e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d972:	f013 0201 	ands.w	r2, r3, #1
 800d976:	d00a      	beq.n	800d98e <__swsetup_r+0x9a>
 800d978:	2200      	movs	r2, #0
 800d97a:	60a2      	str	r2, [r4, #8]
 800d97c:	6962      	ldr	r2, [r4, #20]
 800d97e:	4252      	negs	r2, r2
 800d980:	61a2      	str	r2, [r4, #24]
 800d982:	6922      	ldr	r2, [r4, #16]
 800d984:	b942      	cbnz	r2, 800d998 <__swsetup_r+0xa4>
 800d986:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d98a:	d1c5      	bne.n	800d918 <__swsetup_r+0x24>
 800d98c:	bd38      	pop	{r3, r4, r5, pc}
 800d98e:	0799      	lsls	r1, r3, #30
 800d990:	bf58      	it	pl
 800d992:	6962      	ldrpl	r2, [r4, #20]
 800d994:	60a2      	str	r2, [r4, #8]
 800d996:	e7f4      	b.n	800d982 <__swsetup_r+0x8e>
 800d998:	2000      	movs	r0, #0
 800d99a:	e7f7      	b.n	800d98c <__swsetup_r+0x98>
 800d99c:	20000080 	.word	0x20000080

0800d9a0 <memset>:
 800d9a0:	4402      	add	r2, r0
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	4293      	cmp	r3, r2
 800d9a6:	d100      	bne.n	800d9aa <memset+0xa>
 800d9a8:	4770      	bx	lr
 800d9aa:	f803 1b01 	strb.w	r1, [r3], #1
 800d9ae:	e7f9      	b.n	800d9a4 <memset+0x4>

0800d9b0 <_localeconv_r>:
 800d9b0:	4800      	ldr	r0, [pc, #0]	@ (800d9b4 <_localeconv_r+0x4>)
 800d9b2:	4770      	bx	lr
 800d9b4:	200001c0 	.word	0x200001c0

0800d9b8 <_close_r>:
 800d9b8:	b538      	push	{r3, r4, r5, lr}
 800d9ba:	4d06      	ldr	r5, [pc, #24]	@ (800d9d4 <_close_r+0x1c>)
 800d9bc:	2300      	movs	r3, #0
 800d9be:	4604      	mov	r4, r0
 800d9c0:	4608      	mov	r0, r1
 800d9c2:	602b      	str	r3, [r5, #0]
 800d9c4:	f7f5 fe8a 	bl	80036dc <_close>
 800d9c8:	1c43      	adds	r3, r0, #1
 800d9ca:	d102      	bne.n	800d9d2 <_close_r+0x1a>
 800d9cc:	682b      	ldr	r3, [r5, #0]
 800d9ce:	b103      	cbz	r3, 800d9d2 <_close_r+0x1a>
 800d9d0:	6023      	str	r3, [r4, #0]
 800d9d2:	bd38      	pop	{r3, r4, r5, pc}
 800d9d4:	20000c5c 	.word	0x20000c5c

0800d9d8 <_lseek_r>:
 800d9d8:	b538      	push	{r3, r4, r5, lr}
 800d9da:	4d07      	ldr	r5, [pc, #28]	@ (800d9f8 <_lseek_r+0x20>)
 800d9dc:	4604      	mov	r4, r0
 800d9de:	4608      	mov	r0, r1
 800d9e0:	4611      	mov	r1, r2
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	602a      	str	r2, [r5, #0]
 800d9e6:	461a      	mov	r2, r3
 800d9e8:	f7f5 fe9f 	bl	800372a <_lseek>
 800d9ec:	1c43      	adds	r3, r0, #1
 800d9ee:	d102      	bne.n	800d9f6 <_lseek_r+0x1e>
 800d9f0:	682b      	ldr	r3, [r5, #0]
 800d9f2:	b103      	cbz	r3, 800d9f6 <_lseek_r+0x1e>
 800d9f4:	6023      	str	r3, [r4, #0]
 800d9f6:	bd38      	pop	{r3, r4, r5, pc}
 800d9f8:	20000c5c 	.word	0x20000c5c

0800d9fc <_read_r>:
 800d9fc:	b538      	push	{r3, r4, r5, lr}
 800d9fe:	4d07      	ldr	r5, [pc, #28]	@ (800da1c <_read_r+0x20>)
 800da00:	4604      	mov	r4, r0
 800da02:	4608      	mov	r0, r1
 800da04:	4611      	mov	r1, r2
 800da06:	2200      	movs	r2, #0
 800da08:	602a      	str	r2, [r5, #0]
 800da0a:	461a      	mov	r2, r3
 800da0c:	f7f5 fe2d 	bl	800366a <_read>
 800da10:	1c43      	adds	r3, r0, #1
 800da12:	d102      	bne.n	800da1a <_read_r+0x1e>
 800da14:	682b      	ldr	r3, [r5, #0]
 800da16:	b103      	cbz	r3, 800da1a <_read_r+0x1e>
 800da18:	6023      	str	r3, [r4, #0]
 800da1a:	bd38      	pop	{r3, r4, r5, pc}
 800da1c:	20000c5c 	.word	0x20000c5c

0800da20 <_write_r>:
 800da20:	b538      	push	{r3, r4, r5, lr}
 800da22:	4d07      	ldr	r5, [pc, #28]	@ (800da40 <_write_r+0x20>)
 800da24:	4604      	mov	r4, r0
 800da26:	4608      	mov	r0, r1
 800da28:	4611      	mov	r1, r2
 800da2a:	2200      	movs	r2, #0
 800da2c:	602a      	str	r2, [r5, #0]
 800da2e:	461a      	mov	r2, r3
 800da30:	f7f5 fe38 	bl	80036a4 <_write>
 800da34:	1c43      	adds	r3, r0, #1
 800da36:	d102      	bne.n	800da3e <_write_r+0x1e>
 800da38:	682b      	ldr	r3, [r5, #0]
 800da3a:	b103      	cbz	r3, 800da3e <_write_r+0x1e>
 800da3c:	6023      	str	r3, [r4, #0]
 800da3e:	bd38      	pop	{r3, r4, r5, pc}
 800da40:	20000c5c 	.word	0x20000c5c

0800da44 <__errno>:
 800da44:	4b01      	ldr	r3, [pc, #4]	@ (800da4c <__errno+0x8>)
 800da46:	6818      	ldr	r0, [r3, #0]
 800da48:	4770      	bx	lr
 800da4a:	bf00      	nop
 800da4c:	20000080 	.word	0x20000080

0800da50 <__libc_init_array>:
 800da50:	b570      	push	{r4, r5, r6, lr}
 800da52:	4d0d      	ldr	r5, [pc, #52]	@ (800da88 <__libc_init_array+0x38>)
 800da54:	4c0d      	ldr	r4, [pc, #52]	@ (800da8c <__libc_init_array+0x3c>)
 800da56:	1b64      	subs	r4, r4, r5
 800da58:	10a4      	asrs	r4, r4, #2
 800da5a:	2600      	movs	r6, #0
 800da5c:	42a6      	cmp	r6, r4
 800da5e:	d109      	bne.n	800da74 <__libc_init_array+0x24>
 800da60:	4d0b      	ldr	r5, [pc, #44]	@ (800da90 <__libc_init_array+0x40>)
 800da62:	4c0c      	ldr	r4, [pc, #48]	@ (800da94 <__libc_init_array+0x44>)
 800da64:	f001 fe32 	bl	800f6cc <_init>
 800da68:	1b64      	subs	r4, r4, r5
 800da6a:	10a4      	asrs	r4, r4, #2
 800da6c:	2600      	movs	r6, #0
 800da6e:	42a6      	cmp	r6, r4
 800da70:	d105      	bne.n	800da7e <__libc_init_array+0x2e>
 800da72:	bd70      	pop	{r4, r5, r6, pc}
 800da74:	f855 3b04 	ldr.w	r3, [r5], #4
 800da78:	4798      	blx	r3
 800da7a:	3601      	adds	r6, #1
 800da7c:	e7ee      	b.n	800da5c <__libc_init_array+0xc>
 800da7e:	f855 3b04 	ldr.w	r3, [r5], #4
 800da82:	4798      	blx	r3
 800da84:	3601      	adds	r6, #1
 800da86:	e7f2      	b.n	800da6e <__libc_init_array+0x1e>
 800da88:	080101c0 	.word	0x080101c0
 800da8c:	080101c0 	.word	0x080101c0
 800da90:	080101c0 	.word	0x080101c0
 800da94:	080101c4 	.word	0x080101c4

0800da98 <__retarget_lock_init_recursive>:
 800da98:	4770      	bx	lr

0800da9a <__retarget_lock_acquire_recursive>:
 800da9a:	4770      	bx	lr

0800da9c <__retarget_lock_release_recursive>:
 800da9c:	4770      	bx	lr

0800da9e <strcpy>:
 800da9e:	4603      	mov	r3, r0
 800daa0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800daa4:	f803 2b01 	strb.w	r2, [r3], #1
 800daa8:	2a00      	cmp	r2, #0
 800daaa:	d1f9      	bne.n	800daa0 <strcpy+0x2>
 800daac:	4770      	bx	lr

0800daae <quorem>:
 800daae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dab2:	6903      	ldr	r3, [r0, #16]
 800dab4:	690c      	ldr	r4, [r1, #16]
 800dab6:	42a3      	cmp	r3, r4
 800dab8:	4607      	mov	r7, r0
 800daba:	db7e      	blt.n	800dbba <quorem+0x10c>
 800dabc:	3c01      	subs	r4, #1
 800dabe:	f101 0814 	add.w	r8, r1, #20
 800dac2:	00a3      	lsls	r3, r4, #2
 800dac4:	f100 0514 	add.w	r5, r0, #20
 800dac8:	9300      	str	r3, [sp, #0]
 800daca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dace:	9301      	str	r3, [sp, #4]
 800dad0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dad4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dad8:	3301      	adds	r3, #1
 800dada:	429a      	cmp	r2, r3
 800dadc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dae0:	fbb2 f6f3 	udiv	r6, r2, r3
 800dae4:	d32e      	bcc.n	800db44 <quorem+0x96>
 800dae6:	f04f 0a00 	mov.w	sl, #0
 800daea:	46c4      	mov	ip, r8
 800daec:	46ae      	mov	lr, r5
 800daee:	46d3      	mov	fp, sl
 800daf0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800daf4:	b298      	uxth	r0, r3
 800daf6:	fb06 a000 	mla	r0, r6, r0, sl
 800dafa:	0c02      	lsrs	r2, r0, #16
 800dafc:	0c1b      	lsrs	r3, r3, #16
 800dafe:	fb06 2303 	mla	r3, r6, r3, r2
 800db02:	f8de 2000 	ldr.w	r2, [lr]
 800db06:	b280      	uxth	r0, r0
 800db08:	b292      	uxth	r2, r2
 800db0a:	1a12      	subs	r2, r2, r0
 800db0c:	445a      	add	r2, fp
 800db0e:	f8de 0000 	ldr.w	r0, [lr]
 800db12:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800db16:	b29b      	uxth	r3, r3
 800db18:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800db1c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800db20:	b292      	uxth	r2, r2
 800db22:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800db26:	45e1      	cmp	r9, ip
 800db28:	f84e 2b04 	str.w	r2, [lr], #4
 800db2c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800db30:	d2de      	bcs.n	800daf0 <quorem+0x42>
 800db32:	9b00      	ldr	r3, [sp, #0]
 800db34:	58eb      	ldr	r3, [r5, r3]
 800db36:	b92b      	cbnz	r3, 800db44 <quorem+0x96>
 800db38:	9b01      	ldr	r3, [sp, #4]
 800db3a:	3b04      	subs	r3, #4
 800db3c:	429d      	cmp	r5, r3
 800db3e:	461a      	mov	r2, r3
 800db40:	d32f      	bcc.n	800dba2 <quorem+0xf4>
 800db42:	613c      	str	r4, [r7, #16]
 800db44:	4638      	mov	r0, r7
 800db46:	f001 f979 	bl	800ee3c <__mcmp>
 800db4a:	2800      	cmp	r0, #0
 800db4c:	db25      	blt.n	800db9a <quorem+0xec>
 800db4e:	4629      	mov	r1, r5
 800db50:	2000      	movs	r0, #0
 800db52:	f858 2b04 	ldr.w	r2, [r8], #4
 800db56:	f8d1 c000 	ldr.w	ip, [r1]
 800db5a:	fa1f fe82 	uxth.w	lr, r2
 800db5e:	fa1f f38c 	uxth.w	r3, ip
 800db62:	eba3 030e 	sub.w	r3, r3, lr
 800db66:	4403      	add	r3, r0
 800db68:	0c12      	lsrs	r2, r2, #16
 800db6a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800db6e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800db72:	b29b      	uxth	r3, r3
 800db74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db78:	45c1      	cmp	r9, r8
 800db7a:	f841 3b04 	str.w	r3, [r1], #4
 800db7e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800db82:	d2e6      	bcs.n	800db52 <quorem+0xa4>
 800db84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800db88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800db8c:	b922      	cbnz	r2, 800db98 <quorem+0xea>
 800db8e:	3b04      	subs	r3, #4
 800db90:	429d      	cmp	r5, r3
 800db92:	461a      	mov	r2, r3
 800db94:	d30b      	bcc.n	800dbae <quorem+0x100>
 800db96:	613c      	str	r4, [r7, #16]
 800db98:	3601      	adds	r6, #1
 800db9a:	4630      	mov	r0, r6
 800db9c:	b003      	add	sp, #12
 800db9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dba2:	6812      	ldr	r2, [r2, #0]
 800dba4:	3b04      	subs	r3, #4
 800dba6:	2a00      	cmp	r2, #0
 800dba8:	d1cb      	bne.n	800db42 <quorem+0x94>
 800dbaa:	3c01      	subs	r4, #1
 800dbac:	e7c6      	b.n	800db3c <quorem+0x8e>
 800dbae:	6812      	ldr	r2, [r2, #0]
 800dbb0:	3b04      	subs	r3, #4
 800dbb2:	2a00      	cmp	r2, #0
 800dbb4:	d1ef      	bne.n	800db96 <quorem+0xe8>
 800dbb6:	3c01      	subs	r4, #1
 800dbb8:	e7ea      	b.n	800db90 <quorem+0xe2>
 800dbba:	2000      	movs	r0, #0
 800dbbc:	e7ee      	b.n	800db9c <quorem+0xee>
	...

0800dbc0 <_dtoa_r>:
 800dbc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbc4:	69c7      	ldr	r7, [r0, #28]
 800dbc6:	b099      	sub	sp, #100	@ 0x64
 800dbc8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800dbcc:	ec55 4b10 	vmov	r4, r5, d0
 800dbd0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800dbd2:	9109      	str	r1, [sp, #36]	@ 0x24
 800dbd4:	4683      	mov	fp, r0
 800dbd6:	920e      	str	r2, [sp, #56]	@ 0x38
 800dbd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dbda:	b97f      	cbnz	r7, 800dbfc <_dtoa_r+0x3c>
 800dbdc:	2010      	movs	r0, #16
 800dbde:	f000 fdfd 	bl	800e7dc <malloc>
 800dbe2:	4602      	mov	r2, r0
 800dbe4:	f8cb 001c 	str.w	r0, [fp, #28]
 800dbe8:	b920      	cbnz	r0, 800dbf4 <_dtoa_r+0x34>
 800dbea:	4ba7      	ldr	r3, [pc, #668]	@ (800de88 <_dtoa_r+0x2c8>)
 800dbec:	21ef      	movs	r1, #239	@ 0xef
 800dbee:	48a7      	ldr	r0, [pc, #668]	@ (800de8c <_dtoa_r+0x2cc>)
 800dbf0:	f001 fcbc 	bl	800f56c <__assert_func>
 800dbf4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dbf8:	6007      	str	r7, [r0, #0]
 800dbfa:	60c7      	str	r7, [r0, #12]
 800dbfc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dc00:	6819      	ldr	r1, [r3, #0]
 800dc02:	b159      	cbz	r1, 800dc1c <_dtoa_r+0x5c>
 800dc04:	685a      	ldr	r2, [r3, #4]
 800dc06:	604a      	str	r2, [r1, #4]
 800dc08:	2301      	movs	r3, #1
 800dc0a:	4093      	lsls	r3, r2
 800dc0c:	608b      	str	r3, [r1, #8]
 800dc0e:	4658      	mov	r0, fp
 800dc10:	f000 feda 	bl	800e9c8 <_Bfree>
 800dc14:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dc18:	2200      	movs	r2, #0
 800dc1a:	601a      	str	r2, [r3, #0]
 800dc1c:	1e2b      	subs	r3, r5, #0
 800dc1e:	bfb9      	ittee	lt
 800dc20:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dc24:	9303      	strlt	r3, [sp, #12]
 800dc26:	2300      	movge	r3, #0
 800dc28:	6033      	strge	r3, [r6, #0]
 800dc2a:	9f03      	ldr	r7, [sp, #12]
 800dc2c:	4b98      	ldr	r3, [pc, #608]	@ (800de90 <_dtoa_r+0x2d0>)
 800dc2e:	bfbc      	itt	lt
 800dc30:	2201      	movlt	r2, #1
 800dc32:	6032      	strlt	r2, [r6, #0]
 800dc34:	43bb      	bics	r3, r7
 800dc36:	d112      	bne.n	800dc5e <_dtoa_r+0x9e>
 800dc38:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800dc3a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dc3e:	6013      	str	r3, [r2, #0]
 800dc40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dc44:	4323      	orrs	r3, r4
 800dc46:	f000 854d 	beq.w	800e6e4 <_dtoa_r+0xb24>
 800dc4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800dc4c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800dea4 <_dtoa_r+0x2e4>
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	f000 854f 	beq.w	800e6f4 <_dtoa_r+0xb34>
 800dc56:	f10a 0303 	add.w	r3, sl, #3
 800dc5a:	f000 bd49 	b.w	800e6f0 <_dtoa_r+0xb30>
 800dc5e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dc62:	2200      	movs	r2, #0
 800dc64:	ec51 0b17 	vmov	r0, r1, d7
 800dc68:	2300      	movs	r3, #0
 800dc6a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800dc6e:	f7f2 ff43 	bl	8000af8 <__aeabi_dcmpeq>
 800dc72:	4680      	mov	r8, r0
 800dc74:	b158      	cbz	r0, 800dc8e <_dtoa_r+0xce>
 800dc76:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800dc78:	2301      	movs	r3, #1
 800dc7a:	6013      	str	r3, [r2, #0]
 800dc7c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800dc7e:	b113      	cbz	r3, 800dc86 <_dtoa_r+0xc6>
 800dc80:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800dc82:	4b84      	ldr	r3, [pc, #528]	@ (800de94 <_dtoa_r+0x2d4>)
 800dc84:	6013      	str	r3, [r2, #0]
 800dc86:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800dea8 <_dtoa_r+0x2e8>
 800dc8a:	f000 bd33 	b.w	800e6f4 <_dtoa_r+0xb34>
 800dc8e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800dc92:	aa16      	add	r2, sp, #88	@ 0x58
 800dc94:	a917      	add	r1, sp, #92	@ 0x5c
 800dc96:	4658      	mov	r0, fp
 800dc98:	f001 f980 	bl	800ef9c <__d2b>
 800dc9c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dca0:	4681      	mov	r9, r0
 800dca2:	2e00      	cmp	r6, #0
 800dca4:	d077      	beq.n	800dd96 <_dtoa_r+0x1d6>
 800dca6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dca8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800dcac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dcb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dcb4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dcb8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800dcbc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800dcc0:	4619      	mov	r1, r3
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	4b74      	ldr	r3, [pc, #464]	@ (800de98 <_dtoa_r+0x2d8>)
 800dcc6:	f7f2 faf7 	bl	80002b8 <__aeabi_dsub>
 800dcca:	a369      	add	r3, pc, #420	@ (adr r3, 800de70 <_dtoa_r+0x2b0>)
 800dccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcd0:	f7f2 fcaa 	bl	8000628 <__aeabi_dmul>
 800dcd4:	a368      	add	r3, pc, #416	@ (adr r3, 800de78 <_dtoa_r+0x2b8>)
 800dcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcda:	f7f2 faef 	bl	80002bc <__adddf3>
 800dcde:	4604      	mov	r4, r0
 800dce0:	4630      	mov	r0, r6
 800dce2:	460d      	mov	r5, r1
 800dce4:	f7f2 fc36 	bl	8000554 <__aeabi_i2d>
 800dce8:	a365      	add	r3, pc, #404	@ (adr r3, 800de80 <_dtoa_r+0x2c0>)
 800dcea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcee:	f7f2 fc9b 	bl	8000628 <__aeabi_dmul>
 800dcf2:	4602      	mov	r2, r0
 800dcf4:	460b      	mov	r3, r1
 800dcf6:	4620      	mov	r0, r4
 800dcf8:	4629      	mov	r1, r5
 800dcfa:	f7f2 fadf 	bl	80002bc <__adddf3>
 800dcfe:	4604      	mov	r4, r0
 800dd00:	460d      	mov	r5, r1
 800dd02:	f7f2 ff41 	bl	8000b88 <__aeabi_d2iz>
 800dd06:	2200      	movs	r2, #0
 800dd08:	4607      	mov	r7, r0
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	4620      	mov	r0, r4
 800dd0e:	4629      	mov	r1, r5
 800dd10:	f7f2 fefc 	bl	8000b0c <__aeabi_dcmplt>
 800dd14:	b140      	cbz	r0, 800dd28 <_dtoa_r+0x168>
 800dd16:	4638      	mov	r0, r7
 800dd18:	f7f2 fc1c 	bl	8000554 <__aeabi_i2d>
 800dd1c:	4622      	mov	r2, r4
 800dd1e:	462b      	mov	r3, r5
 800dd20:	f7f2 feea 	bl	8000af8 <__aeabi_dcmpeq>
 800dd24:	b900      	cbnz	r0, 800dd28 <_dtoa_r+0x168>
 800dd26:	3f01      	subs	r7, #1
 800dd28:	2f16      	cmp	r7, #22
 800dd2a:	d851      	bhi.n	800ddd0 <_dtoa_r+0x210>
 800dd2c:	4b5b      	ldr	r3, [pc, #364]	@ (800de9c <_dtoa_r+0x2dc>)
 800dd2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dd3a:	f7f2 fee7 	bl	8000b0c <__aeabi_dcmplt>
 800dd3e:	2800      	cmp	r0, #0
 800dd40:	d048      	beq.n	800ddd4 <_dtoa_r+0x214>
 800dd42:	3f01      	subs	r7, #1
 800dd44:	2300      	movs	r3, #0
 800dd46:	9312      	str	r3, [sp, #72]	@ 0x48
 800dd48:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800dd4a:	1b9b      	subs	r3, r3, r6
 800dd4c:	1e5a      	subs	r2, r3, #1
 800dd4e:	bf44      	itt	mi
 800dd50:	f1c3 0801 	rsbmi	r8, r3, #1
 800dd54:	2300      	movmi	r3, #0
 800dd56:	9208      	str	r2, [sp, #32]
 800dd58:	bf54      	ite	pl
 800dd5a:	f04f 0800 	movpl.w	r8, #0
 800dd5e:	9308      	strmi	r3, [sp, #32]
 800dd60:	2f00      	cmp	r7, #0
 800dd62:	db39      	blt.n	800ddd8 <_dtoa_r+0x218>
 800dd64:	9b08      	ldr	r3, [sp, #32]
 800dd66:	970f      	str	r7, [sp, #60]	@ 0x3c
 800dd68:	443b      	add	r3, r7
 800dd6a:	9308      	str	r3, [sp, #32]
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd72:	2b09      	cmp	r3, #9
 800dd74:	d864      	bhi.n	800de40 <_dtoa_r+0x280>
 800dd76:	2b05      	cmp	r3, #5
 800dd78:	bfc4      	itt	gt
 800dd7a:	3b04      	subgt	r3, #4
 800dd7c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800dd7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd80:	f1a3 0302 	sub.w	r3, r3, #2
 800dd84:	bfcc      	ite	gt
 800dd86:	2400      	movgt	r4, #0
 800dd88:	2401      	movle	r4, #1
 800dd8a:	2b03      	cmp	r3, #3
 800dd8c:	d863      	bhi.n	800de56 <_dtoa_r+0x296>
 800dd8e:	e8df f003 	tbb	[pc, r3]
 800dd92:	372a      	.short	0x372a
 800dd94:	5535      	.short	0x5535
 800dd96:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800dd9a:	441e      	add	r6, r3
 800dd9c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dda0:	2b20      	cmp	r3, #32
 800dda2:	bfc1      	itttt	gt
 800dda4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dda8:	409f      	lslgt	r7, r3
 800ddaa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ddae:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ddb2:	bfd6      	itet	le
 800ddb4:	f1c3 0320 	rsble	r3, r3, #32
 800ddb8:	ea47 0003 	orrgt.w	r0, r7, r3
 800ddbc:	fa04 f003 	lslle.w	r0, r4, r3
 800ddc0:	f7f2 fbb8 	bl	8000534 <__aeabi_ui2d>
 800ddc4:	2201      	movs	r2, #1
 800ddc6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ddca:	3e01      	subs	r6, #1
 800ddcc:	9214      	str	r2, [sp, #80]	@ 0x50
 800ddce:	e777      	b.n	800dcc0 <_dtoa_r+0x100>
 800ddd0:	2301      	movs	r3, #1
 800ddd2:	e7b8      	b.n	800dd46 <_dtoa_r+0x186>
 800ddd4:	9012      	str	r0, [sp, #72]	@ 0x48
 800ddd6:	e7b7      	b.n	800dd48 <_dtoa_r+0x188>
 800ddd8:	427b      	negs	r3, r7
 800ddda:	930a      	str	r3, [sp, #40]	@ 0x28
 800dddc:	2300      	movs	r3, #0
 800ddde:	eba8 0807 	sub.w	r8, r8, r7
 800dde2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dde4:	e7c4      	b.n	800dd70 <_dtoa_r+0x1b0>
 800dde6:	2300      	movs	r3, #0
 800dde8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ddea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	dc35      	bgt.n	800de5c <_dtoa_r+0x29c>
 800ddf0:	2301      	movs	r3, #1
 800ddf2:	9300      	str	r3, [sp, #0]
 800ddf4:	9307      	str	r3, [sp, #28]
 800ddf6:	461a      	mov	r2, r3
 800ddf8:	920e      	str	r2, [sp, #56]	@ 0x38
 800ddfa:	e00b      	b.n	800de14 <_dtoa_r+0x254>
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	e7f3      	b.n	800dde8 <_dtoa_r+0x228>
 800de00:	2300      	movs	r3, #0
 800de02:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de06:	18fb      	adds	r3, r7, r3
 800de08:	9300      	str	r3, [sp, #0]
 800de0a:	3301      	adds	r3, #1
 800de0c:	2b01      	cmp	r3, #1
 800de0e:	9307      	str	r3, [sp, #28]
 800de10:	bfb8      	it	lt
 800de12:	2301      	movlt	r3, #1
 800de14:	f8db 001c 	ldr.w	r0, [fp, #28]
 800de18:	2100      	movs	r1, #0
 800de1a:	2204      	movs	r2, #4
 800de1c:	f102 0514 	add.w	r5, r2, #20
 800de20:	429d      	cmp	r5, r3
 800de22:	d91f      	bls.n	800de64 <_dtoa_r+0x2a4>
 800de24:	6041      	str	r1, [r0, #4]
 800de26:	4658      	mov	r0, fp
 800de28:	f000 fd8e 	bl	800e948 <_Balloc>
 800de2c:	4682      	mov	sl, r0
 800de2e:	2800      	cmp	r0, #0
 800de30:	d13c      	bne.n	800deac <_dtoa_r+0x2ec>
 800de32:	4b1b      	ldr	r3, [pc, #108]	@ (800dea0 <_dtoa_r+0x2e0>)
 800de34:	4602      	mov	r2, r0
 800de36:	f240 11af 	movw	r1, #431	@ 0x1af
 800de3a:	e6d8      	b.n	800dbee <_dtoa_r+0x2e>
 800de3c:	2301      	movs	r3, #1
 800de3e:	e7e0      	b.n	800de02 <_dtoa_r+0x242>
 800de40:	2401      	movs	r4, #1
 800de42:	2300      	movs	r3, #0
 800de44:	9309      	str	r3, [sp, #36]	@ 0x24
 800de46:	940b      	str	r4, [sp, #44]	@ 0x2c
 800de48:	f04f 33ff 	mov.w	r3, #4294967295
 800de4c:	9300      	str	r3, [sp, #0]
 800de4e:	9307      	str	r3, [sp, #28]
 800de50:	2200      	movs	r2, #0
 800de52:	2312      	movs	r3, #18
 800de54:	e7d0      	b.n	800ddf8 <_dtoa_r+0x238>
 800de56:	2301      	movs	r3, #1
 800de58:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de5a:	e7f5      	b.n	800de48 <_dtoa_r+0x288>
 800de5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de5e:	9300      	str	r3, [sp, #0]
 800de60:	9307      	str	r3, [sp, #28]
 800de62:	e7d7      	b.n	800de14 <_dtoa_r+0x254>
 800de64:	3101      	adds	r1, #1
 800de66:	0052      	lsls	r2, r2, #1
 800de68:	e7d8      	b.n	800de1c <_dtoa_r+0x25c>
 800de6a:	bf00      	nop
 800de6c:	f3af 8000 	nop.w
 800de70:	636f4361 	.word	0x636f4361
 800de74:	3fd287a7 	.word	0x3fd287a7
 800de78:	8b60c8b3 	.word	0x8b60c8b3
 800de7c:	3fc68a28 	.word	0x3fc68a28
 800de80:	509f79fb 	.word	0x509f79fb
 800de84:	3fd34413 	.word	0x3fd34413
 800de88:	0800ff8a 	.word	0x0800ff8a
 800de8c:	0800ffa1 	.word	0x0800ffa1
 800de90:	7ff00000 	.word	0x7ff00000
 800de94:	0800ff5a 	.word	0x0800ff5a
 800de98:	3ff80000 	.word	0x3ff80000
 800de9c:	08010098 	.word	0x08010098
 800dea0:	0800fff9 	.word	0x0800fff9
 800dea4:	0800ff86 	.word	0x0800ff86
 800dea8:	0800ff59 	.word	0x0800ff59
 800deac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800deb0:	6018      	str	r0, [r3, #0]
 800deb2:	9b07      	ldr	r3, [sp, #28]
 800deb4:	2b0e      	cmp	r3, #14
 800deb6:	f200 80a4 	bhi.w	800e002 <_dtoa_r+0x442>
 800deba:	2c00      	cmp	r4, #0
 800debc:	f000 80a1 	beq.w	800e002 <_dtoa_r+0x442>
 800dec0:	2f00      	cmp	r7, #0
 800dec2:	dd33      	ble.n	800df2c <_dtoa_r+0x36c>
 800dec4:	4bad      	ldr	r3, [pc, #692]	@ (800e17c <_dtoa_r+0x5bc>)
 800dec6:	f007 020f 	and.w	r2, r7, #15
 800deca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dece:	ed93 7b00 	vldr	d7, [r3]
 800ded2:	05f8      	lsls	r0, r7, #23
 800ded4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ded8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dedc:	d516      	bpl.n	800df0c <_dtoa_r+0x34c>
 800dede:	4ba8      	ldr	r3, [pc, #672]	@ (800e180 <_dtoa_r+0x5c0>)
 800dee0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dee4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dee8:	f7f2 fcc8 	bl	800087c <__aeabi_ddiv>
 800deec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800def0:	f004 040f 	and.w	r4, r4, #15
 800def4:	2603      	movs	r6, #3
 800def6:	4da2      	ldr	r5, [pc, #648]	@ (800e180 <_dtoa_r+0x5c0>)
 800def8:	b954      	cbnz	r4, 800df10 <_dtoa_r+0x350>
 800defa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800defe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df02:	f7f2 fcbb 	bl	800087c <__aeabi_ddiv>
 800df06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df0a:	e028      	b.n	800df5e <_dtoa_r+0x39e>
 800df0c:	2602      	movs	r6, #2
 800df0e:	e7f2      	b.n	800def6 <_dtoa_r+0x336>
 800df10:	07e1      	lsls	r1, r4, #31
 800df12:	d508      	bpl.n	800df26 <_dtoa_r+0x366>
 800df14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df18:	e9d5 2300 	ldrd	r2, r3, [r5]
 800df1c:	f7f2 fb84 	bl	8000628 <__aeabi_dmul>
 800df20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df24:	3601      	adds	r6, #1
 800df26:	1064      	asrs	r4, r4, #1
 800df28:	3508      	adds	r5, #8
 800df2a:	e7e5      	b.n	800def8 <_dtoa_r+0x338>
 800df2c:	f000 80d2 	beq.w	800e0d4 <_dtoa_r+0x514>
 800df30:	427c      	negs	r4, r7
 800df32:	4b92      	ldr	r3, [pc, #584]	@ (800e17c <_dtoa_r+0x5bc>)
 800df34:	4d92      	ldr	r5, [pc, #584]	@ (800e180 <_dtoa_r+0x5c0>)
 800df36:	f004 020f 	and.w	r2, r4, #15
 800df3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800df3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800df46:	f7f2 fb6f 	bl	8000628 <__aeabi_dmul>
 800df4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df4e:	1124      	asrs	r4, r4, #4
 800df50:	2300      	movs	r3, #0
 800df52:	2602      	movs	r6, #2
 800df54:	2c00      	cmp	r4, #0
 800df56:	f040 80b2 	bne.w	800e0be <_dtoa_r+0x4fe>
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d1d3      	bne.n	800df06 <_dtoa_r+0x346>
 800df5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800df60:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800df64:	2b00      	cmp	r3, #0
 800df66:	f000 80b7 	beq.w	800e0d8 <_dtoa_r+0x518>
 800df6a:	4b86      	ldr	r3, [pc, #536]	@ (800e184 <_dtoa_r+0x5c4>)
 800df6c:	2200      	movs	r2, #0
 800df6e:	4620      	mov	r0, r4
 800df70:	4629      	mov	r1, r5
 800df72:	f7f2 fdcb 	bl	8000b0c <__aeabi_dcmplt>
 800df76:	2800      	cmp	r0, #0
 800df78:	f000 80ae 	beq.w	800e0d8 <_dtoa_r+0x518>
 800df7c:	9b07      	ldr	r3, [sp, #28]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	f000 80aa 	beq.w	800e0d8 <_dtoa_r+0x518>
 800df84:	9b00      	ldr	r3, [sp, #0]
 800df86:	2b00      	cmp	r3, #0
 800df88:	dd37      	ble.n	800dffa <_dtoa_r+0x43a>
 800df8a:	1e7b      	subs	r3, r7, #1
 800df8c:	9304      	str	r3, [sp, #16]
 800df8e:	4620      	mov	r0, r4
 800df90:	4b7d      	ldr	r3, [pc, #500]	@ (800e188 <_dtoa_r+0x5c8>)
 800df92:	2200      	movs	r2, #0
 800df94:	4629      	mov	r1, r5
 800df96:	f7f2 fb47 	bl	8000628 <__aeabi_dmul>
 800df9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df9e:	9c00      	ldr	r4, [sp, #0]
 800dfa0:	3601      	adds	r6, #1
 800dfa2:	4630      	mov	r0, r6
 800dfa4:	f7f2 fad6 	bl	8000554 <__aeabi_i2d>
 800dfa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dfac:	f7f2 fb3c 	bl	8000628 <__aeabi_dmul>
 800dfb0:	4b76      	ldr	r3, [pc, #472]	@ (800e18c <_dtoa_r+0x5cc>)
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	f7f2 f982 	bl	80002bc <__adddf3>
 800dfb8:	4605      	mov	r5, r0
 800dfba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800dfbe:	2c00      	cmp	r4, #0
 800dfc0:	f040 808d 	bne.w	800e0de <_dtoa_r+0x51e>
 800dfc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dfc8:	4b71      	ldr	r3, [pc, #452]	@ (800e190 <_dtoa_r+0x5d0>)
 800dfca:	2200      	movs	r2, #0
 800dfcc:	f7f2 f974 	bl	80002b8 <__aeabi_dsub>
 800dfd0:	4602      	mov	r2, r0
 800dfd2:	460b      	mov	r3, r1
 800dfd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dfd8:	462a      	mov	r2, r5
 800dfda:	4633      	mov	r3, r6
 800dfdc:	f7f2 fdb4 	bl	8000b48 <__aeabi_dcmpgt>
 800dfe0:	2800      	cmp	r0, #0
 800dfe2:	f040 828b 	bne.w	800e4fc <_dtoa_r+0x93c>
 800dfe6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dfea:	462a      	mov	r2, r5
 800dfec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dff0:	f7f2 fd8c 	bl	8000b0c <__aeabi_dcmplt>
 800dff4:	2800      	cmp	r0, #0
 800dff6:	f040 8128 	bne.w	800e24a <_dtoa_r+0x68a>
 800dffa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800dffe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800e002:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e004:	2b00      	cmp	r3, #0
 800e006:	f2c0 815a 	blt.w	800e2be <_dtoa_r+0x6fe>
 800e00a:	2f0e      	cmp	r7, #14
 800e00c:	f300 8157 	bgt.w	800e2be <_dtoa_r+0x6fe>
 800e010:	4b5a      	ldr	r3, [pc, #360]	@ (800e17c <_dtoa_r+0x5bc>)
 800e012:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e016:	ed93 7b00 	vldr	d7, [r3]
 800e01a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	ed8d 7b00 	vstr	d7, [sp]
 800e022:	da03      	bge.n	800e02c <_dtoa_r+0x46c>
 800e024:	9b07      	ldr	r3, [sp, #28]
 800e026:	2b00      	cmp	r3, #0
 800e028:	f340 8101 	ble.w	800e22e <_dtoa_r+0x66e>
 800e02c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e030:	4656      	mov	r6, sl
 800e032:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e036:	4620      	mov	r0, r4
 800e038:	4629      	mov	r1, r5
 800e03a:	f7f2 fc1f 	bl	800087c <__aeabi_ddiv>
 800e03e:	f7f2 fda3 	bl	8000b88 <__aeabi_d2iz>
 800e042:	4680      	mov	r8, r0
 800e044:	f7f2 fa86 	bl	8000554 <__aeabi_i2d>
 800e048:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e04c:	f7f2 faec 	bl	8000628 <__aeabi_dmul>
 800e050:	4602      	mov	r2, r0
 800e052:	460b      	mov	r3, r1
 800e054:	4620      	mov	r0, r4
 800e056:	4629      	mov	r1, r5
 800e058:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e05c:	f7f2 f92c 	bl	80002b8 <__aeabi_dsub>
 800e060:	f806 4b01 	strb.w	r4, [r6], #1
 800e064:	9d07      	ldr	r5, [sp, #28]
 800e066:	eba6 040a 	sub.w	r4, r6, sl
 800e06a:	42a5      	cmp	r5, r4
 800e06c:	4602      	mov	r2, r0
 800e06e:	460b      	mov	r3, r1
 800e070:	f040 8117 	bne.w	800e2a2 <_dtoa_r+0x6e2>
 800e074:	f7f2 f922 	bl	80002bc <__adddf3>
 800e078:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e07c:	4604      	mov	r4, r0
 800e07e:	460d      	mov	r5, r1
 800e080:	f7f2 fd62 	bl	8000b48 <__aeabi_dcmpgt>
 800e084:	2800      	cmp	r0, #0
 800e086:	f040 80f9 	bne.w	800e27c <_dtoa_r+0x6bc>
 800e08a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e08e:	4620      	mov	r0, r4
 800e090:	4629      	mov	r1, r5
 800e092:	f7f2 fd31 	bl	8000af8 <__aeabi_dcmpeq>
 800e096:	b118      	cbz	r0, 800e0a0 <_dtoa_r+0x4e0>
 800e098:	f018 0f01 	tst.w	r8, #1
 800e09c:	f040 80ee 	bne.w	800e27c <_dtoa_r+0x6bc>
 800e0a0:	4649      	mov	r1, r9
 800e0a2:	4658      	mov	r0, fp
 800e0a4:	f000 fc90 	bl	800e9c8 <_Bfree>
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	7033      	strb	r3, [r6, #0]
 800e0ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e0ae:	3701      	adds	r7, #1
 800e0b0:	601f      	str	r7, [r3, #0]
 800e0b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	f000 831d 	beq.w	800e6f4 <_dtoa_r+0xb34>
 800e0ba:	601e      	str	r6, [r3, #0]
 800e0bc:	e31a      	b.n	800e6f4 <_dtoa_r+0xb34>
 800e0be:	07e2      	lsls	r2, r4, #31
 800e0c0:	d505      	bpl.n	800e0ce <_dtoa_r+0x50e>
 800e0c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e0c6:	f7f2 faaf 	bl	8000628 <__aeabi_dmul>
 800e0ca:	3601      	adds	r6, #1
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	1064      	asrs	r4, r4, #1
 800e0d0:	3508      	adds	r5, #8
 800e0d2:	e73f      	b.n	800df54 <_dtoa_r+0x394>
 800e0d4:	2602      	movs	r6, #2
 800e0d6:	e742      	b.n	800df5e <_dtoa_r+0x39e>
 800e0d8:	9c07      	ldr	r4, [sp, #28]
 800e0da:	9704      	str	r7, [sp, #16]
 800e0dc:	e761      	b.n	800dfa2 <_dtoa_r+0x3e2>
 800e0de:	4b27      	ldr	r3, [pc, #156]	@ (800e17c <_dtoa_r+0x5bc>)
 800e0e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e0e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e0e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e0ea:	4454      	add	r4, sl
 800e0ec:	2900      	cmp	r1, #0
 800e0ee:	d053      	beq.n	800e198 <_dtoa_r+0x5d8>
 800e0f0:	4928      	ldr	r1, [pc, #160]	@ (800e194 <_dtoa_r+0x5d4>)
 800e0f2:	2000      	movs	r0, #0
 800e0f4:	f7f2 fbc2 	bl	800087c <__aeabi_ddiv>
 800e0f8:	4633      	mov	r3, r6
 800e0fa:	462a      	mov	r2, r5
 800e0fc:	f7f2 f8dc 	bl	80002b8 <__aeabi_dsub>
 800e100:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e104:	4656      	mov	r6, sl
 800e106:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e10a:	f7f2 fd3d 	bl	8000b88 <__aeabi_d2iz>
 800e10e:	4605      	mov	r5, r0
 800e110:	f7f2 fa20 	bl	8000554 <__aeabi_i2d>
 800e114:	4602      	mov	r2, r0
 800e116:	460b      	mov	r3, r1
 800e118:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e11c:	f7f2 f8cc 	bl	80002b8 <__aeabi_dsub>
 800e120:	3530      	adds	r5, #48	@ 0x30
 800e122:	4602      	mov	r2, r0
 800e124:	460b      	mov	r3, r1
 800e126:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e12a:	f806 5b01 	strb.w	r5, [r6], #1
 800e12e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e132:	f7f2 fceb 	bl	8000b0c <__aeabi_dcmplt>
 800e136:	2800      	cmp	r0, #0
 800e138:	d171      	bne.n	800e21e <_dtoa_r+0x65e>
 800e13a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e13e:	4911      	ldr	r1, [pc, #68]	@ (800e184 <_dtoa_r+0x5c4>)
 800e140:	2000      	movs	r0, #0
 800e142:	f7f2 f8b9 	bl	80002b8 <__aeabi_dsub>
 800e146:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e14a:	f7f2 fcdf 	bl	8000b0c <__aeabi_dcmplt>
 800e14e:	2800      	cmp	r0, #0
 800e150:	f040 8095 	bne.w	800e27e <_dtoa_r+0x6be>
 800e154:	42a6      	cmp	r6, r4
 800e156:	f43f af50 	beq.w	800dffa <_dtoa_r+0x43a>
 800e15a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e15e:	4b0a      	ldr	r3, [pc, #40]	@ (800e188 <_dtoa_r+0x5c8>)
 800e160:	2200      	movs	r2, #0
 800e162:	f7f2 fa61 	bl	8000628 <__aeabi_dmul>
 800e166:	4b08      	ldr	r3, [pc, #32]	@ (800e188 <_dtoa_r+0x5c8>)
 800e168:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e16c:	2200      	movs	r2, #0
 800e16e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e172:	f7f2 fa59 	bl	8000628 <__aeabi_dmul>
 800e176:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e17a:	e7c4      	b.n	800e106 <_dtoa_r+0x546>
 800e17c:	08010098 	.word	0x08010098
 800e180:	08010070 	.word	0x08010070
 800e184:	3ff00000 	.word	0x3ff00000
 800e188:	40240000 	.word	0x40240000
 800e18c:	401c0000 	.word	0x401c0000
 800e190:	40140000 	.word	0x40140000
 800e194:	3fe00000 	.word	0x3fe00000
 800e198:	4631      	mov	r1, r6
 800e19a:	4628      	mov	r0, r5
 800e19c:	f7f2 fa44 	bl	8000628 <__aeabi_dmul>
 800e1a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e1a4:	9415      	str	r4, [sp, #84]	@ 0x54
 800e1a6:	4656      	mov	r6, sl
 800e1a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1ac:	f7f2 fcec 	bl	8000b88 <__aeabi_d2iz>
 800e1b0:	4605      	mov	r5, r0
 800e1b2:	f7f2 f9cf 	bl	8000554 <__aeabi_i2d>
 800e1b6:	4602      	mov	r2, r0
 800e1b8:	460b      	mov	r3, r1
 800e1ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1be:	f7f2 f87b 	bl	80002b8 <__aeabi_dsub>
 800e1c2:	3530      	adds	r5, #48	@ 0x30
 800e1c4:	f806 5b01 	strb.w	r5, [r6], #1
 800e1c8:	4602      	mov	r2, r0
 800e1ca:	460b      	mov	r3, r1
 800e1cc:	42a6      	cmp	r6, r4
 800e1ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e1d2:	f04f 0200 	mov.w	r2, #0
 800e1d6:	d124      	bne.n	800e222 <_dtoa_r+0x662>
 800e1d8:	4bac      	ldr	r3, [pc, #688]	@ (800e48c <_dtoa_r+0x8cc>)
 800e1da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e1de:	f7f2 f86d 	bl	80002bc <__adddf3>
 800e1e2:	4602      	mov	r2, r0
 800e1e4:	460b      	mov	r3, r1
 800e1e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1ea:	f7f2 fcad 	bl	8000b48 <__aeabi_dcmpgt>
 800e1ee:	2800      	cmp	r0, #0
 800e1f0:	d145      	bne.n	800e27e <_dtoa_r+0x6be>
 800e1f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e1f6:	49a5      	ldr	r1, [pc, #660]	@ (800e48c <_dtoa_r+0x8cc>)
 800e1f8:	2000      	movs	r0, #0
 800e1fa:	f7f2 f85d 	bl	80002b8 <__aeabi_dsub>
 800e1fe:	4602      	mov	r2, r0
 800e200:	460b      	mov	r3, r1
 800e202:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e206:	f7f2 fc81 	bl	8000b0c <__aeabi_dcmplt>
 800e20a:	2800      	cmp	r0, #0
 800e20c:	f43f aef5 	beq.w	800dffa <_dtoa_r+0x43a>
 800e210:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800e212:	1e73      	subs	r3, r6, #1
 800e214:	9315      	str	r3, [sp, #84]	@ 0x54
 800e216:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e21a:	2b30      	cmp	r3, #48	@ 0x30
 800e21c:	d0f8      	beq.n	800e210 <_dtoa_r+0x650>
 800e21e:	9f04      	ldr	r7, [sp, #16]
 800e220:	e73e      	b.n	800e0a0 <_dtoa_r+0x4e0>
 800e222:	4b9b      	ldr	r3, [pc, #620]	@ (800e490 <_dtoa_r+0x8d0>)
 800e224:	f7f2 fa00 	bl	8000628 <__aeabi_dmul>
 800e228:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e22c:	e7bc      	b.n	800e1a8 <_dtoa_r+0x5e8>
 800e22e:	d10c      	bne.n	800e24a <_dtoa_r+0x68a>
 800e230:	4b98      	ldr	r3, [pc, #608]	@ (800e494 <_dtoa_r+0x8d4>)
 800e232:	2200      	movs	r2, #0
 800e234:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e238:	f7f2 f9f6 	bl	8000628 <__aeabi_dmul>
 800e23c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e240:	f7f2 fc78 	bl	8000b34 <__aeabi_dcmpge>
 800e244:	2800      	cmp	r0, #0
 800e246:	f000 8157 	beq.w	800e4f8 <_dtoa_r+0x938>
 800e24a:	2400      	movs	r4, #0
 800e24c:	4625      	mov	r5, r4
 800e24e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e250:	43db      	mvns	r3, r3
 800e252:	9304      	str	r3, [sp, #16]
 800e254:	4656      	mov	r6, sl
 800e256:	2700      	movs	r7, #0
 800e258:	4621      	mov	r1, r4
 800e25a:	4658      	mov	r0, fp
 800e25c:	f000 fbb4 	bl	800e9c8 <_Bfree>
 800e260:	2d00      	cmp	r5, #0
 800e262:	d0dc      	beq.n	800e21e <_dtoa_r+0x65e>
 800e264:	b12f      	cbz	r7, 800e272 <_dtoa_r+0x6b2>
 800e266:	42af      	cmp	r7, r5
 800e268:	d003      	beq.n	800e272 <_dtoa_r+0x6b2>
 800e26a:	4639      	mov	r1, r7
 800e26c:	4658      	mov	r0, fp
 800e26e:	f000 fbab 	bl	800e9c8 <_Bfree>
 800e272:	4629      	mov	r1, r5
 800e274:	4658      	mov	r0, fp
 800e276:	f000 fba7 	bl	800e9c8 <_Bfree>
 800e27a:	e7d0      	b.n	800e21e <_dtoa_r+0x65e>
 800e27c:	9704      	str	r7, [sp, #16]
 800e27e:	4633      	mov	r3, r6
 800e280:	461e      	mov	r6, r3
 800e282:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e286:	2a39      	cmp	r2, #57	@ 0x39
 800e288:	d107      	bne.n	800e29a <_dtoa_r+0x6da>
 800e28a:	459a      	cmp	sl, r3
 800e28c:	d1f8      	bne.n	800e280 <_dtoa_r+0x6c0>
 800e28e:	9a04      	ldr	r2, [sp, #16]
 800e290:	3201      	adds	r2, #1
 800e292:	9204      	str	r2, [sp, #16]
 800e294:	2230      	movs	r2, #48	@ 0x30
 800e296:	f88a 2000 	strb.w	r2, [sl]
 800e29a:	781a      	ldrb	r2, [r3, #0]
 800e29c:	3201      	adds	r2, #1
 800e29e:	701a      	strb	r2, [r3, #0]
 800e2a0:	e7bd      	b.n	800e21e <_dtoa_r+0x65e>
 800e2a2:	4b7b      	ldr	r3, [pc, #492]	@ (800e490 <_dtoa_r+0x8d0>)
 800e2a4:	2200      	movs	r2, #0
 800e2a6:	f7f2 f9bf 	bl	8000628 <__aeabi_dmul>
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	4604      	mov	r4, r0
 800e2b0:	460d      	mov	r5, r1
 800e2b2:	f7f2 fc21 	bl	8000af8 <__aeabi_dcmpeq>
 800e2b6:	2800      	cmp	r0, #0
 800e2b8:	f43f aebb 	beq.w	800e032 <_dtoa_r+0x472>
 800e2bc:	e6f0      	b.n	800e0a0 <_dtoa_r+0x4e0>
 800e2be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e2c0:	2a00      	cmp	r2, #0
 800e2c2:	f000 80db 	beq.w	800e47c <_dtoa_r+0x8bc>
 800e2c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e2c8:	2a01      	cmp	r2, #1
 800e2ca:	f300 80bf 	bgt.w	800e44c <_dtoa_r+0x88c>
 800e2ce:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e2d0:	2a00      	cmp	r2, #0
 800e2d2:	f000 80b7 	beq.w	800e444 <_dtoa_r+0x884>
 800e2d6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e2da:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e2dc:	4646      	mov	r6, r8
 800e2de:	9a08      	ldr	r2, [sp, #32]
 800e2e0:	2101      	movs	r1, #1
 800e2e2:	441a      	add	r2, r3
 800e2e4:	4658      	mov	r0, fp
 800e2e6:	4498      	add	r8, r3
 800e2e8:	9208      	str	r2, [sp, #32]
 800e2ea:	f000 fc21 	bl	800eb30 <__i2b>
 800e2ee:	4605      	mov	r5, r0
 800e2f0:	b15e      	cbz	r6, 800e30a <_dtoa_r+0x74a>
 800e2f2:	9b08      	ldr	r3, [sp, #32]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	dd08      	ble.n	800e30a <_dtoa_r+0x74a>
 800e2f8:	42b3      	cmp	r3, r6
 800e2fa:	9a08      	ldr	r2, [sp, #32]
 800e2fc:	bfa8      	it	ge
 800e2fe:	4633      	movge	r3, r6
 800e300:	eba8 0803 	sub.w	r8, r8, r3
 800e304:	1af6      	subs	r6, r6, r3
 800e306:	1ad3      	subs	r3, r2, r3
 800e308:	9308      	str	r3, [sp, #32]
 800e30a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e30c:	b1f3      	cbz	r3, 800e34c <_dtoa_r+0x78c>
 800e30e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e310:	2b00      	cmp	r3, #0
 800e312:	f000 80b7 	beq.w	800e484 <_dtoa_r+0x8c4>
 800e316:	b18c      	cbz	r4, 800e33c <_dtoa_r+0x77c>
 800e318:	4629      	mov	r1, r5
 800e31a:	4622      	mov	r2, r4
 800e31c:	4658      	mov	r0, fp
 800e31e:	f000 fcc7 	bl	800ecb0 <__pow5mult>
 800e322:	464a      	mov	r2, r9
 800e324:	4601      	mov	r1, r0
 800e326:	4605      	mov	r5, r0
 800e328:	4658      	mov	r0, fp
 800e32a:	f000 fc17 	bl	800eb5c <__multiply>
 800e32e:	4649      	mov	r1, r9
 800e330:	9004      	str	r0, [sp, #16]
 800e332:	4658      	mov	r0, fp
 800e334:	f000 fb48 	bl	800e9c8 <_Bfree>
 800e338:	9b04      	ldr	r3, [sp, #16]
 800e33a:	4699      	mov	r9, r3
 800e33c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e33e:	1b1a      	subs	r2, r3, r4
 800e340:	d004      	beq.n	800e34c <_dtoa_r+0x78c>
 800e342:	4649      	mov	r1, r9
 800e344:	4658      	mov	r0, fp
 800e346:	f000 fcb3 	bl	800ecb0 <__pow5mult>
 800e34a:	4681      	mov	r9, r0
 800e34c:	2101      	movs	r1, #1
 800e34e:	4658      	mov	r0, fp
 800e350:	f000 fbee 	bl	800eb30 <__i2b>
 800e354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e356:	4604      	mov	r4, r0
 800e358:	2b00      	cmp	r3, #0
 800e35a:	f000 81cf 	beq.w	800e6fc <_dtoa_r+0xb3c>
 800e35e:	461a      	mov	r2, r3
 800e360:	4601      	mov	r1, r0
 800e362:	4658      	mov	r0, fp
 800e364:	f000 fca4 	bl	800ecb0 <__pow5mult>
 800e368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e36a:	2b01      	cmp	r3, #1
 800e36c:	4604      	mov	r4, r0
 800e36e:	f300 8095 	bgt.w	800e49c <_dtoa_r+0x8dc>
 800e372:	9b02      	ldr	r3, [sp, #8]
 800e374:	2b00      	cmp	r3, #0
 800e376:	f040 8087 	bne.w	800e488 <_dtoa_r+0x8c8>
 800e37a:	9b03      	ldr	r3, [sp, #12]
 800e37c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e380:	2b00      	cmp	r3, #0
 800e382:	f040 8089 	bne.w	800e498 <_dtoa_r+0x8d8>
 800e386:	9b03      	ldr	r3, [sp, #12]
 800e388:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e38c:	0d1b      	lsrs	r3, r3, #20
 800e38e:	051b      	lsls	r3, r3, #20
 800e390:	b12b      	cbz	r3, 800e39e <_dtoa_r+0x7de>
 800e392:	9b08      	ldr	r3, [sp, #32]
 800e394:	3301      	adds	r3, #1
 800e396:	9308      	str	r3, [sp, #32]
 800e398:	f108 0801 	add.w	r8, r8, #1
 800e39c:	2301      	movs	r3, #1
 800e39e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e3a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	f000 81b0 	beq.w	800e708 <_dtoa_r+0xb48>
 800e3a8:	6923      	ldr	r3, [r4, #16]
 800e3aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e3ae:	6918      	ldr	r0, [r3, #16]
 800e3b0:	f000 fb72 	bl	800ea98 <__hi0bits>
 800e3b4:	f1c0 0020 	rsb	r0, r0, #32
 800e3b8:	9b08      	ldr	r3, [sp, #32]
 800e3ba:	4418      	add	r0, r3
 800e3bc:	f010 001f 	ands.w	r0, r0, #31
 800e3c0:	d077      	beq.n	800e4b2 <_dtoa_r+0x8f2>
 800e3c2:	f1c0 0320 	rsb	r3, r0, #32
 800e3c6:	2b04      	cmp	r3, #4
 800e3c8:	dd6b      	ble.n	800e4a2 <_dtoa_r+0x8e2>
 800e3ca:	9b08      	ldr	r3, [sp, #32]
 800e3cc:	f1c0 001c 	rsb	r0, r0, #28
 800e3d0:	4403      	add	r3, r0
 800e3d2:	4480      	add	r8, r0
 800e3d4:	4406      	add	r6, r0
 800e3d6:	9308      	str	r3, [sp, #32]
 800e3d8:	f1b8 0f00 	cmp.w	r8, #0
 800e3dc:	dd05      	ble.n	800e3ea <_dtoa_r+0x82a>
 800e3de:	4649      	mov	r1, r9
 800e3e0:	4642      	mov	r2, r8
 800e3e2:	4658      	mov	r0, fp
 800e3e4:	f000 fcbe 	bl	800ed64 <__lshift>
 800e3e8:	4681      	mov	r9, r0
 800e3ea:	9b08      	ldr	r3, [sp, #32]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	dd05      	ble.n	800e3fc <_dtoa_r+0x83c>
 800e3f0:	4621      	mov	r1, r4
 800e3f2:	461a      	mov	r2, r3
 800e3f4:	4658      	mov	r0, fp
 800e3f6:	f000 fcb5 	bl	800ed64 <__lshift>
 800e3fa:	4604      	mov	r4, r0
 800e3fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d059      	beq.n	800e4b6 <_dtoa_r+0x8f6>
 800e402:	4621      	mov	r1, r4
 800e404:	4648      	mov	r0, r9
 800e406:	f000 fd19 	bl	800ee3c <__mcmp>
 800e40a:	2800      	cmp	r0, #0
 800e40c:	da53      	bge.n	800e4b6 <_dtoa_r+0x8f6>
 800e40e:	1e7b      	subs	r3, r7, #1
 800e410:	9304      	str	r3, [sp, #16]
 800e412:	4649      	mov	r1, r9
 800e414:	2300      	movs	r3, #0
 800e416:	220a      	movs	r2, #10
 800e418:	4658      	mov	r0, fp
 800e41a:	f000 faf7 	bl	800ea0c <__multadd>
 800e41e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e420:	4681      	mov	r9, r0
 800e422:	2b00      	cmp	r3, #0
 800e424:	f000 8172 	beq.w	800e70c <_dtoa_r+0xb4c>
 800e428:	2300      	movs	r3, #0
 800e42a:	4629      	mov	r1, r5
 800e42c:	220a      	movs	r2, #10
 800e42e:	4658      	mov	r0, fp
 800e430:	f000 faec 	bl	800ea0c <__multadd>
 800e434:	9b00      	ldr	r3, [sp, #0]
 800e436:	2b00      	cmp	r3, #0
 800e438:	4605      	mov	r5, r0
 800e43a:	dc67      	bgt.n	800e50c <_dtoa_r+0x94c>
 800e43c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e43e:	2b02      	cmp	r3, #2
 800e440:	dc41      	bgt.n	800e4c6 <_dtoa_r+0x906>
 800e442:	e063      	b.n	800e50c <_dtoa_r+0x94c>
 800e444:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e446:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e44a:	e746      	b.n	800e2da <_dtoa_r+0x71a>
 800e44c:	9b07      	ldr	r3, [sp, #28]
 800e44e:	1e5c      	subs	r4, r3, #1
 800e450:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e452:	42a3      	cmp	r3, r4
 800e454:	bfbf      	itttt	lt
 800e456:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800e458:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800e45a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800e45c:	1ae3      	sublt	r3, r4, r3
 800e45e:	bfb4      	ite	lt
 800e460:	18d2      	addlt	r2, r2, r3
 800e462:	1b1c      	subge	r4, r3, r4
 800e464:	9b07      	ldr	r3, [sp, #28]
 800e466:	bfbc      	itt	lt
 800e468:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800e46a:	2400      	movlt	r4, #0
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	bfb5      	itete	lt
 800e470:	eba8 0603 	sublt.w	r6, r8, r3
 800e474:	9b07      	ldrge	r3, [sp, #28]
 800e476:	2300      	movlt	r3, #0
 800e478:	4646      	movge	r6, r8
 800e47a:	e730      	b.n	800e2de <_dtoa_r+0x71e>
 800e47c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e47e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e480:	4646      	mov	r6, r8
 800e482:	e735      	b.n	800e2f0 <_dtoa_r+0x730>
 800e484:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e486:	e75c      	b.n	800e342 <_dtoa_r+0x782>
 800e488:	2300      	movs	r3, #0
 800e48a:	e788      	b.n	800e39e <_dtoa_r+0x7de>
 800e48c:	3fe00000 	.word	0x3fe00000
 800e490:	40240000 	.word	0x40240000
 800e494:	40140000 	.word	0x40140000
 800e498:	9b02      	ldr	r3, [sp, #8]
 800e49a:	e780      	b.n	800e39e <_dtoa_r+0x7de>
 800e49c:	2300      	movs	r3, #0
 800e49e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e4a0:	e782      	b.n	800e3a8 <_dtoa_r+0x7e8>
 800e4a2:	d099      	beq.n	800e3d8 <_dtoa_r+0x818>
 800e4a4:	9a08      	ldr	r2, [sp, #32]
 800e4a6:	331c      	adds	r3, #28
 800e4a8:	441a      	add	r2, r3
 800e4aa:	4498      	add	r8, r3
 800e4ac:	441e      	add	r6, r3
 800e4ae:	9208      	str	r2, [sp, #32]
 800e4b0:	e792      	b.n	800e3d8 <_dtoa_r+0x818>
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	e7f6      	b.n	800e4a4 <_dtoa_r+0x8e4>
 800e4b6:	9b07      	ldr	r3, [sp, #28]
 800e4b8:	9704      	str	r7, [sp, #16]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	dc20      	bgt.n	800e500 <_dtoa_r+0x940>
 800e4be:	9300      	str	r3, [sp, #0]
 800e4c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4c2:	2b02      	cmp	r3, #2
 800e4c4:	dd1e      	ble.n	800e504 <_dtoa_r+0x944>
 800e4c6:	9b00      	ldr	r3, [sp, #0]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	f47f aec0 	bne.w	800e24e <_dtoa_r+0x68e>
 800e4ce:	4621      	mov	r1, r4
 800e4d0:	2205      	movs	r2, #5
 800e4d2:	4658      	mov	r0, fp
 800e4d4:	f000 fa9a 	bl	800ea0c <__multadd>
 800e4d8:	4601      	mov	r1, r0
 800e4da:	4604      	mov	r4, r0
 800e4dc:	4648      	mov	r0, r9
 800e4de:	f000 fcad 	bl	800ee3c <__mcmp>
 800e4e2:	2800      	cmp	r0, #0
 800e4e4:	f77f aeb3 	ble.w	800e24e <_dtoa_r+0x68e>
 800e4e8:	4656      	mov	r6, sl
 800e4ea:	2331      	movs	r3, #49	@ 0x31
 800e4ec:	f806 3b01 	strb.w	r3, [r6], #1
 800e4f0:	9b04      	ldr	r3, [sp, #16]
 800e4f2:	3301      	adds	r3, #1
 800e4f4:	9304      	str	r3, [sp, #16]
 800e4f6:	e6ae      	b.n	800e256 <_dtoa_r+0x696>
 800e4f8:	9c07      	ldr	r4, [sp, #28]
 800e4fa:	9704      	str	r7, [sp, #16]
 800e4fc:	4625      	mov	r5, r4
 800e4fe:	e7f3      	b.n	800e4e8 <_dtoa_r+0x928>
 800e500:	9b07      	ldr	r3, [sp, #28]
 800e502:	9300      	str	r3, [sp, #0]
 800e504:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e506:	2b00      	cmp	r3, #0
 800e508:	f000 8104 	beq.w	800e714 <_dtoa_r+0xb54>
 800e50c:	2e00      	cmp	r6, #0
 800e50e:	dd05      	ble.n	800e51c <_dtoa_r+0x95c>
 800e510:	4629      	mov	r1, r5
 800e512:	4632      	mov	r2, r6
 800e514:	4658      	mov	r0, fp
 800e516:	f000 fc25 	bl	800ed64 <__lshift>
 800e51a:	4605      	mov	r5, r0
 800e51c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d05a      	beq.n	800e5d8 <_dtoa_r+0xa18>
 800e522:	6869      	ldr	r1, [r5, #4]
 800e524:	4658      	mov	r0, fp
 800e526:	f000 fa0f 	bl	800e948 <_Balloc>
 800e52a:	4606      	mov	r6, r0
 800e52c:	b928      	cbnz	r0, 800e53a <_dtoa_r+0x97a>
 800e52e:	4b84      	ldr	r3, [pc, #528]	@ (800e740 <_dtoa_r+0xb80>)
 800e530:	4602      	mov	r2, r0
 800e532:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e536:	f7ff bb5a 	b.w	800dbee <_dtoa_r+0x2e>
 800e53a:	692a      	ldr	r2, [r5, #16]
 800e53c:	3202      	adds	r2, #2
 800e53e:	0092      	lsls	r2, r2, #2
 800e540:	f105 010c 	add.w	r1, r5, #12
 800e544:	300c      	adds	r0, #12
 800e546:	f001 f803 	bl	800f550 <memcpy>
 800e54a:	2201      	movs	r2, #1
 800e54c:	4631      	mov	r1, r6
 800e54e:	4658      	mov	r0, fp
 800e550:	f000 fc08 	bl	800ed64 <__lshift>
 800e554:	f10a 0301 	add.w	r3, sl, #1
 800e558:	9307      	str	r3, [sp, #28]
 800e55a:	9b00      	ldr	r3, [sp, #0]
 800e55c:	4453      	add	r3, sl
 800e55e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e560:	9b02      	ldr	r3, [sp, #8]
 800e562:	f003 0301 	and.w	r3, r3, #1
 800e566:	462f      	mov	r7, r5
 800e568:	930a      	str	r3, [sp, #40]	@ 0x28
 800e56a:	4605      	mov	r5, r0
 800e56c:	9b07      	ldr	r3, [sp, #28]
 800e56e:	4621      	mov	r1, r4
 800e570:	3b01      	subs	r3, #1
 800e572:	4648      	mov	r0, r9
 800e574:	9300      	str	r3, [sp, #0]
 800e576:	f7ff fa9a 	bl	800daae <quorem>
 800e57a:	4639      	mov	r1, r7
 800e57c:	9002      	str	r0, [sp, #8]
 800e57e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e582:	4648      	mov	r0, r9
 800e584:	f000 fc5a 	bl	800ee3c <__mcmp>
 800e588:	462a      	mov	r2, r5
 800e58a:	9008      	str	r0, [sp, #32]
 800e58c:	4621      	mov	r1, r4
 800e58e:	4658      	mov	r0, fp
 800e590:	f000 fc70 	bl	800ee74 <__mdiff>
 800e594:	68c2      	ldr	r2, [r0, #12]
 800e596:	4606      	mov	r6, r0
 800e598:	bb02      	cbnz	r2, 800e5dc <_dtoa_r+0xa1c>
 800e59a:	4601      	mov	r1, r0
 800e59c:	4648      	mov	r0, r9
 800e59e:	f000 fc4d 	bl	800ee3c <__mcmp>
 800e5a2:	4602      	mov	r2, r0
 800e5a4:	4631      	mov	r1, r6
 800e5a6:	4658      	mov	r0, fp
 800e5a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800e5aa:	f000 fa0d 	bl	800e9c8 <_Bfree>
 800e5ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e5b2:	9e07      	ldr	r6, [sp, #28]
 800e5b4:	ea43 0102 	orr.w	r1, r3, r2
 800e5b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5ba:	4319      	orrs	r1, r3
 800e5bc:	d110      	bne.n	800e5e0 <_dtoa_r+0xa20>
 800e5be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e5c2:	d029      	beq.n	800e618 <_dtoa_r+0xa58>
 800e5c4:	9b08      	ldr	r3, [sp, #32]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	dd02      	ble.n	800e5d0 <_dtoa_r+0xa10>
 800e5ca:	9b02      	ldr	r3, [sp, #8]
 800e5cc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800e5d0:	9b00      	ldr	r3, [sp, #0]
 800e5d2:	f883 8000 	strb.w	r8, [r3]
 800e5d6:	e63f      	b.n	800e258 <_dtoa_r+0x698>
 800e5d8:	4628      	mov	r0, r5
 800e5da:	e7bb      	b.n	800e554 <_dtoa_r+0x994>
 800e5dc:	2201      	movs	r2, #1
 800e5de:	e7e1      	b.n	800e5a4 <_dtoa_r+0x9e4>
 800e5e0:	9b08      	ldr	r3, [sp, #32]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	db04      	blt.n	800e5f0 <_dtoa_r+0xa30>
 800e5e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e5e8:	430b      	orrs	r3, r1
 800e5ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e5ec:	430b      	orrs	r3, r1
 800e5ee:	d120      	bne.n	800e632 <_dtoa_r+0xa72>
 800e5f0:	2a00      	cmp	r2, #0
 800e5f2:	dded      	ble.n	800e5d0 <_dtoa_r+0xa10>
 800e5f4:	4649      	mov	r1, r9
 800e5f6:	2201      	movs	r2, #1
 800e5f8:	4658      	mov	r0, fp
 800e5fa:	f000 fbb3 	bl	800ed64 <__lshift>
 800e5fe:	4621      	mov	r1, r4
 800e600:	4681      	mov	r9, r0
 800e602:	f000 fc1b 	bl	800ee3c <__mcmp>
 800e606:	2800      	cmp	r0, #0
 800e608:	dc03      	bgt.n	800e612 <_dtoa_r+0xa52>
 800e60a:	d1e1      	bne.n	800e5d0 <_dtoa_r+0xa10>
 800e60c:	f018 0f01 	tst.w	r8, #1
 800e610:	d0de      	beq.n	800e5d0 <_dtoa_r+0xa10>
 800e612:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e616:	d1d8      	bne.n	800e5ca <_dtoa_r+0xa0a>
 800e618:	9a00      	ldr	r2, [sp, #0]
 800e61a:	2339      	movs	r3, #57	@ 0x39
 800e61c:	7013      	strb	r3, [r2, #0]
 800e61e:	4633      	mov	r3, r6
 800e620:	461e      	mov	r6, r3
 800e622:	3b01      	subs	r3, #1
 800e624:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e628:	2a39      	cmp	r2, #57	@ 0x39
 800e62a:	d052      	beq.n	800e6d2 <_dtoa_r+0xb12>
 800e62c:	3201      	adds	r2, #1
 800e62e:	701a      	strb	r2, [r3, #0]
 800e630:	e612      	b.n	800e258 <_dtoa_r+0x698>
 800e632:	2a00      	cmp	r2, #0
 800e634:	dd07      	ble.n	800e646 <_dtoa_r+0xa86>
 800e636:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e63a:	d0ed      	beq.n	800e618 <_dtoa_r+0xa58>
 800e63c:	9a00      	ldr	r2, [sp, #0]
 800e63e:	f108 0301 	add.w	r3, r8, #1
 800e642:	7013      	strb	r3, [r2, #0]
 800e644:	e608      	b.n	800e258 <_dtoa_r+0x698>
 800e646:	9b07      	ldr	r3, [sp, #28]
 800e648:	9a07      	ldr	r2, [sp, #28]
 800e64a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800e64e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e650:	4293      	cmp	r3, r2
 800e652:	d028      	beq.n	800e6a6 <_dtoa_r+0xae6>
 800e654:	4649      	mov	r1, r9
 800e656:	2300      	movs	r3, #0
 800e658:	220a      	movs	r2, #10
 800e65a:	4658      	mov	r0, fp
 800e65c:	f000 f9d6 	bl	800ea0c <__multadd>
 800e660:	42af      	cmp	r7, r5
 800e662:	4681      	mov	r9, r0
 800e664:	f04f 0300 	mov.w	r3, #0
 800e668:	f04f 020a 	mov.w	r2, #10
 800e66c:	4639      	mov	r1, r7
 800e66e:	4658      	mov	r0, fp
 800e670:	d107      	bne.n	800e682 <_dtoa_r+0xac2>
 800e672:	f000 f9cb 	bl	800ea0c <__multadd>
 800e676:	4607      	mov	r7, r0
 800e678:	4605      	mov	r5, r0
 800e67a:	9b07      	ldr	r3, [sp, #28]
 800e67c:	3301      	adds	r3, #1
 800e67e:	9307      	str	r3, [sp, #28]
 800e680:	e774      	b.n	800e56c <_dtoa_r+0x9ac>
 800e682:	f000 f9c3 	bl	800ea0c <__multadd>
 800e686:	4629      	mov	r1, r5
 800e688:	4607      	mov	r7, r0
 800e68a:	2300      	movs	r3, #0
 800e68c:	220a      	movs	r2, #10
 800e68e:	4658      	mov	r0, fp
 800e690:	f000 f9bc 	bl	800ea0c <__multadd>
 800e694:	4605      	mov	r5, r0
 800e696:	e7f0      	b.n	800e67a <_dtoa_r+0xaba>
 800e698:	9b00      	ldr	r3, [sp, #0]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	bfcc      	ite	gt
 800e69e:	461e      	movgt	r6, r3
 800e6a0:	2601      	movle	r6, #1
 800e6a2:	4456      	add	r6, sl
 800e6a4:	2700      	movs	r7, #0
 800e6a6:	4649      	mov	r1, r9
 800e6a8:	2201      	movs	r2, #1
 800e6aa:	4658      	mov	r0, fp
 800e6ac:	f000 fb5a 	bl	800ed64 <__lshift>
 800e6b0:	4621      	mov	r1, r4
 800e6b2:	4681      	mov	r9, r0
 800e6b4:	f000 fbc2 	bl	800ee3c <__mcmp>
 800e6b8:	2800      	cmp	r0, #0
 800e6ba:	dcb0      	bgt.n	800e61e <_dtoa_r+0xa5e>
 800e6bc:	d102      	bne.n	800e6c4 <_dtoa_r+0xb04>
 800e6be:	f018 0f01 	tst.w	r8, #1
 800e6c2:	d1ac      	bne.n	800e61e <_dtoa_r+0xa5e>
 800e6c4:	4633      	mov	r3, r6
 800e6c6:	461e      	mov	r6, r3
 800e6c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e6cc:	2a30      	cmp	r2, #48	@ 0x30
 800e6ce:	d0fa      	beq.n	800e6c6 <_dtoa_r+0xb06>
 800e6d0:	e5c2      	b.n	800e258 <_dtoa_r+0x698>
 800e6d2:	459a      	cmp	sl, r3
 800e6d4:	d1a4      	bne.n	800e620 <_dtoa_r+0xa60>
 800e6d6:	9b04      	ldr	r3, [sp, #16]
 800e6d8:	3301      	adds	r3, #1
 800e6da:	9304      	str	r3, [sp, #16]
 800e6dc:	2331      	movs	r3, #49	@ 0x31
 800e6de:	f88a 3000 	strb.w	r3, [sl]
 800e6e2:	e5b9      	b.n	800e258 <_dtoa_r+0x698>
 800e6e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e6e6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e744 <_dtoa_r+0xb84>
 800e6ea:	b11b      	cbz	r3, 800e6f4 <_dtoa_r+0xb34>
 800e6ec:	f10a 0308 	add.w	r3, sl, #8
 800e6f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e6f2:	6013      	str	r3, [r2, #0]
 800e6f4:	4650      	mov	r0, sl
 800e6f6:	b019      	add	sp, #100	@ 0x64
 800e6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6fe:	2b01      	cmp	r3, #1
 800e700:	f77f ae37 	ble.w	800e372 <_dtoa_r+0x7b2>
 800e704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e706:	930a      	str	r3, [sp, #40]	@ 0x28
 800e708:	2001      	movs	r0, #1
 800e70a:	e655      	b.n	800e3b8 <_dtoa_r+0x7f8>
 800e70c:	9b00      	ldr	r3, [sp, #0]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	f77f aed6 	ble.w	800e4c0 <_dtoa_r+0x900>
 800e714:	4656      	mov	r6, sl
 800e716:	4621      	mov	r1, r4
 800e718:	4648      	mov	r0, r9
 800e71a:	f7ff f9c8 	bl	800daae <quorem>
 800e71e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e722:	f806 8b01 	strb.w	r8, [r6], #1
 800e726:	9b00      	ldr	r3, [sp, #0]
 800e728:	eba6 020a 	sub.w	r2, r6, sl
 800e72c:	4293      	cmp	r3, r2
 800e72e:	ddb3      	ble.n	800e698 <_dtoa_r+0xad8>
 800e730:	4649      	mov	r1, r9
 800e732:	2300      	movs	r3, #0
 800e734:	220a      	movs	r2, #10
 800e736:	4658      	mov	r0, fp
 800e738:	f000 f968 	bl	800ea0c <__multadd>
 800e73c:	4681      	mov	r9, r0
 800e73e:	e7ea      	b.n	800e716 <_dtoa_r+0xb56>
 800e740:	0800fff9 	.word	0x0800fff9
 800e744:	0800ff7d 	.word	0x0800ff7d

0800e748 <_free_r>:
 800e748:	b538      	push	{r3, r4, r5, lr}
 800e74a:	4605      	mov	r5, r0
 800e74c:	2900      	cmp	r1, #0
 800e74e:	d041      	beq.n	800e7d4 <_free_r+0x8c>
 800e750:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e754:	1f0c      	subs	r4, r1, #4
 800e756:	2b00      	cmp	r3, #0
 800e758:	bfb8      	it	lt
 800e75a:	18e4      	addlt	r4, r4, r3
 800e75c:	f000 f8e8 	bl	800e930 <__malloc_lock>
 800e760:	4a1d      	ldr	r2, [pc, #116]	@ (800e7d8 <_free_r+0x90>)
 800e762:	6813      	ldr	r3, [r2, #0]
 800e764:	b933      	cbnz	r3, 800e774 <_free_r+0x2c>
 800e766:	6063      	str	r3, [r4, #4]
 800e768:	6014      	str	r4, [r2, #0]
 800e76a:	4628      	mov	r0, r5
 800e76c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e770:	f000 b8e4 	b.w	800e93c <__malloc_unlock>
 800e774:	42a3      	cmp	r3, r4
 800e776:	d908      	bls.n	800e78a <_free_r+0x42>
 800e778:	6820      	ldr	r0, [r4, #0]
 800e77a:	1821      	adds	r1, r4, r0
 800e77c:	428b      	cmp	r3, r1
 800e77e:	bf01      	itttt	eq
 800e780:	6819      	ldreq	r1, [r3, #0]
 800e782:	685b      	ldreq	r3, [r3, #4]
 800e784:	1809      	addeq	r1, r1, r0
 800e786:	6021      	streq	r1, [r4, #0]
 800e788:	e7ed      	b.n	800e766 <_free_r+0x1e>
 800e78a:	461a      	mov	r2, r3
 800e78c:	685b      	ldr	r3, [r3, #4]
 800e78e:	b10b      	cbz	r3, 800e794 <_free_r+0x4c>
 800e790:	42a3      	cmp	r3, r4
 800e792:	d9fa      	bls.n	800e78a <_free_r+0x42>
 800e794:	6811      	ldr	r1, [r2, #0]
 800e796:	1850      	adds	r0, r2, r1
 800e798:	42a0      	cmp	r0, r4
 800e79a:	d10b      	bne.n	800e7b4 <_free_r+0x6c>
 800e79c:	6820      	ldr	r0, [r4, #0]
 800e79e:	4401      	add	r1, r0
 800e7a0:	1850      	adds	r0, r2, r1
 800e7a2:	4283      	cmp	r3, r0
 800e7a4:	6011      	str	r1, [r2, #0]
 800e7a6:	d1e0      	bne.n	800e76a <_free_r+0x22>
 800e7a8:	6818      	ldr	r0, [r3, #0]
 800e7aa:	685b      	ldr	r3, [r3, #4]
 800e7ac:	6053      	str	r3, [r2, #4]
 800e7ae:	4408      	add	r0, r1
 800e7b0:	6010      	str	r0, [r2, #0]
 800e7b2:	e7da      	b.n	800e76a <_free_r+0x22>
 800e7b4:	d902      	bls.n	800e7bc <_free_r+0x74>
 800e7b6:	230c      	movs	r3, #12
 800e7b8:	602b      	str	r3, [r5, #0]
 800e7ba:	e7d6      	b.n	800e76a <_free_r+0x22>
 800e7bc:	6820      	ldr	r0, [r4, #0]
 800e7be:	1821      	adds	r1, r4, r0
 800e7c0:	428b      	cmp	r3, r1
 800e7c2:	bf04      	itt	eq
 800e7c4:	6819      	ldreq	r1, [r3, #0]
 800e7c6:	685b      	ldreq	r3, [r3, #4]
 800e7c8:	6063      	str	r3, [r4, #4]
 800e7ca:	bf04      	itt	eq
 800e7cc:	1809      	addeq	r1, r1, r0
 800e7ce:	6021      	streq	r1, [r4, #0]
 800e7d0:	6054      	str	r4, [r2, #4]
 800e7d2:	e7ca      	b.n	800e76a <_free_r+0x22>
 800e7d4:	bd38      	pop	{r3, r4, r5, pc}
 800e7d6:	bf00      	nop
 800e7d8:	20000c68 	.word	0x20000c68

0800e7dc <malloc>:
 800e7dc:	4b02      	ldr	r3, [pc, #8]	@ (800e7e8 <malloc+0xc>)
 800e7de:	4601      	mov	r1, r0
 800e7e0:	6818      	ldr	r0, [r3, #0]
 800e7e2:	f000 b825 	b.w	800e830 <_malloc_r>
 800e7e6:	bf00      	nop
 800e7e8:	20000080 	.word	0x20000080

0800e7ec <sbrk_aligned>:
 800e7ec:	b570      	push	{r4, r5, r6, lr}
 800e7ee:	4e0f      	ldr	r6, [pc, #60]	@ (800e82c <sbrk_aligned+0x40>)
 800e7f0:	460c      	mov	r4, r1
 800e7f2:	6831      	ldr	r1, [r6, #0]
 800e7f4:	4605      	mov	r5, r0
 800e7f6:	b911      	cbnz	r1, 800e7fe <sbrk_aligned+0x12>
 800e7f8:	f000 fe9a 	bl	800f530 <_sbrk_r>
 800e7fc:	6030      	str	r0, [r6, #0]
 800e7fe:	4621      	mov	r1, r4
 800e800:	4628      	mov	r0, r5
 800e802:	f000 fe95 	bl	800f530 <_sbrk_r>
 800e806:	1c43      	adds	r3, r0, #1
 800e808:	d103      	bne.n	800e812 <sbrk_aligned+0x26>
 800e80a:	f04f 34ff 	mov.w	r4, #4294967295
 800e80e:	4620      	mov	r0, r4
 800e810:	bd70      	pop	{r4, r5, r6, pc}
 800e812:	1cc4      	adds	r4, r0, #3
 800e814:	f024 0403 	bic.w	r4, r4, #3
 800e818:	42a0      	cmp	r0, r4
 800e81a:	d0f8      	beq.n	800e80e <sbrk_aligned+0x22>
 800e81c:	1a21      	subs	r1, r4, r0
 800e81e:	4628      	mov	r0, r5
 800e820:	f000 fe86 	bl	800f530 <_sbrk_r>
 800e824:	3001      	adds	r0, #1
 800e826:	d1f2      	bne.n	800e80e <sbrk_aligned+0x22>
 800e828:	e7ef      	b.n	800e80a <sbrk_aligned+0x1e>
 800e82a:	bf00      	nop
 800e82c:	20000c64 	.word	0x20000c64

0800e830 <_malloc_r>:
 800e830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e834:	1ccd      	adds	r5, r1, #3
 800e836:	f025 0503 	bic.w	r5, r5, #3
 800e83a:	3508      	adds	r5, #8
 800e83c:	2d0c      	cmp	r5, #12
 800e83e:	bf38      	it	cc
 800e840:	250c      	movcc	r5, #12
 800e842:	2d00      	cmp	r5, #0
 800e844:	4606      	mov	r6, r0
 800e846:	db01      	blt.n	800e84c <_malloc_r+0x1c>
 800e848:	42a9      	cmp	r1, r5
 800e84a:	d904      	bls.n	800e856 <_malloc_r+0x26>
 800e84c:	230c      	movs	r3, #12
 800e84e:	6033      	str	r3, [r6, #0]
 800e850:	2000      	movs	r0, #0
 800e852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e856:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e92c <_malloc_r+0xfc>
 800e85a:	f000 f869 	bl	800e930 <__malloc_lock>
 800e85e:	f8d8 3000 	ldr.w	r3, [r8]
 800e862:	461c      	mov	r4, r3
 800e864:	bb44      	cbnz	r4, 800e8b8 <_malloc_r+0x88>
 800e866:	4629      	mov	r1, r5
 800e868:	4630      	mov	r0, r6
 800e86a:	f7ff ffbf 	bl	800e7ec <sbrk_aligned>
 800e86e:	1c43      	adds	r3, r0, #1
 800e870:	4604      	mov	r4, r0
 800e872:	d158      	bne.n	800e926 <_malloc_r+0xf6>
 800e874:	f8d8 4000 	ldr.w	r4, [r8]
 800e878:	4627      	mov	r7, r4
 800e87a:	2f00      	cmp	r7, #0
 800e87c:	d143      	bne.n	800e906 <_malloc_r+0xd6>
 800e87e:	2c00      	cmp	r4, #0
 800e880:	d04b      	beq.n	800e91a <_malloc_r+0xea>
 800e882:	6823      	ldr	r3, [r4, #0]
 800e884:	4639      	mov	r1, r7
 800e886:	4630      	mov	r0, r6
 800e888:	eb04 0903 	add.w	r9, r4, r3
 800e88c:	f000 fe50 	bl	800f530 <_sbrk_r>
 800e890:	4581      	cmp	r9, r0
 800e892:	d142      	bne.n	800e91a <_malloc_r+0xea>
 800e894:	6821      	ldr	r1, [r4, #0]
 800e896:	1a6d      	subs	r5, r5, r1
 800e898:	4629      	mov	r1, r5
 800e89a:	4630      	mov	r0, r6
 800e89c:	f7ff ffa6 	bl	800e7ec <sbrk_aligned>
 800e8a0:	3001      	adds	r0, #1
 800e8a2:	d03a      	beq.n	800e91a <_malloc_r+0xea>
 800e8a4:	6823      	ldr	r3, [r4, #0]
 800e8a6:	442b      	add	r3, r5
 800e8a8:	6023      	str	r3, [r4, #0]
 800e8aa:	f8d8 3000 	ldr.w	r3, [r8]
 800e8ae:	685a      	ldr	r2, [r3, #4]
 800e8b0:	bb62      	cbnz	r2, 800e90c <_malloc_r+0xdc>
 800e8b2:	f8c8 7000 	str.w	r7, [r8]
 800e8b6:	e00f      	b.n	800e8d8 <_malloc_r+0xa8>
 800e8b8:	6822      	ldr	r2, [r4, #0]
 800e8ba:	1b52      	subs	r2, r2, r5
 800e8bc:	d420      	bmi.n	800e900 <_malloc_r+0xd0>
 800e8be:	2a0b      	cmp	r2, #11
 800e8c0:	d917      	bls.n	800e8f2 <_malloc_r+0xc2>
 800e8c2:	1961      	adds	r1, r4, r5
 800e8c4:	42a3      	cmp	r3, r4
 800e8c6:	6025      	str	r5, [r4, #0]
 800e8c8:	bf18      	it	ne
 800e8ca:	6059      	strne	r1, [r3, #4]
 800e8cc:	6863      	ldr	r3, [r4, #4]
 800e8ce:	bf08      	it	eq
 800e8d0:	f8c8 1000 	streq.w	r1, [r8]
 800e8d4:	5162      	str	r2, [r4, r5]
 800e8d6:	604b      	str	r3, [r1, #4]
 800e8d8:	4630      	mov	r0, r6
 800e8da:	f000 f82f 	bl	800e93c <__malloc_unlock>
 800e8de:	f104 000b 	add.w	r0, r4, #11
 800e8e2:	1d23      	adds	r3, r4, #4
 800e8e4:	f020 0007 	bic.w	r0, r0, #7
 800e8e8:	1ac2      	subs	r2, r0, r3
 800e8ea:	bf1c      	itt	ne
 800e8ec:	1a1b      	subne	r3, r3, r0
 800e8ee:	50a3      	strne	r3, [r4, r2]
 800e8f0:	e7af      	b.n	800e852 <_malloc_r+0x22>
 800e8f2:	6862      	ldr	r2, [r4, #4]
 800e8f4:	42a3      	cmp	r3, r4
 800e8f6:	bf0c      	ite	eq
 800e8f8:	f8c8 2000 	streq.w	r2, [r8]
 800e8fc:	605a      	strne	r2, [r3, #4]
 800e8fe:	e7eb      	b.n	800e8d8 <_malloc_r+0xa8>
 800e900:	4623      	mov	r3, r4
 800e902:	6864      	ldr	r4, [r4, #4]
 800e904:	e7ae      	b.n	800e864 <_malloc_r+0x34>
 800e906:	463c      	mov	r4, r7
 800e908:	687f      	ldr	r7, [r7, #4]
 800e90a:	e7b6      	b.n	800e87a <_malloc_r+0x4a>
 800e90c:	461a      	mov	r2, r3
 800e90e:	685b      	ldr	r3, [r3, #4]
 800e910:	42a3      	cmp	r3, r4
 800e912:	d1fb      	bne.n	800e90c <_malloc_r+0xdc>
 800e914:	2300      	movs	r3, #0
 800e916:	6053      	str	r3, [r2, #4]
 800e918:	e7de      	b.n	800e8d8 <_malloc_r+0xa8>
 800e91a:	230c      	movs	r3, #12
 800e91c:	6033      	str	r3, [r6, #0]
 800e91e:	4630      	mov	r0, r6
 800e920:	f000 f80c 	bl	800e93c <__malloc_unlock>
 800e924:	e794      	b.n	800e850 <_malloc_r+0x20>
 800e926:	6005      	str	r5, [r0, #0]
 800e928:	e7d6      	b.n	800e8d8 <_malloc_r+0xa8>
 800e92a:	bf00      	nop
 800e92c:	20000c68 	.word	0x20000c68

0800e930 <__malloc_lock>:
 800e930:	4801      	ldr	r0, [pc, #4]	@ (800e938 <__malloc_lock+0x8>)
 800e932:	f7ff b8b2 	b.w	800da9a <__retarget_lock_acquire_recursive>
 800e936:	bf00      	nop
 800e938:	20000c60 	.word	0x20000c60

0800e93c <__malloc_unlock>:
 800e93c:	4801      	ldr	r0, [pc, #4]	@ (800e944 <__malloc_unlock+0x8>)
 800e93e:	f7ff b8ad 	b.w	800da9c <__retarget_lock_release_recursive>
 800e942:	bf00      	nop
 800e944:	20000c60 	.word	0x20000c60

0800e948 <_Balloc>:
 800e948:	b570      	push	{r4, r5, r6, lr}
 800e94a:	69c6      	ldr	r6, [r0, #28]
 800e94c:	4604      	mov	r4, r0
 800e94e:	460d      	mov	r5, r1
 800e950:	b976      	cbnz	r6, 800e970 <_Balloc+0x28>
 800e952:	2010      	movs	r0, #16
 800e954:	f7ff ff42 	bl	800e7dc <malloc>
 800e958:	4602      	mov	r2, r0
 800e95a:	61e0      	str	r0, [r4, #28]
 800e95c:	b920      	cbnz	r0, 800e968 <_Balloc+0x20>
 800e95e:	4b18      	ldr	r3, [pc, #96]	@ (800e9c0 <_Balloc+0x78>)
 800e960:	4818      	ldr	r0, [pc, #96]	@ (800e9c4 <_Balloc+0x7c>)
 800e962:	216b      	movs	r1, #107	@ 0x6b
 800e964:	f000 fe02 	bl	800f56c <__assert_func>
 800e968:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e96c:	6006      	str	r6, [r0, #0]
 800e96e:	60c6      	str	r6, [r0, #12]
 800e970:	69e6      	ldr	r6, [r4, #28]
 800e972:	68f3      	ldr	r3, [r6, #12]
 800e974:	b183      	cbz	r3, 800e998 <_Balloc+0x50>
 800e976:	69e3      	ldr	r3, [r4, #28]
 800e978:	68db      	ldr	r3, [r3, #12]
 800e97a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e97e:	b9b8      	cbnz	r0, 800e9b0 <_Balloc+0x68>
 800e980:	2101      	movs	r1, #1
 800e982:	fa01 f605 	lsl.w	r6, r1, r5
 800e986:	1d72      	adds	r2, r6, #5
 800e988:	0092      	lsls	r2, r2, #2
 800e98a:	4620      	mov	r0, r4
 800e98c:	f000 fe0c 	bl	800f5a8 <_calloc_r>
 800e990:	b160      	cbz	r0, 800e9ac <_Balloc+0x64>
 800e992:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e996:	e00e      	b.n	800e9b6 <_Balloc+0x6e>
 800e998:	2221      	movs	r2, #33	@ 0x21
 800e99a:	2104      	movs	r1, #4
 800e99c:	4620      	mov	r0, r4
 800e99e:	f000 fe03 	bl	800f5a8 <_calloc_r>
 800e9a2:	69e3      	ldr	r3, [r4, #28]
 800e9a4:	60f0      	str	r0, [r6, #12]
 800e9a6:	68db      	ldr	r3, [r3, #12]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d1e4      	bne.n	800e976 <_Balloc+0x2e>
 800e9ac:	2000      	movs	r0, #0
 800e9ae:	bd70      	pop	{r4, r5, r6, pc}
 800e9b0:	6802      	ldr	r2, [r0, #0]
 800e9b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e9bc:	e7f7      	b.n	800e9ae <_Balloc+0x66>
 800e9be:	bf00      	nop
 800e9c0:	0800ff8a 	.word	0x0800ff8a
 800e9c4:	0801000a 	.word	0x0801000a

0800e9c8 <_Bfree>:
 800e9c8:	b570      	push	{r4, r5, r6, lr}
 800e9ca:	69c6      	ldr	r6, [r0, #28]
 800e9cc:	4605      	mov	r5, r0
 800e9ce:	460c      	mov	r4, r1
 800e9d0:	b976      	cbnz	r6, 800e9f0 <_Bfree+0x28>
 800e9d2:	2010      	movs	r0, #16
 800e9d4:	f7ff ff02 	bl	800e7dc <malloc>
 800e9d8:	4602      	mov	r2, r0
 800e9da:	61e8      	str	r0, [r5, #28]
 800e9dc:	b920      	cbnz	r0, 800e9e8 <_Bfree+0x20>
 800e9de:	4b09      	ldr	r3, [pc, #36]	@ (800ea04 <_Bfree+0x3c>)
 800e9e0:	4809      	ldr	r0, [pc, #36]	@ (800ea08 <_Bfree+0x40>)
 800e9e2:	218f      	movs	r1, #143	@ 0x8f
 800e9e4:	f000 fdc2 	bl	800f56c <__assert_func>
 800e9e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e9ec:	6006      	str	r6, [r0, #0]
 800e9ee:	60c6      	str	r6, [r0, #12]
 800e9f0:	b13c      	cbz	r4, 800ea02 <_Bfree+0x3a>
 800e9f2:	69eb      	ldr	r3, [r5, #28]
 800e9f4:	6862      	ldr	r2, [r4, #4]
 800e9f6:	68db      	ldr	r3, [r3, #12]
 800e9f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e9fc:	6021      	str	r1, [r4, #0]
 800e9fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ea02:	bd70      	pop	{r4, r5, r6, pc}
 800ea04:	0800ff8a 	.word	0x0800ff8a
 800ea08:	0801000a 	.word	0x0801000a

0800ea0c <__multadd>:
 800ea0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea10:	690d      	ldr	r5, [r1, #16]
 800ea12:	4607      	mov	r7, r0
 800ea14:	460c      	mov	r4, r1
 800ea16:	461e      	mov	r6, r3
 800ea18:	f101 0c14 	add.w	ip, r1, #20
 800ea1c:	2000      	movs	r0, #0
 800ea1e:	f8dc 3000 	ldr.w	r3, [ip]
 800ea22:	b299      	uxth	r1, r3
 800ea24:	fb02 6101 	mla	r1, r2, r1, r6
 800ea28:	0c1e      	lsrs	r6, r3, #16
 800ea2a:	0c0b      	lsrs	r3, r1, #16
 800ea2c:	fb02 3306 	mla	r3, r2, r6, r3
 800ea30:	b289      	uxth	r1, r1
 800ea32:	3001      	adds	r0, #1
 800ea34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ea38:	4285      	cmp	r5, r0
 800ea3a:	f84c 1b04 	str.w	r1, [ip], #4
 800ea3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ea42:	dcec      	bgt.n	800ea1e <__multadd+0x12>
 800ea44:	b30e      	cbz	r6, 800ea8a <__multadd+0x7e>
 800ea46:	68a3      	ldr	r3, [r4, #8]
 800ea48:	42ab      	cmp	r3, r5
 800ea4a:	dc19      	bgt.n	800ea80 <__multadd+0x74>
 800ea4c:	6861      	ldr	r1, [r4, #4]
 800ea4e:	4638      	mov	r0, r7
 800ea50:	3101      	adds	r1, #1
 800ea52:	f7ff ff79 	bl	800e948 <_Balloc>
 800ea56:	4680      	mov	r8, r0
 800ea58:	b928      	cbnz	r0, 800ea66 <__multadd+0x5a>
 800ea5a:	4602      	mov	r2, r0
 800ea5c:	4b0c      	ldr	r3, [pc, #48]	@ (800ea90 <__multadd+0x84>)
 800ea5e:	480d      	ldr	r0, [pc, #52]	@ (800ea94 <__multadd+0x88>)
 800ea60:	21ba      	movs	r1, #186	@ 0xba
 800ea62:	f000 fd83 	bl	800f56c <__assert_func>
 800ea66:	6922      	ldr	r2, [r4, #16]
 800ea68:	3202      	adds	r2, #2
 800ea6a:	f104 010c 	add.w	r1, r4, #12
 800ea6e:	0092      	lsls	r2, r2, #2
 800ea70:	300c      	adds	r0, #12
 800ea72:	f000 fd6d 	bl	800f550 <memcpy>
 800ea76:	4621      	mov	r1, r4
 800ea78:	4638      	mov	r0, r7
 800ea7a:	f7ff ffa5 	bl	800e9c8 <_Bfree>
 800ea7e:	4644      	mov	r4, r8
 800ea80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ea84:	3501      	adds	r5, #1
 800ea86:	615e      	str	r6, [r3, #20]
 800ea88:	6125      	str	r5, [r4, #16]
 800ea8a:	4620      	mov	r0, r4
 800ea8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea90:	0800fff9 	.word	0x0800fff9
 800ea94:	0801000a 	.word	0x0801000a

0800ea98 <__hi0bits>:
 800ea98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ea9c:	4603      	mov	r3, r0
 800ea9e:	bf36      	itet	cc
 800eaa0:	0403      	lslcc	r3, r0, #16
 800eaa2:	2000      	movcs	r0, #0
 800eaa4:	2010      	movcc	r0, #16
 800eaa6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eaaa:	bf3c      	itt	cc
 800eaac:	021b      	lslcc	r3, r3, #8
 800eaae:	3008      	addcc	r0, #8
 800eab0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eab4:	bf3c      	itt	cc
 800eab6:	011b      	lslcc	r3, r3, #4
 800eab8:	3004      	addcc	r0, #4
 800eaba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eabe:	bf3c      	itt	cc
 800eac0:	009b      	lslcc	r3, r3, #2
 800eac2:	3002      	addcc	r0, #2
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	db05      	blt.n	800ead4 <__hi0bits+0x3c>
 800eac8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800eacc:	f100 0001 	add.w	r0, r0, #1
 800ead0:	bf08      	it	eq
 800ead2:	2020      	moveq	r0, #32
 800ead4:	4770      	bx	lr

0800ead6 <__lo0bits>:
 800ead6:	6803      	ldr	r3, [r0, #0]
 800ead8:	4602      	mov	r2, r0
 800eada:	f013 0007 	ands.w	r0, r3, #7
 800eade:	d00b      	beq.n	800eaf8 <__lo0bits+0x22>
 800eae0:	07d9      	lsls	r1, r3, #31
 800eae2:	d421      	bmi.n	800eb28 <__lo0bits+0x52>
 800eae4:	0798      	lsls	r0, r3, #30
 800eae6:	bf49      	itett	mi
 800eae8:	085b      	lsrmi	r3, r3, #1
 800eaea:	089b      	lsrpl	r3, r3, #2
 800eaec:	2001      	movmi	r0, #1
 800eaee:	6013      	strmi	r3, [r2, #0]
 800eaf0:	bf5c      	itt	pl
 800eaf2:	6013      	strpl	r3, [r2, #0]
 800eaf4:	2002      	movpl	r0, #2
 800eaf6:	4770      	bx	lr
 800eaf8:	b299      	uxth	r1, r3
 800eafa:	b909      	cbnz	r1, 800eb00 <__lo0bits+0x2a>
 800eafc:	0c1b      	lsrs	r3, r3, #16
 800eafe:	2010      	movs	r0, #16
 800eb00:	b2d9      	uxtb	r1, r3
 800eb02:	b909      	cbnz	r1, 800eb08 <__lo0bits+0x32>
 800eb04:	3008      	adds	r0, #8
 800eb06:	0a1b      	lsrs	r3, r3, #8
 800eb08:	0719      	lsls	r1, r3, #28
 800eb0a:	bf04      	itt	eq
 800eb0c:	091b      	lsreq	r3, r3, #4
 800eb0e:	3004      	addeq	r0, #4
 800eb10:	0799      	lsls	r1, r3, #30
 800eb12:	bf04      	itt	eq
 800eb14:	089b      	lsreq	r3, r3, #2
 800eb16:	3002      	addeq	r0, #2
 800eb18:	07d9      	lsls	r1, r3, #31
 800eb1a:	d403      	bmi.n	800eb24 <__lo0bits+0x4e>
 800eb1c:	085b      	lsrs	r3, r3, #1
 800eb1e:	f100 0001 	add.w	r0, r0, #1
 800eb22:	d003      	beq.n	800eb2c <__lo0bits+0x56>
 800eb24:	6013      	str	r3, [r2, #0]
 800eb26:	4770      	bx	lr
 800eb28:	2000      	movs	r0, #0
 800eb2a:	4770      	bx	lr
 800eb2c:	2020      	movs	r0, #32
 800eb2e:	4770      	bx	lr

0800eb30 <__i2b>:
 800eb30:	b510      	push	{r4, lr}
 800eb32:	460c      	mov	r4, r1
 800eb34:	2101      	movs	r1, #1
 800eb36:	f7ff ff07 	bl	800e948 <_Balloc>
 800eb3a:	4602      	mov	r2, r0
 800eb3c:	b928      	cbnz	r0, 800eb4a <__i2b+0x1a>
 800eb3e:	4b05      	ldr	r3, [pc, #20]	@ (800eb54 <__i2b+0x24>)
 800eb40:	4805      	ldr	r0, [pc, #20]	@ (800eb58 <__i2b+0x28>)
 800eb42:	f240 1145 	movw	r1, #325	@ 0x145
 800eb46:	f000 fd11 	bl	800f56c <__assert_func>
 800eb4a:	2301      	movs	r3, #1
 800eb4c:	6144      	str	r4, [r0, #20]
 800eb4e:	6103      	str	r3, [r0, #16]
 800eb50:	bd10      	pop	{r4, pc}
 800eb52:	bf00      	nop
 800eb54:	0800fff9 	.word	0x0800fff9
 800eb58:	0801000a 	.word	0x0801000a

0800eb5c <__multiply>:
 800eb5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb60:	4614      	mov	r4, r2
 800eb62:	690a      	ldr	r2, [r1, #16]
 800eb64:	6923      	ldr	r3, [r4, #16]
 800eb66:	429a      	cmp	r2, r3
 800eb68:	bfa8      	it	ge
 800eb6a:	4623      	movge	r3, r4
 800eb6c:	460f      	mov	r7, r1
 800eb6e:	bfa4      	itt	ge
 800eb70:	460c      	movge	r4, r1
 800eb72:	461f      	movge	r7, r3
 800eb74:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800eb78:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800eb7c:	68a3      	ldr	r3, [r4, #8]
 800eb7e:	6861      	ldr	r1, [r4, #4]
 800eb80:	eb0a 0609 	add.w	r6, sl, r9
 800eb84:	42b3      	cmp	r3, r6
 800eb86:	b085      	sub	sp, #20
 800eb88:	bfb8      	it	lt
 800eb8a:	3101      	addlt	r1, #1
 800eb8c:	f7ff fedc 	bl	800e948 <_Balloc>
 800eb90:	b930      	cbnz	r0, 800eba0 <__multiply+0x44>
 800eb92:	4602      	mov	r2, r0
 800eb94:	4b44      	ldr	r3, [pc, #272]	@ (800eca8 <__multiply+0x14c>)
 800eb96:	4845      	ldr	r0, [pc, #276]	@ (800ecac <__multiply+0x150>)
 800eb98:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800eb9c:	f000 fce6 	bl	800f56c <__assert_func>
 800eba0:	f100 0514 	add.w	r5, r0, #20
 800eba4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800eba8:	462b      	mov	r3, r5
 800ebaa:	2200      	movs	r2, #0
 800ebac:	4543      	cmp	r3, r8
 800ebae:	d321      	bcc.n	800ebf4 <__multiply+0x98>
 800ebb0:	f107 0114 	add.w	r1, r7, #20
 800ebb4:	f104 0214 	add.w	r2, r4, #20
 800ebb8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ebbc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ebc0:	9302      	str	r3, [sp, #8]
 800ebc2:	1b13      	subs	r3, r2, r4
 800ebc4:	3b15      	subs	r3, #21
 800ebc6:	f023 0303 	bic.w	r3, r3, #3
 800ebca:	3304      	adds	r3, #4
 800ebcc:	f104 0715 	add.w	r7, r4, #21
 800ebd0:	42ba      	cmp	r2, r7
 800ebd2:	bf38      	it	cc
 800ebd4:	2304      	movcc	r3, #4
 800ebd6:	9301      	str	r3, [sp, #4]
 800ebd8:	9b02      	ldr	r3, [sp, #8]
 800ebda:	9103      	str	r1, [sp, #12]
 800ebdc:	428b      	cmp	r3, r1
 800ebde:	d80c      	bhi.n	800ebfa <__multiply+0x9e>
 800ebe0:	2e00      	cmp	r6, #0
 800ebe2:	dd03      	ble.n	800ebec <__multiply+0x90>
 800ebe4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d05b      	beq.n	800eca4 <__multiply+0x148>
 800ebec:	6106      	str	r6, [r0, #16]
 800ebee:	b005      	add	sp, #20
 800ebf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebf4:	f843 2b04 	str.w	r2, [r3], #4
 800ebf8:	e7d8      	b.n	800ebac <__multiply+0x50>
 800ebfa:	f8b1 a000 	ldrh.w	sl, [r1]
 800ebfe:	f1ba 0f00 	cmp.w	sl, #0
 800ec02:	d024      	beq.n	800ec4e <__multiply+0xf2>
 800ec04:	f104 0e14 	add.w	lr, r4, #20
 800ec08:	46a9      	mov	r9, r5
 800ec0a:	f04f 0c00 	mov.w	ip, #0
 800ec0e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ec12:	f8d9 3000 	ldr.w	r3, [r9]
 800ec16:	fa1f fb87 	uxth.w	fp, r7
 800ec1a:	b29b      	uxth	r3, r3
 800ec1c:	fb0a 330b 	mla	r3, sl, fp, r3
 800ec20:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ec24:	f8d9 7000 	ldr.w	r7, [r9]
 800ec28:	4463      	add	r3, ip
 800ec2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ec2e:	fb0a c70b 	mla	r7, sl, fp, ip
 800ec32:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ec36:	b29b      	uxth	r3, r3
 800ec38:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ec3c:	4572      	cmp	r2, lr
 800ec3e:	f849 3b04 	str.w	r3, [r9], #4
 800ec42:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ec46:	d8e2      	bhi.n	800ec0e <__multiply+0xb2>
 800ec48:	9b01      	ldr	r3, [sp, #4]
 800ec4a:	f845 c003 	str.w	ip, [r5, r3]
 800ec4e:	9b03      	ldr	r3, [sp, #12]
 800ec50:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ec54:	3104      	adds	r1, #4
 800ec56:	f1b9 0f00 	cmp.w	r9, #0
 800ec5a:	d021      	beq.n	800eca0 <__multiply+0x144>
 800ec5c:	682b      	ldr	r3, [r5, #0]
 800ec5e:	f104 0c14 	add.w	ip, r4, #20
 800ec62:	46ae      	mov	lr, r5
 800ec64:	f04f 0a00 	mov.w	sl, #0
 800ec68:	f8bc b000 	ldrh.w	fp, [ip]
 800ec6c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ec70:	fb09 770b 	mla	r7, r9, fp, r7
 800ec74:	4457      	add	r7, sl
 800ec76:	b29b      	uxth	r3, r3
 800ec78:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ec7c:	f84e 3b04 	str.w	r3, [lr], #4
 800ec80:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ec84:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ec88:	f8be 3000 	ldrh.w	r3, [lr]
 800ec8c:	fb09 330a 	mla	r3, r9, sl, r3
 800ec90:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ec94:	4562      	cmp	r2, ip
 800ec96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ec9a:	d8e5      	bhi.n	800ec68 <__multiply+0x10c>
 800ec9c:	9f01      	ldr	r7, [sp, #4]
 800ec9e:	51eb      	str	r3, [r5, r7]
 800eca0:	3504      	adds	r5, #4
 800eca2:	e799      	b.n	800ebd8 <__multiply+0x7c>
 800eca4:	3e01      	subs	r6, #1
 800eca6:	e79b      	b.n	800ebe0 <__multiply+0x84>
 800eca8:	0800fff9 	.word	0x0800fff9
 800ecac:	0801000a 	.word	0x0801000a

0800ecb0 <__pow5mult>:
 800ecb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ecb4:	4615      	mov	r5, r2
 800ecb6:	f012 0203 	ands.w	r2, r2, #3
 800ecba:	4607      	mov	r7, r0
 800ecbc:	460e      	mov	r6, r1
 800ecbe:	d007      	beq.n	800ecd0 <__pow5mult+0x20>
 800ecc0:	4c25      	ldr	r4, [pc, #148]	@ (800ed58 <__pow5mult+0xa8>)
 800ecc2:	3a01      	subs	r2, #1
 800ecc4:	2300      	movs	r3, #0
 800ecc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ecca:	f7ff fe9f 	bl	800ea0c <__multadd>
 800ecce:	4606      	mov	r6, r0
 800ecd0:	10ad      	asrs	r5, r5, #2
 800ecd2:	d03d      	beq.n	800ed50 <__pow5mult+0xa0>
 800ecd4:	69fc      	ldr	r4, [r7, #28]
 800ecd6:	b97c      	cbnz	r4, 800ecf8 <__pow5mult+0x48>
 800ecd8:	2010      	movs	r0, #16
 800ecda:	f7ff fd7f 	bl	800e7dc <malloc>
 800ecde:	4602      	mov	r2, r0
 800ece0:	61f8      	str	r0, [r7, #28]
 800ece2:	b928      	cbnz	r0, 800ecf0 <__pow5mult+0x40>
 800ece4:	4b1d      	ldr	r3, [pc, #116]	@ (800ed5c <__pow5mult+0xac>)
 800ece6:	481e      	ldr	r0, [pc, #120]	@ (800ed60 <__pow5mult+0xb0>)
 800ece8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ecec:	f000 fc3e 	bl	800f56c <__assert_func>
 800ecf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ecf4:	6004      	str	r4, [r0, #0]
 800ecf6:	60c4      	str	r4, [r0, #12]
 800ecf8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ecfc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ed00:	b94c      	cbnz	r4, 800ed16 <__pow5mult+0x66>
 800ed02:	f240 2171 	movw	r1, #625	@ 0x271
 800ed06:	4638      	mov	r0, r7
 800ed08:	f7ff ff12 	bl	800eb30 <__i2b>
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ed12:	4604      	mov	r4, r0
 800ed14:	6003      	str	r3, [r0, #0]
 800ed16:	f04f 0900 	mov.w	r9, #0
 800ed1a:	07eb      	lsls	r3, r5, #31
 800ed1c:	d50a      	bpl.n	800ed34 <__pow5mult+0x84>
 800ed1e:	4631      	mov	r1, r6
 800ed20:	4622      	mov	r2, r4
 800ed22:	4638      	mov	r0, r7
 800ed24:	f7ff ff1a 	bl	800eb5c <__multiply>
 800ed28:	4631      	mov	r1, r6
 800ed2a:	4680      	mov	r8, r0
 800ed2c:	4638      	mov	r0, r7
 800ed2e:	f7ff fe4b 	bl	800e9c8 <_Bfree>
 800ed32:	4646      	mov	r6, r8
 800ed34:	106d      	asrs	r5, r5, #1
 800ed36:	d00b      	beq.n	800ed50 <__pow5mult+0xa0>
 800ed38:	6820      	ldr	r0, [r4, #0]
 800ed3a:	b938      	cbnz	r0, 800ed4c <__pow5mult+0x9c>
 800ed3c:	4622      	mov	r2, r4
 800ed3e:	4621      	mov	r1, r4
 800ed40:	4638      	mov	r0, r7
 800ed42:	f7ff ff0b 	bl	800eb5c <__multiply>
 800ed46:	6020      	str	r0, [r4, #0]
 800ed48:	f8c0 9000 	str.w	r9, [r0]
 800ed4c:	4604      	mov	r4, r0
 800ed4e:	e7e4      	b.n	800ed1a <__pow5mult+0x6a>
 800ed50:	4630      	mov	r0, r6
 800ed52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed56:	bf00      	nop
 800ed58:	08010064 	.word	0x08010064
 800ed5c:	0800ff8a 	.word	0x0800ff8a
 800ed60:	0801000a 	.word	0x0801000a

0800ed64 <__lshift>:
 800ed64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed68:	460c      	mov	r4, r1
 800ed6a:	6849      	ldr	r1, [r1, #4]
 800ed6c:	6923      	ldr	r3, [r4, #16]
 800ed6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ed72:	68a3      	ldr	r3, [r4, #8]
 800ed74:	4607      	mov	r7, r0
 800ed76:	4691      	mov	r9, r2
 800ed78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ed7c:	f108 0601 	add.w	r6, r8, #1
 800ed80:	42b3      	cmp	r3, r6
 800ed82:	db0b      	blt.n	800ed9c <__lshift+0x38>
 800ed84:	4638      	mov	r0, r7
 800ed86:	f7ff fddf 	bl	800e948 <_Balloc>
 800ed8a:	4605      	mov	r5, r0
 800ed8c:	b948      	cbnz	r0, 800eda2 <__lshift+0x3e>
 800ed8e:	4602      	mov	r2, r0
 800ed90:	4b28      	ldr	r3, [pc, #160]	@ (800ee34 <__lshift+0xd0>)
 800ed92:	4829      	ldr	r0, [pc, #164]	@ (800ee38 <__lshift+0xd4>)
 800ed94:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ed98:	f000 fbe8 	bl	800f56c <__assert_func>
 800ed9c:	3101      	adds	r1, #1
 800ed9e:	005b      	lsls	r3, r3, #1
 800eda0:	e7ee      	b.n	800ed80 <__lshift+0x1c>
 800eda2:	2300      	movs	r3, #0
 800eda4:	f100 0114 	add.w	r1, r0, #20
 800eda8:	f100 0210 	add.w	r2, r0, #16
 800edac:	4618      	mov	r0, r3
 800edae:	4553      	cmp	r3, sl
 800edb0:	db33      	blt.n	800ee1a <__lshift+0xb6>
 800edb2:	6920      	ldr	r0, [r4, #16]
 800edb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800edb8:	f104 0314 	add.w	r3, r4, #20
 800edbc:	f019 091f 	ands.w	r9, r9, #31
 800edc0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800edc4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800edc8:	d02b      	beq.n	800ee22 <__lshift+0xbe>
 800edca:	f1c9 0e20 	rsb	lr, r9, #32
 800edce:	468a      	mov	sl, r1
 800edd0:	2200      	movs	r2, #0
 800edd2:	6818      	ldr	r0, [r3, #0]
 800edd4:	fa00 f009 	lsl.w	r0, r0, r9
 800edd8:	4310      	orrs	r0, r2
 800edda:	f84a 0b04 	str.w	r0, [sl], #4
 800edde:	f853 2b04 	ldr.w	r2, [r3], #4
 800ede2:	459c      	cmp	ip, r3
 800ede4:	fa22 f20e 	lsr.w	r2, r2, lr
 800ede8:	d8f3      	bhi.n	800edd2 <__lshift+0x6e>
 800edea:	ebac 0304 	sub.w	r3, ip, r4
 800edee:	3b15      	subs	r3, #21
 800edf0:	f023 0303 	bic.w	r3, r3, #3
 800edf4:	3304      	adds	r3, #4
 800edf6:	f104 0015 	add.w	r0, r4, #21
 800edfa:	4584      	cmp	ip, r0
 800edfc:	bf38      	it	cc
 800edfe:	2304      	movcc	r3, #4
 800ee00:	50ca      	str	r2, [r1, r3]
 800ee02:	b10a      	cbz	r2, 800ee08 <__lshift+0xa4>
 800ee04:	f108 0602 	add.w	r6, r8, #2
 800ee08:	3e01      	subs	r6, #1
 800ee0a:	4638      	mov	r0, r7
 800ee0c:	612e      	str	r6, [r5, #16]
 800ee0e:	4621      	mov	r1, r4
 800ee10:	f7ff fdda 	bl	800e9c8 <_Bfree>
 800ee14:	4628      	mov	r0, r5
 800ee16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee1a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ee1e:	3301      	adds	r3, #1
 800ee20:	e7c5      	b.n	800edae <__lshift+0x4a>
 800ee22:	3904      	subs	r1, #4
 800ee24:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee28:	f841 2f04 	str.w	r2, [r1, #4]!
 800ee2c:	459c      	cmp	ip, r3
 800ee2e:	d8f9      	bhi.n	800ee24 <__lshift+0xc0>
 800ee30:	e7ea      	b.n	800ee08 <__lshift+0xa4>
 800ee32:	bf00      	nop
 800ee34:	0800fff9 	.word	0x0800fff9
 800ee38:	0801000a 	.word	0x0801000a

0800ee3c <__mcmp>:
 800ee3c:	690a      	ldr	r2, [r1, #16]
 800ee3e:	4603      	mov	r3, r0
 800ee40:	6900      	ldr	r0, [r0, #16]
 800ee42:	1a80      	subs	r0, r0, r2
 800ee44:	b530      	push	{r4, r5, lr}
 800ee46:	d10e      	bne.n	800ee66 <__mcmp+0x2a>
 800ee48:	3314      	adds	r3, #20
 800ee4a:	3114      	adds	r1, #20
 800ee4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ee50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ee54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ee58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ee5c:	4295      	cmp	r5, r2
 800ee5e:	d003      	beq.n	800ee68 <__mcmp+0x2c>
 800ee60:	d205      	bcs.n	800ee6e <__mcmp+0x32>
 800ee62:	f04f 30ff 	mov.w	r0, #4294967295
 800ee66:	bd30      	pop	{r4, r5, pc}
 800ee68:	42a3      	cmp	r3, r4
 800ee6a:	d3f3      	bcc.n	800ee54 <__mcmp+0x18>
 800ee6c:	e7fb      	b.n	800ee66 <__mcmp+0x2a>
 800ee6e:	2001      	movs	r0, #1
 800ee70:	e7f9      	b.n	800ee66 <__mcmp+0x2a>
	...

0800ee74 <__mdiff>:
 800ee74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee78:	4689      	mov	r9, r1
 800ee7a:	4606      	mov	r6, r0
 800ee7c:	4611      	mov	r1, r2
 800ee7e:	4648      	mov	r0, r9
 800ee80:	4614      	mov	r4, r2
 800ee82:	f7ff ffdb 	bl	800ee3c <__mcmp>
 800ee86:	1e05      	subs	r5, r0, #0
 800ee88:	d112      	bne.n	800eeb0 <__mdiff+0x3c>
 800ee8a:	4629      	mov	r1, r5
 800ee8c:	4630      	mov	r0, r6
 800ee8e:	f7ff fd5b 	bl	800e948 <_Balloc>
 800ee92:	4602      	mov	r2, r0
 800ee94:	b928      	cbnz	r0, 800eea2 <__mdiff+0x2e>
 800ee96:	4b3f      	ldr	r3, [pc, #252]	@ (800ef94 <__mdiff+0x120>)
 800ee98:	f240 2137 	movw	r1, #567	@ 0x237
 800ee9c:	483e      	ldr	r0, [pc, #248]	@ (800ef98 <__mdiff+0x124>)
 800ee9e:	f000 fb65 	bl	800f56c <__assert_func>
 800eea2:	2301      	movs	r3, #1
 800eea4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eea8:	4610      	mov	r0, r2
 800eeaa:	b003      	add	sp, #12
 800eeac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeb0:	bfbc      	itt	lt
 800eeb2:	464b      	movlt	r3, r9
 800eeb4:	46a1      	movlt	r9, r4
 800eeb6:	4630      	mov	r0, r6
 800eeb8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800eebc:	bfba      	itte	lt
 800eebe:	461c      	movlt	r4, r3
 800eec0:	2501      	movlt	r5, #1
 800eec2:	2500      	movge	r5, #0
 800eec4:	f7ff fd40 	bl	800e948 <_Balloc>
 800eec8:	4602      	mov	r2, r0
 800eeca:	b918      	cbnz	r0, 800eed4 <__mdiff+0x60>
 800eecc:	4b31      	ldr	r3, [pc, #196]	@ (800ef94 <__mdiff+0x120>)
 800eece:	f240 2145 	movw	r1, #581	@ 0x245
 800eed2:	e7e3      	b.n	800ee9c <__mdiff+0x28>
 800eed4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800eed8:	6926      	ldr	r6, [r4, #16]
 800eeda:	60c5      	str	r5, [r0, #12]
 800eedc:	f109 0310 	add.w	r3, r9, #16
 800eee0:	f109 0514 	add.w	r5, r9, #20
 800eee4:	f104 0e14 	add.w	lr, r4, #20
 800eee8:	f100 0b14 	add.w	fp, r0, #20
 800eeec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800eef0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800eef4:	9301      	str	r3, [sp, #4]
 800eef6:	46d9      	mov	r9, fp
 800eef8:	f04f 0c00 	mov.w	ip, #0
 800eefc:	9b01      	ldr	r3, [sp, #4]
 800eefe:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ef02:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ef06:	9301      	str	r3, [sp, #4]
 800ef08:	fa1f f38a 	uxth.w	r3, sl
 800ef0c:	4619      	mov	r1, r3
 800ef0e:	b283      	uxth	r3, r0
 800ef10:	1acb      	subs	r3, r1, r3
 800ef12:	0c00      	lsrs	r0, r0, #16
 800ef14:	4463      	add	r3, ip
 800ef16:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ef1a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ef1e:	b29b      	uxth	r3, r3
 800ef20:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ef24:	4576      	cmp	r6, lr
 800ef26:	f849 3b04 	str.w	r3, [r9], #4
 800ef2a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ef2e:	d8e5      	bhi.n	800eefc <__mdiff+0x88>
 800ef30:	1b33      	subs	r3, r6, r4
 800ef32:	3b15      	subs	r3, #21
 800ef34:	f023 0303 	bic.w	r3, r3, #3
 800ef38:	3415      	adds	r4, #21
 800ef3a:	3304      	adds	r3, #4
 800ef3c:	42a6      	cmp	r6, r4
 800ef3e:	bf38      	it	cc
 800ef40:	2304      	movcc	r3, #4
 800ef42:	441d      	add	r5, r3
 800ef44:	445b      	add	r3, fp
 800ef46:	461e      	mov	r6, r3
 800ef48:	462c      	mov	r4, r5
 800ef4a:	4544      	cmp	r4, r8
 800ef4c:	d30e      	bcc.n	800ef6c <__mdiff+0xf8>
 800ef4e:	f108 0103 	add.w	r1, r8, #3
 800ef52:	1b49      	subs	r1, r1, r5
 800ef54:	f021 0103 	bic.w	r1, r1, #3
 800ef58:	3d03      	subs	r5, #3
 800ef5a:	45a8      	cmp	r8, r5
 800ef5c:	bf38      	it	cc
 800ef5e:	2100      	movcc	r1, #0
 800ef60:	440b      	add	r3, r1
 800ef62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ef66:	b191      	cbz	r1, 800ef8e <__mdiff+0x11a>
 800ef68:	6117      	str	r7, [r2, #16]
 800ef6a:	e79d      	b.n	800eea8 <__mdiff+0x34>
 800ef6c:	f854 1b04 	ldr.w	r1, [r4], #4
 800ef70:	46e6      	mov	lr, ip
 800ef72:	0c08      	lsrs	r0, r1, #16
 800ef74:	fa1c fc81 	uxtah	ip, ip, r1
 800ef78:	4471      	add	r1, lr
 800ef7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ef7e:	b289      	uxth	r1, r1
 800ef80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ef84:	f846 1b04 	str.w	r1, [r6], #4
 800ef88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ef8c:	e7dd      	b.n	800ef4a <__mdiff+0xd6>
 800ef8e:	3f01      	subs	r7, #1
 800ef90:	e7e7      	b.n	800ef62 <__mdiff+0xee>
 800ef92:	bf00      	nop
 800ef94:	0800fff9 	.word	0x0800fff9
 800ef98:	0801000a 	.word	0x0801000a

0800ef9c <__d2b>:
 800ef9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800efa0:	460f      	mov	r7, r1
 800efa2:	2101      	movs	r1, #1
 800efa4:	ec59 8b10 	vmov	r8, r9, d0
 800efa8:	4616      	mov	r6, r2
 800efaa:	f7ff fccd 	bl	800e948 <_Balloc>
 800efae:	4604      	mov	r4, r0
 800efb0:	b930      	cbnz	r0, 800efc0 <__d2b+0x24>
 800efb2:	4602      	mov	r2, r0
 800efb4:	4b23      	ldr	r3, [pc, #140]	@ (800f044 <__d2b+0xa8>)
 800efb6:	4824      	ldr	r0, [pc, #144]	@ (800f048 <__d2b+0xac>)
 800efb8:	f240 310f 	movw	r1, #783	@ 0x30f
 800efbc:	f000 fad6 	bl	800f56c <__assert_func>
 800efc0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800efc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800efc8:	b10d      	cbz	r5, 800efce <__d2b+0x32>
 800efca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800efce:	9301      	str	r3, [sp, #4]
 800efd0:	f1b8 0300 	subs.w	r3, r8, #0
 800efd4:	d023      	beq.n	800f01e <__d2b+0x82>
 800efd6:	4668      	mov	r0, sp
 800efd8:	9300      	str	r3, [sp, #0]
 800efda:	f7ff fd7c 	bl	800ead6 <__lo0bits>
 800efde:	e9dd 1200 	ldrd	r1, r2, [sp]
 800efe2:	b1d0      	cbz	r0, 800f01a <__d2b+0x7e>
 800efe4:	f1c0 0320 	rsb	r3, r0, #32
 800efe8:	fa02 f303 	lsl.w	r3, r2, r3
 800efec:	430b      	orrs	r3, r1
 800efee:	40c2      	lsrs	r2, r0
 800eff0:	6163      	str	r3, [r4, #20]
 800eff2:	9201      	str	r2, [sp, #4]
 800eff4:	9b01      	ldr	r3, [sp, #4]
 800eff6:	61a3      	str	r3, [r4, #24]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	bf0c      	ite	eq
 800effc:	2201      	moveq	r2, #1
 800effe:	2202      	movne	r2, #2
 800f000:	6122      	str	r2, [r4, #16]
 800f002:	b1a5      	cbz	r5, 800f02e <__d2b+0x92>
 800f004:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f008:	4405      	add	r5, r0
 800f00a:	603d      	str	r5, [r7, #0]
 800f00c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f010:	6030      	str	r0, [r6, #0]
 800f012:	4620      	mov	r0, r4
 800f014:	b003      	add	sp, #12
 800f016:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f01a:	6161      	str	r1, [r4, #20]
 800f01c:	e7ea      	b.n	800eff4 <__d2b+0x58>
 800f01e:	a801      	add	r0, sp, #4
 800f020:	f7ff fd59 	bl	800ead6 <__lo0bits>
 800f024:	9b01      	ldr	r3, [sp, #4]
 800f026:	6163      	str	r3, [r4, #20]
 800f028:	3020      	adds	r0, #32
 800f02a:	2201      	movs	r2, #1
 800f02c:	e7e8      	b.n	800f000 <__d2b+0x64>
 800f02e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f032:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f036:	6038      	str	r0, [r7, #0]
 800f038:	6918      	ldr	r0, [r3, #16]
 800f03a:	f7ff fd2d 	bl	800ea98 <__hi0bits>
 800f03e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f042:	e7e5      	b.n	800f010 <__d2b+0x74>
 800f044:	0800fff9 	.word	0x0800fff9
 800f048:	0801000a 	.word	0x0801000a

0800f04c <__sfputc_r>:
 800f04c:	6893      	ldr	r3, [r2, #8]
 800f04e:	3b01      	subs	r3, #1
 800f050:	2b00      	cmp	r3, #0
 800f052:	b410      	push	{r4}
 800f054:	6093      	str	r3, [r2, #8]
 800f056:	da08      	bge.n	800f06a <__sfputc_r+0x1e>
 800f058:	6994      	ldr	r4, [r2, #24]
 800f05a:	42a3      	cmp	r3, r4
 800f05c:	db01      	blt.n	800f062 <__sfputc_r+0x16>
 800f05e:	290a      	cmp	r1, #10
 800f060:	d103      	bne.n	800f06a <__sfputc_r+0x1e>
 800f062:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f066:	f7fe bc06 	b.w	800d876 <__swbuf_r>
 800f06a:	6813      	ldr	r3, [r2, #0]
 800f06c:	1c58      	adds	r0, r3, #1
 800f06e:	6010      	str	r0, [r2, #0]
 800f070:	7019      	strb	r1, [r3, #0]
 800f072:	4608      	mov	r0, r1
 800f074:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f078:	4770      	bx	lr

0800f07a <__sfputs_r>:
 800f07a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f07c:	4606      	mov	r6, r0
 800f07e:	460f      	mov	r7, r1
 800f080:	4614      	mov	r4, r2
 800f082:	18d5      	adds	r5, r2, r3
 800f084:	42ac      	cmp	r4, r5
 800f086:	d101      	bne.n	800f08c <__sfputs_r+0x12>
 800f088:	2000      	movs	r0, #0
 800f08a:	e007      	b.n	800f09c <__sfputs_r+0x22>
 800f08c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f090:	463a      	mov	r2, r7
 800f092:	4630      	mov	r0, r6
 800f094:	f7ff ffda 	bl	800f04c <__sfputc_r>
 800f098:	1c43      	adds	r3, r0, #1
 800f09a:	d1f3      	bne.n	800f084 <__sfputs_r+0xa>
 800f09c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f0a0 <_vfiprintf_r>:
 800f0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0a4:	460d      	mov	r5, r1
 800f0a6:	b09d      	sub	sp, #116	@ 0x74
 800f0a8:	4614      	mov	r4, r2
 800f0aa:	4698      	mov	r8, r3
 800f0ac:	4606      	mov	r6, r0
 800f0ae:	b118      	cbz	r0, 800f0b8 <_vfiprintf_r+0x18>
 800f0b0:	6a03      	ldr	r3, [r0, #32]
 800f0b2:	b90b      	cbnz	r3, 800f0b8 <_vfiprintf_r+0x18>
 800f0b4:	f7fe faf6 	bl	800d6a4 <__sinit>
 800f0b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f0ba:	07d9      	lsls	r1, r3, #31
 800f0bc:	d405      	bmi.n	800f0ca <_vfiprintf_r+0x2a>
 800f0be:	89ab      	ldrh	r3, [r5, #12]
 800f0c0:	059a      	lsls	r2, r3, #22
 800f0c2:	d402      	bmi.n	800f0ca <_vfiprintf_r+0x2a>
 800f0c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f0c6:	f7fe fce8 	bl	800da9a <__retarget_lock_acquire_recursive>
 800f0ca:	89ab      	ldrh	r3, [r5, #12]
 800f0cc:	071b      	lsls	r3, r3, #28
 800f0ce:	d501      	bpl.n	800f0d4 <_vfiprintf_r+0x34>
 800f0d0:	692b      	ldr	r3, [r5, #16]
 800f0d2:	b99b      	cbnz	r3, 800f0fc <_vfiprintf_r+0x5c>
 800f0d4:	4629      	mov	r1, r5
 800f0d6:	4630      	mov	r0, r6
 800f0d8:	f7fe fc0c 	bl	800d8f4 <__swsetup_r>
 800f0dc:	b170      	cbz	r0, 800f0fc <_vfiprintf_r+0x5c>
 800f0de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f0e0:	07dc      	lsls	r4, r3, #31
 800f0e2:	d504      	bpl.n	800f0ee <_vfiprintf_r+0x4e>
 800f0e4:	f04f 30ff 	mov.w	r0, #4294967295
 800f0e8:	b01d      	add	sp, #116	@ 0x74
 800f0ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0ee:	89ab      	ldrh	r3, [r5, #12]
 800f0f0:	0598      	lsls	r0, r3, #22
 800f0f2:	d4f7      	bmi.n	800f0e4 <_vfiprintf_r+0x44>
 800f0f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f0f6:	f7fe fcd1 	bl	800da9c <__retarget_lock_release_recursive>
 800f0fa:	e7f3      	b.n	800f0e4 <_vfiprintf_r+0x44>
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800f100:	2320      	movs	r3, #32
 800f102:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f106:	f8cd 800c 	str.w	r8, [sp, #12]
 800f10a:	2330      	movs	r3, #48	@ 0x30
 800f10c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f2bc <_vfiprintf_r+0x21c>
 800f110:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f114:	f04f 0901 	mov.w	r9, #1
 800f118:	4623      	mov	r3, r4
 800f11a:	469a      	mov	sl, r3
 800f11c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f120:	b10a      	cbz	r2, 800f126 <_vfiprintf_r+0x86>
 800f122:	2a25      	cmp	r2, #37	@ 0x25
 800f124:	d1f9      	bne.n	800f11a <_vfiprintf_r+0x7a>
 800f126:	ebba 0b04 	subs.w	fp, sl, r4
 800f12a:	d00b      	beq.n	800f144 <_vfiprintf_r+0xa4>
 800f12c:	465b      	mov	r3, fp
 800f12e:	4622      	mov	r2, r4
 800f130:	4629      	mov	r1, r5
 800f132:	4630      	mov	r0, r6
 800f134:	f7ff ffa1 	bl	800f07a <__sfputs_r>
 800f138:	3001      	adds	r0, #1
 800f13a:	f000 80a7 	beq.w	800f28c <_vfiprintf_r+0x1ec>
 800f13e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f140:	445a      	add	r2, fp
 800f142:	9209      	str	r2, [sp, #36]	@ 0x24
 800f144:	f89a 3000 	ldrb.w	r3, [sl]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	f000 809f 	beq.w	800f28c <_vfiprintf_r+0x1ec>
 800f14e:	2300      	movs	r3, #0
 800f150:	f04f 32ff 	mov.w	r2, #4294967295
 800f154:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f158:	f10a 0a01 	add.w	sl, sl, #1
 800f15c:	9304      	str	r3, [sp, #16]
 800f15e:	9307      	str	r3, [sp, #28]
 800f160:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f164:	931a      	str	r3, [sp, #104]	@ 0x68
 800f166:	4654      	mov	r4, sl
 800f168:	2205      	movs	r2, #5
 800f16a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f16e:	4853      	ldr	r0, [pc, #332]	@ (800f2bc <_vfiprintf_r+0x21c>)
 800f170:	f7f1 f846 	bl	8000200 <memchr>
 800f174:	9a04      	ldr	r2, [sp, #16]
 800f176:	b9d8      	cbnz	r0, 800f1b0 <_vfiprintf_r+0x110>
 800f178:	06d1      	lsls	r1, r2, #27
 800f17a:	bf44      	itt	mi
 800f17c:	2320      	movmi	r3, #32
 800f17e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f182:	0713      	lsls	r3, r2, #28
 800f184:	bf44      	itt	mi
 800f186:	232b      	movmi	r3, #43	@ 0x2b
 800f188:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f18c:	f89a 3000 	ldrb.w	r3, [sl]
 800f190:	2b2a      	cmp	r3, #42	@ 0x2a
 800f192:	d015      	beq.n	800f1c0 <_vfiprintf_r+0x120>
 800f194:	9a07      	ldr	r2, [sp, #28]
 800f196:	4654      	mov	r4, sl
 800f198:	2000      	movs	r0, #0
 800f19a:	f04f 0c0a 	mov.w	ip, #10
 800f19e:	4621      	mov	r1, r4
 800f1a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1a4:	3b30      	subs	r3, #48	@ 0x30
 800f1a6:	2b09      	cmp	r3, #9
 800f1a8:	d94b      	bls.n	800f242 <_vfiprintf_r+0x1a2>
 800f1aa:	b1b0      	cbz	r0, 800f1da <_vfiprintf_r+0x13a>
 800f1ac:	9207      	str	r2, [sp, #28]
 800f1ae:	e014      	b.n	800f1da <_vfiprintf_r+0x13a>
 800f1b0:	eba0 0308 	sub.w	r3, r0, r8
 800f1b4:	fa09 f303 	lsl.w	r3, r9, r3
 800f1b8:	4313      	orrs	r3, r2
 800f1ba:	9304      	str	r3, [sp, #16]
 800f1bc:	46a2      	mov	sl, r4
 800f1be:	e7d2      	b.n	800f166 <_vfiprintf_r+0xc6>
 800f1c0:	9b03      	ldr	r3, [sp, #12]
 800f1c2:	1d19      	adds	r1, r3, #4
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	9103      	str	r1, [sp, #12]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	bfbb      	ittet	lt
 800f1cc:	425b      	neglt	r3, r3
 800f1ce:	f042 0202 	orrlt.w	r2, r2, #2
 800f1d2:	9307      	strge	r3, [sp, #28]
 800f1d4:	9307      	strlt	r3, [sp, #28]
 800f1d6:	bfb8      	it	lt
 800f1d8:	9204      	strlt	r2, [sp, #16]
 800f1da:	7823      	ldrb	r3, [r4, #0]
 800f1dc:	2b2e      	cmp	r3, #46	@ 0x2e
 800f1de:	d10a      	bne.n	800f1f6 <_vfiprintf_r+0x156>
 800f1e0:	7863      	ldrb	r3, [r4, #1]
 800f1e2:	2b2a      	cmp	r3, #42	@ 0x2a
 800f1e4:	d132      	bne.n	800f24c <_vfiprintf_r+0x1ac>
 800f1e6:	9b03      	ldr	r3, [sp, #12]
 800f1e8:	1d1a      	adds	r2, r3, #4
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	9203      	str	r2, [sp, #12]
 800f1ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f1f2:	3402      	adds	r4, #2
 800f1f4:	9305      	str	r3, [sp, #20]
 800f1f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f2cc <_vfiprintf_r+0x22c>
 800f1fa:	7821      	ldrb	r1, [r4, #0]
 800f1fc:	2203      	movs	r2, #3
 800f1fe:	4650      	mov	r0, sl
 800f200:	f7f0 fffe 	bl	8000200 <memchr>
 800f204:	b138      	cbz	r0, 800f216 <_vfiprintf_r+0x176>
 800f206:	9b04      	ldr	r3, [sp, #16]
 800f208:	eba0 000a 	sub.w	r0, r0, sl
 800f20c:	2240      	movs	r2, #64	@ 0x40
 800f20e:	4082      	lsls	r2, r0
 800f210:	4313      	orrs	r3, r2
 800f212:	3401      	adds	r4, #1
 800f214:	9304      	str	r3, [sp, #16]
 800f216:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f21a:	4829      	ldr	r0, [pc, #164]	@ (800f2c0 <_vfiprintf_r+0x220>)
 800f21c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f220:	2206      	movs	r2, #6
 800f222:	f7f0 ffed 	bl	8000200 <memchr>
 800f226:	2800      	cmp	r0, #0
 800f228:	d03f      	beq.n	800f2aa <_vfiprintf_r+0x20a>
 800f22a:	4b26      	ldr	r3, [pc, #152]	@ (800f2c4 <_vfiprintf_r+0x224>)
 800f22c:	bb1b      	cbnz	r3, 800f276 <_vfiprintf_r+0x1d6>
 800f22e:	9b03      	ldr	r3, [sp, #12]
 800f230:	3307      	adds	r3, #7
 800f232:	f023 0307 	bic.w	r3, r3, #7
 800f236:	3308      	adds	r3, #8
 800f238:	9303      	str	r3, [sp, #12]
 800f23a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f23c:	443b      	add	r3, r7
 800f23e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f240:	e76a      	b.n	800f118 <_vfiprintf_r+0x78>
 800f242:	fb0c 3202 	mla	r2, ip, r2, r3
 800f246:	460c      	mov	r4, r1
 800f248:	2001      	movs	r0, #1
 800f24a:	e7a8      	b.n	800f19e <_vfiprintf_r+0xfe>
 800f24c:	2300      	movs	r3, #0
 800f24e:	3401      	adds	r4, #1
 800f250:	9305      	str	r3, [sp, #20]
 800f252:	4619      	mov	r1, r3
 800f254:	f04f 0c0a 	mov.w	ip, #10
 800f258:	4620      	mov	r0, r4
 800f25a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f25e:	3a30      	subs	r2, #48	@ 0x30
 800f260:	2a09      	cmp	r2, #9
 800f262:	d903      	bls.n	800f26c <_vfiprintf_r+0x1cc>
 800f264:	2b00      	cmp	r3, #0
 800f266:	d0c6      	beq.n	800f1f6 <_vfiprintf_r+0x156>
 800f268:	9105      	str	r1, [sp, #20]
 800f26a:	e7c4      	b.n	800f1f6 <_vfiprintf_r+0x156>
 800f26c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f270:	4604      	mov	r4, r0
 800f272:	2301      	movs	r3, #1
 800f274:	e7f0      	b.n	800f258 <_vfiprintf_r+0x1b8>
 800f276:	ab03      	add	r3, sp, #12
 800f278:	9300      	str	r3, [sp, #0]
 800f27a:	462a      	mov	r2, r5
 800f27c:	4b12      	ldr	r3, [pc, #72]	@ (800f2c8 <_vfiprintf_r+0x228>)
 800f27e:	a904      	add	r1, sp, #16
 800f280:	4630      	mov	r0, r6
 800f282:	f7fd fdcb 	bl	800ce1c <_printf_float>
 800f286:	4607      	mov	r7, r0
 800f288:	1c78      	adds	r0, r7, #1
 800f28a:	d1d6      	bne.n	800f23a <_vfiprintf_r+0x19a>
 800f28c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f28e:	07d9      	lsls	r1, r3, #31
 800f290:	d405      	bmi.n	800f29e <_vfiprintf_r+0x1fe>
 800f292:	89ab      	ldrh	r3, [r5, #12]
 800f294:	059a      	lsls	r2, r3, #22
 800f296:	d402      	bmi.n	800f29e <_vfiprintf_r+0x1fe>
 800f298:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f29a:	f7fe fbff 	bl	800da9c <__retarget_lock_release_recursive>
 800f29e:	89ab      	ldrh	r3, [r5, #12]
 800f2a0:	065b      	lsls	r3, r3, #25
 800f2a2:	f53f af1f 	bmi.w	800f0e4 <_vfiprintf_r+0x44>
 800f2a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f2a8:	e71e      	b.n	800f0e8 <_vfiprintf_r+0x48>
 800f2aa:	ab03      	add	r3, sp, #12
 800f2ac:	9300      	str	r3, [sp, #0]
 800f2ae:	462a      	mov	r2, r5
 800f2b0:	4b05      	ldr	r3, [pc, #20]	@ (800f2c8 <_vfiprintf_r+0x228>)
 800f2b2:	a904      	add	r1, sp, #16
 800f2b4:	4630      	mov	r0, r6
 800f2b6:	f7fe f849 	bl	800d34c <_printf_i>
 800f2ba:	e7e4      	b.n	800f286 <_vfiprintf_r+0x1e6>
 800f2bc:	08010160 	.word	0x08010160
 800f2c0:	0801016a 	.word	0x0801016a
 800f2c4:	0800ce1d 	.word	0x0800ce1d
 800f2c8:	0800f07b 	.word	0x0800f07b
 800f2cc:	08010166 	.word	0x08010166

0800f2d0 <__sflush_r>:
 800f2d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f2d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2d8:	0716      	lsls	r6, r2, #28
 800f2da:	4605      	mov	r5, r0
 800f2dc:	460c      	mov	r4, r1
 800f2de:	d454      	bmi.n	800f38a <__sflush_r+0xba>
 800f2e0:	684b      	ldr	r3, [r1, #4]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	dc02      	bgt.n	800f2ec <__sflush_r+0x1c>
 800f2e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	dd48      	ble.n	800f37e <__sflush_r+0xae>
 800f2ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f2ee:	2e00      	cmp	r6, #0
 800f2f0:	d045      	beq.n	800f37e <__sflush_r+0xae>
 800f2f2:	2300      	movs	r3, #0
 800f2f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f2f8:	682f      	ldr	r7, [r5, #0]
 800f2fa:	6a21      	ldr	r1, [r4, #32]
 800f2fc:	602b      	str	r3, [r5, #0]
 800f2fe:	d030      	beq.n	800f362 <__sflush_r+0x92>
 800f300:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f302:	89a3      	ldrh	r3, [r4, #12]
 800f304:	0759      	lsls	r1, r3, #29
 800f306:	d505      	bpl.n	800f314 <__sflush_r+0x44>
 800f308:	6863      	ldr	r3, [r4, #4]
 800f30a:	1ad2      	subs	r2, r2, r3
 800f30c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f30e:	b10b      	cbz	r3, 800f314 <__sflush_r+0x44>
 800f310:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f312:	1ad2      	subs	r2, r2, r3
 800f314:	2300      	movs	r3, #0
 800f316:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f318:	6a21      	ldr	r1, [r4, #32]
 800f31a:	4628      	mov	r0, r5
 800f31c:	47b0      	blx	r6
 800f31e:	1c43      	adds	r3, r0, #1
 800f320:	89a3      	ldrh	r3, [r4, #12]
 800f322:	d106      	bne.n	800f332 <__sflush_r+0x62>
 800f324:	6829      	ldr	r1, [r5, #0]
 800f326:	291d      	cmp	r1, #29
 800f328:	d82b      	bhi.n	800f382 <__sflush_r+0xb2>
 800f32a:	4a2a      	ldr	r2, [pc, #168]	@ (800f3d4 <__sflush_r+0x104>)
 800f32c:	410a      	asrs	r2, r1
 800f32e:	07d6      	lsls	r6, r2, #31
 800f330:	d427      	bmi.n	800f382 <__sflush_r+0xb2>
 800f332:	2200      	movs	r2, #0
 800f334:	6062      	str	r2, [r4, #4]
 800f336:	04d9      	lsls	r1, r3, #19
 800f338:	6922      	ldr	r2, [r4, #16]
 800f33a:	6022      	str	r2, [r4, #0]
 800f33c:	d504      	bpl.n	800f348 <__sflush_r+0x78>
 800f33e:	1c42      	adds	r2, r0, #1
 800f340:	d101      	bne.n	800f346 <__sflush_r+0x76>
 800f342:	682b      	ldr	r3, [r5, #0]
 800f344:	b903      	cbnz	r3, 800f348 <__sflush_r+0x78>
 800f346:	6560      	str	r0, [r4, #84]	@ 0x54
 800f348:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f34a:	602f      	str	r7, [r5, #0]
 800f34c:	b1b9      	cbz	r1, 800f37e <__sflush_r+0xae>
 800f34e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f352:	4299      	cmp	r1, r3
 800f354:	d002      	beq.n	800f35c <__sflush_r+0x8c>
 800f356:	4628      	mov	r0, r5
 800f358:	f7ff f9f6 	bl	800e748 <_free_r>
 800f35c:	2300      	movs	r3, #0
 800f35e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f360:	e00d      	b.n	800f37e <__sflush_r+0xae>
 800f362:	2301      	movs	r3, #1
 800f364:	4628      	mov	r0, r5
 800f366:	47b0      	blx	r6
 800f368:	4602      	mov	r2, r0
 800f36a:	1c50      	adds	r0, r2, #1
 800f36c:	d1c9      	bne.n	800f302 <__sflush_r+0x32>
 800f36e:	682b      	ldr	r3, [r5, #0]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d0c6      	beq.n	800f302 <__sflush_r+0x32>
 800f374:	2b1d      	cmp	r3, #29
 800f376:	d001      	beq.n	800f37c <__sflush_r+0xac>
 800f378:	2b16      	cmp	r3, #22
 800f37a:	d11e      	bne.n	800f3ba <__sflush_r+0xea>
 800f37c:	602f      	str	r7, [r5, #0]
 800f37e:	2000      	movs	r0, #0
 800f380:	e022      	b.n	800f3c8 <__sflush_r+0xf8>
 800f382:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f386:	b21b      	sxth	r3, r3
 800f388:	e01b      	b.n	800f3c2 <__sflush_r+0xf2>
 800f38a:	690f      	ldr	r7, [r1, #16]
 800f38c:	2f00      	cmp	r7, #0
 800f38e:	d0f6      	beq.n	800f37e <__sflush_r+0xae>
 800f390:	0793      	lsls	r3, r2, #30
 800f392:	680e      	ldr	r6, [r1, #0]
 800f394:	bf08      	it	eq
 800f396:	694b      	ldreq	r3, [r1, #20]
 800f398:	600f      	str	r7, [r1, #0]
 800f39a:	bf18      	it	ne
 800f39c:	2300      	movne	r3, #0
 800f39e:	eba6 0807 	sub.w	r8, r6, r7
 800f3a2:	608b      	str	r3, [r1, #8]
 800f3a4:	f1b8 0f00 	cmp.w	r8, #0
 800f3a8:	dde9      	ble.n	800f37e <__sflush_r+0xae>
 800f3aa:	6a21      	ldr	r1, [r4, #32]
 800f3ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f3ae:	4643      	mov	r3, r8
 800f3b0:	463a      	mov	r2, r7
 800f3b2:	4628      	mov	r0, r5
 800f3b4:	47b0      	blx	r6
 800f3b6:	2800      	cmp	r0, #0
 800f3b8:	dc08      	bgt.n	800f3cc <__sflush_r+0xfc>
 800f3ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3c2:	81a3      	strh	r3, [r4, #12]
 800f3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3cc:	4407      	add	r7, r0
 800f3ce:	eba8 0800 	sub.w	r8, r8, r0
 800f3d2:	e7e7      	b.n	800f3a4 <__sflush_r+0xd4>
 800f3d4:	dfbffffe 	.word	0xdfbffffe

0800f3d8 <_fflush_r>:
 800f3d8:	b538      	push	{r3, r4, r5, lr}
 800f3da:	690b      	ldr	r3, [r1, #16]
 800f3dc:	4605      	mov	r5, r0
 800f3de:	460c      	mov	r4, r1
 800f3e0:	b913      	cbnz	r3, 800f3e8 <_fflush_r+0x10>
 800f3e2:	2500      	movs	r5, #0
 800f3e4:	4628      	mov	r0, r5
 800f3e6:	bd38      	pop	{r3, r4, r5, pc}
 800f3e8:	b118      	cbz	r0, 800f3f2 <_fflush_r+0x1a>
 800f3ea:	6a03      	ldr	r3, [r0, #32]
 800f3ec:	b90b      	cbnz	r3, 800f3f2 <_fflush_r+0x1a>
 800f3ee:	f7fe f959 	bl	800d6a4 <__sinit>
 800f3f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d0f3      	beq.n	800f3e2 <_fflush_r+0xa>
 800f3fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f3fc:	07d0      	lsls	r0, r2, #31
 800f3fe:	d404      	bmi.n	800f40a <_fflush_r+0x32>
 800f400:	0599      	lsls	r1, r3, #22
 800f402:	d402      	bmi.n	800f40a <_fflush_r+0x32>
 800f404:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f406:	f7fe fb48 	bl	800da9a <__retarget_lock_acquire_recursive>
 800f40a:	4628      	mov	r0, r5
 800f40c:	4621      	mov	r1, r4
 800f40e:	f7ff ff5f 	bl	800f2d0 <__sflush_r>
 800f412:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f414:	07da      	lsls	r2, r3, #31
 800f416:	4605      	mov	r5, r0
 800f418:	d4e4      	bmi.n	800f3e4 <_fflush_r+0xc>
 800f41a:	89a3      	ldrh	r3, [r4, #12]
 800f41c:	059b      	lsls	r3, r3, #22
 800f41e:	d4e1      	bmi.n	800f3e4 <_fflush_r+0xc>
 800f420:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f422:	f7fe fb3b 	bl	800da9c <__retarget_lock_release_recursive>
 800f426:	e7dd      	b.n	800f3e4 <_fflush_r+0xc>

0800f428 <__swhatbuf_r>:
 800f428:	b570      	push	{r4, r5, r6, lr}
 800f42a:	460c      	mov	r4, r1
 800f42c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f430:	2900      	cmp	r1, #0
 800f432:	b096      	sub	sp, #88	@ 0x58
 800f434:	4615      	mov	r5, r2
 800f436:	461e      	mov	r6, r3
 800f438:	da0d      	bge.n	800f456 <__swhatbuf_r+0x2e>
 800f43a:	89a3      	ldrh	r3, [r4, #12]
 800f43c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f440:	f04f 0100 	mov.w	r1, #0
 800f444:	bf14      	ite	ne
 800f446:	2340      	movne	r3, #64	@ 0x40
 800f448:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f44c:	2000      	movs	r0, #0
 800f44e:	6031      	str	r1, [r6, #0]
 800f450:	602b      	str	r3, [r5, #0]
 800f452:	b016      	add	sp, #88	@ 0x58
 800f454:	bd70      	pop	{r4, r5, r6, pc}
 800f456:	466a      	mov	r2, sp
 800f458:	f000 f848 	bl	800f4ec <_fstat_r>
 800f45c:	2800      	cmp	r0, #0
 800f45e:	dbec      	blt.n	800f43a <__swhatbuf_r+0x12>
 800f460:	9901      	ldr	r1, [sp, #4]
 800f462:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f466:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f46a:	4259      	negs	r1, r3
 800f46c:	4159      	adcs	r1, r3
 800f46e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f472:	e7eb      	b.n	800f44c <__swhatbuf_r+0x24>

0800f474 <__smakebuf_r>:
 800f474:	898b      	ldrh	r3, [r1, #12]
 800f476:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f478:	079d      	lsls	r5, r3, #30
 800f47a:	4606      	mov	r6, r0
 800f47c:	460c      	mov	r4, r1
 800f47e:	d507      	bpl.n	800f490 <__smakebuf_r+0x1c>
 800f480:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f484:	6023      	str	r3, [r4, #0]
 800f486:	6123      	str	r3, [r4, #16]
 800f488:	2301      	movs	r3, #1
 800f48a:	6163      	str	r3, [r4, #20]
 800f48c:	b003      	add	sp, #12
 800f48e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f490:	ab01      	add	r3, sp, #4
 800f492:	466a      	mov	r2, sp
 800f494:	f7ff ffc8 	bl	800f428 <__swhatbuf_r>
 800f498:	9f00      	ldr	r7, [sp, #0]
 800f49a:	4605      	mov	r5, r0
 800f49c:	4639      	mov	r1, r7
 800f49e:	4630      	mov	r0, r6
 800f4a0:	f7ff f9c6 	bl	800e830 <_malloc_r>
 800f4a4:	b948      	cbnz	r0, 800f4ba <__smakebuf_r+0x46>
 800f4a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4aa:	059a      	lsls	r2, r3, #22
 800f4ac:	d4ee      	bmi.n	800f48c <__smakebuf_r+0x18>
 800f4ae:	f023 0303 	bic.w	r3, r3, #3
 800f4b2:	f043 0302 	orr.w	r3, r3, #2
 800f4b6:	81a3      	strh	r3, [r4, #12]
 800f4b8:	e7e2      	b.n	800f480 <__smakebuf_r+0xc>
 800f4ba:	89a3      	ldrh	r3, [r4, #12]
 800f4bc:	6020      	str	r0, [r4, #0]
 800f4be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f4c2:	81a3      	strh	r3, [r4, #12]
 800f4c4:	9b01      	ldr	r3, [sp, #4]
 800f4c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f4ca:	b15b      	cbz	r3, 800f4e4 <__smakebuf_r+0x70>
 800f4cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f4d0:	4630      	mov	r0, r6
 800f4d2:	f000 f81d 	bl	800f510 <_isatty_r>
 800f4d6:	b128      	cbz	r0, 800f4e4 <__smakebuf_r+0x70>
 800f4d8:	89a3      	ldrh	r3, [r4, #12]
 800f4da:	f023 0303 	bic.w	r3, r3, #3
 800f4de:	f043 0301 	orr.w	r3, r3, #1
 800f4e2:	81a3      	strh	r3, [r4, #12]
 800f4e4:	89a3      	ldrh	r3, [r4, #12]
 800f4e6:	431d      	orrs	r5, r3
 800f4e8:	81a5      	strh	r5, [r4, #12]
 800f4ea:	e7cf      	b.n	800f48c <__smakebuf_r+0x18>

0800f4ec <_fstat_r>:
 800f4ec:	b538      	push	{r3, r4, r5, lr}
 800f4ee:	4d07      	ldr	r5, [pc, #28]	@ (800f50c <_fstat_r+0x20>)
 800f4f0:	2300      	movs	r3, #0
 800f4f2:	4604      	mov	r4, r0
 800f4f4:	4608      	mov	r0, r1
 800f4f6:	4611      	mov	r1, r2
 800f4f8:	602b      	str	r3, [r5, #0]
 800f4fa:	f7f4 f8fb 	bl	80036f4 <_fstat>
 800f4fe:	1c43      	adds	r3, r0, #1
 800f500:	d102      	bne.n	800f508 <_fstat_r+0x1c>
 800f502:	682b      	ldr	r3, [r5, #0]
 800f504:	b103      	cbz	r3, 800f508 <_fstat_r+0x1c>
 800f506:	6023      	str	r3, [r4, #0]
 800f508:	bd38      	pop	{r3, r4, r5, pc}
 800f50a:	bf00      	nop
 800f50c:	20000c5c 	.word	0x20000c5c

0800f510 <_isatty_r>:
 800f510:	b538      	push	{r3, r4, r5, lr}
 800f512:	4d06      	ldr	r5, [pc, #24]	@ (800f52c <_isatty_r+0x1c>)
 800f514:	2300      	movs	r3, #0
 800f516:	4604      	mov	r4, r0
 800f518:	4608      	mov	r0, r1
 800f51a:	602b      	str	r3, [r5, #0]
 800f51c:	f7f4 f8fa 	bl	8003714 <_isatty>
 800f520:	1c43      	adds	r3, r0, #1
 800f522:	d102      	bne.n	800f52a <_isatty_r+0x1a>
 800f524:	682b      	ldr	r3, [r5, #0]
 800f526:	b103      	cbz	r3, 800f52a <_isatty_r+0x1a>
 800f528:	6023      	str	r3, [r4, #0]
 800f52a:	bd38      	pop	{r3, r4, r5, pc}
 800f52c:	20000c5c 	.word	0x20000c5c

0800f530 <_sbrk_r>:
 800f530:	b538      	push	{r3, r4, r5, lr}
 800f532:	4d06      	ldr	r5, [pc, #24]	@ (800f54c <_sbrk_r+0x1c>)
 800f534:	2300      	movs	r3, #0
 800f536:	4604      	mov	r4, r0
 800f538:	4608      	mov	r0, r1
 800f53a:	602b      	str	r3, [r5, #0]
 800f53c:	f7f4 f902 	bl	8003744 <_sbrk>
 800f540:	1c43      	adds	r3, r0, #1
 800f542:	d102      	bne.n	800f54a <_sbrk_r+0x1a>
 800f544:	682b      	ldr	r3, [r5, #0]
 800f546:	b103      	cbz	r3, 800f54a <_sbrk_r+0x1a>
 800f548:	6023      	str	r3, [r4, #0]
 800f54a:	bd38      	pop	{r3, r4, r5, pc}
 800f54c:	20000c5c 	.word	0x20000c5c

0800f550 <memcpy>:
 800f550:	440a      	add	r2, r1
 800f552:	4291      	cmp	r1, r2
 800f554:	f100 33ff 	add.w	r3, r0, #4294967295
 800f558:	d100      	bne.n	800f55c <memcpy+0xc>
 800f55a:	4770      	bx	lr
 800f55c:	b510      	push	{r4, lr}
 800f55e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f562:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f566:	4291      	cmp	r1, r2
 800f568:	d1f9      	bne.n	800f55e <memcpy+0xe>
 800f56a:	bd10      	pop	{r4, pc}

0800f56c <__assert_func>:
 800f56c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f56e:	4614      	mov	r4, r2
 800f570:	461a      	mov	r2, r3
 800f572:	4b09      	ldr	r3, [pc, #36]	@ (800f598 <__assert_func+0x2c>)
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	4605      	mov	r5, r0
 800f578:	68d8      	ldr	r0, [r3, #12]
 800f57a:	b954      	cbnz	r4, 800f592 <__assert_func+0x26>
 800f57c:	4b07      	ldr	r3, [pc, #28]	@ (800f59c <__assert_func+0x30>)
 800f57e:	461c      	mov	r4, r3
 800f580:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f584:	9100      	str	r1, [sp, #0]
 800f586:	462b      	mov	r3, r5
 800f588:	4905      	ldr	r1, [pc, #20]	@ (800f5a0 <__assert_func+0x34>)
 800f58a:	f000 f841 	bl	800f610 <fiprintf>
 800f58e:	f000 f851 	bl	800f634 <abort>
 800f592:	4b04      	ldr	r3, [pc, #16]	@ (800f5a4 <__assert_func+0x38>)
 800f594:	e7f4      	b.n	800f580 <__assert_func+0x14>
 800f596:	bf00      	nop
 800f598:	20000080 	.word	0x20000080
 800f59c:	080101b6 	.word	0x080101b6
 800f5a0:	08010188 	.word	0x08010188
 800f5a4:	0801017b 	.word	0x0801017b

0800f5a8 <_calloc_r>:
 800f5a8:	b570      	push	{r4, r5, r6, lr}
 800f5aa:	fba1 5402 	umull	r5, r4, r1, r2
 800f5ae:	b93c      	cbnz	r4, 800f5c0 <_calloc_r+0x18>
 800f5b0:	4629      	mov	r1, r5
 800f5b2:	f7ff f93d 	bl	800e830 <_malloc_r>
 800f5b6:	4606      	mov	r6, r0
 800f5b8:	b928      	cbnz	r0, 800f5c6 <_calloc_r+0x1e>
 800f5ba:	2600      	movs	r6, #0
 800f5bc:	4630      	mov	r0, r6
 800f5be:	bd70      	pop	{r4, r5, r6, pc}
 800f5c0:	220c      	movs	r2, #12
 800f5c2:	6002      	str	r2, [r0, #0]
 800f5c4:	e7f9      	b.n	800f5ba <_calloc_r+0x12>
 800f5c6:	462a      	mov	r2, r5
 800f5c8:	4621      	mov	r1, r4
 800f5ca:	f7fe f9e9 	bl	800d9a0 <memset>
 800f5ce:	e7f5      	b.n	800f5bc <_calloc_r+0x14>

0800f5d0 <__ascii_mbtowc>:
 800f5d0:	b082      	sub	sp, #8
 800f5d2:	b901      	cbnz	r1, 800f5d6 <__ascii_mbtowc+0x6>
 800f5d4:	a901      	add	r1, sp, #4
 800f5d6:	b142      	cbz	r2, 800f5ea <__ascii_mbtowc+0x1a>
 800f5d8:	b14b      	cbz	r3, 800f5ee <__ascii_mbtowc+0x1e>
 800f5da:	7813      	ldrb	r3, [r2, #0]
 800f5dc:	600b      	str	r3, [r1, #0]
 800f5de:	7812      	ldrb	r2, [r2, #0]
 800f5e0:	1e10      	subs	r0, r2, #0
 800f5e2:	bf18      	it	ne
 800f5e4:	2001      	movne	r0, #1
 800f5e6:	b002      	add	sp, #8
 800f5e8:	4770      	bx	lr
 800f5ea:	4610      	mov	r0, r2
 800f5ec:	e7fb      	b.n	800f5e6 <__ascii_mbtowc+0x16>
 800f5ee:	f06f 0001 	mvn.w	r0, #1
 800f5f2:	e7f8      	b.n	800f5e6 <__ascii_mbtowc+0x16>

0800f5f4 <__ascii_wctomb>:
 800f5f4:	4603      	mov	r3, r0
 800f5f6:	4608      	mov	r0, r1
 800f5f8:	b141      	cbz	r1, 800f60c <__ascii_wctomb+0x18>
 800f5fa:	2aff      	cmp	r2, #255	@ 0xff
 800f5fc:	d904      	bls.n	800f608 <__ascii_wctomb+0x14>
 800f5fe:	228a      	movs	r2, #138	@ 0x8a
 800f600:	601a      	str	r2, [r3, #0]
 800f602:	f04f 30ff 	mov.w	r0, #4294967295
 800f606:	4770      	bx	lr
 800f608:	700a      	strb	r2, [r1, #0]
 800f60a:	2001      	movs	r0, #1
 800f60c:	4770      	bx	lr
	...

0800f610 <fiprintf>:
 800f610:	b40e      	push	{r1, r2, r3}
 800f612:	b503      	push	{r0, r1, lr}
 800f614:	4601      	mov	r1, r0
 800f616:	ab03      	add	r3, sp, #12
 800f618:	4805      	ldr	r0, [pc, #20]	@ (800f630 <fiprintf+0x20>)
 800f61a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f61e:	6800      	ldr	r0, [r0, #0]
 800f620:	9301      	str	r3, [sp, #4]
 800f622:	f7ff fd3d 	bl	800f0a0 <_vfiprintf_r>
 800f626:	b002      	add	sp, #8
 800f628:	f85d eb04 	ldr.w	lr, [sp], #4
 800f62c:	b003      	add	sp, #12
 800f62e:	4770      	bx	lr
 800f630:	20000080 	.word	0x20000080

0800f634 <abort>:
 800f634:	b508      	push	{r3, lr}
 800f636:	2006      	movs	r0, #6
 800f638:	f000 f82c 	bl	800f694 <raise>
 800f63c:	2001      	movs	r0, #1
 800f63e:	f7f4 f809 	bl	8003654 <_exit>

0800f642 <_raise_r>:
 800f642:	291f      	cmp	r1, #31
 800f644:	b538      	push	{r3, r4, r5, lr}
 800f646:	4605      	mov	r5, r0
 800f648:	460c      	mov	r4, r1
 800f64a:	d904      	bls.n	800f656 <_raise_r+0x14>
 800f64c:	2316      	movs	r3, #22
 800f64e:	6003      	str	r3, [r0, #0]
 800f650:	f04f 30ff 	mov.w	r0, #4294967295
 800f654:	bd38      	pop	{r3, r4, r5, pc}
 800f656:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f658:	b112      	cbz	r2, 800f660 <_raise_r+0x1e>
 800f65a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f65e:	b94b      	cbnz	r3, 800f674 <_raise_r+0x32>
 800f660:	4628      	mov	r0, r5
 800f662:	f000 f831 	bl	800f6c8 <_getpid_r>
 800f666:	4622      	mov	r2, r4
 800f668:	4601      	mov	r1, r0
 800f66a:	4628      	mov	r0, r5
 800f66c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f670:	f000 b818 	b.w	800f6a4 <_kill_r>
 800f674:	2b01      	cmp	r3, #1
 800f676:	d00a      	beq.n	800f68e <_raise_r+0x4c>
 800f678:	1c59      	adds	r1, r3, #1
 800f67a:	d103      	bne.n	800f684 <_raise_r+0x42>
 800f67c:	2316      	movs	r3, #22
 800f67e:	6003      	str	r3, [r0, #0]
 800f680:	2001      	movs	r0, #1
 800f682:	e7e7      	b.n	800f654 <_raise_r+0x12>
 800f684:	2100      	movs	r1, #0
 800f686:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f68a:	4620      	mov	r0, r4
 800f68c:	4798      	blx	r3
 800f68e:	2000      	movs	r0, #0
 800f690:	e7e0      	b.n	800f654 <_raise_r+0x12>
	...

0800f694 <raise>:
 800f694:	4b02      	ldr	r3, [pc, #8]	@ (800f6a0 <raise+0xc>)
 800f696:	4601      	mov	r1, r0
 800f698:	6818      	ldr	r0, [r3, #0]
 800f69a:	f7ff bfd2 	b.w	800f642 <_raise_r>
 800f69e:	bf00      	nop
 800f6a0:	20000080 	.word	0x20000080

0800f6a4 <_kill_r>:
 800f6a4:	b538      	push	{r3, r4, r5, lr}
 800f6a6:	4d07      	ldr	r5, [pc, #28]	@ (800f6c4 <_kill_r+0x20>)
 800f6a8:	2300      	movs	r3, #0
 800f6aa:	4604      	mov	r4, r0
 800f6ac:	4608      	mov	r0, r1
 800f6ae:	4611      	mov	r1, r2
 800f6b0:	602b      	str	r3, [r5, #0]
 800f6b2:	f7f3 ffbf 	bl	8003634 <_kill>
 800f6b6:	1c43      	adds	r3, r0, #1
 800f6b8:	d102      	bne.n	800f6c0 <_kill_r+0x1c>
 800f6ba:	682b      	ldr	r3, [r5, #0]
 800f6bc:	b103      	cbz	r3, 800f6c0 <_kill_r+0x1c>
 800f6be:	6023      	str	r3, [r4, #0]
 800f6c0:	bd38      	pop	{r3, r4, r5, pc}
 800f6c2:	bf00      	nop
 800f6c4:	20000c5c 	.word	0x20000c5c

0800f6c8 <_getpid_r>:
 800f6c8:	f7f3 bfac 	b.w	8003624 <_getpid>

0800f6cc <_init>:
 800f6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6ce:	bf00      	nop
 800f6d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6d2:	bc08      	pop	{r3}
 800f6d4:	469e      	mov	lr, r3
 800f6d6:	4770      	bx	lr

0800f6d8 <_fini>:
 800f6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6da:	bf00      	nop
 800f6dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6de:	bc08      	pop	{r3}
 800f6e0:	469e      	mov	lr, r3
 800f6e2:	4770      	bx	lr
