<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="12" Path="/home/evka/code/gem_amc.sca/ctp7/external/SOL40_SCA_new/SOL40_SCA_new.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="824ebc9041d843c692e6e79939f50932"/>
    <Option Name="Part" Val="xc7vx690tffg1927-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PSRCDIR"/>
    <Option Name="IPRepoPath" Val="$PSRCDIR/sources_1/imports/SOL40_SCA_sources"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/SOL40_SCA_new.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/SOL40_SCA_new.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/fifo_mem.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/fifo_mem.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/regbank.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/regbank.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/PHY_HDLC_tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/PHY_HDLC_tx.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/PHY_HDLC_rx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/PHY_HDLC_rx.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/monostable.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/monostable.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/MAC_tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/MAC_tx.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/MAC_rx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/MAC_rx.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/crc.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/crc.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/External_Packages/ext_pack.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/External_Packages/ext_pack.vhd"/>
          <Attr Name="ImportTime" Val="1454664427"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/tx.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/rx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/rx.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/SOL40_SCA/sca_package.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/SOL40_SCA/sca_package.vhd"/>
          <Attr Name="ImportTime" Val="1454669989"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/fpga_elink/HDLC.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/fpga_elink/HDLC.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/mac_layer/timeout_timer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/mac_layer/timeout_timer.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/mac_layer/fpga_elink/fpga_elink.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/mac_layer/fpga_elink/fpga_elink.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/mac_layer/eport_driver.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/mac_layer/eport_driver.vhd"/>
          <Attr Name="ImportTime" Val="1453473399"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/ecs_buffer_layer/ecs_rpy_mem.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/ecs_buffer_layer/ecs_rpy_mem.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/ecs_buffer_layer/ecs_cmd_fifo.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/ecs_buffer_layer/ecs_cmd_fifo.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/protocol_layer/protocol_drivers/spi_protocol_driver.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/protocol_layer/protocol_drivers/spi_protocol_driver.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/protocol_layer/protocol_drivers/sca_controller_protocol_driver.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/protocol_layer/protocol_drivers/sca_controller_protocol_driver.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/protocol_layer/protocol_drivers/jtag_protocol_driver.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/protocol_layer/protocol_drivers/jtag_protocol_driver.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/protocol_layer/protocol_drivers/i2c_protocol_driver.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/protocol_layer/protocol_drivers/i2c_protocol_driver.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/protocol_layer/protocol_drivers/gpio_protocol_driver.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/protocol_layer/protocol_drivers/gpio_protocol_driver.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/protocol_layer/protocol_drivers/dac_protocol_driver.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/protocol_layer/protocol_drivers/dac_protocol_driver.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/protocol_layer/protocol_drivers/adc_protocol_driver.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/protocol_layer/protocol_drivers/adc_protocol_driver.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/protocol_layer/cmd_queue_controller.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/protocol_layer/cmd_queue_controller.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/mac_layer/sca_mac_layer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/mac_layer/sca_mac_layer.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/SOL40_SCA/ecs_interface_layer/ecs_interface_layer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/SOL40_SCA/ecs_interface_layer/ecs_interface_layer.vhd"/>
          <Attr Name="ImportTime" Val="1454668663"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/SOL40_SCA/ecs_buffer_layer/ecs_buffer_layer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/SOL40_SCA/ecs_buffer_layer/ecs_buffer_layer.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/SOL40_SCA/protocol_layer/protocol_layer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/SOL40_SCA/protocol_layer/protocol_layer.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/SOL40_SCA/mac_layer/mac_layer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/SOL40_SCA/mac_layer/mac_layer.vhd"/>
          <Attr Name="ImportTime" Val="1445953192"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SOL40_SCA_sources/SOL40_SCA/sol40_sca.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="//cern.ch/dfs/Users/r/rmartinl/Documents/Technical/System tests/SOL40_SCA_sources/SOL40_SCA/sol40_sca.vhd"/>
          <Attr Name="ImportTime" Val="1454666637"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/SCA_wrapper.vhd">
        <FileInfo RelPath="SCA_wrapper.vhd">
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/ecs_buffer_layer/new/ecs_buffer_layer_ooc.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="out_of_context"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/protocol_layer/new/protocol_layer_ooc.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="out_of_context"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/mac_layer/new/mac_layer_ooc.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="out_of_context"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="SCA_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="SCA_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx690tffg1927-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1927-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
