#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000287ef20 .scope module, "CPUTester1" "CPUTester1" 2 1;
 .timescale 0 0;
v00000000028f7cc0_0 .var "clk", 0 0;
v00000000028f6500_0 .var/i "index", 31 0;
v00000000028f7c20_0 .var "reset", 0 0;
S_000000000289c2a0 .scope module, "CPU_Test1" "mipsCPUData1" 2 9, 3 1 0, S_000000000287ef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000028f2fe0_0 .net *"_s7", 3 0, L_000000000290e3e0;  1 drivers
v00000000028f4b60_0 .net "aluCode", 2 0, v00000000028724e0_0;  1 drivers
v00000000028f36c0_0 .net "aluMuxOut", 31 0, v0000000002873200_0;  1 drivers
v00000000028f4ca0_0 .net "aluOut", 31 0, v00000000028f14f0_0;  1 drivers
v00000000028f4160_0 .net "aluSource", 0 0, v0000000002873b60_0;  1 drivers
v00000000028f4200_0 .net "andOut", 0 0, v00000000028f3da0_0;  1 drivers
v00000000028f4de0_0 .net "branch", 0 0, v0000000002872260_0;  1 drivers
v00000000028f4340_0 .net "branchAddOut", 31 0, v00000000028f18b0_0;  1 drivers
v00000000028f3ee0_0 .net "branchMuxOut", 31 0, v00000000028733e0_0;  1 drivers
v00000000028f4e80_0 .net "clk", 0 0, v00000000028f7cc0_0;  1 drivers
v00000000028f4480_0 .net "instruction", 31 0, L_000000000290ef20;  1 drivers
v00000000028f3760_0 .net "jump", 0 0, v0000000002873de0_0;  1 drivers
v00000000028f3120_0 .net "memRead", 0 0, v0000000002873fc0_0;  1 drivers
v00000000028f3e40_0 .net "memWrite", 0 0, v00000000028721c0_0;  1 drivers
v00000000028f3580_0 .net "mem_to_reg", 0 0, v00000000028723a0_0;  1 drivers
v00000000028f3800_0 .net "next", 31 0, v00000000028f1310_0;  1 drivers
v00000000028f4840_0 .net "pcAdd4", 31 0, L_000000000290dda0;  1 drivers
v00000000028f3080_0 .net "pcOut", 31 0, v00000000028f23f0_0;  1 drivers
v00000000028f31c0_0 .net "ramMuxOut", 31 0, v00000000028f2490_0;  1 drivers
v00000000028f34e0_0 .net "ramOut", 31 0, v00000000028f4a20_0;  1 drivers
v00000000028f3620_0 .net "regMuxOut", 4 0, v00000000028f28f0_0;  1 drivers
v00000000028f38a0_0 .net "regOutA", 31 0, v00000000028f1d10_0;  1 drivers
v00000000028f3940_0 .net "regOutB", 31 0, v00000000028f1db0_0;  1 drivers
v00000000028f39e0_0 .net "reg_dst", 0 0, v00000000028404d0_0;  1 drivers
v00000000028f3a80_0 .net "reg_write", 0 0, v00000000028413d0_0;  1 drivers
v00000000028f3b20_0 .net "reset", 0 0, v00000000028f7c20_0;  1 drivers
v00000000028f3bc0_0 .net "shftLeft28Out", 27 0, v00000000028f4700_0;  1 drivers
v00000000028f65a0_0 .net "shftLeftOut", 31 0, v00000000028f43e0_0;  1 drivers
v00000000028f6e60_0 .net "signExtOut", 31 0, v00000000028f48e0_0;  1 drivers
v00000000028f6be0_0 .net "unSign", 0 0, v000000000283fb70_0;  1 drivers
v00000000028f6f00_0 .net "zFlag", 0 0, v00000000028f4d40_0;  1 drivers
L_000000000290dc60 .part L_000000000290ef20, 26, 6;
L_000000000290e7a0 .part L_000000000290ef20, 16, 5;
L_000000000290ea20 .part L_000000000290ef20, 11, 5;
L_000000000290e3e0 .part L_000000000290dda0, 28, 4;
L_000000000290db20 .concat [ 28 4 0 0], v00000000028f4700_0, L_000000000290e3e0;
L_000000000290ede0 .part L_000000000290ef20, 21, 5;
L_000000000290dd00 .part L_000000000290ef20, 16, 5;
L_000000000290dee0 .part L_000000000290ef20, 0, 6;
L_000000000290ec00 .part L_000000000290ef20, 0, 16;
L_000000000290ee80 .part L_000000000290ef20, 0, 26;
S_0000000002809340 .scope module, "ALU_Mux" "mux32" 3 74, 4 23 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002872a80_0 .net "one", 31 0, v00000000028f48e0_0;  alias, 1 drivers
v0000000002873200_0 .var "result", 31 0;
v00000000028735c0_0 .net "s", 0 0, v0000000002873b60_0;  alias, 1 drivers
v0000000002872c60_0 .net "zero", 31 0, v00000000028f1db0_0;  alias, 1 drivers
E_0000000002850870 .event edge, v00000000028735c0_0, v0000000002872c60_0, v0000000002872a80_0;
S_000000000287fd70 .scope module, "Branch_Mux" "mux32" 3 76, 4 23 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002873340_0 .net "one", 31 0, v00000000028f18b0_0;  alias, 1 drivers
v00000000028733e0_0 .var "result", 31 0;
v0000000002873a20_0 .net "s", 0 0, v00000000028f3da0_0;  alias, 1 drivers
v0000000002872e40_0 .net "zero", 31 0, L_000000000290dda0;  alias, 1 drivers
E_00000000028519f0 .event edge, v0000000002873a20_0, v0000000002872e40_0, v0000000002873340_0;
S_000000000285ec20 .scope module, "Control_Unit" "control" 3 67, 5 1 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v00000000028724e0_0 .var "aluCode", 2 0;
v0000000002873b60_0 .var "alu_src", 0 0;
v0000000002872260_0 .var "branch", 0 0;
v0000000002873d40_0 .net "clk", 0 0, v00000000028f7cc0_0;  alias, 1 drivers
v0000000002873de0_0 .var "jump", 0 0;
v0000000002873fc0_0 .var "memRead", 0 0;
v00000000028721c0_0 .var "memWrite", 0 0;
v00000000028723a0_0 .var "mem_to_reg", 0 0;
v0000000002872440_0 .net "opcode", 5 0, L_000000000290dc60;  1 drivers
v00000000028404d0_0 .var "reg_dst", 0 0;
v00000000028413d0_0 .var "reg_write", 0 0;
v0000000002841510_0 .net "reset", 0 0, v00000000028f7c20_0;  alias, 1 drivers
v000000000283fb70_0 .var "unSign", 0 0;
E_0000000002851c30 .event posedge, v0000000002873d40_0;
S_000000000275a5e0 .scope module, "Instruction_Memory" "instructMemTest1" 3 64, 5 233 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v000000000283fdf0_0 .net "Enable", 0 0, v00000000028f7cc0_0;  alias, 1 drivers
v0000000002801a50_0 .net "Instruction", 31 0, L_000000000290ef20;  alias, 1 drivers
v0000000002801c30 .array "Mem", 511 0, 7 0;
v0000000002802310_0 .net "PC", 31 0, v00000000028f23f0_0;  alias, 1 drivers
v00000000028026d0_0 .net *"_s0", 7 0, L_000000000290c540;  1 drivers
v00000000027ca370_0 .net *"_s10", 32 0, L_000000000290c5e0;  1 drivers
v00000000027ca910_0 .net *"_s12", 7 0, L_000000000290ca40;  1 drivers
v00000000028f1a90_0 .net *"_s14", 32 0, L_000000000290e480;  1 drivers
L_000000000290f0e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028f1f90_0 .net *"_s17", 0 0, L_000000000290f0e8;  1 drivers
L_000000000290f130 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000028f1c70_0 .net/2u *"_s18", 32 0, L_000000000290f130;  1 drivers
v00000000028f11d0_0 .net *"_s2", 7 0, L_000000000290ba00;  1 drivers
v00000000028f1e50_0 .net *"_s20", 32 0, L_000000000290eca0;  1 drivers
v00000000028f2170_0 .net *"_s22", 7 0, L_000000000290da80;  1 drivers
v00000000028f2990_0 .net *"_s24", 32 0, L_000000000290ed40;  1 drivers
L_000000000290f178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028f2710_0 .net *"_s27", 0 0, L_000000000290f178;  1 drivers
L_000000000290f1c0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000028f1270_0 .net/2u *"_s28", 32 0, L_000000000290f1c0;  1 drivers
v00000000028f1ef0_0 .net *"_s30", 32 0, L_000000000290e980;  1 drivers
v00000000028f22b0_0 .net *"_s4", 32 0, L_000000000290c040;  1 drivers
L_000000000290f058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028f2030_0 .net *"_s7", 0 0, L_000000000290f058;  1 drivers
L_000000000290f0a0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000028f2b70_0 .net/2u *"_s8", 32 0, L_000000000290f0a0;  1 drivers
L_000000000290c540 .array/port v0000000002801c30, v00000000028f23f0_0;
L_000000000290ba00 .array/port v0000000002801c30, L_000000000290c5e0;
L_000000000290c040 .concat [ 32 1 0 0], v00000000028f23f0_0, L_000000000290f058;
L_000000000290c5e0 .arith/sum 33, L_000000000290c040, L_000000000290f0a0;
L_000000000290ca40 .array/port v0000000002801c30, L_000000000290eca0;
L_000000000290e480 .concat [ 32 1 0 0], v00000000028f23f0_0, L_000000000290f0e8;
L_000000000290eca0 .arith/sum 33, L_000000000290e480, L_000000000290f130;
L_000000000290da80 .array/port v0000000002801c30, L_000000000290e980;
L_000000000290ed40 .concat [ 32 1 0 0], v00000000028f23f0_0, L_000000000290f178;
L_000000000290e980 .arith/sum 33, L_000000000290ed40, L_000000000290f1c0;
L_000000000290ef20 .concat [ 8 8 8 8], L_000000000290da80, L_000000000290ca40, L_000000000290ba00, L_000000000290c540;
S_000000000275a760 .scope module, "Jump_Mux" "mux32" 3 77, 4 23 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028f20d0_0 .net "one", 31 0, L_000000000290db20;  1 drivers
v00000000028f1310_0 .var "result", 31 0;
v00000000028f1090_0 .net "s", 0 0, v0000000002873de0_0;  alias, 1 drivers
v00000000028f1590_0 .net "zero", 31 0, v00000000028733e0_0;  alias, 1 drivers
E_00000000028547b0 .event edge, v0000000002873de0_0, v00000000028733e0_0, v00000000028f20d0_0;
S_00000000028f2c90 .scope module, "Program_Counter" "ProgramCounter" 3 60, 5 332 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v00000000028f2850_0 .net "Clk", 0 0, v00000000028f7cc0_0;  alias, 1 drivers
v00000000028f2210_0 .net "PCNext", 31 0, v00000000028f1310_0;  alias, 1 drivers
v00000000028f23f0_0 .var "PCResult", 31 0;
v00000000028f1450_0 .net "Reset", 0 0, v00000000028f7c20_0;  alias, 1 drivers
S_00000000028f2e10 .scope module, "RAM_Mux" "mux32" 3 75, 4 23 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028f2350_0 .net "one", 31 0, v00000000028f14f0_0;  alias, 1 drivers
v00000000028f2490_0 .var "result", 31 0;
v00000000028f0e10_0 .net "s", 0 0, v00000000028723a0_0;  alias, 1 drivers
v00000000028f2a30_0 .net "zero", 31 0, v00000000028f4a20_0;  alias, 1 drivers
E_0000000002854030 .event edge, v00000000028723a0_0, v00000000028f2a30_0, v00000000028f2350_0;
S_0000000002706510 .scope module, "Register_File" "RegisterFile" 3 80, 6 1 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000028f2530_0 .net "A_Address", 4 0, L_000000000290ede0;  1 drivers
v00000000028f1d10_0 .var "A_Data", 31 0;
v00000000028f1810_0 .net "B_Address", 4 0, L_000000000290dd00;  1 drivers
v00000000028f1db0_0 .var "B_Data", 31 0;
v00000000028f25d0_0 .net "C_Address", 4 0, v00000000028f28f0_0;  alias, 1 drivers
v00000000028f2670_0 .net "C_Data", 31 0, v00000000028f2490_0;  alias, 1 drivers
v00000000028f1b30_0 .net "Clk", 0 0, v00000000028f7cc0_0;  alias, 1 drivers
v00000000028f13b0 .array "Registers", 31 0, 31 0;
v00000000028f27b0_0 .net "Write", 0 0, v00000000028723a0_0;  alias, 1 drivers
v00000000028f13b0_0 .array/port v00000000028f13b0, 0;
v00000000028f13b0_1 .array/port v00000000028f13b0, 1;
v00000000028f13b0_2 .array/port v00000000028f13b0, 2;
E_0000000002854bb0/0 .event edge, v00000000028f2530_0, v00000000028f13b0_0, v00000000028f13b0_1, v00000000028f13b0_2;
v00000000028f13b0_3 .array/port v00000000028f13b0, 3;
v00000000028f13b0_4 .array/port v00000000028f13b0, 4;
v00000000028f13b0_5 .array/port v00000000028f13b0, 5;
v00000000028f13b0_6 .array/port v00000000028f13b0, 6;
E_0000000002854bb0/1 .event edge, v00000000028f13b0_3, v00000000028f13b0_4, v00000000028f13b0_5, v00000000028f13b0_6;
v00000000028f13b0_7 .array/port v00000000028f13b0, 7;
v00000000028f13b0_8 .array/port v00000000028f13b0, 8;
v00000000028f13b0_9 .array/port v00000000028f13b0, 9;
v00000000028f13b0_10 .array/port v00000000028f13b0, 10;
E_0000000002854bb0/2 .event edge, v00000000028f13b0_7, v00000000028f13b0_8, v00000000028f13b0_9, v00000000028f13b0_10;
v00000000028f13b0_11 .array/port v00000000028f13b0, 11;
v00000000028f13b0_12 .array/port v00000000028f13b0, 12;
v00000000028f13b0_13 .array/port v00000000028f13b0, 13;
v00000000028f13b0_14 .array/port v00000000028f13b0, 14;
E_0000000002854bb0/3 .event edge, v00000000028f13b0_11, v00000000028f13b0_12, v00000000028f13b0_13, v00000000028f13b0_14;
v00000000028f13b0_15 .array/port v00000000028f13b0, 15;
v00000000028f13b0_16 .array/port v00000000028f13b0, 16;
v00000000028f13b0_17 .array/port v00000000028f13b0, 17;
v00000000028f13b0_18 .array/port v00000000028f13b0, 18;
E_0000000002854bb0/4 .event edge, v00000000028f13b0_15, v00000000028f13b0_16, v00000000028f13b0_17, v00000000028f13b0_18;
v00000000028f13b0_19 .array/port v00000000028f13b0, 19;
v00000000028f13b0_20 .array/port v00000000028f13b0, 20;
v00000000028f13b0_21 .array/port v00000000028f13b0, 21;
v00000000028f13b0_22 .array/port v00000000028f13b0, 22;
E_0000000002854bb0/5 .event edge, v00000000028f13b0_19, v00000000028f13b0_20, v00000000028f13b0_21, v00000000028f13b0_22;
v00000000028f13b0_23 .array/port v00000000028f13b0, 23;
v00000000028f13b0_24 .array/port v00000000028f13b0, 24;
v00000000028f13b0_25 .array/port v00000000028f13b0, 25;
v00000000028f13b0_26 .array/port v00000000028f13b0, 26;
E_0000000002854bb0/6 .event edge, v00000000028f13b0_23, v00000000028f13b0_24, v00000000028f13b0_25, v00000000028f13b0_26;
v00000000028f13b0_27 .array/port v00000000028f13b0, 27;
v00000000028f13b0_28 .array/port v00000000028f13b0, 28;
v00000000028f13b0_29 .array/port v00000000028f13b0, 29;
v00000000028f13b0_30 .array/port v00000000028f13b0, 30;
E_0000000002854bb0/7 .event edge, v00000000028f13b0_27, v00000000028f13b0_28, v00000000028f13b0_29, v00000000028f13b0_30;
v00000000028f13b0_31 .array/port v00000000028f13b0, 31;
E_0000000002854bb0/8 .event edge, v00000000028f13b0_31, v00000000028f1810_0;
E_0000000002854bb0 .event/or E_0000000002854bb0/0, E_0000000002854bb0/1, E_0000000002854bb0/2, E_0000000002854bb0/3, E_0000000002854bb0/4, E_0000000002854bb0/5, E_0000000002854bb0/6, E_0000000002854bb0/7, E_0000000002854bb0/8;
S_00000000026fcfa0 .scope module, "Register_Mux" "mux4" 3 73, 4 13 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000028f1bd0_0 .net "one", 4 0, L_000000000290ea20;  1 drivers
v00000000028f28f0_0 .var "result", 4 0;
v00000000028f2ad0_0 .net "s", 0 0, v00000000028404d0_0;  alias, 1 drivers
v00000000028f0cd0_0 .net "zero", 4 0, L_000000000290e7a0;  1 drivers
E_0000000002855330 .event edge, v00000000028404d0_0, v00000000028f0cd0_0, v00000000028f1bd0_0;
S_00000000026fd120 .scope module, "addFour" "addplus4" 3 93, 7 3 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000290f208 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028f0d70_0 .net/2u *"_s0", 31 0, L_000000000290f208;  1 drivers
v00000000028f0eb0_0 .net "pc", 31 0, v00000000028f23f0_0;  alias, 1 drivers
v00000000028f0f50_0 .net "result", 31 0, L_000000000290dda0;  alias, 1 drivers
L_000000000290dda0 .arith/sum 32, v00000000028f23f0_0, L_000000000290f208;
S_00000000026f05b0 .scope module, "adder" "adder" 3 94, 7 8 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000028f0ff0_0 .net "entry0", 31 0, v00000000028f43e0_0;  alias, 1 drivers
v00000000028f1130_0 .net "entry1", 31 0, L_000000000290dda0;  alias, 1 drivers
v00000000028f18b0_0 .var "result", 31 0;
E_00000000028556b0 .event edge, v00000000028f0ff0_0, v0000000002872e40_0;
S_00000000026f0730 .scope module, "alu" "ALU" 3 83, 8 1 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v00000000028f14f0_0 .var "Result", 31 0;
v00000000028f1630_0 .net "a", 31 0, v00000000028f1d10_0;  alias, 1 drivers
v00000000028f16d0_0 .net "aluCode", 2 0, v00000000028724e0_0;  alias, 1 drivers
v00000000028f1770_0 .net "b", 31 0, v0000000002873200_0;  alias, 1 drivers
v00000000028f1950_0 .var/i "counter", 31 0;
v00000000028f19f0_0 .var/i "index", 31 0;
v00000000028f3c60_0 .net "operation", 5 0, L_000000000290dee0;  1 drivers
v00000000028f4520_0 .var "tempVar", 31 0;
v00000000028f45c0_0 .var/i "var", 31 0;
v00000000028f4d40_0 .var "zeroFlag", 0 0;
E_00000000028559f0 .event edge, v00000000028f3c60_0, v0000000002873200_0, v00000000028f1d10_0;
S_00000000027505b0 .scope module, "ram" "RAM" 3 86, 9 1 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000027dc480 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000027dc4b8 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000027dc4f0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v00000000028f4c00_0 .net "address", 31 0, v00000000028f14f0_0;  alias, 1 drivers
v00000000028f33a0_0 .net "clk", 0 0, v00000000028f7cc0_0;  alias, 1 drivers
v00000000028f4660_0 .net "dataIn", 31 0, v00000000028f1db0_0;  alias, 1 drivers
v00000000028f3440 .array "mem", 31 0, 31 0;
v00000000028f4a20_0 .var "output_destination", 31 0;
v00000000028f3300_0 .net "read", 0 0, v0000000002873fc0_0;  alias, 1 drivers
v00000000028f3f80_0 .net "write", 0 0, v00000000028721c0_0;  alias, 1 drivers
S_00000000028f5d70 .scope module, "shftJump" "shftLeft28" 3 91, 7 20 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000028f4020_0 .net "in", 25 0, L_000000000290ee80;  1 drivers
v00000000028f4700_0 .var "result", 27 0;
E_00000000028553f0 .event edge, v00000000028f4020_0;
S_00000000028f5770 .scope module, "shftLeft" "shftLeft" 3 92, 7 42 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000028f3d00_0 .net "in", 31 0, v00000000028f48e0_0;  alias, 1 drivers
v00000000028f43e0_0 .var "result", 31 0;
E_00000000028559b0 .event edge, v0000000002872a80_0;
S_00000000028f5bf0 .scope module, "signExt" "signExtender" 3 90, 7 27 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000028f40c0_0 .net "ins", 15 0, L_000000000290ec00;  1 drivers
v00000000028f48e0_0 .var "result", 31 0;
v00000000028f3260_0 .var "tempOnes", 15 0;
v00000000028f4980_0 .var "tempZero", 15 0;
v00000000028f47a0_0 .net "unSign", 0 0, v000000000283fb70_0;  alias, 1 drivers
E_0000000002854e70 .event edge, v00000000028f40c0_0;
S_00000000028f5470 .scope module, "simpleAND" "AND" 3 95, 7 14 0, S_000000000289c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000028f42a0_0 .net "Z_flag", 0 0, v00000000028f4d40_0;  alias, 1 drivers
v00000000028f4ac0_0 .net "branch", 0 0, v0000000002872260_0;  alias, 1 drivers
v00000000028f3da0_0 .var "result", 0 0;
E_0000000002855430 .event edge, v00000000028f4d40_0, v0000000002872260_0;
S_00000000027e7070 .scope module, "CPUTester2" "CPUTester2" 2 71;
 .timescale 0 0;
v000000000290bdc0_0 .var "clk", 0 0;
v000000000290c180_0 .var/i "index", 31 0;
v000000000290b960_0 .var "reset", 0 0;
S_00000000028f4ff0 .scope module, "CPU_Test1" "mipsCPUData1" 2 81, 3 1 0, S_00000000027e7070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000028fc8f0_0 .net *"_s7", 3 0, L_000000000290e200;  1 drivers
v00000000028fd4d0_0 .net "aluCode", 2 0, v00000000028f74a0_0;  1 drivers
v00000000028fdbb0_0 .net "aluMuxOut", 31 0, v00000000028f7680_0;  1 drivers
v00000000028fdc50_0 .net "aluOut", 31 0, v00000000028f9690_0;  1 drivers
v00000000028fc670_0 .net "aluSource", 0 0, v00000000028f68c0_0;  1 drivers
v00000000028fccb0_0 .net "andOut", 0 0, v00000000028fd6b0_0;  1 drivers
v00000000028fcdf0_0 .net "branch", 0 0, v00000000028f7220_0;  1 drivers
v00000000028fd070_0 .net "branchAddOut", 31 0, v00000000028f8790_0;  1 drivers
v00000000028fc210_0 .net "branchMuxOut", 31 0, v00000000028f7180_0;  1 drivers
v00000000028fce90_0 .net "clk", 0 0, v000000000290bdc0_0;  1 drivers
v00000000028fc0d0_0 .net "instruction", 31 0, L_000000000290e660;  1 drivers
v00000000028fcd50_0 .net "jump", 0 0, v00000000028f7540_0;  1 drivers
v00000000028fd750_0 .net "memRead", 0 0, v00000000028f75e0_0;  1 drivers
v00000000028fd2f0_0 .net "memWrite", 0 0, v00000000028f60a0_0;  1 drivers
v00000000028fd7f0_0 .net "mem_to_reg", 0 0, v00000000028f7e00_0;  1 drivers
v00000000028fc490_0 .net "next", 31 0, v00000000028f6c80_0;  1 drivers
v00000000028fcad0_0 .net "pcAdd4", 31 0, L_0000000002969650;  1 drivers
v00000000028fc5d0_0 .net "pcOut", 31 0, v00000000028f90f0_0;  1 drivers
v00000000028fcb70_0 .net "ramMuxOut", 31 0, v00000000028f8f10_0;  1 drivers
v00000000028fc3f0_0 .net "ramOut", 31 0, v00000000028f80b0_0;  1 drivers
v00000000028fd890_0 .net "regMuxOut", 4 0, v00000000028f9eb0_0;  1 drivers
v00000000028fd930_0 .net "regOutA", 31 0, v00000000028f8150_0;  1 drivers
v00000000028fdb10_0 .net "regOutB", 31 0, v00000000028f8fb0_0;  1 drivers
v00000000028fd390_0 .net "reg_dst", 0 0, v00000000028f72c0_0;  1 drivers
v00000000028fc350_0 .net "reg_write", 0 0, v00000000028f7860_0;  1 drivers
v00000000028fcfd0_0 .net "reset", 0 0, v000000000290b960_0;  1 drivers
v00000000028fc170_0 .net "shftLeft28Out", 27 0, v00000000028f86f0_0;  1 drivers
v00000000028fc530_0 .net "shftLeftOut", 31 0, v00000000028f83d0_0;  1 drivers
v00000000028fc7b0_0 .net "signExtOut", 31 0, v00000000028fd110_0;  1 drivers
v00000000028fc2b0_0 .net "unSign", 0 0, v00000000028f6960_0;  1 drivers
v00000000028fcf30_0 .net "zFlag", 0 0, v00000000028f9af0_0;  1 drivers
L_000000000290eb60 .part L_000000000290e660, 26, 6;
L_000000000290e520 .part L_000000000290e660, 16, 5;
L_000000000290d9e0 .part L_000000000290e660, 11, 5;
L_000000000290e200 .part L_0000000002969650, 28, 4;
L_000000000290e8e0 .concat [ 28 4 0 0], v00000000028f86f0_0, L_000000000290e200;
L_000000000290de40 .part L_000000000290e660, 21, 5;
L_000000000290e160 .part L_000000000290e660, 16, 5;
L_000000000290e2a0 .part L_000000000290e660, 0, 6;
L_000000000290e340 .part L_000000000290e660, 0, 16;
L_0000000002969150 .part L_000000000290e660, 0, 26;
S_00000000028f5170 .scope module, "ALU_Mux" "mux32" 3 74, 4 23 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028f6fa0_0 .net "one", 31 0, v00000000028fd110_0;  alias, 1 drivers
v00000000028f7680_0 .var "result", 31 0;
v00000000028f7d60_0 .net "s", 0 0, v00000000028f68c0_0;  alias, 1 drivers
v00000000028f7040_0 .net "zero", 31 0, v00000000028f8fb0_0;  alias, 1 drivers
E_00000000028587f0 .event edge, v00000000028f7d60_0, v00000000028f7040_0, v00000000028f6fa0_0;
S_00000000028f55f0 .scope module, "Branch_Mux" "mux32" 3 76, 4 23 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028f70e0_0 .net "one", 31 0, v00000000028f8790_0;  alias, 1 drivers
v00000000028f7180_0 .var "result", 31 0;
v00000000028f6780_0 .net "s", 0 0, v00000000028fd6b0_0;  alias, 1 drivers
v00000000028f7ea0_0 .net "zero", 31 0, L_0000000002969650;  alias, 1 drivers
E_0000000002858030 .event edge, v00000000028f6780_0, v00000000028f7ea0_0, v00000000028f70e0_0;
S_00000000028f58f0 .scope module, "Control_Unit" "control" 3 67, 5 1 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v00000000028f74a0_0 .var "aluCode", 2 0;
v00000000028f68c0_0 .var "alu_src", 0 0;
v00000000028f7220_0 .var "branch", 0 0;
v00000000028f6d20_0 .net "clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v00000000028f7540_0 .var "jump", 0 0;
v00000000028f75e0_0 .var "memRead", 0 0;
v00000000028f60a0_0 .var "memWrite", 0 0;
v00000000028f7e00_0 .var "mem_to_reg", 0 0;
v00000000028f6000_0 .net "opcode", 5 0, L_000000000290eb60;  1 drivers
v00000000028f72c0_0 .var "reg_dst", 0 0;
v00000000028f7860_0 .var "reg_write", 0 0;
v00000000028f7a40_0 .net "reset", 0 0, v000000000290b960_0;  alias, 1 drivers
v00000000028f6960_0 .var "unSign", 0 0;
E_0000000002858730 .event posedge, v00000000028f6d20_0;
S_00000000028f5a70 .scope module, "Instruction_Memory" "instructMemTest1" 3 64, 5 233 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v00000000028f7360_0 .net "Enable", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v00000000028f7400_0 .net "Instruction", 31 0, L_000000000290e660;  alias, 1 drivers
v00000000028f6280 .array "Mem", 511 0, 7 0;
v00000000028f6140_0 .net "PC", 31 0, v00000000028f90f0_0;  alias, 1 drivers
v00000000028f6640_0 .net *"_s0", 7 0, L_000000000290e700;  1 drivers
v00000000028f7720_0 .net *"_s10", 32 0, L_000000000290d940;  1 drivers
v00000000028f7ae0_0 .net *"_s12", 7 0, L_000000000290e840;  1 drivers
v00000000028f63c0_0 .net *"_s14", 32 0, L_000000000290eac0;  1 drivers
L_000000000290f2e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028f6dc0_0 .net *"_s17", 0 0, L_000000000290f2e0;  1 drivers
L_000000000290f328 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000028f77c0_0 .net/2u *"_s18", 32 0, L_000000000290f328;  1 drivers
v00000000028f7900_0 .net *"_s2", 7 0, L_000000000290df80;  1 drivers
v00000000028f6a00_0 .net *"_s20", 32 0, L_000000000290e020;  1 drivers
v00000000028f61e0_0 .net *"_s22", 7 0, L_000000000290dbc0;  1 drivers
v00000000028f79a0_0 .net *"_s24", 32 0, L_000000000290e5c0;  1 drivers
L_000000000290f370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028f7b80_0 .net *"_s27", 0 0, L_000000000290f370;  1 drivers
L_000000000290f3b8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000028f6aa0_0 .net/2u *"_s28", 32 0, L_000000000290f3b8;  1 drivers
v00000000028f6320_0 .net *"_s30", 32 0, L_000000000290e0c0;  1 drivers
v00000000028f6b40_0 .net *"_s4", 32 0, L_000000000290d8a0;  1 drivers
L_000000000290f250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028f6460_0 .net *"_s7", 0 0, L_000000000290f250;  1 drivers
L_000000000290f298 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000028f66e0_0 .net/2u *"_s8", 32 0, L_000000000290f298;  1 drivers
L_000000000290e700 .array/port v00000000028f6280, v00000000028f90f0_0;
L_000000000290df80 .array/port v00000000028f6280, L_000000000290d940;
L_000000000290d8a0 .concat [ 32 1 0 0], v00000000028f90f0_0, L_000000000290f250;
L_000000000290d940 .arith/sum 33, L_000000000290d8a0, L_000000000290f298;
L_000000000290e840 .array/port v00000000028f6280, L_000000000290e020;
L_000000000290eac0 .concat [ 32 1 0 0], v00000000028f90f0_0, L_000000000290f2e0;
L_000000000290e020 .arith/sum 33, L_000000000290eac0, L_000000000290f328;
L_000000000290dbc0 .array/port v00000000028f6280, L_000000000290e0c0;
L_000000000290e5c0 .concat [ 32 1 0 0], v00000000028f90f0_0, L_000000000290f370;
L_000000000290e0c0 .arith/sum 33, L_000000000290e5c0, L_000000000290f3b8;
L_000000000290e660 .concat [ 8 8 8 8], L_000000000290dbc0, L_000000000290e840, L_000000000290df80, L_000000000290e700;
S_00000000028f52f0 .scope module, "Jump_Mux" "mux32" 3 77, 4 23 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028f6820_0 .net "one", 31 0, L_000000000290e8e0;  1 drivers
v00000000028f6c80_0 .var "result", 31 0;
v00000000028f8ab0_0 .net "s", 0 0, v00000000028f7540_0;  alias, 1 drivers
v00000000028f8e70_0 .net "zero", 31 0, v00000000028f7180_0;  alias, 1 drivers
E_00000000028593b0 .event edge, v00000000028f7540_0, v00000000028f7180_0, v00000000028f6820_0;
S_00000000028fb3a0 .scope module, "Program_Counter" "ProgramCounter" 3 60, 5 332 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v00000000028f8dd0_0 .net "Clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v00000000028f9c30_0 .net "PCNext", 31 0, v00000000028f6c80_0;  alias, 1 drivers
v00000000028f90f0_0 .var "PCResult", 31 0;
v00000000028f88d0_0 .net "Reset", 0 0, v000000000290b960_0;  alias, 1 drivers
S_00000000028fada0 .scope module, "RAM_Mux" "mux32" 3 75, 4 23 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028f85b0_0 .net "one", 31 0, v00000000028f9690_0;  alias, 1 drivers
v00000000028f8f10_0 .var "result", 31 0;
v00000000028f9550_0 .net "s", 0 0, v00000000028f7e00_0;  alias, 1 drivers
v00000000028f9730_0 .net "zero", 31 0, v00000000028f80b0_0;  alias, 1 drivers
E_0000000002859430 .event edge, v00000000028f7e00_0, v00000000028f9730_0, v00000000028f85b0_0;
S_00000000028fb0a0 .scope module, "Register_File" "RegisterFile" 3 80, 6 1 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000028f8830_0 .net "A_Address", 4 0, L_000000000290de40;  1 drivers
v00000000028f8150_0 .var "A_Data", 31 0;
v00000000028f8470_0 .net "B_Address", 4 0, L_000000000290e160;  1 drivers
v00000000028f8fb0_0 .var "B_Data", 31 0;
v00000000028f8510_0 .net "C_Address", 4 0, v00000000028f9eb0_0;  alias, 1 drivers
v00000000028f9050_0 .net "C_Data", 31 0, v00000000028f8f10_0;  alias, 1 drivers
v00000000028f9cd0_0 .net "Clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v00000000028f9190 .array "Registers", 31 0, 31 0;
v00000000028f95f0_0 .net "Write", 0 0, v00000000028f7e00_0;  alias, 1 drivers
v00000000028f9190_0 .array/port v00000000028f9190, 0;
v00000000028f9190_1 .array/port v00000000028f9190, 1;
v00000000028f9190_2 .array/port v00000000028f9190, 2;
E_000000000284ccb0/0 .event edge, v00000000028f8830_0, v00000000028f9190_0, v00000000028f9190_1, v00000000028f9190_2;
v00000000028f9190_3 .array/port v00000000028f9190, 3;
v00000000028f9190_4 .array/port v00000000028f9190, 4;
v00000000028f9190_5 .array/port v00000000028f9190, 5;
v00000000028f9190_6 .array/port v00000000028f9190, 6;
E_000000000284ccb0/1 .event edge, v00000000028f9190_3, v00000000028f9190_4, v00000000028f9190_5, v00000000028f9190_6;
v00000000028f9190_7 .array/port v00000000028f9190, 7;
v00000000028f9190_8 .array/port v00000000028f9190, 8;
v00000000028f9190_9 .array/port v00000000028f9190, 9;
v00000000028f9190_10 .array/port v00000000028f9190, 10;
E_000000000284ccb0/2 .event edge, v00000000028f9190_7, v00000000028f9190_8, v00000000028f9190_9, v00000000028f9190_10;
v00000000028f9190_11 .array/port v00000000028f9190, 11;
v00000000028f9190_12 .array/port v00000000028f9190, 12;
v00000000028f9190_13 .array/port v00000000028f9190, 13;
v00000000028f9190_14 .array/port v00000000028f9190, 14;
E_000000000284ccb0/3 .event edge, v00000000028f9190_11, v00000000028f9190_12, v00000000028f9190_13, v00000000028f9190_14;
v00000000028f9190_15 .array/port v00000000028f9190, 15;
v00000000028f9190_16 .array/port v00000000028f9190, 16;
v00000000028f9190_17 .array/port v00000000028f9190, 17;
v00000000028f9190_18 .array/port v00000000028f9190, 18;
E_000000000284ccb0/4 .event edge, v00000000028f9190_15, v00000000028f9190_16, v00000000028f9190_17, v00000000028f9190_18;
v00000000028f9190_19 .array/port v00000000028f9190, 19;
v00000000028f9190_20 .array/port v00000000028f9190, 20;
v00000000028f9190_21 .array/port v00000000028f9190, 21;
v00000000028f9190_22 .array/port v00000000028f9190, 22;
E_000000000284ccb0/5 .event edge, v00000000028f9190_19, v00000000028f9190_20, v00000000028f9190_21, v00000000028f9190_22;
v00000000028f9190_23 .array/port v00000000028f9190, 23;
v00000000028f9190_24 .array/port v00000000028f9190, 24;
v00000000028f9190_25 .array/port v00000000028f9190, 25;
v00000000028f9190_26 .array/port v00000000028f9190, 26;
E_000000000284ccb0/6 .event edge, v00000000028f9190_23, v00000000028f9190_24, v00000000028f9190_25, v00000000028f9190_26;
v00000000028f9190_27 .array/port v00000000028f9190, 27;
v00000000028f9190_28 .array/port v00000000028f9190, 28;
v00000000028f9190_29 .array/port v00000000028f9190, 29;
v00000000028f9190_30 .array/port v00000000028f9190, 30;
E_000000000284ccb0/7 .event edge, v00000000028f9190_27, v00000000028f9190_28, v00000000028f9190_29, v00000000028f9190_30;
v00000000028f9190_31 .array/port v00000000028f9190, 31;
E_000000000284ccb0/8 .event edge, v00000000028f9190_31, v00000000028f8470_0;
E_000000000284ccb0 .event/or E_000000000284ccb0/0, E_000000000284ccb0/1, E_000000000284ccb0/2, E_000000000284ccb0/3, E_000000000284ccb0/4, E_000000000284ccb0/5, E_000000000284ccb0/6, E_000000000284ccb0/7, E_000000000284ccb0/8;
S_00000000028fb820 .scope module, "Register_Mux" "mux4" 3 73, 4 13 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000028f9230_0 .net "one", 4 0, L_000000000290d9e0;  1 drivers
v00000000028f9eb0_0 .var "result", 4 0;
v00000000028f92d0_0 .net "s", 0 0, v00000000028f72c0_0;  alias, 1 drivers
v00000000028f8970_0 .net "zero", 4 0, L_000000000290e520;  1 drivers
E_000000000284beb0 .event edge, v00000000028f72c0_0, v00000000028f8970_0, v00000000028f9230_0;
S_00000000028fb520 .scope module, "addFour" "addplus4" 3 93, 7 3 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000290f400 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028f8b50_0 .net/2u *"_s0", 31 0, L_000000000290f400;  1 drivers
v00000000028f8bf0_0 .net "pc", 31 0, v00000000028f90f0_0;  alias, 1 drivers
v00000000028f9410_0 .net "result", 31 0, L_0000000002969650;  alias, 1 drivers
L_0000000002969650 .arith/sum 32, v00000000028f90f0_0, L_000000000290f400;
S_00000000028fb6a0 .scope module, "adder" "adder" 3 94, 7 8 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000028f9370_0 .net "entry0", 31 0, v00000000028f83d0_0;  alias, 1 drivers
v00000000028f94b0_0 .net "entry1", 31 0, L_0000000002969650;  alias, 1 drivers
v00000000028f8790_0 .var "result", 31 0;
E_000000000284c130 .event edge, v00000000028f9370_0, v00000000028f7ea0_0;
S_00000000028fa020 .scope module, "alu" "ALU" 3 83, 8 1 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v00000000028f9690_0 .var "Result", 31 0;
v00000000028f97d0_0 .net "a", 31 0, v00000000028f8150_0;  alias, 1 drivers
v00000000028f8a10_0 .net "aluCode", 2 0, v00000000028f74a0_0;  alias, 1 drivers
v00000000028f9870_0 .net "b", 31 0, v00000000028f7680_0;  alias, 1 drivers
v00000000028f9910_0 .var/i "counter", 31 0;
v00000000028f99b0_0 .var/i "index", 31 0;
v00000000028f9a50_0 .net "operation", 5 0, L_000000000290e2a0;  1 drivers
v00000000028f8010_0 .var "tempVar", 31 0;
v00000000028f8c90_0 .var/i "var", 31 0;
v00000000028f9af0_0 .var "zeroFlag", 0 0;
E_000000000284f330 .event edge, v00000000028f9a50_0, v00000000028f7680_0, v00000000028f8150_0;
S_00000000028fa4a0 .scope module, "ram" "RAM" 3 86, 9 1 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_000000000285f9c0 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_000000000285f9f8 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_000000000285fa30 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v00000000028f9b90_0 .net "address", 31 0, v00000000028f9690_0;  alias, 1 drivers
v00000000028f9d70_0 .net "clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v00000000028f8d30_0 .net "dataIn", 31 0, v00000000028f8fb0_0;  alias, 1 drivers
v00000000028f9e10 .array "mem", 31 0, 31 0;
v00000000028f80b0_0 .var "output_destination", 31 0;
v00000000028f8650_0 .net "read", 0 0, v00000000028f75e0_0;  alias, 1 drivers
v00000000028f81f0_0 .net "write", 0 0, v00000000028f60a0_0;  alias, 1 drivers
S_00000000028fac20 .scope module, "shftJump" "shftLeft28" 3 91, 7 20 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000028f8290_0 .net "in", 25 0, L_0000000002969150;  1 drivers
v00000000028f86f0_0 .var "result", 27 0;
E_000000000284c1b0 .event edge, v00000000028f8290_0;
S_00000000028fb9a0 .scope module, "shftLeft" "shftLeft" 3 92, 7 42 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000028f8330_0 .net "in", 31 0, v00000000028fd110_0;  alias, 1 drivers
v00000000028f83d0_0 .var "result", 31 0;
E_0000000002757500 .event edge, v00000000028f6fa0_0;
S_00000000028fb220 .scope module, "signExt" "signExtender" 3 90, 7 27 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000028fda70_0 .net "ins", 15 0, L_000000000290e340;  1 drivers
v00000000028fd110_0 .var "result", 31 0;
v00000000028fcc10_0 .var "tempOnes", 15 0;
v00000000028fd430_0 .var "tempZero", 15 0;
v00000000028fd610_0 .net "unSign", 0 0, v00000000028f6960_0;  alias, 1 drivers
E_0000000002756c00 .event edge, v00000000028fda70_0;
S_00000000028fbb20 .scope module, "simpleAND" "AND" 3 95, 7 14 0, S_00000000028f4ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000028fd570_0 .net "Z_flag", 0 0, v00000000028f9af0_0;  alias, 1 drivers
v00000000028fdd90_0 .net "branch", 0 0, v00000000028f7220_0;  alias, 1 drivers
v00000000028fd6b0_0 .var "result", 0 0;
E_0000000002756dc0 .event edge, v00000000028f9af0_0, v00000000028f7220_0;
S_00000000028fbca0 .scope module, "CPU_Test2" "mipsCPUData2" 2 82, 3 106 0, S_00000000027e7070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000028fed70_0 .net *"_s7", 3 0, L_00000000029686b0;  1 drivers
v00000000028fef50_0 .net "aluCode", 2 0, v00000000028fc030_0;  1 drivers
v00000000028feff0_0 .net "aluMuxOut", 31 0, v00000000028fd1b0_0;  1 drivers
v00000000028ff4f0_0 .net "aluOut", 31 0, v00000000028ffe50_0;  1 drivers
v00000000028ff950_0 .net "aluSource", 0 0, v00000000028fc710_0;  1 drivers
v00000000028ff270_0 .net "andOut", 0 0, v00000000028ff1d0_0;  1 drivers
v00000000029002b0_0 .net "branch", 0 0, v00000000028fca30_0;  1 drivers
v00000000028ff9f0_0 .net "branchAddOut", 31 0, v00000000028fee10_0;  1 drivers
v0000000002900710_0 .net "branchMuxOut", 31 0, v00000000028fc850_0;  1 drivers
v00000000029007b0_0 .net "clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v00000000028ff590_0 .net "instruction", 31 0, L_0000000002967210;  1 drivers
v00000000029074f0_0 .net "jump", 0 0, v00000000029014d0_0;  1 drivers
v0000000002906870_0 .net "memRead", 0 0, v0000000002901250_0;  1 drivers
v0000000002907e50_0 .net "memWrite", 0 0, v0000000002901430_0;  1 drivers
v0000000002907c70_0 .net "mem_to_reg", 0 0, v00000000029016b0_0;  1 drivers
v0000000002906eb0_0 .net "next", 31 0, v0000000002900cb0_0;  1 drivers
v0000000002906f50_0 .net "pcAdd4", 31 0, L_00000000029682f0;  1 drivers
v0000000002906c30_0 .net "pcOut", 31 0, v0000000002901390_0;  1 drivers
v0000000002907090_0 .net "ramMuxOut", 31 0, v00000000028feaf0_0;  1 drivers
v0000000002907590_0 .net "ramOut", 31 0, v00000000028ff450_0;  1 drivers
v0000000002906cd0_0 .net "regMuxOut", 4 0, v0000000002900350_0;  1 drivers
v00000000029078b0_0 .net "regOutA", 31 0, v00000000028fe690_0;  1 drivers
v00000000029073b0_0 .net "regOutB", 31 0, v00000000028ffa90_0;  1 drivers
v0000000002907810_0 .net "reg_dst", 0 0, v0000000002901750_0;  1 drivers
v0000000002907950_0 .net "reg_write", 0 0, v0000000002900d50_0;  1 drivers
v0000000002906910_0 .net "reset", 0 0, v000000000290b960_0;  alias, 1 drivers
v00000000029076d0_0 .net "shftLeft28Out", 27 0, v00000000028fe9b0_0;  1 drivers
v00000000029069b0_0 .net "shftLeftOut", 31 0, v00000000028fea50_0;  1 drivers
v0000000002907770_0 .net "signExtOut", 31 0, v00000000029005d0_0;  1 drivers
v0000000002906ff0_0 .net "unSign", 0 0, v0000000002900a30_0;  1 drivers
v0000000002907a90_0 .net "zFlag", 0 0, v0000000002900030_0;  1 drivers
L_0000000002968110 .part L_0000000002967210, 26, 6;
L_0000000002967cb0 .part L_0000000002967210, 16, 5;
L_0000000002967350 .part L_0000000002967210, 11, 5;
L_00000000029686b0 .part L_00000000029682f0, 28, 4;
L_0000000002967d50 .concat [ 28 4 0 0], v00000000028fe9b0_0, L_00000000029686b0;
L_0000000002968390 .part L_0000000002967210, 21, 5;
L_0000000002967fd0 .part L_0000000002967210, 16, 5;
L_0000000002967670 .part L_0000000002967210, 0, 6;
L_0000000002967df0 .part L_0000000002967210, 0, 16;
L_0000000002968a70 .part L_0000000002967210, 0, 26;
S_00000000028fbe20 .scope module, "ALU_Mux" "mux32" 3 179, 4 23 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028fdcf0_0 .net "one", 31 0, v00000000029005d0_0;  alias, 1 drivers
v00000000028fd1b0_0 .var "result", 31 0;
v00000000028fd250_0 .net "s", 0 0, v00000000028fc710_0;  alias, 1 drivers
v00000000028fc990_0 .net "zero", 31 0, v00000000028ffa90_0;  alias, 1 drivers
E_0000000002757140 .event edge, v00000000028fd250_0, v00000000028fc990_0, v00000000028fdcf0_0;
S_00000000028fa1a0 .scope module, "Branch_Mux" "mux32" 3 181, 4 23 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028fd9d0_0 .net "one", 31 0, v00000000028fee10_0;  alias, 1 drivers
v00000000028fc850_0 .var "result", 31 0;
v00000000028fde30_0 .net "s", 0 0, v00000000028ff1d0_0;  alias, 1 drivers
v00000000028fded0_0 .net "zero", 31 0, L_00000000029682f0;  alias, 1 drivers
E_0000000002756640 .event edge, v00000000028fde30_0, v00000000028fded0_0, v00000000028fd9d0_0;
S_00000000028fa320 .scope module, "Control_Unit" "control" 3 172, 5 1 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v00000000028fc030_0 .var "aluCode", 2 0;
v00000000028fc710_0 .var "alu_src", 0 0;
v00000000028fca30_0 .var "branch", 0 0;
v0000000002901c50_0 .net "clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v00000000029014d0_0 .var "jump", 0 0;
v0000000002901250_0 .var "memRead", 0 0;
v0000000002901430_0 .var "memWrite", 0 0;
v00000000029016b0_0 .var "mem_to_reg", 0 0;
v0000000002901610_0 .net "opcode", 5 0, L_0000000002968110;  1 drivers
v0000000002901750_0 .var "reg_dst", 0 0;
v0000000002900d50_0 .var "reg_write", 0 0;
v0000000002900990_0 .net "reset", 0 0, v000000000290b960_0;  alias, 1 drivers
v0000000002900a30_0 .var "unSign", 0 0;
S_00000000028faf20 .scope module, "Instruction_Memory" "instructMemTest2" 3 169, 5 312 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002901a70_0 .net "Enable", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v0000000002901570_0 .net "Instruction", 31 0, L_0000000002967210;  alias, 1 drivers
v0000000002900c10 .array "Mem", 511 0, 7 0;
v0000000002900e90_0 .net "PC", 31 0, v0000000002901390_0;  alias, 1 drivers
v0000000002900df0_0 .net *"_s0", 7 0, L_0000000002967e90;  1 drivers
v0000000002901cf0_0 .net *"_s10", 32 0, L_0000000002967f30;  1 drivers
v00000000029017f0_0 .net *"_s12", 7 0, L_0000000002967c10;  1 drivers
v0000000002900850_0 .net *"_s14", 32 0, L_00000000029670d0;  1 drivers
L_000000000290f4d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002901890_0 .net *"_s17", 0 0, L_000000000290f4d8;  1 drivers
L_000000000290f520 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002900f30_0 .net/2u *"_s18", 32 0, L_000000000290f520;  1 drivers
v00000000029008f0_0 .net *"_s2", 7 0, L_0000000002967990;  1 drivers
v0000000002901930_0 .net *"_s20", 32 0, L_0000000002969790;  1 drivers
v0000000002900fd0_0 .net *"_s22", 7 0, L_0000000002968890;  1 drivers
v0000000002900ad0_0 .net *"_s24", 32 0, L_0000000002968ed0;  1 drivers
L_000000000290f568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002901e30_0 .net *"_s27", 0 0, L_000000000290f568;  1 drivers
L_000000000290f5b0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000029019d0_0 .net/2u *"_s28", 32 0, L_000000000290f5b0;  1 drivers
v0000000002901bb0_0 .net *"_s30", 32 0, L_0000000002967a30;  1 drivers
v0000000002901070_0 .net *"_s4", 32 0, L_00000000029693d0;  1 drivers
L_000000000290f448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002900b70_0 .net *"_s7", 0 0, L_000000000290f448;  1 drivers
L_000000000290f490 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002901d90_0 .net/2u *"_s8", 32 0, L_000000000290f490;  1 drivers
L_0000000002967e90 .array/port v0000000002900c10, v0000000002901390_0;
L_0000000002967990 .array/port v0000000002900c10, L_0000000002967f30;
L_00000000029693d0 .concat [ 32 1 0 0], v0000000002901390_0, L_000000000290f448;
L_0000000002967f30 .arith/sum 33, L_00000000029693d0, L_000000000290f490;
L_0000000002967c10 .array/port v0000000002900c10, L_0000000002969790;
L_00000000029670d0 .concat [ 32 1 0 0], v0000000002901390_0, L_000000000290f4d8;
L_0000000002969790 .arith/sum 33, L_00000000029670d0, L_000000000290f520;
L_0000000002968890 .array/port v0000000002900c10, L_0000000002967a30;
L_0000000002968ed0 .concat [ 32 1 0 0], v0000000002901390_0, L_000000000290f568;
L_0000000002967a30 .arith/sum 33, L_0000000002968ed0, L_000000000290f5b0;
L_0000000002967210 .concat [ 8 8 8 8], L_0000000002968890, L_0000000002967c10, L_0000000002967990, L_0000000002967e90;
S_00000000028fa620 .scope module, "Jump_Mux" "mux32" 3 182, 4 23 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002901b10_0 .net "one", 31 0, L_0000000002967d50;  1 drivers
v0000000002900cb0_0 .var "result", 31 0;
v0000000002901ed0_0 .net "s", 0 0, v00000000029014d0_0;  alias, 1 drivers
v0000000002901110_0 .net "zero", 31 0, v00000000028fc850_0;  alias, 1 drivers
E_0000000002756740 .event edge, v00000000029014d0_0, v00000000028fc850_0, v0000000002901b10_0;
S_00000000028fa7a0 .scope module, "Program_Counter" "ProgramCounter" 3 165, 5 332 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v00000000029011b0_0 .net "Clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v00000000029012f0_0 .net "PCNext", 31 0, v0000000002900cb0_0;  alias, 1 drivers
v0000000002901390_0 .var "PCResult", 31 0;
v00000000028ffbd0_0 .net "Reset", 0 0, v000000000290b960_0;  alias, 1 drivers
S_00000000028fa920 .scope module, "RAM_Mux" "mux32" 3 180, 4 23 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028fe190_0 .net "one", 31 0, v00000000028ffe50_0;  alias, 1 drivers
v00000000028feaf0_0 .var "result", 31 0;
v00000000028fe230_0 .net "s", 0 0, v00000000029016b0_0;  alias, 1 drivers
v00000000028ffb30_0 .net "zero", 31 0, v00000000028ff450_0;  alias, 1 drivers
E_00000000027567c0 .event edge, v00000000029016b0_0, v00000000028ffb30_0, v00000000028fe190_0;
S_00000000028faaa0 .scope module, "Register_File" "RegisterFile" 3 185, 6 1 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002900530_0 .net "A_Address", 4 0, L_0000000002968390;  1 drivers
v00000000028fe690_0 .var "A_Data", 31 0;
v00000000028ff090_0 .net "B_Address", 4 0, L_0000000002967fd0;  1 drivers
v00000000028ffa90_0 .var "B_Data", 31 0;
v00000000028fe5f0_0 .net "C_Address", 4 0, v0000000002900350_0;  alias, 1 drivers
v0000000002900210_0 .net "C_Data", 31 0, v00000000028feaf0_0;  alias, 1 drivers
v00000000028fe410_0 .net "Clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v00000000028ffc70 .array "Registers", 31 0, 31 0;
v00000000028fe870_0 .net "Write", 0 0, v00000000029016b0_0;  alias, 1 drivers
v00000000028ffc70_0 .array/port v00000000028ffc70, 0;
v00000000028ffc70_1 .array/port v00000000028ffc70, 1;
v00000000028ffc70_2 .array/port v00000000028ffc70, 2;
E_0000000002756900/0 .event edge, v0000000002900530_0, v00000000028ffc70_0, v00000000028ffc70_1, v00000000028ffc70_2;
v00000000028ffc70_3 .array/port v00000000028ffc70, 3;
v00000000028ffc70_4 .array/port v00000000028ffc70, 4;
v00000000028ffc70_5 .array/port v00000000028ffc70, 5;
v00000000028ffc70_6 .array/port v00000000028ffc70, 6;
E_0000000002756900/1 .event edge, v00000000028ffc70_3, v00000000028ffc70_4, v00000000028ffc70_5, v00000000028ffc70_6;
v00000000028ffc70_7 .array/port v00000000028ffc70, 7;
v00000000028ffc70_8 .array/port v00000000028ffc70, 8;
v00000000028ffc70_9 .array/port v00000000028ffc70, 9;
v00000000028ffc70_10 .array/port v00000000028ffc70, 10;
E_0000000002756900/2 .event edge, v00000000028ffc70_7, v00000000028ffc70_8, v00000000028ffc70_9, v00000000028ffc70_10;
v00000000028ffc70_11 .array/port v00000000028ffc70, 11;
v00000000028ffc70_12 .array/port v00000000028ffc70, 12;
v00000000028ffc70_13 .array/port v00000000028ffc70, 13;
v00000000028ffc70_14 .array/port v00000000028ffc70, 14;
E_0000000002756900/3 .event edge, v00000000028ffc70_11, v00000000028ffc70_12, v00000000028ffc70_13, v00000000028ffc70_14;
v00000000028ffc70_15 .array/port v00000000028ffc70, 15;
v00000000028ffc70_16 .array/port v00000000028ffc70, 16;
v00000000028ffc70_17 .array/port v00000000028ffc70, 17;
v00000000028ffc70_18 .array/port v00000000028ffc70, 18;
E_0000000002756900/4 .event edge, v00000000028ffc70_15, v00000000028ffc70_16, v00000000028ffc70_17, v00000000028ffc70_18;
v00000000028ffc70_19 .array/port v00000000028ffc70, 19;
v00000000028ffc70_20 .array/port v00000000028ffc70, 20;
v00000000028ffc70_21 .array/port v00000000028ffc70, 21;
v00000000028ffc70_22 .array/port v00000000028ffc70, 22;
E_0000000002756900/5 .event edge, v00000000028ffc70_19, v00000000028ffc70_20, v00000000028ffc70_21, v00000000028ffc70_22;
v00000000028ffc70_23 .array/port v00000000028ffc70, 23;
v00000000028ffc70_24 .array/port v00000000028ffc70, 24;
v00000000028ffc70_25 .array/port v00000000028ffc70, 25;
v00000000028ffc70_26 .array/port v00000000028ffc70, 26;
E_0000000002756900/6 .event edge, v00000000028ffc70_23, v00000000028ffc70_24, v00000000028ffc70_25, v00000000028ffc70_26;
v00000000028ffc70_27 .array/port v00000000028ffc70, 27;
v00000000028ffc70_28 .array/port v00000000028ffc70, 28;
v00000000028ffc70_29 .array/port v00000000028ffc70, 29;
v00000000028ffc70_30 .array/port v00000000028ffc70, 30;
E_0000000002756900/7 .event edge, v00000000028ffc70_27, v00000000028ffc70_28, v00000000028ffc70_29, v00000000028ffc70_30;
v00000000028ffc70_31 .array/port v00000000028ffc70, 31;
E_0000000002756900/8 .event edge, v00000000028ffc70_31, v00000000028ff090_0;
E_0000000002756900 .event/or E_0000000002756900/0, E_0000000002756900/1, E_0000000002756900/2, E_0000000002756900/3, E_0000000002756900/4, E_0000000002756900/5, E_0000000002756900/6, E_0000000002756900/7, E_0000000002756900/8;
S_00000000029030d0 .scope module, "Register_Mux" "mux4" 3 178, 4 13 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000028ffd10_0 .net "one", 4 0, L_0000000002967350;  1 drivers
v0000000002900350_0 .var "result", 4 0;
v00000000028ffdb0_0 .net "s", 0 0, v0000000002901750_0;  alias, 1 drivers
v00000000028fe370_0 .net "zero", 4 0, L_0000000002967cb0;  1 drivers
E_0000000002757640 .event edge, v0000000002901750_0, v00000000028fe370_0, v00000000028ffd10_0;
S_00000000029024d0 .scope module, "addFour" "addplus4" 3 198, 7 3 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000290f5f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028ffef0_0 .net/2u *"_s0", 31 0, L_000000000290f5f8;  1 drivers
v00000000028fe910_0 .net "pc", 31 0, v0000000002901390_0;  alias, 1 drivers
v00000000028fe730_0 .net "result", 31 0, L_00000000029682f0;  alias, 1 drivers
L_00000000029682f0 .arith/sum 32, v0000000002901390_0, L_000000000290f5f8;
S_00000000029021d0 .scope module, "adder" "adder" 3 199, 7 8 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000028ff130_0 .net "entry0", 31 0, v00000000028fea50_0;  alias, 1 drivers
v00000000028ff810_0 .net "entry1", 31 0, L_00000000029682f0;  alias, 1 drivers
v00000000028fee10_0 .var "result", 31 0;
E_00000000027577c0 .event edge, v00000000028ff130_0, v00000000028fded0_0;
S_0000000002902dd0 .scope module, "alu" "ALU" 3 188, 8 1 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v00000000028ffe50_0 .var "Result", 31 0;
v00000000028fe4b0_0 .net "a", 31 0, v00000000028fe690_0;  alias, 1 drivers
v00000000028ff630_0 .net "aluCode", 2 0, v00000000028fc030_0;  alias, 1 drivers
v00000000029003f0_0 .net "b", 31 0, v00000000028fd1b0_0;  alias, 1 drivers
v00000000028feb90_0 .var/i "counter", 31 0;
v00000000028fe2d0_0 .var/i "index", 31 0;
v00000000028fff90_0 .net "operation", 5 0, L_0000000002967670;  1 drivers
v00000000028fe050_0 .var "tempVar", 31 0;
v00000000028fec30_0 .var/i "var", 31 0;
v0000000002900030_0 .var "zeroFlag", 0 0;
E_0000000002758380 .event edge, v00000000028fff90_0, v00000000028fd1b0_0, v00000000028fe690_0;
S_0000000002902650 .scope module, "ram" "RAM" 3 191, 9 1 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_000000000272e2d0 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_000000000272e308 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_000000000272e340 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v00000000028ff8b0_0 .net "address", 31 0, v00000000028ffe50_0;  alias, 1 drivers
v00000000028ff3b0_0 .net "clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v00000000028fe0f0_0 .net "dataIn", 31 0, v00000000028ffa90_0;  alias, 1 drivers
v00000000029000d0 .array "mem", 31 0, 31 0;
v00000000028ff450_0 .var "output_destination", 31 0;
v00000000028feeb0_0 .net "read", 0 0, v0000000002901250_0;  alias, 1 drivers
v0000000002900170_0 .net "write", 0 0, v0000000002901430_0;  alias, 1 drivers
S_00000000029027d0 .scope module, "shftJump" "shftLeft28" 3 196, 7 20 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002900490_0 .net "in", 25 0, L_0000000002968a70;  1 drivers
v00000000028fe9b0_0 .var "result", 27 0;
E_0000000002758440 .event edge, v0000000002900490_0;
S_0000000002902950 .scope module, "shftLeft" "shftLeft" 3 197, 7 42 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000028ff6d0_0 .net "in", 31 0, v00000000029005d0_0;  alias, 1 drivers
v00000000028fea50_0 .var "result", 31 0;
E_0000000002757940 .event edge, v00000000028fdcf0_0;
S_0000000002903cd0 .scope module, "signExt" "signExtender" 3 195, 7 27 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000028fe550_0 .net "ins", 15 0, L_0000000002967df0;  1 drivers
v00000000029005d0_0 .var "result", 31 0;
v00000000028ff310_0 .var "tempOnes", 15 0;
v00000000028fe7d0_0 .var "tempZero", 15 0;
v0000000002900670_0 .net "unSign", 0 0, v0000000002900a30_0;  alias, 1 drivers
E_0000000002758540 .event edge, v00000000028fe550_0;
S_0000000002902f50 .scope module, "simpleAND" "AND" 3 200, 7 14 0, S_00000000028fbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000028ff770_0 .net "Z_flag", 0 0, v0000000002900030_0;  alias, 1 drivers
v00000000028fecd0_0 .net "branch", 0 0, v00000000028fca30_0;  alias, 1 drivers
v00000000028ff1d0_0 .var "result", 0 0;
E_0000000002757c00 .event edge, v0000000002900030_0, v00000000028fca30_0;
S_0000000002903550 .scope module, "CPU_Test3" "mipsCPUData3" 2 83, 3 211 0, S_00000000027e7070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000290cf40_0 .net *"_s7", 3 0, L_00000000029684d0;  1 drivers
v000000000290b5a0_0 .net "aluCode", 2 0, v0000000002907db0_0;  1 drivers
v000000000290c720_0 .net "aluMuxOut", 31 0, v0000000002906b90_0;  1 drivers
v000000000290d440_0 .net "aluOut", 31 0, v0000000002906410_0;  1 drivers
v000000000290b640_0 .net "aluSource", 0 0, v0000000002907450_0;  1 drivers
v000000000290baa0_0 .net "andOut", 0 0, v000000000290c360_0;  1 drivers
v000000000290c220_0 .net "branch", 0 0, v0000000002906af0_0;  1 drivers
v000000000290b0a0_0 .net "branchAddOut", 31 0, v0000000002906190_0;  1 drivers
v000000000290d300_0 .net "branchMuxOut", 31 0, v0000000002907ef0_0;  1 drivers
v000000000290bfa0_0 .net "clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v000000000290d3a0_0 .net "instruction", 31 0, L_0000000002968070;  1 drivers
v000000000290b140_0 .net "jump", 0 0, v0000000002907130_0;  1 drivers
v000000000290c400_0 .net "memRead", 0 0, v0000000002906e10_0;  1 drivers
v000000000290cb80_0 .net "memWrite", 0 0, v00000000029071d0_0;  1 drivers
v000000000290c7c0_0 .net "mem_to_reg", 0 0, v0000000002907270_0;  1 drivers
v000000000290d6c0_0 .net "next", 31 0, v0000000002904c50_0;  1 drivers
v000000000290c9a0_0 .net "pcAdd4", 31 0, L_0000000002968570;  1 drivers
v000000000290c0e0_0 .net "pcOut", 31 0, v0000000002904250_0;  1 drivers
v000000000290c4a0_0 .net "ramMuxOut", 31 0, v0000000002904d90_0;  1 drivers
v000000000290bd20_0 .net "ramOut", 31 0, v000000000290bb40_0;  1 drivers
v000000000290b1e0_0 .net "regMuxOut", 4 0, v0000000002904070_0;  1 drivers
v000000000290b280_0 .net "regOutA", 31 0, v0000000002904390_0;  1 drivers
v000000000290ce00_0 .net "regOutB", 31 0, v0000000002904930_0;  1 drivers
v000000000290b6e0_0 .net "reg_dst", 0 0, v0000000002905bf0_0;  1 drivers
v000000000290b8c0_0 .net "reg_write", 0 0, v0000000002905290_0;  1 drivers
v000000000290c860_0 .net "reset", 0 0, v000000000290b960_0;  alias, 1 drivers
v000000000290cae0_0 .net "shftLeft28Out", 27 0, v000000000290b500_0;  1 drivers
v000000000290c2c0_0 .net "shftLeftOut", 31 0, v000000000290b3c0_0;  1 drivers
v000000000290cfe0_0 .net "signExtOut", 31 0, v000000000290d760_0;  1 drivers
v000000000290c900_0 .net "unSign", 0 0, v0000000002905d30_0;  1 drivers
v000000000290b780_0 .net "zFlag", 0 0, v000000000290d800_0;  1 drivers
L_0000000002969510 .part L_0000000002968070, 26, 6;
L_0000000002968c50 .part L_0000000002968070, 16, 5;
L_0000000002969830 .part L_0000000002968070, 11, 5;
L_00000000029684d0 .part L_0000000002968570, 28, 4;
L_00000000029672b0 .concat [ 28 4 0 0], v000000000290b500_0, L_00000000029684d0;
L_0000000002968430 .part L_0000000002968070, 21, 5;
L_0000000002967490 .part L_0000000002968070, 16, 5;
L_0000000002968cf0 .part L_0000000002968070, 0, 6;
L_0000000002968d90 .part L_0000000002968070, 0, 16;
L_00000000029673f0 .part L_0000000002968070, 0, 26;
S_0000000002903250 .scope module, "ALU_Mux" "mux32" 3 284, 4 23 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029079f0_0 .net "one", 31 0, v000000000290d760_0;  alias, 1 drivers
v0000000002906b90_0 .var "result", 31 0;
v0000000002907b30_0 .net "s", 0 0, v0000000002907450_0;  alias, 1 drivers
v0000000002907630_0 .net "zero", 31 0, v0000000002904930_0;  alias, 1 drivers
E_0000000002757c40 .event edge, v0000000002907b30_0, v0000000002907630_0, v00000000029079f0_0;
S_00000000029036d0 .scope module, "Branch_Mux" "mux32" 3 286, 4 23 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002907bd0_0 .net "one", 31 0, v0000000002906190_0;  alias, 1 drivers
v0000000002907ef0_0 .var "result", 31 0;
v0000000002906a50_0 .net "s", 0 0, v000000000290c360_0;  alias, 1 drivers
v0000000002907d10_0 .net "zero", 31 0, L_0000000002968570;  alias, 1 drivers
E_0000000002757cc0 .event edge, v0000000002906a50_0, v0000000002907d10_0, v0000000002907bd0_0;
S_0000000002903e50 .scope module, "Control_Unit" "control" 3 277, 5 1 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002907db0_0 .var "aluCode", 2 0;
v0000000002907450_0 .var "alu_src", 0 0;
v0000000002906af0_0 .var "branch", 0 0;
v0000000002906d70_0 .net "clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v0000000002907130_0 .var "jump", 0 0;
v0000000002906e10_0 .var "memRead", 0 0;
v00000000029071d0_0 .var "memWrite", 0 0;
v0000000002907270_0 .var "mem_to_reg", 0 0;
v0000000002907310_0 .net "opcode", 5 0, L_0000000002969510;  1 drivers
v0000000002905bf0_0 .var "reg_dst", 0 0;
v0000000002905290_0 .var "reg_write", 0 0;
v00000000029046b0_0 .net "reset", 0 0, v000000000290b960_0;  alias, 1 drivers
v0000000002905d30_0 .var "unSign", 0 0;
S_00000000029033d0 .scope module, "Instruction_Memory" "instructMemTest3" 3 274, 5 322 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v00000000029065f0_0 .net "Enable", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v0000000002906230_0 .net "Instruction", 31 0, L_0000000002968070;  alias, 1 drivers
v0000000002904ed0 .array "Mem", 511 0, 7 0;
v0000000002904750_0 .net "PC", 31 0, v0000000002904250_0;  alias, 1 drivers
v00000000029053d0_0 .net *"_s0", 7 0, L_0000000002967530;  1 drivers
v0000000002905650_0 .net *"_s10", 32 0, L_0000000002968250;  1 drivers
v00000000029047f0_0 .net *"_s12", 7 0, L_0000000002967ad0;  1 drivers
v0000000002905c90_0 .net *"_s14", 32 0, L_0000000002969290;  1 drivers
L_000000000290f6d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002905470_0 .net *"_s17", 0 0, L_000000000290f6d0;  1 drivers
L_000000000290f718 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002905dd0_0 .net/2u *"_s18", 32 0, L_000000000290f718;  1 drivers
v0000000002905830_0 .net *"_s2", 7 0, L_0000000002968750;  1 drivers
v00000000029067d0_0 .net *"_s20", 32 0, L_0000000002968bb0;  1 drivers
v0000000002904b10_0 .net *"_s22", 7 0, L_00000000029689d0;  1 drivers
v0000000002905010_0 .net *"_s24", 32 0, L_00000000029681b0;  1 drivers
L_000000000290f760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002904e30_0 .net *"_s27", 0 0, L_000000000290f760;  1 drivers
L_000000000290f7a8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002904890_0 .net/2u *"_s28", 32 0, L_000000000290f7a8;  1 drivers
v0000000002904cf0_0 .net *"_s30", 32 0, L_0000000002967170;  1 drivers
v0000000002904bb0_0 .net *"_s4", 32 0, L_0000000002969470;  1 drivers
L_000000000290f640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029051f0_0 .net *"_s7", 0 0, L_000000000290f640;  1 drivers
L_000000000290f688 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002905e70_0 .net/2u *"_s8", 32 0, L_000000000290f688;  1 drivers
L_0000000002967530 .array/port v0000000002904ed0, v0000000002904250_0;
L_0000000002968750 .array/port v0000000002904ed0, L_0000000002968250;
L_0000000002969470 .concat [ 32 1 0 0], v0000000002904250_0, L_000000000290f640;
L_0000000002968250 .arith/sum 33, L_0000000002969470, L_000000000290f688;
L_0000000002967ad0 .array/port v0000000002904ed0, L_0000000002968bb0;
L_0000000002969290 .concat [ 32 1 0 0], v0000000002904250_0, L_000000000290f6d0;
L_0000000002968bb0 .arith/sum 33, L_0000000002969290, L_000000000290f718;
L_00000000029689d0 .array/port v0000000002904ed0, L_0000000002967170;
L_00000000029681b0 .concat [ 32 1 0 0], v0000000002904250_0, L_000000000290f760;
L_0000000002967170 .arith/sum 33, L_00000000029681b0, L_000000000290f7a8;
L_0000000002968070 .concat [ 8 8 8 8], L_00000000029689d0, L_0000000002967ad0, L_0000000002968750, L_0000000002967530;
S_0000000002903850 .scope module, "Jump_Mux" "mux32" 3 287, 4 23 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002906370_0 .net "one", 31 0, L_00000000029672b0;  1 drivers
v0000000002904c50_0 .var "result", 31 0;
v00000000029058d0_0 .net "s", 0 0, v0000000002907130_0;  alias, 1 drivers
v00000000029056f0_0 .net "zero", 31 0, v0000000002907ef0_0;  alias, 1 drivers
E_0000000002757ec0 .event edge, v0000000002907130_0, v0000000002907ef0_0, v0000000002906370_0;
S_0000000002902ad0 .scope module, "Program_Counter" "ProgramCounter" 3 270, 5 332 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002905330_0 .net "Clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v0000000002906690_0 .net "PCNext", 31 0, v0000000002904c50_0;  alias, 1 drivers
v0000000002904250_0 .var "PCResult", 31 0;
v0000000002904430_0 .net "Reset", 0 0, v000000000290b960_0;  alias, 1 drivers
S_00000000029039d0 .scope module, "RAM_Mux" "mux32" 3 285, 4 23 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029044d0_0 .net "one", 31 0, v0000000002906410_0;  alias, 1 drivers
v0000000002904d90_0 .var "result", 31 0;
v0000000002905790_0 .net "s", 0 0, v0000000002907270_0;  alias, 1 drivers
v0000000002904f70_0 .net "zero", 31 0, v000000000290bb40_0;  alias, 1 drivers
E_0000000002759f00 .event edge, v0000000002907270_0, v0000000002904f70_0, v00000000029044d0_0;
S_0000000002903b50 .scope module, "Register_File" "RegisterFile" 3 290, 6 1 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002905f10_0 .net "A_Address", 4 0, L_0000000002968430;  1 drivers
v0000000002904390_0 .var "A_Data", 31 0;
v00000000029050b0_0 .net "B_Address", 4 0, L_0000000002967490;  1 drivers
v0000000002904930_0 .var "B_Data", 31 0;
v00000000029041b0_0 .net "C_Address", 4 0, v0000000002904070_0;  alias, 1 drivers
v0000000002905510_0 .net "C_Data", 31 0, v0000000002904d90_0;  alias, 1 drivers
v0000000002906730_0 .net "Clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v0000000002905150 .array "Registers", 31 0, 31 0;
v0000000002905fb0_0 .net "Write", 0 0, v0000000002907270_0;  alias, 1 drivers
v0000000002905150_0 .array/port v0000000002905150, 0;
v0000000002905150_1 .array/port v0000000002905150, 1;
v0000000002905150_2 .array/port v0000000002905150, 2;
E_0000000002759640/0 .event edge, v0000000002905f10_0, v0000000002905150_0, v0000000002905150_1, v0000000002905150_2;
v0000000002905150_3 .array/port v0000000002905150, 3;
v0000000002905150_4 .array/port v0000000002905150, 4;
v0000000002905150_5 .array/port v0000000002905150, 5;
v0000000002905150_6 .array/port v0000000002905150, 6;
E_0000000002759640/1 .event edge, v0000000002905150_3, v0000000002905150_4, v0000000002905150_5, v0000000002905150_6;
v0000000002905150_7 .array/port v0000000002905150, 7;
v0000000002905150_8 .array/port v0000000002905150, 8;
v0000000002905150_9 .array/port v0000000002905150, 9;
v0000000002905150_10 .array/port v0000000002905150, 10;
E_0000000002759640/2 .event edge, v0000000002905150_7, v0000000002905150_8, v0000000002905150_9, v0000000002905150_10;
v0000000002905150_11 .array/port v0000000002905150, 11;
v0000000002905150_12 .array/port v0000000002905150, 12;
v0000000002905150_13 .array/port v0000000002905150, 13;
v0000000002905150_14 .array/port v0000000002905150, 14;
E_0000000002759640/3 .event edge, v0000000002905150_11, v0000000002905150_12, v0000000002905150_13, v0000000002905150_14;
v0000000002905150_15 .array/port v0000000002905150, 15;
v0000000002905150_16 .array/port v0000000002905150, 16;
v0000000002905150_17 .array/port v0000000002905150, 17;
v0000000002905150_18 .array/port v0000000002905150, 18;
E_0000000002759640/4 .event edge, v0000000002905150_15, v0000000002905150_16, v0000000002905150_17, v0000000002905150_18;
v0000000002905150_19 .array/port v0000000002905150, 19;
v0000000002905150_20 .array/port v0000000002905150, 20;
v0000000002905150_21 .array/port v0000000002905150, 21;
v0000000002905150_22 .array/port v0000000002905150, 22;
E_0000000002759640/5 .event edge, v0000000002905150_19, v0000000002905150_20, v0000000002905150_21, v0000000002905150_22;
v0000000002905150_23 .array/port v0000000002905150, 23;
v0000000002905150_24 .array/port v0000000002905150, 24;
v0000000002905150_25 .array/port v0000000002905150, 25;
v0000000002905150_26 .array/port v0000000002905150, 26;
E_0000000002759640/6 .event edge, v0000000002905150_23, v0000000002905150_24, v0000000002905150_25, v0000000002905150_26;
v0000000002905150_27 .array/port v0000000002905150, 27;
v0000000002905150_28 .array/port v0000000002905150, 28;
v0000000002905150_29 .array/port v0000000002905150, 29;
v0000000002905150_30 .array/port v0000000002905150, 30;
E_0000000002759640/7 .event edge, v0000000002905150_27, v0000000002905150_28, v0000000002905150_29, v0000000002905150_30;
v0000000002905150_31 .array/port v0000000002905150, 31;
E_0000000002759640/8 .event edge, v0000000002905150_31, v00000000029050b0_0;
E_0000000002759640 .event/or E_0000000002759640/0, E_0000000002759640/1, E_0000000002759640/2, E_0000000002759640/3, E_0000000002759640/4, E_0000000002759640/5, E_0000000002759640/6, E_0000000002759640/7, E_0000000002759640/8;
S_0000000002902050 .scope module, "Register_Mux" "mux4" 3 283, 4 13 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002904a70_0 .net "one", 4 0, L_0000000002969830;  1 drivers
v0000000002904070_0 .var "result", 4 0;
v00000000029055b0_0 .net "s", 0 0, v0000000002905bf0_0;  alias, 1 drivers
v0000000002905970_0 .net "zero", 4 0, L_0000000002968c50;  1 drivers
E_0000000002706bf0 .event edge, v0000000002905bf0_0, v0000000002905970_0, v0000000002904a70_0;
S_0000000002902350 .scope module, "addFour" "addplus4" 3 303, 7 3 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000290f7f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002905a10_0 .net/2u *"_s0", 31 0, L_000000000290f7f0;  1 drivers
v0000000002906050_0 .net "pc", 31 0, v0000000002904250_0;  alias, 1 drivers
v00000000029060f0_0 .net "result", 31 0, L_0000000002968570;  alias, 1 drivers
L_0000000002968570 .arith/sum 32, v0000000002904250_0, L_000000000290f7f0;
S_0000000002902c50 .scope module, "adder" "adder" 3 304, 7 8 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002905ab0_0 .net "entry0", 31 0, v000000000290b3c0_0;  alias, 1 drivers
v0000000002905b50_0 .net "entry1", 31 0, L_0000000002968570;  alias, 1 drivers
v0000000002906190_0 .var "result", 31 0;
E_0000000002706c70 .event edge, v0000000002905ab0_0, v0000000002907d10_0;
S_000000000290ad00 .scope module, "alu" "ALU" 3 293, 8 1 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002906410_0 .var "Result", 31 0;
v00000000029062d0_0 .net "a", 31 0, v0000000002904390_0;  alias, 1 drivers
v00000000029064b0_0 .net "aluCode", 2 0, v0000000002907db0_0;  alias, 1 drivers
v0000000002906550_0 .net "b", 31 0, v0000000002906b90_0;  alias, 1 drivers
v0000000002904110_0 .var/i "counter", 31 0;
v00000000029042f0_0 .var/i "index", 31 0;
v0000000002904570_0 .net "operation", 5 0, L_0000000002968cf0;  1 drivers
v0000000002904610_0 .var "tempVar", 31 0;
v00000000029049d0_0 .var/i "var", 31 0;
v000000000290d800_0 .var "zeroFlag", 0 0;
E_0000000002706e70 .event edge, v0000000002904570_0, v0000000002906b90_0, v0000000002904390_0;
S_0000000002909200 .scope module, "ram" "RAM" 3 296, 9 1 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_0000000002745b90 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_0000000002745bc8 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_0000000002745c00 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v000000000290b460_0 .net "address", 31 0, v0000000002906410_0;  alias, 1 drivers
v000000000290bbe0_0 .net "clk", 0 0, v000000000290bdc0_0;  alias, 1 drivers
v000000000290d620_0 .net "dataIn", 31 0, v0000000002904930_0;  alias, 1 drivers
v000000000290d120 .array "mem", 31 0, 31 0;
v000000000290bb40_0 .var "output_destination", 31 0;
v000000000290d260_0 .net "read", 0 0, v0000000002906e10_0;  alias, 1 drivers
v000000000290cea0_0 .net "write", 0 0, v00000000029071d0_0;  alias, 1 drivers
S_0000000002909e00 .scope module, "shftJump" "shftLeft28" 3 301, 7 20 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000290b820_0 .net "in", 25 0, L_00000000029673f0;  1 drivers
v000000000290b500_0 .var "result", 27 0;
E_00000000027074b0 .event edge, v000000000290b820_0;
S_000000000290a580 .scope module, "shftLeft" "shftLeft" 3 302, 7 42 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000290cd60_0 .net "in", 31 0, v000000000290d760_0;  alias, 1 drivers
v000000000290b3c0_0 .var "result", 31 0;
E_0000000002707930 .event edge, v00000000029079f0_0;
S_0000000002909f80 .scope module, "signExt" "signExtender" 3 300, 7 27 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000290d4e0_0 .net "ins", 15 0, L_0000000002968d90;  1 drivers
v000000000290d760_0 .var "result", 31 0;
v000000000290bc80_0 .var "tempOnes", 15 0;
v000000000290b320_0 .var "tempZero", 15 0;
v000000000290c680_0 .net "unSign", 0 0, v0000000002905d30_0;  alias, 1 drivers
E_0000000002706a30 .event edge, v000000000290d4e0_0;
S_000000000290a700 .scope module, "simpleAND" "AND" 3 305, 7 14 0, S_0000000002903550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v000000000290bf00_0 .net "Z_flag", 0 0, v000000000290d800_0;  alias, 1 drivers
v000000000290d580_0 .net "branch", 0 0, v0000000002906af0_0;  alias, 1 drivers
v000000000290c360_0 .var "result", 0 0;
E_0000000002706cb0 .event edge, v000000000290d800_0, v0000000002906af0_0;
S_00000000027e2a50 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o00000000028a8cb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000290cc20_0 .net "one", 4 0, o00000000028a8cb8;  0 drivers
v000000000290be60_0 .var "result", 4 0;
o00000000028a8d18 .functor BUFZ 2, C4<zz>; HiZ drive
v000000000290ccc0_0 .net "s", 1 0, o00000000028a8d18;  0 drivers
o00000000028a8d48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000290d080_0 .net "two", 4 0, o00000000028a8d48;  0 drivers
o00000000028a8d78 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000290d1c0_0 .net "zero", 4 0, o00000000028a8d78;  0 drivers
E_0000000002706fb0 .event edge, v000000000290ccc0_0, v000000000290d1c0_0, v000000000290cc20_0, v000000000290d080_0;
    .scope S_00000000028f2c90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028f23f0_0, 0;
    %end;
    .thread T_0;
    .scope S_00000000028f2c90;
T_1 ;
    %wait E_0000000002851c30;
    %load/vec4 v00000000028f1450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028f23f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000028f2210_0;
    %assign/vec4 v00000000028f23f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000275a5e0;
T_2 ;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 253, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002801c30, 0, 4;
    %end;
    .thread T_2;
    .scope S_000000000285ec20;
T_3 ;
    %wait E_0000000002851c30;
    %load/vec4 v0000000002841510_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 20 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002872440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 35 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 48 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 62 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 75 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 88 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 101 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 115 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 128 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 142 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 156 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 170 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 184 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 198 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028404d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028413d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002873b60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028724e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028721c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028723a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002873de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002872260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283fb70_0, 0, 1;
    %vpi_call 5 212 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000026fcfa0;
T_4 ;
    %wait E_0000000002855330;
    %load/vec4 v00000000028f2ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000000028f0cd0_0;
    %store/vec4 v00000000028f28f0_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028f1bd0_0;
    %store/vec4 v00000000028f28f0_0, 0, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002809340;
T_5 ;
    %wait E_0000000002850870;
    %load/vec4 v00000000028735c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000000002872c60_0;
    %store/vec4 v0000000002873200_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002872a80_0;
    %store/vec4 v0000000002873200_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000028f2e10;
T_6 ;
    %wait E_0000000002854030;
    %load/vec4 v00000000028f0e10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000028f2a30_0;
    %store/vec4 v00000000028f2490_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000028f2350_0;
    %store/vec4 v00000000028f2490_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000287fd70;
T_7 ;
    %wait E_00000000028519f0;
    %load/vec4 v0000000002873a20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000000002872e40_0;
    %store/vec4 v00000000028733e0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000002873340_0;
    %store/vec4 v00000000028733e0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000275a760;
T_8 ;
    %wait E_00000000028547b0;
    %load/vec4 v00000000028f1090_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000000028f1590_0;
    %store/vec4 v00000000028f1310_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000028f20d0_0;
    %store/vec4 v00000000028f1310_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000002706510;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0000000002706510;
T_10 ;
    %wait E_0000000002851c30;
    %load/vec4 v00000000028f27b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028f25d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000028f2670_0;
    %load/vec4 v00000000028f25d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f13b0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000002706510;
T_11 ;
    %wait E_0000000002854bb0;
    %load/vec4 v00000000028f2530_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028f13b0, 4;
    %assign/vec4 v00000000028f1d10_0, 0;
    %load/vec4 v00000000028f1810_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028f13b0, 4;
    %assign/vec4 v00000000028f1db0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000026f0730;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f1950_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_00000000026f0730;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f45c0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000000026f0730;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f4d40_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000026f0730;
T_15 ;
    %wait E_00000000028559f0;
    %load/vec4 v00000000028f16d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f4d40_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f4d40_0, 0, 1;
T_15.9 ;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %load/vec4 v00000000028f14f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v00000000028f4d40_0, 0, 1;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v00000000028f1770_0;
    %load/vec4 v00000000028f1630_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %load/vec4 v00000000028f14f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %store/vec4 v00000000028f4d40_0, 0, 1;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v00000000028f3c60_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_15.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028f19f0_0, 0, 32;
T_15.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028f19f0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.21, 5;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f19f0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f45c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028f19f0_0, 0, 32;
T_15.22 ;
    %load/vec4 v00000000028f45c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v00000000028f1950_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f1950_0, 0, 32;
T_15.24 ;
    %load/vec4 v00000000028f19f0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028f19f0_0, 0, 32;
    %jmp T_15.20;
T_15.21 ;
    %load/vec4 v00000000028f1950_0;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v00000000028f3c60_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_15.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028f19f0_0, 0, 32;
T_15.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028f19f0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.29, 5;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f19f0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f45c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028f19f0_0, 0, 32;
T_15.30 ;
    %load/vec4 v00000000028f45c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.32, 4;
    %load/vec4 v00000000028f1950_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f1950_0, 0, 32;
T_15.32 ;
    %load/vec4 v00000000028f19f0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028f19f0_0, 0, 32;
    %jmp T_15.28;
T_15.29 ;
    %load/vec4 v00000000028f1950_0;
    %store/vec4 v00000000028f14f0_0, 0, 32;
T_15.26 ;
T_15.19 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %add;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %add;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v00000000028f3c60_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_15.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.52, 6;
    %jmp T_15.53;
T_15.34 ;
    %load/vec4 v00000000028f1770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.54, 4;
    %load/vec4 v00000000028f1630_0;
    %store/vec4 v00000000028f14f0_0, 0, 32;
T_15.54 ;
    %jmp T_15.53;
T_15.35 ;
    %load/vec4 v00000000028f1770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.56, 4;
    %load/vec4 v00000000028f1630_0;
    %store/vec4 v00000000028f14f0_0, 0, 32;
T_15.56 ;
    %jmp T_15.53;
T_15.36 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %and;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.37 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %or;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.38 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %xor;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.39 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %or;
    %inv;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.40 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %add;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.41 ;
    %jmp T_15.53;
T_15.42 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %add;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %load/vec4 v00000000028f14f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.59, 8;
T_15.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.59, 8;
 ; End of false expr.
    %blend;
T_15.59;
    %store/vec4 v00000000028f4d40_0, 0, 1;
    %jmp T_15.53;
T_15.43 ;
    %load/vec4 v00000000028f1770_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f4520_0, 0, 32;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f4520_0;
    %add;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %load/vec4 v00000000028f14f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.61, 8;
T_15.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.61, 8;
 ; End of false expr.
    %blend;
T_15.61;
    %store/vec4 v00000000028f4d40_0, 0, 1;
    %jmp T_15.53;
T_15.44 ;
    %load/vec4 v00000000028f1770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.45 ;
    %load/vec4 v00000000028f1770_0;
    %ix/getv 4, v00000000028f1630_0;
    %shiftl 4;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.46 ;
    %load/vec4 v00000000028f1770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.47 ;
    %load/vec4 v00000000028f1770_0;
    %ix/getv 4, v00000000028f1630_0;
    %shiftr 4;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.48 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.63;
T_15.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f14f0_0, 0, 32;
T_15.63 ;
    %jmp T_15.53;
T_15.49 ;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f1770_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.65;
T_15.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f14f0_0, 0, 32;
T_15.65 ;
    %jmp T_15.53;
T_15.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028f19f0_0, 0, 32;
T_15.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028f19f0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.67, 5;
    %load/vec4 v00000000028f1630_0;
    %load/vec4 v00000000028f19f0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f45c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028f19f0_0, 0, 32;
T_15.68 ;
    %load/vec4 v00000000028f45c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.70, 4;
    %load/vec4 v00000000028f1950_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f1950_0, 0, 32;
T_15.70 ;
    %load/vec4 v00000000028f19f0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028f19f0_0, 0, 32;
    %jmp T_15.66;
T_15.67 ;
    %load/vec4 v00000000028f1950_0;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.51 ;
    %load/vec4 v00000000028f1630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.52 ;
    %load/vec4 v00000000028f1630_0;
    %ix/getv 4, v00000000028f1770_0;
    %shiftr 4;
    %store/vec4 v00000000028f14f0_0, 0, 32;
    %jmp T_15.53;
T_15.53 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000027505b0;
T_16 ;
    %wait E_0000000002851c30;
    %load/vec4 v00000000028f3300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 4, v00000000028f4c00_0;
    %load/vec4a v00000000028f3440, 4;
    %assign/vec4 v00000000028f4a20_0, 0;
T_16.0 ;
    %load/vec4 v00000000028f3f80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v00000000028f4660_0;
    %ix/getv 3, v00000000028f4c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f3440, 0, 4;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000028f5bf0;
T_17 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000028f3260_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_00000000028f5bf0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000028f4980_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_00000000028f5bf0;
T_19 ;
    %wait E_0000000002854e70;
    %load/vec4 v00000000028f40c0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000028f47a0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000000028f4980_0;
    %load/vec4 v00000000028f40c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028f48e0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000028f3260_0;
    %load/vec4 v00000000028f40c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028f48e0_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000028f5d70;
T_20 ;
    %wait E_00000000028553f0;
    %load/vec4 v00000000028f4020_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028f4700_0, 0, 28;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000000028f5770;
T_21 ;
    %wait E_00000000028559b0;
    %load/vec4 v00000000028f3d00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028f43e0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000026f05b0;
T_22 ;
    %wait E_00000000028556b0;
    %load/vec4 v00000000028f0ff0_0;
    %load/vec4 v00000000028f1130_0;
    %add;
    %store/vec4 v00000000028f18b0_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000028f5470;
T_23 ;
    %wait E_0000000002855430;
    %load/vec4 v00000000028f4ac0_0;
    %load/vec4 v00000000028f42a0_0;
    %and;
    %store/vec4 v00000000028f3da0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000000000287ef20;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7c20_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_000000000287ef20;
T_25 ;
    %vpi_call 2 13 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000028f7cc0_0, v00000000028f7c20_0, S_00000000028f2c90, S_000000000275a5e0, S_000000000285ec20, S_00000000026f0730, S_0000000002706510, S_00000000027505b0, S_00000000026fd120, S_00000000026f05b0, S_00000000028f5bf0, S_00000000028f5d70, S_00000000028f5770, S_00000000028f5470, S_000000000275a760, S_0000000002809340, S_00000000026fcfa0, S_00000000028f2e10, S_000000000287fd70 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f6500_0, 0, 32;
T_25.0 ;
    %load/vec4 v00000000028f6500_0;
    %cmpi/s 130, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7cc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7cc0_0, 0, 1;
    %load/vec4 v00000000028f6500_0;
    %cmpi/s 17, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_25.2, 5;
    %vpi_call 2 55 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 56 "$display", "\012Program Counter: %d", v00000000028f23f0_0 {0 0 0};
    %vpi_call 2 57 "$display", "\012Current Instruction: %b", v0000000002801a50_0 {0 0 0};
    %vpi_call 2 58 "$display", "\012Operation Code: %b", v0000000002872440_0 {0 0 0};
    %vpi_call 2 59 "$display", "\012Register S Address: %d", v00000000028f2530_0 {0 0 0};
    %vpi_call 2 60 "$display", "\012Register T Adresss: %d", v00000000028f1810_0 {0 0 0};
    %vpi_call 2 61 "$display", "\012Offset: %d", v00000000028f40c0_0 {0 0 0};
    %vpi_call 2 62 "$display", "\012---------END OF TEST BENCH 1-----------\012" {0 0 0};
T_25.2 ;
    %load/vec4 v00000000028f6500_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f6500_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_00000000028fb3a0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028f90f0_0, 0;
    %end;
    .thread T_26;
    .scope S_00000000028fb3a0;
T_27 ;
    %wait E_0000000002858730;
    %load/vec4 v00000000028f88d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028f90f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000028f9c30_0;
    %assign/vec4 v00000000028f90f0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000000028f5a70;
T_28 ;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 253, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f6280, 0, 4;
    %end;
    .thread T_28;
    .scope S_00000000028f58f0;
T_29 ;
    %wait E_0000000002858730;
    %load/vec4 v00000000028f7a40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 20 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000000028f6000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %jmp T_29.17;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 35 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_29.17;
T_29.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 48 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_29.17;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 62 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_29.17;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 75 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_29.17;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 88 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_29.17;
T_29.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 101 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_29.17;
T_29.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 115 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_29.17;
T_29.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 128 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_29.17;
T_29.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 142 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_29.17;
T_29.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 156 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_29.17;
T_29.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 170 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_29.17;
T_29.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 184 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_29.17;
T_29.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 198 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_29.17;
T_29.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f72c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f68c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028f74a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f60a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f7e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f7220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f6960_0, 0, 1;
    %vpi_call 5 212 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_29.17;
T_29.17 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000000028fb820;
T_30 ;
    %wait E_000000000284beb0;
    %load/vec4 v00000000028f92d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v00000000028f8970_0;
    %store/vec4 v00000000028f9eb0_0, 0, 5;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000000028f9230_0;
    %store/vec4 v00000000028f9eb0_0, 0, 5;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000000028f5170;
T_31 ;
    %wait E_00000000028587f0;
    %load/vec4 v00000000028f7d60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v00000000028f7040_0;
    %store/vec4 v00000000028f7680_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000000028f6fa0_0;
    %store/vec4 v00000000028f7680_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000000028fada0;
T_32 ;
    %wait E_0000000002859430;
    %load/vec4 v00000000028f9550_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v00000000028f9730_0;
    %store/vec4 v00000000028f8f10_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000000028f85b0_0;
    %store/vec4 v00000000028f8f10_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_00000000028f55f0;
T_33 ;
    %wait E_0000000002858030;
    %load/vec4 v00000000028f6780_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v00000000028f7ea0_0;
    %store/vec4 v00000000028f7180_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000000028f70e0_0;
    %store/vec4 v00000000028f7180_0, 0, 32;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_00000000028f52f0;
T_34 ;
    %wait E_00000000028593b0;
    %load/vec4 v00000000028f8ab0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v00000000028f8e70_0;
    %store/vec4 v00000000028f6c80_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000000028f6820_0;
    %store/vec4 v00000000028f6c80_0, 0, 32;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_00000000028fb0a0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
    %end;
    .thread T_35;
    .scope S_00000000028fb0a0;
T_36 ;
    %wait E_0000000002858730;
    %load/vec4 v00000000028f95f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028f8510_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v00000000028f9050_0;
    %load/vec4 v00000000028f8510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9190, 0, 4;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000000028fb0a0;
T_37 ;
    %wait E_000000000284ccb0;
    %load/vec4 v00000000028f8830_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028f9190, 4;
    %assign/vec4 v00000000028f8150_0, 0;
    %load/vec4 v00000000028f8470_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028f9190, 4;
    %assign/vec4 v00000000028f8fb0_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000000028fa020;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f9910_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_00000000028fa020;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f8c90_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_00000000028fa020;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f9af0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_00000000028fa020;
T_41 ;
    %wait E_000000000284f330;
    %load/vec4 v00000000028f8a10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %jmp T_41.7;
T_41.0 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %cmp/e;
    %jmp/0xz  T_41.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f9af0_0, 0, 1;
    %jmp T_41.9;
T_41.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f9af0_0, 0, 1;
T_41.9 ;
    %jmp T_41.7;
T_41.1 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %load/vec4 v00000000028f9690_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %store/vec4 v00000000028f9af0_0, 0, 1;
    %jmp T_41.7;
T_41.2 ;
    %load/vec4 v00000000028f9870_0;
    %load/vec4 v00000000028f97d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_41.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.15, 8;
T_41.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.15, 8;
 ; End of false expr.
    %blend;
T_41.15;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %load/vec4 v00000000028f9690_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.17, 8;
T_41.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.17, 8;
 ; End of false expr.
    %blend;
T_41.17;
    %store/vec4 v00000000028f9af0_0, 0, 1;
    %jmp T_41.7;
T_41.3 ;
    %load/vec4 v00000000028f9a50_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_41.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028f99b0_0, 0, 32;
T_41.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028f99b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_41.21, 5;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f99b0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f8c90_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028f99b0_0, 0, 32;
T_41.22 ;
    %load/vec4 v00000000028f8c90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.24, 4;
    %load/vec4 v00000000028f9910_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f9910_0, 0, 32;
T_41.24 ;
    %load/vec4 v00000000028f99b0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028f99b0_0, 0, 32;
    %jmp T_41.20;
T_41.21 ;
    %load/vec4 v00000000028f9910_0;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.19;
T_41.18 ;
    %load/vec4 v00000000028f9a50_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_41.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028f99b0_0, 0, 32;
T_41.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028f99b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_41.29, 5;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f99b0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_41.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f8c90_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028f99b0_0, 0, 32;
T_41.30 ;
    %load/vec4 v00000000028f8c90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.32, 4;
    %load/vec4 v00000000028f9910_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f9910_0, 0, 32;
T_41.32 ;
    %load/vec4 v00000000028f99b0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028f99b0_0, 0, 32;
    %jmp T_41.28;
T_41.29 ;
    %load/vec4 v00000000028f9910_0;
    %store/vec4 v00000000028f9690_0, 0, 32;
T_41.26 ;
T_41.19 ;
    %jmp T_41.7;
T_41.4 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %add;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.7;
T_41.5 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %add;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v00000000028f9a50_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_41.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_41.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_41.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_41.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_41.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_41.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_41.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_41.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_41.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_41.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_41.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_41.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_41.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_41.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_41.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_41.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_41.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_41.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_41.52, 6;
    %jmp T_41.53;
T_41.34 ;
    %load/vec4 v00000000028f9870_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_41.54, 4;
    %load/vec4 v00000000028f97d0_0;
    %store/vec4 v00000000028f9690_0, 0, 32;
T_41.54 ;
    %jmp T_41.53;
T_41.35 ;
    %load/vec4 v00000000028f9870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.56, 4;
    %load/vec4 v00000000028f97d0_0;
    %store/vec4 v00000000028f9690_0, 0, 32;
T_41.56 ;
    %jmp T_41.53;
T_41.36 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %and;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.37 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %or;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.38 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %xor;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.39 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %or;
    %inv;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.40 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %add;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.41 ;
    %jmp T_41.53;
T_41.42 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %add;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %load/vec4 v00000000028f9690_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.59, 8;
T_41.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.59, 8;
 ; End of false expr.
    %blend;
T_41.59;
    %store/vec4 v00000000028f9af0_0, 0, 1;
    %jmp T_41.53;
T_41.43 ;
    %load/vec4 v00000000028f9870_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f8010_0, 0, 32;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f8010_0;
    %add;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %load/vec4 v00000000028f9690_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.61, 8;
T_41.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.61, 8;
 ; End of false expr.
    %blend;
T_41.61;
    %store/vec4 v00000000028f9af0_0, 0, 1;
    %jmp T_41.53;
T_41.44 ;
    %load/vec4 v00000000028f9870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.45 ;
    %load/vec4 v00000000028f9870_0;
    %ix/getv 4, v00000000028f97d0_0;
    %shiftl 4;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.46 ;
    %load/vec4 v00000000028f9870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.47 ;
    %load/vec4 v00000000028f9870_0;
    %ix/getv 4, v00000000028f97d0_0;
    %shiftr 4;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.48 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.63;
T_41.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f9690_0, 0, 32;
T_41.63 ;
    %jmp T_41.53;
T_41.49 ;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f9870_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.65;
T_41.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f9690_0, 0, 32;
T_41.65 ;
    %jmp T_41.53;
T_41.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028f99b0_0, 0, 32;
T_41.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028f99b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_41.67, 5;
    %load/vec4 v00000000028f97d0_0;
    %load/vec4 v00000000028f99b0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f8c90_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028f99b0_0, 0, 32;
T_41.68 ;
    %load/vec4 v00000000028f8c90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.70, 4;
    %load/vec4 v00000000028f9910_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f9910_0, 0, 32;
T_41.70 ;
    %load/vec4 v00000000028f99b0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028f99b0_0, 0, 32;
    %jmp T_41.66;
T_41.67 ;
    %load/vec4 v00000000028f9910_0;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.51 ;
    %load/vec4 v00000000028f97d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.52 ;
    %load/vec4 v00000000028f97d0_0;
    %ix/getv 4, v00000000028f9870_0;
    %shiftr 4;
    %store/vec4 v00000000028f9690_0, 0, 32;
    %jmp T_41.53;
T_41.53 ;
    %pop/vec4 1;
    %jmp T_41.7;
T_41.7 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000000028fa4a0;
T_42 ;
    %wait E_0000000002858730;
    %load/vec4 v00000000028f8650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.0, 4;
    %ix/getv 4, v00000000028f9b90_0;
    %load/vec4a v00000000028f9e10, 4;
    %assign/vec4 v00000000028f80b0_0, 0;
T_42.0 ;
    %load/vec4 v00000000028f81f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v00000000028f8d30_0;
    %ix/getv 3, v00000000028f9b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f9e10, 0, 4;
T_42.2 ;
    %jmp T_42;
    .thread T_42;
    .scope S_00000000028fb220;
T_43 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000028fcc10_0, 0, 16;
    %end;
    .thread T_43;
    .scope S_00000000028fb220;
T_44 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000028fd430_0, 0, 16;
    %end;
    .thread T_44;
    .scope S_00000000028fb220;
T_45 ;
    %wait E_0000000002756c00;
    %load/vec4 v00000000028fda70_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000028fd610_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v00000000028fd430_0;
    %load/vec4 v00000000028fda70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028fd110_0, 0, 32;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v00000000028fcc10_0;
    %load/vec4 v00000000028fda70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028fd110_0, 0, 32;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00000000028fac20;
T_46 ;
    %wait E_000000000284c1b0;
    %load/vec4 v00000000028f8290_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028f86f0_0, 0, 28;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000000028fb9a0;
T_47 ;
    %wait E_0000000002757500;
    %load/vec4 v00000000028f8330_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028f83d0_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000028fb6a0;
T_48 ;
    %wait E_000000000284c130;
    %load/vec4 v00000000028f9370_0;
    %load/vec4 v00000000028f94b0_0;
    %add;
    %store/vec4 v00000000028f8790_0, 0, 32;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_00000000028fbb20;
T_49 ;
    %wait E_0000000002756dc0;
    %load/vec4 v00000000028fdd90_0;
    %load/vec4 v00000000028fd570_0;
    %and;
    %store/vec4 v00000000028fd6b0_0, 0, 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000028fa7a0;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002901390_0, 0;
    %end;
    .thread T_50;
    .scope S_00000000028fa7a0;
T_51 ;
    %wait E_0000000002858730;
    %load/vec4 v00000000028ffbd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002901390_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v00000000029012f0_0;
    %assign/vec4 v0000000002901390_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_00000000028faf20;
T_52 ;
    %vpi_call 5 317 "$readmemb", "Input/testcode_mips2.txt", v0000000002900c10 {0 0 0};
    %end;
    .thread T_52;
    .scope S_00000000028fa320;
T_53 ;
    %wait E_0000000002858730;
    %load/vec4 v0000000002900990_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 20 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000000002901610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_53.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_53.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %jmp T_53.17;
T_53.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 35 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_53.17;
T_53.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 48 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_53.17;
T_53.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 62 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_53.17;
T_53.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 75 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_53.17;
T_53.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 88 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_53.17;
T_53.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 101 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_53.17;
T_53.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 115 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_53.17;
T_53.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 128 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_53.17;
T_53.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 142 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_53.17;
T_53.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 156 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_53.17;
T_53.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 170 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_53.17;
T_53.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 184 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_53.17;
T_53.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 198 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_53.17;
T_53.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002900d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc710_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028fc030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002901430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029016b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029014d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900a30_0, 0, 1;
    %vpi_call 5 212 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_53.17;
T_53.17 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_00000000029030d0;
T_54 ;
    %wait E_0000000002757640;
    %load/vec4 v00000000028ffdb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v00000000028fe370_0;
    %store/vec4 v0000000002900350_0, 0, 5;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v00000000028ffd10_0;
    %store/vec4 v0000000002900350_0, 0, 5;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_00000000028fbe20;
T_55 ;
    %wait E_0000000002757140;
    %load/vec4 v00000000028fd250_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v00000000028fc990_0;
    %store/vec4 v00000000028fd1b0_0, 0, 32;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v00000000028fdcf0_0;
    %store/vec4 v00000000028fd1b0_0, 0, 32;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_00000000028fa920;
T_56 ;
    %wait E_00000000027567c0;
    %load/vec4 v00000000028fe230_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v00000000028ffb30_0;
    %store/vec4 v00000000028feaf0_0, 0, 32;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v00000000028fe190_0;
    %store/vec4 v00000000028feaf0_0, 0, 32;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_00000000028fa1a0;
T_57 ;
    %wait E_0000000002756640;
    %load/vec4 v00000000028fde30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_57.0, 4;
    %load/vec4 v00000000028fded0_0;
    %store/vec4 v00000000028fc850_0, 0, 32;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v00000000028fd9d0_0;
    %store/vec4 v00000000028fc850_0, 0, 32;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_00000000028fa620;
T_58 ;
    %wait E_0000000002756740;
    %load/vec4 v0000000002901ed0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_58.0, 4;
    %load/vec4 v0000000002901110_0;
    %store/vec4 v0000000002900cb0_0, 0, 32;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000000002901b10_0;
    %store/vec4 v0000000002900cb0_0, 0, 32;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_00000000028faaa0;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
    %end;
    .thread T_59;
    .scope S_00000000028faaa0;
T_60 ;
    %wait E_0000000002858730;
    %load/vec4 v00000000028fe870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028fe5f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0000000002900210_0;
    %load/vec4 v00000000028fe5f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ffc70, 0, 4;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_00000000028faaa0;
T_61 ;
    %wait E_0000000002756900;
    %load/vec4 v0000000002900530_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028ffc70, 4;
    %assign/vec4 v00000000028fe690_0, 0;
    %load/vec4 v00000000028ff090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028ffc70, 4;
    %assign/vec4 v00000000028ffa90_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0000000002902dd0;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028feb90_0, 0, 32;
    %end;
    .thread T_62;
    .scope S_0000000002902dd0;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028fec30_0, 0, 32;
    %end;
    .thread T_63;
    .scope S_0000000002902dd0;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900030_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0000000002902dd0;
T_65 ;
    %wait E_0000000002758380;
    %load/vec4 v00000000028ff630_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %jmp T_65.7;
T_65.0 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %cmp/e;
    %jmp/0xz  T_65.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002900030_0, 0, 1;
    %jmp T_65.9;
T_65.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900030_0, 0, 1;
T_65.9 ;
    %jmp T_65.7;
T_65.1 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_65.11, 8;
T_65.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_65.11, 8;
 ; End of false expr.
    %blend;
T_65.11;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %load/vec4 v00000000028ffe50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.13, 8;
T_65.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.13, 8;
 ; End of false expr.
    %blend;
T_65.13;
    %store/vec4 v0000000002900030_0, 0, 1;
    %jmp T_65.7;
T_65.2 ;
    %load/vec4 v00000000029003f0_0;
    %load/vec4 v00000000028fe4b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_65.15, 8;
T_65.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_65.15, 8;
 ; End of false expr.
    %blend;
T_65.15;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %load/vec4 v00000000028ffe50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.17, 8;
T_65.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.17, 8;
 ; End of false expr.
    %blend;
T_65.17;
    %store/vec4 v0000000002900030_0, 0, 1;
    %jmp T_65.7;
T_65.3 ;
    %load/vec4 v00000000028fff90_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_65.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028fe2d0_0, 0, 32;
T_65.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028fe2d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.21, 5;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000028fe2d0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_65.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028fec30_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028fe2d0_0, 0, 32;
T_65.22 ;
    %load/vec4 v00000000028fec30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.24, 4;
    %load/vec4 v00000000028feb90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028feb90_0, 0, 32;
T_65.24 ;
    %load/vec4 v00000000028fe2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028fe2d0_0, 0, 32;
    %jmp T_65.20;
T_65.21 ;
    %load/vec4 v00000000028feb90_0;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.19;
T_65.18 ;
    %load/vec4 v00000000028fff90_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_65.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028fe2d0_0, 0, 32;
T_65.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028fe2d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.29, 5;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000028fe2d0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_65.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028fec30_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028fe2d0_0, 0, 32;
T_65.30 ;
    %load/vec4 v00000000028fec30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.32, 4;
    %load/vec4 v00000000028feb90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028feb90_0, 0, 32;
T_65.32 ;
    %load/vec4 v00000000028fe2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028fe2d0_0, 0, 32;
    %jmp T_65.28;
T_65.29 ;
    %load/vec4 v00000000028feb90_0;
    %store/vec4 v00000000028ffe50_0, 0, 32;
T_65.26 ;
T_65.19 ;
    %jmp T_65.7;
T_65.4 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %add;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.7;
T_65.5 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %add;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.7;
T_65.6 ;
    %load/vec4 v00000000028fff90_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_65.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_65.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_65.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_65.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_65.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_65.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_65.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_65.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_65.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_65.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_65.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_65.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_65.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_65.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_65.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_65.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_65.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_65.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_65.52, 6;
    %jmp T_65.53;
T_65.34 ;
    %load/vec4 v00000000029003f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_65.54, 4;
    %load/vec4 v00000000028fe4b0_0;
    %store/vec4 v00000000028ffe50_0, 0, 32;
T_65.54 ;
    %jmp T_65.53;
T_65.35 ;
    %load/vec4 v00000000029003f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.56, 4;
    %load/vec4 v00000000028fe4b0_0;
    %store/vec4 v00000000028ffe50_0, 0, 32;
T_65.56 ;
    %jmp T_65.53;
T_65.36 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %and;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.37 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %or;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.38 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %xor;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.39 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %or;
    %inv;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.40 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %add;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.41 ;
    %jmp T_65.53;
T_65.42 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %add;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %load/vec4 v00000000028ffe50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.59, 8;
T_65.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.59, 8;
 ; End of false expr.
    %blend;
T_65.59;
    %store/vec4 v0000000002900030_0, 0, 1;
    %jmp T_65.53;
T_65.43 ;
    %load/vec4 v00000000029003f0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000028fe050_0, 0, 32;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000028fe050_0;
    %add;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %load/vec4 v00000000028ffe50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.61, 8;
T_65.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.61, 8;
 ; End of false expr.
    %blend;
T_65.61;
    %store/vec4 v0000000002900030_0, 0, 1;
    %jmp T_65.53;
T_65.44 ;
    %load/vec4 v00000000029003f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.45 ;
    %load/vec4 v00000000029003f0_0;
    %ix/getv 4, v00000000028fe4b0_0;
    %shiftl 4;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.46 ;
    %load/vec4 v00000000029003f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.47 ;
    %load/vec4 v00000000029003f0_0;
    %ix/getv 4, v00000000028fe4b0_0;
    %shiftr 4;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.48 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.63;
T_65.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028ffe50_0, 0, 32;
T_65.63 ;
    %jmp T_65.53;
T_65.49 ;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000029003f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.65;
T_65.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028ffe50_0, 0, 32;
T_65.65 ;
    %jmp T_65.53;
T_65.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028fe2d0_0, 0, 32;
T_65.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028fe2d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.67, 5;
    %load/vec4 v00000000028fe4b0_0;
    %load/vec4 v00000000028fe2d0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_65.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028fec30_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028fe2d0_0, 0, 32;
T_65.68 ;
    %load/vec4 v00000000028fec30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.70, 4;
    %load/vec4 v00000000028feb90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028feb90_0, 0, 32;
T_65.70 ;
    %load/vec4 v00000000028fe2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028fe2d0_0, 0, 32;
    %jmp T_65.66;
T_65.67 ;
    %load/vec4 v00000000028feb90_0;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.51 ;
    %load/vec4 v00000000028fe4b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.52 ;
    %load/vec4 v00000000028fe4b0_0;
    %ix/getv 4, v00000000029003f0_0;
    %shiftr 4;
    %store/vec4 v00000000028ffe50_0, 0, 32;
    %jmp T_65.53;
T_65.53 ;
    %pop/vec4 1;
    %jmp T_65.7;
T_65.7 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0000000002902650;
T_66 ;
    %wait E_0000000002858730;
    %load/vec4 v00000000028feeb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.0, 4;
    %ix/getv 4, v00000000028ff8b0_0;
    %load/vec4a v00000000029000d0, 4;
    %assign/vec4 v00000000028ff450_0, 0;
T_66.0 ;
    %load/vec4 v0000000002900170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.2, 4;
    %load/vec4 v00000000028fe0f0_0;
    %ix/getv 3, v00000000028ff8b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029000d0, 0, 4;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0000000002903cd0;
T_67 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000028ff310_0, 0, 16;
    %end;
    .thread T_67;
    .scope S_0000000002903cd0;
T_68 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000028fe7d0_0, 0, 16;
    %end;
    .thread T_68;
    .scope S_0000000002903cd0;
T_69 ;
    %wait E_0000000002758540;
    %load/vec4 v00000000028fe550_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002900670_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_69.0, 4;
    %load/vec4 v00000000028fe7d0_0;
    %load/vec4 v00000000028fe550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029005d0_0, 0, 32;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v00000000028ff310_0;
    %load/vec4 v00000000028fe550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029005d0_0, 0, 32;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_00000000029027d0;
T_70 ;
    %wait E_0000000002758440;
    %load/vec4 v0000000002900490_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028fe9b0_0, 0, 28;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0000000002902950;
T_71 ;
    %wait E_0000000002757940;
    %load/vec4 v00000000028ff6d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028fea50_0, 0, 32;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000000029021d0;
T_72 ;
    %wait E_00000000027577c0;
    %load/vec4 v00000000028ff130_0;
    %load/vec4 v00000000028ff810_0;
    %add;
    %store/vec4 v00000000028fee10_0, 0, 32;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0000000002902f50;
T_73 ;
    %wait E_0000000002757c00;
    %load/vec4 v00000000028fecd0_0;
    %load/vec4 v00000000028ff770_0;
    %and;
    %store/vec4 v00000000028ff1d0_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0000000002902ad0;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002904250_0, 0;
    %end;
    .thread T_74;
    .scope S_0000000002902ad0;
T_75 ;
    %wait E_0000000002858730;
    %load/vec4 v0000000002904430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_75.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002904250_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0000000002906690_0;
    %assign/vec4 v0000000002904250_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_00000000029033d0;
T_76 ;
    %vpi_call 5 327 "$readmemb", "Input/testcode_mips3.txt", v0000000002904ed0 {0 0 0};
    %end;
    .thread T_76;
    .scope S_0000000002903e50;
T_77 ;
    %wait E_0000000002858730;
    %load/vec4 v00000000029046b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_77.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 20 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000000002907310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_77.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_77.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_77.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_77.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_77.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_77.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_77.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_77.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %jmp T_77.17;
T_77.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 35 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_77.17;
T_77.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 48 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_77.17;
T_77.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 62 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_77.17;
T_77.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 75 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_77.17;
T_77.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 88 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_77.17;
T_77.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 101 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_77.17;
T_77.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 115 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_77.17;
T_77.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 128 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_77.17;
T_77.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 142 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_77.17;
T_77.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 156 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_77.17;
T_77.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 170 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_77.17;
T_77.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 184 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_77.17;
T_77.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 198 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_77.17;
T_77.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002905290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002907450_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002907db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029071d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002907270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002907130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002906af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002905d30_0, 0, 1;
    %vpi_call 5 212 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_77.17;
T_77.17 ;
    %pop/vec4 1;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000000002902050;
T_78 ;
    %wait E_0000000002706bf0;
    %load/vec4 v00000000029055b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_78.0, 4;
    %load/vec4 v0000000002905970_0;
    %store/vec4 v0000000002904070_0, 0, 5;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000000002904a70_0;
    %store/vec4 v0000000002904070_0, 0, 5;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0000000002903250;
T_79 ;
    %wait E_0000000002757c40;
    %load/vec4 v0000000002907b30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_79.0, 4;
    %load/vec4 v0000000002907630_0;
    %store/vec4 v0000000002906b90_0, 0, 32;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v00000000029079f0_0;
    %store/vec4 v0000000002906b90_0, 0, 32;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_00000000029039d0;
T_80 ;
    %wait E_0000000002759f00;
    %load/vec4 v0000000002905790_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0000000002904f70_0;
    %store/vec4 v0000000002904d90_0, 0, 32;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v00000000029044d0_0;
    %store/vec4 v0000000002904d90_0, 0, 32;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_00000000029036d0;
T_81 ;
    %wait E_0000000002757cc0;
    %load/vec4 v0000000002906a50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0000000002907d10_0;
    %store/vec4 v0000000002907ef0_0, 0, 32;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000000002907bd0_0;
    %store/vec4 v0000000002907ef0_0, 0, 32;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0000000002903850;
T_82 ;
    %wait E_0000000002757ec0;
    %load/vec4 v00000000029058d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v00000000029056f0_0;
    %store/vec4 v0000000002904c50_0, 0, 32;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000000002906370_0;
    %store/vec4 v0000000002904c50_0, 0, 32;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0000000002903b50;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
    %end;
    .thread T_83;
    .scope S_0000000002903b50;
T_84 ;
    %wait E_0000000002858730;
    %load/vec4 v0000000002905fb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000029041b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v0000000002905510_0;
    %load/vec4 v00000000029041b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002905150, 0, 4;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0000000002903b50;
T_85 ;
    %wait E_0000000002759640;
    %load/vec4 v0000000002905f10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002905150, 4;
    %assign/vec4 v0000000002904390_0, 0;
    %load/vec4 v00000000029050b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002905150, 4;
    %assign/vec4 v0000000002904930_0, 0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_000000000290ad00;
T_86 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002904110_0, 0, 32;
    %end;
    .thread T_86;
    .scope S_000000000290ad00;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029049d0_0, 0, 32;
    %end;
    .thread T_87;
    .scope S_000000000290ad00;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290d800_0, 0, 1;
    %end;
    .thread T_88;
    .scope S_000000000290ad00;
T_89 ;
    %wait E_0000000002706e70;
    %load/vec4 v00000000029064b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_89.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_89.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_89.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_89.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_89.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_89.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_89.6, 6;
    %jmp T_89.7;
T_89.0 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %cmp/e;
    %jmp/0xz  T_89.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000290d800_0, 0, 1;
    %jmp T_89.9;
T_89.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290d800_0, 0, 1;
T_89.9 ;
    %jmp T_89.7;
T_89.1 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_89.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_89.11, 8;
T_89.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_89.11, 8;
 ; End of false expr.
    %blend;
T_89.11;
    %store/vec4 v0000000002906410_0, 0, 32;
    %load/vec4 v0000000002906410_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.13, 8;
T_89.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.13, 8;
 ; End of false expr.
    %blend;
T_89.13;
    %store/vec4 v000000000290d800_0, 0, 1;
    %jmp T_89.7;
T_89.2 ;
    %load/vec4 v0000000002906550_0;
    %load/vec4 v00000000029062d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_89.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_89.15, 8;
T_89.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_89.15, 8;
 ; End of false expr.
    %blend;
T_89.15;
    %store/vec4 v0000000002906410_0, 0, 32;
    %load/vec4 v0000000002906410_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.17, 8;
T_89.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.17, 8;
 ; End of false expr.
    %blend;
T_89.17;
    %store/vec4 v000000000290d800_0, 0, 1;
    %jmp T_89.7;
T_89.3 ;
    %load/vec4 v0000000002904570_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_89.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029042f0_0, 0, 32;
T_89.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029042f0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_89.21, 5;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v00000000029042f0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_89.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029049d0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029042f0_0, 0, 32;
T_89.22 ;
    %load/vec4 v00000000029049d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.24, 4;
    %load/vec4 v0000000002904110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002904110_0, 0, 32;
T_89.24 ;
    %load/vec4 v00000000029042f0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029042f0_0, 0, 32;
    %jmp T_89.20;
T_89.21 ;
    %load/vec4 v0000000002904110_0;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.19;
T_89.18 ;
    %load/vec4 v0000000002904570_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_89.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029042f0_0, 0, 32;
T_89.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029042f0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_89.29, 5;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v00000000029042f0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_89.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029049d0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029042f0_0, 0, 32;
T_89.30 ;
    %load/vec4 v00000000029049d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.32, 4;
    %load/vec4 v0000000002904110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002904110_0, 0, 32;
T_89.32 ;
    %load/vec4 v00000000029042f0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029042f0_0, 0, 32;
    %jmp T_89.28;
T_89.29 ;
    %load/vec4 v0000000002904110_0;
    %store/vec4 v0000000002906410_0, 0, 32;
T_89.26 ;
T_89.19 ;
    %jmp T_89.7;
T_89.4 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %add;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.7;
T_89.5 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %add;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.7;
T_89.6 ;
    %load/vec4 v0000000002904570_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_89.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_89.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_89.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_89.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_89.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_89.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_89.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_89.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_89.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_89.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_89.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_89.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_89.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_89.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_89.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_89.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_89.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_89.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_89.52, 6;
    %jmp T_89.53;
T_89.34 ;
    %load/vec4 v0000000002906550_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_89.54, 4;
    %load/vec4 v00000000029062d0_0;
    %store/vec4 v0000000002906410_0, 0, 32;
T_89.54 ;
    %jmp T_89.53;
T_89.35 ;
    %load/vec4 v0000000002906550_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.56, 4;
    %load/vec4 v00000000029062d0_0;
    %store/vec4 v0000000002906410_0, 0, 32;
T_89.56 ;
    %jmp T_89.53;
T_89.36 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %and;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.37 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %or;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.38 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %xor;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.39 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %or;
    %inv;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.40 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %add;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.41 ;
    %jmp T_89.53;
T_89.42 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %add;
    %store/vec4 v0000000002906410_0, 0, 32;
    %load/vec4 v0000000002906410_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.59, 8;
T_89.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.59, 8;
 ; End of false expr.
    %blend;
T_89.59;
    %store/vec4 v000000000290d800_0, 0, 1;
    %jmp T_89.53;
T_89.43 ;
    %load/vec4 v0000000002906550_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002904610_0, 0, 32;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002904610_0;
    %add;
    %store/vec4 v0000000002906410_0, 0, 32;
    %load/vec4 v0000000002906410_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.61, 8;
T_89.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.61, 8;
 ; End of false expr.
    %blend;
T_89.61;
    %store/vec4 v000000000290d800_0, 0, 1;
    %jmp T_89.53;
T_89.44 ;
    %load/vec4 v0000000002906550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.45 ;
    %load/vec4 v0000000002906550_0;
    %ix/getv 4, v00000000029062d0_0;
    %shiftl 4;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.46 ;
    %load/vec4 v0000000002906550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.47 ;
    %load/vec4 v0000000002906550_0;
    %ix/getv 4, v00000000029062d0_0;
    %shiftr 4;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.48 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.63;
T_89.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002906410_0, 0, 32;
T_89.63 ;
    %jmp T_89.53;
T_89.49 ;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v0000000002906550_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.65;
T_89.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002906410_0, 0, 32;
T_89.65 ;
    %jmp T_89.53;
T_89.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029042f0_0, 0, 32;
T_89.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029042f0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_89.67, 5;
    %load/vec4 v00000000029062d0_0;
    %load/vec4 v00000000029042f0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_89.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029049d0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029042f0_0, 0, 32;
T_89.68 ;
    %load/vec4 v00000000029049d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.70, 4;
    %load/vec4 v0000000002904110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002904110_0, 0, 32;
T_89.70 ;
    %load/vec4 v00000000029042f0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029042f0_0, 0, 32;
    %jmp T_89.66;
T_89.67 ;
    %load/vec4 v0000000002904110_0;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.51 ;
    %load/vec4 v00000000029062d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.52 ;
    %load/vec4 v00000000029062d0_0;
    %ix/getv 4, v0000000002906550_0;
    %shiftr 4;
    %store/vec4 v0000000002906410_0, 0, 32;
    %jmp T_89.53;
T_89.53 ;
    %pop/vec4 1;
    %jmp T_89.7;
T_89.7 ;
    %pop/vec4 1;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0000000002909200;
T_90 ;
    %wait E_0000000002858730;
    %load/vec4 v000000000290d260_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_90.0, 4;
    %ix/getv 4, v000000000290b460_0;
    %load/vec4a v000000000290d120, 4;
    %assign/vec4 v000000000290bb40_0, 0;
T_90.0 ;
    %load/vec4 v000000000290cea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_90.2, 4;
    %load/vec4 v000000000290d620_0;
    %ix/getv 3, v000000000290b460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000290d120, 0, 4;
T_90.2 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0000000002909f80;
T_91 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000290bc80_0, 0, 16;
    %end;
    .thread T_91;
    .scope S_0000000002909f80;
T_92 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000290b320_0, 0, 16;
    %end;
    .thread T_92;
    .scope S_0000000002909f80;
T_93 ;
    %wait E_0000000002706a30;
    %load/vec4 v000000000290d4e0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000290c680_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_93.0, 4;
    %load/vec4 v000000000290b320_0;
    %load/vec4 v000000000290d4e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000290d760_0, 0, 32;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v000000000290bc80_0;
    %load/vec4 v000000000290d4e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000290d760_0, 0, 32;
T_93.1 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0000000002909e00;
T_94 ;
    %wait E_00000000027074b0;
    %load/vec4 v000000000290b820_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000290b500_0, 0, 28;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_000000000290a580;
T_95 ;
    %wait E_0000000002707930;
    %load/vec4 v000000000290cd60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000290b3c0_0, 0, 32;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0000000002902c50;
T_96 ;
    %wait E_0000000002706c70;
    %load/vec4 v0000000002905ab0_0;
    %load/vec4 v0000000002905b50_0;
    %add;
    %store/vec4 v0000000002906190_0, 0, 32;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_000000000290a700;
T_97 ;
    %wait E_0000000002706cb0;
    %load/vec4 v000000000290d580_0;
    %load/vec4 v000000000290bf00_0;
    %and;
    %store/vec4 v000000000290c360_0, 0, 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_00000000027e7070;
T_98 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290b960_0, 0, 1;
    %end;
    .thread T_98;
    .scope S_00000000027e7070;
T_99 ;
    %vpi_call 2 89 "$dumpfile", "results/CPUFileTest2.vcd" {0 0 0};
    %vpi_call 2 90 "$dumpvars", 32'sb00000000000000000000000000000000, v000000000290bdc0_0, v000000000290b960_0, S_00000000028fb3a0, S_00000000028fa7a0, S_0000000002902ad0, S_00000000028f5a70, S_00000000028faf20, S_00000000029033d0, S_00000000028f58f0, S_00000000028fa320, S_0000000002903e50, S_00000000028fa020, S_0000000002902dd0, S_000000000290ad00, S_00000000028fb0a0, S_00000000028faaa0, S_0000000002903b50, S_00000000028fa4a0, S_0000000002902650, S_0000000002909200, S_00000000028fb520, S_00000000028fb6a0, S_00000000029024d0, S_00000000029021d0, S_0000000002902350, S_0000000002902c50, S_00000000028fb220, S_00000000028fac20, S_00000000028fb9a0, S_00000000028fbb20, S_0000000002903cd0, S_00000000029027d0, S_0000000002902950, S_0000000002902f50, S_0000000002909f80, S_0000000002909e00, S_000000000290a580, S_000000000290a700, S_00000000028f52f0, S_00000000028f5170, S_00000000028fb820, S_00000000028fada0, S_00000000028f55f0, S_00000000028fa620, S_00000000028fbe20, S_00000000029030d0, S_00000000028fa920, S_00000000028fa1a0, S_0000000002903850, S_0000000002903250, S_0000000002902050, S_00000000029039d0, S_00000000029036d0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000290c180_0, 0, 32;
T_99.0 ;
    %load/vec4 v000000000290c180_0;
    %cmpi/s 130, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_99.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bdc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000290bdc0_0, 0, 1;
    %load/vec4 v000000000290c180_0;
    %cmpi/s 17, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_99.2, 5;
    %vpi_call 2 168 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 169 "$display", "\012Program Counter: %d", v00000000028f90f0_0 {0 0 0};
    %vpi_call 2 170 "$display", "\012Current Instruction: %b", v00000000028f7400_0 {0 0 0};
    %vpi_call 2 171 "$display", "\012Operation Code: %b", v00000000028f6000_0 {0 0 0};
    %vpi_call 2 172 "$display", "\012Register S Address: %d", v00000000028f8830_0 {0 0 0};
    %vpi_call 2 173 "$display", "\012Register T Adresss: %d", v00000000028f8470_0 {0 0 0};
    %vpi_call 2 174 "$display", "\012Offset: %d", v00000000028fda70_0 {0 0 0};
    %vpi_call 2 175 "$display", "\012---------END OF TEST BENCH 1-----------\012" {0 0 0};
T_99.2 ;
    %load/vec4 v000000000290c180_0;
    %cmpi/s 57, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_99.4, 5;
    %vpi_call 2 178 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 179 "$display", "\012Program Counter: %d", v0000000002901390_0 {0 0 0};
    %vpi_call 2 180 "$display", "\012Current Instruction: %b", v0000000002901570_0 {0 0 0};
    %vpi_call 2 181 "$display", "\012Operation Code: %b", v0000000002901610_0 {0 0 0};
    %vpi_call 2 182 "$display", "\012Register S Address: %d", v0000000002900530_0 {0 0 0};
    %vpi_call 2 183 "$display", "\012Register T Adresss: %d", v00000000028ff090_0 {0 0 0};
    %vpi_call 2 184 "$display", "\012Offset: %d", v00000000028fe550_0 {0 0 0};
    %vpi_call 2 185 "$display", "\012---------END OF TEST BENCH 2-----------\012" {0 0 0};
T_99.4 ;
    %load/vec4 v000000000290c180_0;
    %cmpi/s 129, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_99.6, 5;
    %vpi_call 2 188 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 189 "$display", "\012Program Counter: %d", v0000000002904250_0 {0 0 0};
    %vpi_call 2 190 "$display", "\012Current Instruction: %b", v0000000002906230_0 {0 0 0};
    %vpi_call 2 191 "$display", "\012Operation Code: %b", v0000000002907310_0 {0 0 0};
    %vpi_call 2 192 "$display", "\012Register S Address: %d", v0000000002905f10_0 {0 0 0};
    %vpi_call 2 193 "$display", "\012Register T Adresss: %d", v00000000029050b0_0 {0 0 0};
    %vpi_call 2 194 "$display", "\012Offset: %d", v000000000290d4e0_0 {0 0 0};
    %vpi_call 2 195 "$display", "\012---------END OF TEST BENCH 3-----------\012" {0 0 0};
T_99.6 ;
    %load/vec4 v000000000290c180_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000290c180_0, 0, 32;
    %jmp T_99.0;
T_99.1 ;
    %end;
    .thread T_99;
    .scope S_00000000027e2a50;
T_100 ;
    %wait E_0000000002706fb0;
    %load/vec4 v000000000290ccc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_100.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_100.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_100.2, 6;
    %load/vec4 v000000000290d1c0_0;
    %store/vec4 v000000000290be60_0, 0, 5;
    %jmp T_100.4;
T_100.0 ;
    %load/vec4 v000000000290d1c0_0;
    %store/vec4 v000000000290be60_0, 0, 5;
    %jmp T_100.4;
T_100.1 ;
    %load/vec4 v000000000290cc20_0;
    %store/vec4 v000000000290be60_0, 0, 5;
    %jmp T_100.4;
T_100.2 ;
    %load/vec4 v000000000290d080_0;
    %store/vec4 v000000000290be60_0, 0, 5;
    %jmp T_100.4;
T_100.4 ;
    %pop/vec4 1;
    %jmp T_100;
    .thread T_100, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "CPUTest.vl";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "RegisterFile.v";
    "UtilModules.v";
    "ALUModule.v";
    "RamModules.v";
