Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61de31d604c47e6a3b157f0cf0739bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Multi_Bank_Memory_test_behav xil_defaultlib.Multi_Bank_Memory_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Bank_Memory
Compiling module xil_defaultlib.Multi_Bank_Memory
Compiling module xil_defaultlib.Multi_Bank_Memory_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Multi_Bank_Memory_test_behav
