//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_30
.address_size 64

	// .globl	_Z6toDataPKfii

.visible .func  (.param .b32 func_retval0) _Z6toDataPKfii(
	.param .b64 _Z6toDataPKfii_param_0,
	.param .b32 _Z6toDataPKfii_param_1,
	.param .b32 _Z6toDataPKfii_param_2
)
{
	.reg .f32 	%f<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_Z6toDataPKfii_param_0];
	ld.param.u32 	%r1, [_Z6toDataPKfii_param_1];
	ld.param.u32 	%r2, [_Z6toDataPKfii_param_2];
	mad.lo.s32 	%r3, %r1, 6, %r2;
	mul.wide.s32 	%rd2, %r3, 4;
	add.s64 	%rd3, %rd1, %rd2;
	ld.f32 	%f1, [%rd3];
	st.param.f32	[func_retval0+0], %f1;
	ret;
}

	// .globl	_Z8fromDataPfiif
.visible .func _Z8fromDataPfiif(
	.param .b64 _Z8fromDataPfiif_param_0,
	.param .b32 _Z8fromDataPfiif_param_1,
	.param .b32 _Z8fromDataPfiif_param_2,
	.param .b32 _Z8fromDataPfiif_param_3
)
{
	.reg .f32 	%f<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_Z8fromDataPfiif_param_0];
	ld.param.u32 	%r1, [_Z8fromDataPfiif_param_1];
	ld.param.u32 	%r2, [_Z8fromDataPfiif_param_2];
	ld.param.f32 	%f1, [_Z8fromDataPfiif_param_3];
	mad.lo.s32 	%r3, %r1, 6, %r2;
	mul.wide.s32 	%rd2, %r3, 4;
	add.s64 	%rd3, %rd1, %rd2;
	st.f32 	[%rd3], %f1;
	ret;
}

	// .globl	_Z8subtractPKfS0_iPf
.visible .func _Z8subtractPKfS0_iPf(
	.param .b64 _Z8subtractPKfS0_iPf_param_0,
	.param .b64 _Z8subtractPKfS0_iPf_param_1,
	.param .b32 _Z8subtractPKfS0_iPf_param_2,
	.param .b64 _Z8subtractPKfS0_iPf_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd10, [_Z8subtractPKfS0_iPf_param_0];
	ld.param.u64 	%rd11, [_Z8subtractPKfS0_iPf_param_1];
	ld.param.u32 	%r3, [_Z8subtractPKfS0_iPf_param_2];
	ld.param.u64 	%rd12, [_Z8subtractPKfS0_iPf_param_3];
	setp.ne.s64	%p1, %rd10, 0;
	setp.ne.s64	%p2, %rd11, 0;
	and.pred  	%p3, %p2, %p1;
	setp.gt.s32	%p4, %r3, 0;
	and.pred  	%p5, %p3, %p4;
	mov.u32 	%r5, 0;
	@!%p5 bra 	BB2_2;
	bra.uni 	BB2_1;

BB2_1:
	ld.f32 	%f1, [%rd11];
	ld.f32 	%f2, [%rd10];
	sub.f32 	%f3, %f2, %f1;
	st.f32 	[%rd12], %f3;
	add.s64 	%rd12, %rd12, 4;
	add.s64 	%rd11, %rd11, 4;
	add.s64 	%rd10, %rd10, 4;
	add.s32 	%r5, %r5, 1;
	setp.lt.s32	%p6, %r5, %r3;
	@%p6 bra 	BB2_1;

BB2_2:
	ret;
}

	// .globl	_Z7getCostPfi
.visible .func  (.param .b64 func_retval0) _Z7getCostPfi(
	.param .b64 _Z7getCostPfi_param_0,
	.param .b32 _Z7getCostPfi_param_1
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd4, [_Z7getCostPfi_param_0];
	ld.param.u32 	%r3, [_Z7getCostPfi_param_1];
	mov.f64 	%fd9, 0d0000000000000000;
	mov.f64 	%fd10, %fd9;
	mov.u32 	%r5, 0;
	setp.lt.s32	%p1, %r3, 1;
	@%p1 bra 	BB3_2;

BB3_1:
	ld.f32 	%f1, [%rd4];
	mul.f32 	%f2, %f1, %f1;
	cvt.f64.f32	%fd6, %f2;
	add.f64 	%fd10, %fd10, %fd6;
	add.s64 	%rd4, %rd4, 4;
	add.s32 	%r5, %r5, 1;
	setp.lt.s32	%p2, %r5, %r3;
	mov.f64 	%fd9, %fd10;
	@%p2 bra 	BB3_1;

BB3_2:
	sqrt.rn.f64 	%fd7, %fd9;
	st.param.f64	[func_retval0+0], %fd7;
	ret;
}

	// .globl	_Z4dErff
.visible .func  (.param .b32 func_retval0) _Z4dErff(
	.param .b32 _Z4dErff_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<19>;


	ld.param.f32 	%f3, [_Z4dErff_param_0];
	mul.f32 	%f4, %f3, %f3;
	neg.f32 	%f5, %f4;
	mul.f32 	%f6, %f4, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f7, %f6;
	mov.f32 	%f8, 0fBF317200;
	fma.rn.f32 	%f9, %f7, %f8, %f5;
	mov.f32 	%f10, 0fB5BFBE8E;
	fma.rn.f32 	%f11, %f7, %f10, %f9;
	mul.f32 	%f2, %f11, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1,%f2;
	// inline asm
	add.f32 	%f12, %f7, 0f00000000;
	ex2.approx.f32 	%f13, %f12;
	mul.f32 	%f14, %f1, %f13;
	setp.gt.f32	%p1, %f4, 0f42D20000;
	setp.lt.f32	%p2, %f4, 0fC2D20000;
	fma.rn.f32 	%f15, %f1, %f13, %f14;
	mul.f32 	%f16, %f15, 0f3F106EBB;
	selp.f32	%f17, 0f00000000, %f16, %p1;
	selp.f32	%f18, 0f7F800000, %f17, %p2;
	st.param.f32	[func_retval0+0], %f18;
	ret;
}

	// .globl	_Z2ExjfPf
.visible .func  (.param .b32 func_retval0) _Z2ExjfPf(
	.param .b32 _Z2ExjfPf_param_0,
	.param .b32 _Z2ExjfPf_param_1,
	.param .b64 _Z2ExjfPf_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<2>;


	ld.param.u32 	%r1, [_Z2ExjfPf_param_0];
	ld.param.f32 	%f12, [_Z2ExjfPf_param_1];
	ld.param.u64 	%rd1, [_Z2ExjfPf_param_2];
	cvt.rn.f32.u32	%f13, %r1;
	ld.f32 	%f14, [%rd1];
	sub.f32 	%f1, %f13, %f14;
	add.f32 	%f15, %f1, 0f3F000000;
	mul.f32 	%f2, %f15, %f12;
	abs.f32 	%f3, %f2;
	setp.ltu.f32	%p1, %f3, 0f3F800000;
	@%p1 bra 	BB5_2;
	bra.uni 	BB5_1;

BB5_2:
	mul.f32 	%f34, %f2, %f2;
	mov.f32 	%f35, 0f3BA0C9F8;
	mov.f32 	%f36, 0fBA1268FB;
	fma.rn.f32 	%f37, %f36, %f34, %f35;
	mov.f32 	%f38, 0fBCDABFD4;
	fma.rn.f32 	%f39, %f37, %f34, %f38;
	mov.f32 	%f40, 0f3DE70331;
	fma.rn.f32 	%f41, %f39, %f34, %f40;
	mov.f32 	%f42, 0fBEC09330;
	fma.rn.f32 	%f43, %f41, %f34, %f42;
	mov.f32 	%f44, 0f3F906EBA;
	fma.rn.f32 	%f45, %f43, %f34, %f44;
	mul.f32 	%f80, %f2, %f45;
	bra.uni 	BB5_3;

BB5_1:
	mov.f32 	%f18, 0f3A03BB71;
	mov.f32 	%f19, 0fB7B730FB;
	fma.rn.f32 	%f20, %f19, %f3, %f18;
	mov.f32 	%f21, 0fBBACA3B3;
	fma.rn.f32 	%f22, %f20, %f3, %f21;
	mov.f32 	%f23, 0f3D0A7445;
	fma.rn.f32 	%f24, %f22, %f3, %f23;
	mov.f32 	%f25, 0fBE1B3B75;
	fma.rn.f32 	%f26, %f24, %f3, %f25;
	mov.f32 	%f27, 0fBF6B385A;
	fma.rn.f32 	%f28, %f26, %f3, %f27;
	mov.f32 	%f29, 0fBFD0316E;
	fma.rn.f32 	%f30, %f28, %f3, %f29;
	mov.f32 	%f31, 0fBA031CCE;
	fma.rn.f32 	%f17, %f30, %f3, %f31;
	// inline asm
	ex2.approx.ftz.f32 %f16,%f17;
	// inline asm
	mov.f32 	%f32, 0f3F800000;
	sub.f32 	%f33, %f32, %f16;
	mov.b32 	 %r2, %f33;
	setp.ltu.f32	%p2, %f3, 0f407AD445;
	selp.b32	%r3, %r2, 1065353216, %p2;
	mov.b32 	 %r4, %f2;
	and.b32  	%r5, %r4, -2147483648;
	or.b32  	%r6, %r3, %r5;
	mov.b32 	 %f80, %r6;

BB5_3:
	add.f32 	%f46, %f1, 0fBF000000;
	mul.f32 	%f7, %f46, %f12;
	abs.f32 	%f8, %f7;
	setp.ltu.f32	%p3, %f8, 0f3F800000;
	@%p3 bra 	BB5_5;
	bra.uni 	BB5_4;

BB5_5:
	mul.f32 	%f65, %f7, %f7;
	mov.f32 	%f66, 0f3BA0C9F8;
	mov.f32 	%f67, 0fBA1268FB;
	fma.rn.f32 	%f68, %f67, %f65, %f66;
	mov.f32 	%f69, 0fBCDABFD4;
	fma.rn.f32 	%f70, %f68, %f65, %f69;
	mov.f32 	%f71, 0f3DE70331;
	fma.rn.f32 	%f72, %f70, %f65, %f71;
	mov.f32 	%f73, 0fBEC09330;
	fma.rn.f32 	%f74, %f72, %f65, %f73;
	mov.f32 	%f75, 0f3F906EBA;
	fma.rn.f32 	%f76, %f74, %f65, %f75;
	mul.f32 	%f81, %f7, %f76;
	bra.uni 	BB5_6;

BB5_4:
	mov.f32 	%f49, 0f3A03BB71;
	mov.f32 	%f50, 0fB7B730FB;
	fma.rn.f32 	%f51, %f50, %f8, %f49;
	mov.f32 	%f52, 0fBBACA3B3;
	fma.rn.f32 	%f53, %f51, %f8, %f52;
	mov.f32 	%f54, 0f3D0A7445;
	fma.rn.f32 	%f55, %f53, %f8, %f54;
	mov.f32 	%f56, 0fBE1B3B75;
	fma.rn.f32 	%f57, %f55, %f8, %f56;
	mov.f32 	%f58, 0fBF6B385A;
	fma.rn.f32 	%f59, %f57, %f8, %f58;
	mov.f32 	%f60, 0fBFD0316E;
	fma.rn.f32 	%f61, %f59, %f8, %f60;
	mov.f32 	%f62, 0fBA031CCE;
	fma.rn.f32 	%f48, %f61, %f8, %f62;
	// inline asm
	ex2.approx.ftz.f32 %f47,%f48;
	// inline asm
	mov.f32 	%f63, 0f3F800000;
	sub.f32 	%f64, %f63, %f47;
	mov.b32 	 %r7, %f64;
	setp.ltu.f32	%p4, %f8, 0f407AD445;
	selp.b32	%r8, %r7, 1065353216, %p4;
	mov.b32 	 %r9, %f7;
	and.b32  	%r10, %r9, -2147483648;
	or.b32  	%r11, %r8, %r10;
	mov.b32 	 %f81, %r11;

BB5_6:
	mul.f32 	%f77, %f81, 0f3F000000;
	mul.f32 	%f78, %f80, 0f3F000000;
	sub.f32 	%f79, %f78, %f77;
	st.param.f32	[func_retval0+0], %f79;
	ret;
}

	// .globl	_Z2EyjfPf
.visible .func  (.param .b32 func_retval0) _Z2EyjfPf(
	.param .b32 _Z2EyjfPf_param_0,
	.param .b32 _Z2EyjfPf_param_1,
	.param .b64 _Z2EyjfPf_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<2>;


	ld.param.u32 	%r1, [_Z2EyjfPf_param_0];
	ld.param.f32 	%f12, [_Z2EyjfPf_param_1];
	ld.param.u64 	%rd1, [_Z2EyjfPf_param_2];
	cvt.rn.f32.u32	%f13, %r1;
	ld.f32 	%f14, [%rd1+4];
	sub.f32 	%f1, %f13, %f14;
	add.f32 	%f15, %f1, 0f3F000000;
	mul.f32 	%f2, %f15, %f12;
	abs.f32 	%f3, %f2;
	setp.ltu.f32	%p1, %f3, 0f3F800000;
	@%p1 bra 	BB6_2;
	bra.uni 	BB6_1;

BB6_2:
	mul.f32 	%f34, %f2, %f2;
	mov.f32 	%f35, 0f3BA0C9F8;
	mov.f32 	%f36, 0fBA1268FB;
	fma.rn.f32 	%f37, %f36, %f34, %f35;
	mov.f32 	%f38, 0fBCDABFD4;
	fma.rn.f32 	%f39, %f37, %f34, %f38;
	mov.f32 	%f40, 0f3DE70331;
	fma.rn.f32 	%f41, %f39, %f34, %f40;
	mov.f32 	%f42, 0fBEC09330;
	fma.rn.f32 	%f43, %f41, %f34, %f42;
	mov.f32 	%f44, 0f3F906EBA;
	fma.rn.f32 	%f45, %f43, %f34, %f44;
	mul.f32 	%f80, %f2, %f45;
	bra.uni 	BB6_3;

BB6_1:
	mov.f32 	%f18, 0f3A03BB71;
	mov.f32 	%f19, 0fB7B730FB;
	fma.rn.f32 	%f20, %f19, %f3, %f18;
	mov.f32 	%f21, 0fBBACA3B3;
	fma.rn.f32 	%f22, %f20, %f3, %f21;
	mov.f32 	%f23, 0f3D0A7445;
	fma.rn.f32 	%f24, %f22, %f3, %f23;
	mov.f32 	%f25, 0fBE1B3B75;
	fma.rn.f32 	%f26, %f24, %f3, %f25;
	mov.f32 	%f27, 0fBF6B385A;
	fma.rn.f32 	%f28, %f26, %f3, %f27;
	mov.f32 	%f29, 0fBFD0316E;
	fma.rn.f32 	%f30, %f28, %f3, %f29;
	mov.f32 	%f31, 0fBA031CCE;
	fma.rn.f32 	%f17, %f30, %f3, %f31;
	// inline asm
	ex2.approx.ftz.f32 %f16,%f17;
	// inline asm
	mov.f32 	%f32, 0f3F800000;
	sub.f32 	%f33, %f32, %f16;
	mov.b32 	 %r2, %f33;
	setp.ltu.f32	%p2, %f3, 0f407AD445;
	selp.b32	%r3, %r2, 1065353216, %p2;
	mov.b32 	 %r4, %f2;
	and.b32  	%r5, %r4, -2147483648;
	or.b32  	%r6, %r3, %r5;
	mov.b32 	 %f80, %r6;

BB6_3:
	add.f32 	%f46, %f1, 0fBF000000;
	mul.f32 	%f7, %f46, %f12;
	abs.f32 	%f8, %f7;
	setp.ltu.f32	%p3, %f8, 0f3F800000;
	@%p3 bra 	BB6_5;
	bra.uni 	BB6_4;

BB6_5:
	mul.f32 	%f65, %f7, %f7;
	mov.f32 	%f66, 0f3BA0C9F8;
	mov.f32 	%f67, 0fBA1268FB;
	fma.rn.f32 	%f68, %f67, %f65, %f66;
	mov.f32 	%f69, 0fBCDABFD4;
	fma.rn.f32 	%f70, %f68, %f65, %f69;
	mov.f32 	%f71, 0f3DE70331;
	fma.rn.f32 	%f72, %f70, %f65, %f71;
	mov.f32 	%f73, 0fBEC09330;
	fma.rn.f32 	%f74, %f72, %f65, %f73;
	mov.f32 	%f75, 0f3F906EBA;
	fma.rn.f32 	%f76, %f74, %f65, %f75;
	mul.f32 	%f81, %f7, %f76;
	bra.uni 	BB6_6;

BB6_4:
	mov.f32 	%f49, 0f3A03BB71;
	mov.f32 	%f50, 0fB7B730FB;
	fma.rn.f32 	%f51, %f50, %f8, %f49;
	mov.f32 	%f52, 0fBBACA3B3;
	fma.rn.f32 	%f53, %f51, %f8, %f52;
	mov.f32 	%f54, 0f3D0A7445;
	fma.rn.f32 	%f55, %f53, %f8, %f54;
	mov.f32 	%f56, 0fBE1B3B75;
	fma.rn.f32 	%f57, %f55, %f8, %f56;
	mov.f32 	%f58, 0fBF6B385A;
	fma.rn.f32 	%f59, %f57, %f8, %f58;
	mov.f32 	%f60, 0fBFD0316E;
	fma.rn.f32 	%f61, %f59, %f8, %f60;
	mov.f32 	%f62, 0fBA031CCE;
	fma.rn.f32 	%f48, %f61, %f8, %f62;
	// inline asm
	ex2.approx.ftz.f32 %f47,%f48;
	// inline asm
	mov.f32 	%f63, 0f3F800000;
	sub.f32 	%f64, %f63, %f47;
	mov.b32 	 %r7, %f64;
	setp.ltu.f32	%p4, %f8, 0f407AD445;
	selp.b32	%r8, %r7, 1065353216, %p4;
	mov.b32 	 %r9, %f7;
	and.b32  	%r10, %r9, -2147483648;
	or.b32  	%r11, %r8, %r10;
	mov.b32 	 %f81, %r11;

BB6_6:
	mul.f32 	%f77, %f81, 0f3F000000;
	mul.f32 	%f78, %f80, 0f3F000000;
	sub.f32 	%f79, %f78, %f77;
	st.param.f32	[func_retval0+0], %f79;
	ret;
}

	// .globl	_Z3dExjfPf
.visible .func  (.param .b32 func_retval0) _Z3dExjfPf(
	.param .b32 _Z3dExjfPf_param_0,
	.param .b32 _Z3dExjfPf_param_1,
	.param .b64 _Z3dExjfPf_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<2>;


	ld.param.u32 	%r1, [_Z3dExjfPf_param_0];
	ld.param.f32 	%f5, [_Z3dExjfPf_param_1];
	ld.param.u64 	%rd1, [_Z3dExjfPf_param_2];
	mul.f32 	%f6, %f5, 0f3F000000;
	cvt.rn.f32.u32	%f7, %r1;
	ld.f32 	%f8, [%rd1];
	sub.f32 	%f9, %f7, %f8;
	add.f32 	%f10, %f9, 0fBF000000;
	mul.f32 	%f11, %f10, %f5;
	mul.f32 	%f12, %f11, %f11;
	neg.f32 	%f13, %f12;
	mul.f32 	%f14, %f12, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f15, %f14;
	mov.f32 	%f16, 0fBF317200;
	fma.rn.f32 	%f17, %f15, %f16, %f13;
	mov.f32 	%f18, 0fB5BFBE8E;
	fma.rn.f32 	%f19, %f15, %f18, %f17;
	mul.f32 	%f2, %f19, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1,%f2;
	// inline asm
	add.f32 	%f20, %f15, 0f00000000;
	ex2.approx.f32 	%f21, %f20;
	mul.f32 	%f22, %f1, %f21;
	setp.gt.f32	%p1, %f12, 0f42D20000;
	setp.lt.f32	%p2, %f12, 0fC2D20000;
	fma.rn.f32 	%f23, %f1, %f21, %f22;
	mul.f32 	%f24, %f23, 0f3F106EBB;
	selp.f32	%f25, 0f00000000, %f24, %p1;
	selp.f32	%f26, 0f7F800000, %f25, %p2;
	add.f32 	%f27, %f9, 0f3F000000;
	mul.f32 	%f28, %f27, %f5;
	mul.f32 	%f29, %f28, %f28;
	neg.f32 	%f30, %f29;
	mul.f32 	%f31, %f29, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f32, %f31;
	fma.rn.f32 	%f33, %f32, %f16, %f30;
	fma.rn.f32 	%f34, %f32, %f18, %f33;
	mul.f32 	%f4, %f34, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f3,%f4;
	// inline asm
	add.f32 	%f35, %f32, 0f00000000;
	ex2.approx.f32 	%f36, %f35;
	mul.f32 	%f37, %f3, %f36;
	setp.gt.f32	%p3, %f29, 0f42D20000;
	setp.lt.f32	%p4, %f29, 0fC2D20000;
	fma.rn.f32 	%f38, %f3, %f36, %f37;
	mul.f32 	%f39, %f38, 0f3F106EBB;
	selp.f32	%f40, 0f00000000, %f39, %p3;
	selp.f32	%f41, 0f7F800000, %f40, %p4;
	sub.f32 	%f42, %f26, %f41;
	mul.f32 	%f43, %f6, %f42;
	st.param.f32	[func_retval0+0], %f43;
	ret;
}

	// .globl	_Z3dEyjfPf
.visible .func  (.param .b32 func_retval0) _Z3dEyjfPf(
	.param .b32 _Z3dEyjfPf_param_0,
	.param .b32 _Z3dEyjfPf_param_1,
	.param .b64 _Z3dEyjfPf_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<2>;


	ld.param.u32 	%r1, [_Z3dEyjfPf_param_0];
	ld.param.f32 	%f5, [_Z3dEyjfPf_param_1];
	ld.param.u64 	%rd1, [_Z3dEyjfPf_param_2];
	mul.f32 	%f6, %f5, 0f3F000000;
	cvt.rn.f32.u32	%f7, %r1;
	ld.f32 	%f8, [%rd1+4];
	sub.f32 	%f9, %f7, %f8;
	add.f32 	%f10, %f9, 0fBF000000;
	mul.f32 	%f11, %f10, %f5;
	mul.f32 	%f12, %f11, %f11;
	neg.f32 	%f13, %f12;
	mul.f32 	%f14, %f12, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f15, %f14;
	mov.f32 	%f16, 0fBF317200;
	fma.rn.f32 	%f17, %f15, %f16, %f13;
	mov.f32 	%f18, 0fB5BFBE8E;
	fma.rn.f32 	%f19, %f15, %f18, %f17;
	mul.f32 	%f2, %f19, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1,%f2;
	// inline asm
	add.f32 	%f20, %f15, 0f00000000;
	ex2.approx.f32 	%f21, %f20;
	mul.f32 	%f22, %f1, %f21;
	setp.gt.f32	%p1, %f12, 0f42D20000;
	setp.lt.f32	%p2, %f12, 0fC2D20000;
	fma.rn.f32 	%f23, %f1, %f21, %f22;
	mul.f32 	%f24, %f23, 0f3F106EBB;
	selp.f32	%f25, 0f00000000, %f24, %p1;
	selp.f32	%f26, 0f7F800000, %f25, %p2;
	add.f32 	%f27, %f9, 0f3F000000;
	mul.f32 	%f28, %f27, %f5;
	mul.f32 	%f29, %f28, %f28;
	neg.f32 	%f30, %f29;
	mul.f32 	%f31, %f29, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f32, %f31;
	fma.rn.f32 	%f33, %f32, %f16, %f30;
	fma.rn.f32 	%f34, %f32, %f18, %f33;
	mul.f32 	%f4, %f34, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f3,%f4;
	// inline asm
	add.f32 	%f35, %f32, 0f00000000;
	ex2.approx.f32 	%f36, %f35;
	mul.f32 	%f37, %f3, %f36;
	setp.gt.f32	%p3, %f29, 0f42D20000;
	setp.lt.f32	%p4, %f29, 0fC2D20000;
	fma.rn.f32 	%f38, %f3, %f36, %f37;
	mul.f32 	%f39, %f38, 0f3F106EBB;
	selp.f32	%f40, 0f00000000, %f39, %p3;
	selp.f32	%f41, 0f7F800000, %f40, %p4;
	sub.f32 	%f42, %f26, %f41;
	mul.f32 	%f43, %f6, %f42;
	st.param.f32	[func_retval0+0], %f43;
	ret;
}

	// .globl	_Z4dEsxjfPf
.visible .func  (.param .b32 func_retval0) _Z4dEsxjfPf(
	.param .b32 _Z4dEsxjfPf_param_0,
	.param .b32 _Z4dEsxjfPf_param_1,
	.param .b64 _Z4dEsxjfPf_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<2>;


	ld.param.u32 	%r1, [_Z4dEsxjfPf_param_0];
	ld.param.f32 	%f5, [_Z4dEsxjfPf_param_1];
	ld.param.u64 	%rd1, [_Z4dEsxjfPf_param_2];
	mul.f32 	%f6, %f5, 0f3F000000;
	cvt.rn.f32.u32	%f7, %r1;
	ld.f32 	%f8, [%rd1];
	sub.f32 	%f9, %f7, %f8;
	add.f32 	%f10, %f9, 0fBF000000;
	mul.f32 	%f11, %f10, %f5;
	mul.f32 	%f12, %f11, %f11;
	neg.f32 	%f13, %f12;
	mul.f32 	%f14, %f12, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f15, %f14;
	mov.f32 	%f16, 0fBF317200;
	fma.rn.f32 	%f17, %f15, %f16, %f13;
	mov.f32 	%f18, 0fB5BFBE8E;
	fma.rn.f32 	%f19, %f15, %f18, %f17;
	mul.f32 	%f2, %f19, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1,%f2;
	// inline asm
	add.f32 	%f20, %f15, 0f00000000;
	ex2.approx.f32 	%f21, %f20;
	mul.f32 	%f22, %f1, %f21;
	setp.gt.f32	%p1, %f12, 0f42D20000;
	setp.lt.f32	%p2, %f12, 0fC2D20000;
	fma.rn.f32 	%f23, %f1, %f21, %f22;
	mul.f32 	%f24, %f23, 0f3F106EBB;
	selp.f32	%f25, 0f00000000, %f24, %p1;
	selp.f32	%f26, 0f7F800000, %f25, %p2;
	mul.f32 	%f27, %f10, %f26;
	add.f32 	%f28, %f9, 0f3F000000;
	mul.f32 	%f29, %f28, %f5;
	mul.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f30;
	mul.f32 	%f32, %f30, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f33, %f32;
	fma.rn.f32 	%f34, %f33, %f16, %f31;
	fma.rn.f32 	%f35, %f33, %f18, %f34;
	mul.f32 	%f4, %f35, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f3,%f4;
	// inline asm
	add.f32 	%f36, %f33, 0f00000000;
	ex2.approx.f32 	%f37, %f36;
	mul.f32 	%f38, %f3, %f37;
	setp.gt.f32	%p3, %f30, 0f42D20000;
	setp.lt.f32	%p4, %f30, 0fC2D20000;
	fma.rn.f32 	%f39, %f3, %f37, %f38;
	mul.f32 	%f40, %f39, 0f3F106EBB;
	selp.f32	%f41, 0f00000000, %f40, %p3;
	selp.f32	%f42, 0f7F800000, %f41, %p4;
	mul.f32 	%f43, %f28, %f42;
	sub.f32 	%f44, %f27, %f43;
	mul.f32 	%f45, %f6, %f44;
	ld.f32 	%f46, [%rd1+8];
	div.rn.f32 	%f47, %f45, %f46;
	st.param.f32	[func_retval0+0], %f47;
	ret;
}

	// .globl	_Z4dEsyjfPf
.visible .func  (.param .b32 func_retval0) _Z4dEsyjfPf(
	.param .b32 _Z4dEsyjfPf_param_0,
	.param .b32 _Z4dEsyjfPf_param_1,
	.param .b64 _Z4dEsyjfPf_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<2>;


	ld.param.u32 	%r1, [_Z4dEsyjfPf_param_0];
	ld.param.f32 	%f5, [_Z4dEsyjfPf_param_1];
	ld.param.u64 	%rd1, [_Z4dEsyjfPf_param_2];
	mul.f32 	%f6, %f5, 0f3F000000;
	cvt.rn.f32.u32	%f7, %r1;
	ld.f32 	%f8, [%rd1+4];
	sub.f32 	%f9, %f7, %f8;
	add.f32 	%f10, %f9, 0fBF000000;
	mul.f32 	%f11, %f10, %f5;
	mul.f32 	%f12, %f11, %f11;
	neg.f32 	%f13, %f12;
	mul.f32 	%f14, %f12, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f15, %f14;
	mov.f32 	%f16, 0fBF317200;
	fma.rn.f32 	%f17, %f15, %f16, %f13;
	mov.f32 	%f18, 0fB5BFBE8E;
	fma.rn.f32 	%f19, %f15, %f18, %f17;
	mul.f32 	%f2, %f19, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1,%f2;
	// inline asm
	add.f32 	%f20, %f15, 0f00000000;
	ex2.approx.f32 	%f21, %f20;
	mul.f32 	%f22, %f1, %f21;
	setp.gt.f32	%p1, %f12, 0f42D20000;
	setp.lt.f32	%p2, %f12, 0fC2D20000;
	fma.rn.f32 	%f23, %f1, %f21, %f22;
	mul.f32 	%f24, %f23, 0f3F106EBB;
	selp.f32	%f25, 0f00000000, %f24, %p1;
	selp.f32	%f26, 0f7F800000, %f25, %p2;
	mul.f32 	%f27, %f10, %f26;
	add.f32 	%f28, %f9, 0f3F000000;
	mul.f32 	%f29, %f28, %f5;
	mul.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f30;
	mul.f32 	%f32, %f30, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f33, %f32;
	fma.rn.f32 	%f34, %f33, %f16, %f31;
	fma.rn.f32 	%f35, %f33, %f18, %f34;
	mul.f32 	%f4, %f35, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f3,%f4;
	// inline asm
	add.f32 	%f36, %f33, 0f00000000;
	ex2.approx.f32 	%f37, %f36;
	mul.f32 	%f38, %f3, %f37;
	setp.gt.f32	%p3, %f30, 0f42D20000;
	setp.lt.f32	%p4, %f30, 0fC2D20000;
	fma.rn.f32 	%f39, %f3, %f37, %f38;
	mul.f32 	%f40, %f39, 0f3F106EBB;
	selp.f32	%f41, 0f00000000, %f40, %p3;
	selp.f32	%f42, 0f7F800000, %f41, %p4;
	mul.f32 	%f43, %f28, %f42;
	sub.f32 	%f44, %f27, %f43;
	mul.f32 	%f45, %f6, %f44;
	ld.f32 	%f46, [%rd1+12];
	div.rn.f32 	%f47, %f45, %f46;
	st.param.f32	[func_retval0+0], %f47;
	ret;
}

	// .globl	_Z8getValuePfjj
.visible .func  (.param .b32 func_retval0) _Z8getValuePfjj(
	.param .b64 _Z8getValuePfjj_param_0,
	.param .b32 _Z8getValuePfjj_param_1,
	.param .b32 _Z8getValuePfjj_param_2
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<171>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_Z8getValuePfjj_param_0];
	ld.param.u32 	%r2, [_Z8getValuePfjj_param_1];
	ld.param.u32 	%r1, [_Z8getValuePfjj_param_2];
	ld.f32 	%f26, [%rd1+8];
	mul.f32 	%f27, %f26, 0f3FB504F3;
	rcp.rn.f32 	%f1, %f27;
	ld.f32 	%f28, [%rd1+12];
	mul.f32 	%f29, %f28, 0f3FB504F3;
	rcp.rn.f32 	%f2, %f29;
	ld.f32 	%f30, [%rd1];
	cvt.rn.f32.u32	%f31, %r2;
	sub.f32 	%f3, %f31, %f30;
	add.f32 	%f32, %f3, 0f3F000000;
	mul.f32 	%f4, %f1, %f32;
	abs.f32 	%f5, %f4;
	setp.ltu.f32	%p1, %f5, 0f3F800000;
	@%p1 bra 	BB11_2;
	bra.uni 	BB11_1;

BB11_2:
	mul.f32 	%f51, %f4, %f4;
	mov.f32 	%f52, 0f3BA0C9F8;
	mov.f32 	%f53, 0fBA1268FB;
	fma.rn.f32 	%f54, %f53, %f51, %f52;
	mov.f32 	%f55, 0fBCDABFD4;
	fma.rn.f32 	%f56, %f54, %f51, %f55;
	mov.f32 	%f57, 0f3DE70331;
	fma.rn.f32 	%f58, %f56, %f51, %f57;
	mov.f32 	%f59, 0fBEC09330;
	fma.rn.f32 	%f60, %f58, %f51, %f59;
	mov.f32 	%f61, 0f3F906EBA;
	fma.rn.f32 	%f62, %f60, %f51, %f61;
	mul.f32 	%f167, %f4, %f62;
	bra.uni 	BB11_3;

BB11_1:
	mov.f32 	%f35, 0f3A03BB71;
	mov.f32 	%f36, 0fB7B730FB;
	fma.rn.f32 	%f37, %f36, %f5, %f35;
	mov.f32 	%f38, 0fBBACA3B3;
	fma.rn.f32 	%f39, %f37, %f5, %f38;
	mov.f32 	%f40, 0f3D0A7445;
	fma.rn.f32 	%f41, %f39, %f5, %f40;
	mov.f32 	%f42, 0fBE1B3B75;
	fma.rn.f32 	%f43, %f41, %f5, %f42;
	mov.f32 	%f44, 0fBF6B385A;
	fma.rn.f32 	%f45, %f43, %f5, %f44;
	mov.f32 	%f46, 0fBFD0316E;
	fma.rn.f32 	%f47, %f45, %f5, %f46;
	mov.f32 	%f48, 0fBA031CCE;
	fma.rn.f32 	%f34, %f47, %f5, %f48;
	// inline asm
	ex2.approx.ftz.f32 %f33,%f34;
	// inline asm
	mov.f32 	%f49, 0f3F800000;
	sub.f32 	%f50, %f49, %f33;
	mov.b32 	 %r3, %f50;
	setp.ltu.f32	%p2, %f5, 0f407AD445;
	selp.b32	%r4, %r3, 1065353216, %p2;
	mov.b32 	 %r5, %f4;
	and.b32  	%r6, %r5, -2147483648;
	or.b32  	%r7, %r4, %r6;
	mov.b32 	 %f167, %r7;

BB11_3:
	add.f32 	%f63, %f3, 0fBF000000;
	mul.f32 	%f9, %f1, %f63;
	abs.f32 	%f10, %f9;
	setp.ltu.f32	%p3, %f10, 0f3F800000;
	@%p3 bra 	BB11_5;
	bra.uni 	BB11_4;

BB11_5:
	mul.f32 	%f82, %f9, %f9;
	mov.f32 	%f83, 0f3BA0C9F8;
	mov.f32 	%f84, 0fBA1268FB;
	fma.rn.f32 	%f85, %f84, %f82, %f83;
	mov.f32 	%f86, 0fBCDABFD4;
	fma.rn.f32 	%f87, %f85, %f82, %f86;
	mov.f32 	%f88, 0f3DE70331;
	fma.rn.f32 	%f89, %f87, %f82, %f88;
	mov.f32 	%f90, 0fBEC09330;
	fma.rn.f32 	%f91, %f89, %f82, %f90;
	mov.f32 	%f92, 0f3F906EBA;
	fma.rn.f32 	%f93, %f91, %f82, %f92;
	mul.f32 	%f168, %f9, %f93;
	bra.uni 	BB11_6;

BB11_4:
	mov.f32 	%f66, 0f3A03BB71;
	mov.f32 	%f67, 0fB7B730FB;
	fma.rn.f32 	%f68, %f67, %f10, %f66;
	mov.f32 	%f69, 0fBBACA3B3;
	fma.rn.f32 	%f70, %f68, %f10, %f69;
	mov.f32 	%f71, 0f3D0A7445;
	fma.rn.f32 	%f72, %f70, %f10, %f71;
	mov.f32 	%f73, 0fBE1B3B75;
	fma.rn.f32 	%f74, %f72, %f10, %f73;
	mov.f32 	%f75, 0fBF6B385A;
	fma.rn.f32 	%f76, %f74, %f10, %f75;
	mov.f32 	%f77, 0fBFD0316E;
	fma.rn.f32 	%f78, %f76, %f10, %f77;
	mov.f32 	%f79, 0fBA031CCE;
	fma.rn.f32 	%f65, %f78, %f10, %f79;
	// inline asm
	ex2.approx.ftz.f32 %f64,%f65;
	// inline asm
	mov.f32 	%f80, 0f3F800000;
	sub.f32 	%f81, %f80, %f64;
	mov.b32 	 %r8, %f81;
	setp.ltu.f32	%p4, %f10, 0f407AD445;
	selp.b32	%r9, %r8, 1065353216, %p4;
	mov.b32 	 %r10, %f9;
	and.b32  	%r11, %r10, -2147483648;
	or.b32  	%r12, %r9, %r11;
	mov.b32 	 %f168, %r12;

BB11_6:
	mul.f32 	%f94, %f168, 0f3F000000;
	mul.f32 	%f95, %f167, 0f3F000000;
	sub.f32 	%f14, %f95, %f94;
	ld.f32 	%f96, [%rd1+4];
	cvt.rn.f32.u32	%f97, %r1;
	sub.f32 	%f15, %f97, %f96;
	add.f32 	%f98, %f15, 0f3F000000;
	mul.f32 	%f16, %f2, %f98;
	abs.f32 	%f17, %f16;
	setp.ltu.f32	%p5, %f17, 0f3F800000;
	@%p5 bra 	BB11_8;
	bra.uni 	BB11_7;

BB11_8:
	mul.f32 	%f117, %f16, %f16;
	mov.f32 	%f118, 0f3BA0C9F8;
	mov.f32 	%f119, 0fBA1268FB;
	fma.rn.f32 	%f120, %f119, %f117, %f118;
	mov.f32 	%f121, 0fBCDABFD4;
	fma.rn.f32 	%f122, %f120, %f117, %f121;
	mov.f32 	%f123, 0f3DE70331;
	fma.rn.f32 	%f124, %f122, %f117, %f123;
	mov.f32 	%f125, 0fBEC09330;
	fma.rn.f32 	%f126, %f124, %f117, %f125;
	mov.f32 	%f127, 0f3F906EBA;
	fma.rn.f32 	%f128, %f126, %f117, %f127;
	mul.f32 	%f169, %f16, %f128;
	bra.uni 	BB11_9;

BB11_7:
	mov.f32 	%f101, 0f3A03BB71;
	mov.f32 	%f102, 0fB7B730FB;
	fma.rn.f32 	%f103, %f102, %f17, %f101;
	mov.f32 	%f104, 0fBBACA3B3;
	fma.rn.f32 	%f105, %f103, %f17, %f104;
	mov.f32 	%f106, 0f3D0A7445;
	fma.rn.f32 	%f107, %f105, %f17, %f106;
	mov.f32 	%f108, 0fBE1B3B75;
	fma.rn.f32 	%f109, %f107, %f17, %f108;
	mov.f32 	%f110, 0fBF6B385A;
	fma.rn.f32 	%f111, %f109, %f17, %f110;
	mov.f32 	%f112, 0fBFD0316E;
	fma.rn.f32 	%f113, %f111, %f17, %f112;
	mov.f32 	%f114, 0fBA031CCE;
	fma.rn.f32 	%f100, %f113, %f17, %f114;
	// inline asm
	ex2.approx.ftz.f32 %f99,%f100;
	// inline asm
	mov.f32 	%f115, 0f3F800000;
	sub.f32 	%f116, %f115, %f99;
	mov.b32 	 %r13, %f116;
	setp.ltu.f32	%p6, %f17, 0f407AD445;
	selp.b32	%r14, %r13, 1065353216, %p6;
	mov.b32 	 %r15, %f16;
	and.b32  	%r16, %r15, -2147483648;
	or.b32  	%r17, %r14, %r16;
	mov.b32 	 %f169, %r17;

BB11_9:
	add.f32 	%f129, %f15, 0fBF000000;
	mul.f32 	%f21, %f2, %f129;
	abs.f32 	%f22, %f21;
	setp.ltu.f32	%p7, %f22, 0f3F800000;
	@%p7 bra 	BB11_11;
	bra.uni 	BB11_10;

BB11_11:
	mul.f32 	%f148, %f21, %f21;
	mov.f32 	%f149, 0f3BA0C9F8;
	mov.f32 	%f150, 0fBA1268FB;
	fma.rn.f32 	%f151, %f150, %f148, %f149;
	mov.f32 	%f152, 0fBCDABFD4;
	fma.rn.f32 	%f153, %f151, %f148, %f152;
	mov.f32 	%f154, 0f3DE70331;
	fma.rn.f32 	%f155, %f153, %f148, %f154;
	mov.f32 	%f156, 0fBEC09330;
	fma.rn.f32 	%f157, %f155, %f148, %f156;
	mov.f32 	%f158, 0f3F906EBA;
	fma.rn.f32 	%f159, %f157, %f148, %f158;
	mul.f32 	%f170, %f21, %f159;
	bra.uni 	BB11_12;

BB11_10:
	mov.f32 	%f132, 0f3A03BB71;
	mov.f32 	%f133, 0fB7B730FB;
	fma.rn.f32 	%f134, %f133, %f22, %f132;
	mov.f32 	%f135, 0fBBACA3B3;
	fma.rn.f32 	%f136, %f134, %f22, %f135;
	mov.f32 	%f137, 0f3D0A7445;
	fma.rn.f32 	%f138, %f136, %f22, %f137;
	mov.f32 	%f139, 0fBE1B3B75;
	fma.rn.f32 	%f140, %f138, %f22, %f139;
	mov.f32 	%f141, 0fBF6B385A;
	fma.rn.f32 	%f142, %f140, %f22, %f141;
	mov.f32 	%f143, 0fBFD0316E;
	fma.rn.f32 	%f144, %f142, %f22, %f143;
	mov.f32 	%f145, 0fBA031CCE;
	fma.rn.f32 	%f131, %f144, %f22, %f145;
	// inline asm
	ex2.approx.ftz.f32 %f130,%f131;
	// inline asm
	mov.f32 	%f146, 0f3F800000;
	sub.f32 	%f147, %f146, %f130;
	mov.b32 	 %r18, %f147;
	setp.ltu.f32	%p8, %f22, 0f407AD445;
	selp.b32	%r19, %r18, 1065353216, %p8;
	mov.b32 	 %r20, %f21;
	and.b32  	%r21, %r20, -2147483648;
	or.b32  	%r22, %r19, %r21;
	mov.b32 	 %f170, %r22;

BB11_12:
	mul.f32 	%f160, %f170, 0f3F000000;
	mul.f32 	%f161, %f169, 0f3F000000;
	sub.f32 	%f162, %f161, %f160;
	ld.f32 	%f163, [%rd1+16];
	mul.f32 	%f164, %f14, %f163;
	ld.f32 	%f165, [%rd1+20];
	fma.rn.f32 	%f166, %f164, %f162, %f165;
	st.param.f32	[func_retval0+0], %f166;
	ret;
}

	// .globl	_Z9getValuesPfiS_
.visible .func _Z9getValuesPfiS_(
	.param .b64 _Z9getValuesPfiS__param_0,
	.param .b32 _Z9getValuesPfiS__param_1,
	.param .b64 _Z9getValuesPfiS__param_2
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<171>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd4, [_Z9getValuesPfiS__param_0];
	ld.param.u32 	%r5, [_Z9getValuesPfiS__param_1];
	ld.param.u64 	%rd6, [_Z9getValuesPfiS__param_2];
	mul.lo.s32 	%r1, %r5, %r5;
	setp.eq.s32	%p1, %r1, 0;
	@%p1 bra 	BB12_15;

	mov.u32 	%r28, 0;

BB12_2:
	div.s32 	%r3, %r28, %r5;
	ld.f32 	%f26, [%rd4+8];
	mul.f32 	%f27, %f26, 0f3FB504F3;
	rcp.rn.f32 	%f1, %f27;
	ld.f32 	%f28, [%rd4+12];
	mul.f32 	%f29, %f28, 0f3FB504F3;
	rcp.rn.f32 	%f2, %f29;
	rem.s32 	%r7, %r28, %r5;
	cvt.rn.f32.u32	%f30, %r7;
	ld.f32 	%f31, [%rd4];
	sub.f32 	%f3, %f30, %f31;
	add.f32 	%f32, %f3, 0f3F000000;
	mul.f32 	%f4, %f1, %f32;
	abs.f32 	%f5, %f4;
	setp.ltu.f32	%p2, %f5, 0f3F800000;
	@%p2 bra 	BB12_4;
	bra.uni 	BB12_3;

BB12_4:
	mul.f32 	%f51, %f4, %f4;
	mov.f32 	%f52, 0f3BA0C9F8;
	mov.f32 	%f53, 0fBA1268FB;
	fma.rn.f32 	%f54, %f53, %f51, %f52;
	mov.f32 	%f55, 0fBCDABFD4;
	fma.rn.f32 	%f56, %f54, %f51, %f55;
	mov.f32 	%f57, 0f3DE70331;
	fma.rn.f32 	%f58, %f56, %f51, %f57;
	mov.f32 	%f59, 0fBEC09330;
	fma.rn.f32 	%f60, %f58, %f51, %f59;
	mov.f32 	%f61, 0f3F906EBA;
	fma.rn.f32 	%f62, %f60, %f51, %f61;
	mul.f32 	%f167, %f4, %f62;
	bra.uni 	BB12_5;

BB12_3:
	mov.f32 	%f35, 0f3A03BB71;
	mov.f32 	%f36, 0fB7B730FB;
	fma.rn.f32 	%f37, %f36, %f5, %f35;
	mov.f32 	%f38, 0fBBACA3B3;
	fma.rn.f32 	%f39, %f37, %f5, %f38;
	mov.f32 	%f40, 0f3D0A7445;
	fma.rn.f32 	%f41, %f39, %f5, %f40;
	mov.f32 	%f42, 0fBE1B3B75;
	fma.rn.f32 	%f43, %f41, %f5, %f42;
	mov.f32 	%f44, 0fBF6B385A;
	fma.rn.f32 	%f45, %f43, %f5, %f44;
	mov.f32 	%f46, 0fBFD0316E;
	fma.rn.f32 	%f47, %f45, %f5, %f46;
	mov.f32 	%f48, 0fBA031CCE;
	fma.rn.f32 	%f34, %f47, %f5, %f48;
	// inline asm
	ex2.approx.ftz.f32 %f33,%f34;
	// inline asm
	mov.f32 	%f49, 0f3F800000;
	sub.f32 	%f50, %f49, %f33;
	mov.b32 	 %r8, %f50;
	setp.ltu.f32	%p3, %f5, 0f407AD445;
	selp.b32	%r9, %r8, 1065353216, %p3;
	mov.b32 	 %r10, %f4;
	and.b32  	%r11, %r10, -2147483648;
	or.b32  	%r12, %r9, %r11;
	mov.b32 	 %f167, %r12;

BB12_5:
	add.f32 	%f63, %f3, 0fBF000000;
	mul.f32 	%f9, %f1, %f63;
	abs.f32 	%f10, %f9;
	setp.ltu.f32	%p4, %f10, 0f3F800000;
	@%p4 bra 	BB12_7;
	bra.uni 	BB12_6;

BB12_7:
	mul.f32 	%f82, %f9, %f9;
	mov.f32 	%f83, 0f3BA0C9F8;
	mov.f32 	%f84, 0fBA1268FB;
	fma.rn.f32 	%f85, %f84, %f82, %f83;
	mov.f32 	%f86, 0fBCDABFD4;
	fma.rn.f32 	%f87, %f85, %f82, %f86;
	mov.f32 	%f88, 0f3DE70331;
	fma.rn.f32 	%f89, %f87, %f82, %f88;
	mov.f32 	%f90, 0fBEC09330;
	fma.rn.f32 	%f91, %f89, %f82, %f90;
	mov.f32 	%f92, 0f3F906EBA;
	fma.rn.f32 	%f93, %f91, %f82, %f92;
	mul.f32 	%f168, %f9, %f93;
	bra.uni 	BB12_8;

BB12_6:
	mov.f32 	%f66, 0f3A03BB71;
	mov.f32 	%f67, 0fB7B730FB;
	fma.rn.f32 	%f68, %f67, %f10, %f66;
	mov.f32 	%f69, 0fBBACA3B3;
	fma.rn.f32 	%f70, %f68, %f10, %f69;
	mov.f32 	%f71, 0f3D0A7445;
	fma.rn.f32 	%f72, %f70, %f10, %f71;
	mov.f32 	%f73, 0fBE1B3B75;
	fma.rn.f32 	%f74, %f72, %f10, %f73;
	mov.f32 	%f75, 0fBF6B385A;
	fma.rn.f32 	%f76, %f74, %f10, %f75;
	mov.f32 	%f77, 0fBFD0316E;
	fma.rn.f32 	%f78, %f76, %f10, %f77;
	mov.f32 	%f79, 0fBA031CCE;
	fma.rn.f32 	%f65, %f78, %f10, %f79;
	// inline asm
	ex2.approx.ftz.f32 %f64,%f65;
	// inline asm
	mov.f32 	%f80, 0f3F800000;
	sub.f32 	%f81, %f80, %f64;
	mov.b32 	 %r13, %f81;
	setp.ltu.f32	%p5, %f10, 0f407AD445;
	selp.b32	%r14, %r13, 1065353216, %p5;
	mov.b32 	 %r15, %f9;
	and.b32  	%r16, %r15, -2147483648;
	or.b32  	%r17, %r14, %r16;
	mov.b32 	 %f168, %r17;

BB12_8:
	mul.f32 	%f94, %f168, 0f3F000000;
	mul.f32 	%f95, %f167, 0f3F000000;
	sub.f32 	%f14, %f95, %f94;
	ld.f32 	%f96, [%rd4+4];
	cvt.rn.f32.u32	%f97, %r3;
	sub.f32 	%f15, %f97, %f96;
	add.f32 	%f98, %f15, 0f3F000000;
	mul.f32 	%f16, %f2, %f98;
	abs.f32 	%f17, %f16;
	setp.ltu.f32	%p6, %f17, 0f3F800000;
	@%p6 bra 	BB12_10;
	bra.uni 	BB12_9;

BB12_10:
	mul.f32 	%f117, %f16, %f16;
	mov.f32 	%f118, 0f3BA0C9F8;
	mov.f32 	%f119, 0fBA1268FB;
	fma.rn.f32 	%f120, %f119, %f117, %f118;
	mov.f32 	%f121, 0fBCDABFD4;
	fma.rn.f32 	%f122, %f120, %f117, %f121;
	mov.f32 	%f123, 0f3DE70331;
	fma.rn.f32 	%f124, %f122, %f117, %f123;
	mov.f32 	%f125, 0fBEC09330;
	fma.rn.f32 	%f126, %f124, %f117, %f125;
	mov.f32 	%f127, 0f3F906EBA;
	fma.rn.f32 	%f128, %f126, %f117, %f127;
	mul.f32 	%f169, %f16, %f128;
	bra.uni 	BB12_11;

BB12_9:
	mov.f32 	%f101, 0f3A03BB71;
	mov.f32 	%f102, 0fB7B730FB;
	fma.rn.f32 	%f103, %f102, %f17, %f101;
	mov.f32 	%f104, 0fBBACA3B3;
	fma.rn.f32 	%f105, %f103, %f17, %f104;
	mov.f32 	%f106, 0f3D0A7445;
	fma.rn.f32 	%f107, %f105, %f17, %f106;
	mov.f32 	%f108, 0fBE1B3B75;
	fma.rn.f32 	%f109, %f107, %f17, %f108;
	mov.f32 	%f110, 0fBF6B385A;
	fma.rn.f32 	%f111, %f109, %f17, %f110;
	mov.f32 	%f112, 0fBFD0316E;
	fma.rn.f32 	%f113, %f111, %f17, %f112;
	mov.f32 	%f114, 0fBA031CCE;
	fma.rn.f32 	%f100, %f113, %f17, %f114;
	// inline asm
	ex2.approx.ftz.f32 %f99,%f100;
	// inline asm
	mov.f32 	%f115, 0f3F800000;
	sub.f32 	%f116, %f115, %f99;
	mov.b32 	 %r18, %f116;
	setp.ltu.f32	%p7, %f17, 0f407AD445;
	selp.b32	%r19, %r18, 1065353216, %p7;
	mov.b32 	 %r20, %f16;
	and.b32  	%r21, %r20, -2147483648;
	or.b32  	%r22, %r19, %r21;
	mov.b32 	 %f169, %r22;

BB12_11:
	add.f32 	%f129, %f15, 0fBF000000;
	mul.f32 	%f21, %f2, %f129;
	abs.f32 	%f22, %f21;
	setp.ltu.f32	%p8, %f22, 0f3F800000;
	@%p8 bra 	BB12_13;
	bra.uni 	BB12_12;

BB12_13:
	mul.f32 	%f148, %f21, %f21;
	mov.f32 	%f149, 0f3BA0C9F8;
	mov.f32 	%f150, 0fBA1268FB;
	fma.rn.f32 	%f151, %f150, %f148, %f149;
	mov.f32 	%f152, 0fBCDABFD4;
	fma.rn.f32 	%f153, %f151, %f148, %f152;
	mov.f32 	%f154, 0f3DE70331;
	fma.rn.f32 	%f155, %f153, %f148, %f154;
	mov.f32 	%f156, 0fBEC09330;
	fma.rn.f32 	%f157, %f155, %f148, %f156;
	mov.f32 	%f158, 0f3F906EBA;
	fma.rn.f32 	%f159, %f157, %f148, %f158;
	mul.f32 	%f170, %f21, %f159;
	bra.uni 	BB12_14;

BB12_12:
	mov.f32 	%f132, 0f3A03BB71;
	mov.f32 	%f133, 0fB7B730FB;
	fma.rn.f32 	%f134, %f133, %f22, %f132;
	mov.f32 	%f135, 0fBBACA3B3;
	fma.rn.f32 	%f136, %f134, %f22, %f135;
	mov.f32 	%f137, 0f3D0A7445;
	fma.rn.f32 	%f138, %f136, %f22, %f137;
	mov.f32 	%f139, 0fBE1B3B75;
	fma.rn.f32 	%f140, %f138, %f22, %f139;
	mov.f32 	%f141, 0fBF6B385A;
	fma.rn.f32 	%f142, %f140, %f22, %f141;
	mov.f32 	%f143, 0fBFD0316E;
	fma.rn.f32 	%f144, %f142, %f22, %f143;
	mov.f32 	%f145, 0fBA031CCE;
	fma.rn.f32 	%f131, %f144, %f22, %f145;
	// inline asm
	ex2.approx.ftz.f32 %f130,%f131;
	// inline asm
	mov.f32 	%f146, 0f3F800000;
	sub.f32 	%f147, %f146, %f130;
	mov.b32 	 %r23, %f147;
	setp.ltu.f32	%p9, %f22, 0f407AD445;
	selp.b32	%r24, %r23, 1065353216, %p9;
	mov.b32 	 %r25, %f21;
	and.b32  	%r26, %r25, -2147483648;
	or.b32  	%r27, %r24, %r26;
	mov.b32 	 %f170, %r27;

BB12_14:
	mul.f32 	%f160, %f170, 0f3F000000;
	mul.f32 	%f161, %f169, 0f3F000000;
	sub.f32 	%f162, %f161, %f160;
	ld.f32 	%f163, [%rd4+16];
	mul.f32 	%f164, %f14, %f163;
	ld.f32 	%f165, [%rd4+20];
	fma.rn.f32 	%f166, %f164, %f162, %f165;
	st.f32 	[%rd6], %f166;
	add.s64 	%rd6, %rd6, 4;
	add.s32 	%r28, %r28, 1;
	setp.lt.s32	%p10, %r28, %r1;
	@%p10 bra 	BB12_2;

BB12_15:
	ret;
}

	// .globl	_Z11getJacobianPfiS_
.visible .func _Z11getJacobianPfiS_(
	.param .b64 _Z11getJacobianPfiS__param_0,
	.param .b32 _Z11getJacobianPfiS__param_1,
	.param .b64 _Z11getJacobianPfiS__param_2
)
{
	.reg .pred 	%p<27>;
	.reg .f32 	%f<338>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_Z11getJacobianPfiS__param_0];
	ld.param.u32 	%r4, [_Z11getJacobianPfiS__param_1];
	ld.param.u64 	%rd2, [_Z11getJacobianPfiS__param_2];
	ld.f32 	%f30, [%rd1+8];
	mul.f32 	%f31, %f30, 0f3FB504F3;
	rcp.rn.f32 	%f1, %f31;
	ld.f32 	%f32, [%rd1+12];
	mul.f32 	%f33, %f32, 0f3FB504F3;
	rcp.rn.f32 	%f2, %f33;
	mul.lo.s32 	%r5, %r4, %r4;
	setp.eq.s32	%p1, %r5, 0;
	@%p1 bra 	BB13_15;

	mul.f32 	%f3, %f1, 0f3F000000;
	mul.f32 	%f4, %f2, 0f3F000000;
	mov.u32 	%r31, 0;

BB13_2:
	div.u32 	%r2, %r31, %r4;
	rem.u32 	%r7, %r31, %r4;
	cvt.rn.f32.u32	%f5, %r7;
	ld.f32 	%f34, [%rd1];
	sub.f32 	%f6, %f5, %f34;
	add.f32 	%f35, %f6, 0f3F000000;
	mul.f32 	%f7, %f1, %f35;
	abs.f32 	%f8, %f7;
	setp.ltu.f32	%p2, %f8, 0f3F800000;
	@%p2 bra 	BB13_4;
	bra.uni 	BB13_3;

BB13_4:
	mul.f32 	%f54, %f7, %f7;
	mov.f32 	%f55, 0f3BA0C9F8;
	mov.f32 	%f56, 0fBA1268FB;
	fma.rn.f32 	%f57, %f56, %f54, %f55;
	mov.f32 	%f58, 0fBCDABFD4;
	fma.rn.f32 	%f59, %f57, %f54, %f58;
	mov.f32 	%f60, 0f3DE70331;
	fma.rn.f32 	%f61, %f59, %f54, %f60;
	mov.f32 	%f62, 0fBEC09330;
	fma.rn.f32 	%f63, %f61, %f54, %f62;
	mov.f32 	%f64, 0f3F906EBA;
	fma.rn.f32 	%f65, %f63, %f54, %f64;
	mul.f32 	%f334, %f7, %f65;
	bra.uni 	BB13_5;

BB13_3:
	mov.f32 	%f38, 0f3A03BB71;
	mov.f32 	%f39, 0fB7B730FB;
	fma.rn.f32 	%f40, %f39, %f8, %f38;
	mov.f32 	%f41, 0fBBACA3B3;
	fma.rn.f32 	%f42, %f40, %f8, %f41;
	mov.f32 	%f43, 0f3D0A7445;
	fma.rn.f32 	%f44, %f42, %f8, %f43;
	mov.f32 	%f45, 0fBE1B3B75;
	fma.rn.f32 	%f46, %f44, %f8, %f45;
	mov.f32 	%f47, 0fBF6B385A;
	fma.rn.f32 	%f48, %f46, %f8, %f47;
	mov.f32 	%f49, 0fBFD0316E;
	fma.rn.f32 	%f50, %f48, %f8, %f49;
	mov.f32 	%f51, 0fBA031CCE;
	fma.rn.f32 	%f37, %f50, %f8, %f51;
	// inline asm
	ex2.approx.ftz.f32 %f36,%f37;
	// inline asm
	mov.f32 	%f52, 0f3F800000;
	sub.f32 	%f53, %f52, %f36;
	mov.b32 	 %r8, %f53;
	setp.ltu.f32	%p3, %f8, 0f407AD445;
	selp.b32	%r9, %r8, 1065353216, %p3;
	mov.b32 	 %r10, %f7;
	and.b32  	%r11, %r10, -2147483648;
	or.b32  	%r12, %r9, %r11;
	mov.b32 	 %f334, %r12;

BB13_5:
	add.f32 	%f66, %f6, 0fBF000000;
	mul.f32 	%f12, %f1, %f66;
	abs.f32 	%f13, %f12;
	setp.ltu.f32	%p4, %f13, 0f3F800000;
	@%p4 bra 	BB13_7;
	bra.uni 	BB13_6;

BB13_7:
	mul.f32 	%f85, %f12, %f12;
	mov.f32 	%f86, 0f3BA0C9F8;
	mov.f32 	%f87, 0fBA1268FB;
	fma.rn.f32 	%f88, %f87, %f85, %f86;
	mov.f32 	%f89, 0fBCDABFD4;
	fma.rn.f32 	%f90, %f88, %f85, %f89;
	mov.f32 	%f91, 0f3DE70331;
	fma.rn.f32 	%f92, %f90, %f85, %f91;
	mov.f32 	%f93, 0fBEC09330;
	fma.rn.f32 	%f94, %f92, %f85, %f93;
	mov.f32 	%f95, 0f3F906EBA;
	fma.rn.f32 	%f96, %f94, %f85, %f95;
	mul.f32 	%f335, %f12, %f96;
	bra.uni 	BB13_8;

BB13_6:
	mov.f32 	%f69, 0f3A03BB71;
	mov.f32 	%f70, 0fB7B730FB;
	fma.rn.f32 	%f71, %f70, %f13, %f69;
	mov.f32 	%f72, 0fBBACA3B3;
	fma.rn.f32 	%f73, %f71, %f13, %f72;
	mov.f32 	%f74, 0f3D0A7445;
	fma.rn.f32 	%f75, %f73, %f13, %f74;
	mov.f32 	%f76, 0fBE1B3B75;
	fma.rn.f32 	%f77, %f75, %f13, %f76;
	mov.f32 	%f78, 0fBF6B385A;
	fma.rn.f32 	%f79, %f77, %f13, %f78;
	mov.f32 	%f80, 0fBFD0316E;
	fma.rn.f32 	%f81, %f79, %f13, %f80;
	mov.f32 	%f82, 0fBA031CCE;
	fma.rn.f32 	%f68, %f81, %f13, %f82;
	// inline asm
	ex2.approx.ftz.f32 %f67,%f68;
	// inline asm
	mov.f32 	%f83, 0f3F800000;
	sub.f32 	%f84, %f83, %f67;
	mov.b32 	 %r13, %f84;
	setp.ltu.f32	%p5, %f13, 0f407AD445;
	selp.b32	%r14, %r13, 1065353216, %p5;
	mov.b32 	 %r15, %f12;
	and.b32  	%r16, %r15, -2147483648;
	or.b32  	%r17, %r14, %r16;
	mov.b32 	 %f335, %r17;

BB13_8:
	mul.f32 	%f97, %f335, 0f3F000000;
	mul.f32 	%f98, %f334, 0f3F000000;
	sub.f32 	%f17, %f98, %f97;
	ld.f32 	%f99, [%rd1+4];
	cvt.rn.f32.u32	%f18, %r2;
	sub.f32 	%f19, %f18, %f99;
	add.f32 	%f100, %f19, 0f3F000000;
	mul.f32 	%f20, %f2, %f100;
	abs.f32 	%f21, %f20;
	setp.ltu.f32	%p6, %f21, 0f3F800000;
	@%p6 bra 	BB13_10;
	bra.uni 	BB13_9;

BB13_10:
	mul.f32 	%f119, %f20, %f20;
	mov.f32 	%f120, 0f3BA0C9F8;
	mov.f32 	%f121, 0fBA1268FB;
	fma.rn.f32 	%f122, %f121, %f119, %f120;
	mov.f32 	%f123, 0fBCDABFD4;
	fma.rn.f32 	%f124, %f122, %f119, %f123;
	mov.f32 	%f125, 0f3DE70331;
	fma.rn.f32 	%f126, %f124, %f119, %f125;
	mov.f32 	%f127, 0fBEC09330;
	fma.rn.f32 	%f128, %f126, %f119, %f127;
	mov.f32 	%f129, 0f3F906EBA;
	fma.rn.f32 	%f130, %f128, %f119, %f129;
	mul.f32 	%f336, %f20, %f130;
	bra.uni 	BB13_11;

BB13_9:
	mov.f32 	%f103, 0f3A03BB71;
	mov.f32 	%f104, 0fB7B730FB;
	fma.rn.f32 	%f105, %f104, %f21, %f103;
	mov.f32 	%f106, 0fBBACA3B3;
	fma.rn.f32 	%f107, %f105, %f21, %f106;
	mov.f32 	%f108, 0f3D0A7445;
	fma.rn.f32 	%f109, %f107, %f21, %f108;
	mov.f32 	%f110, 0fBE1B3B75;
	fma.rn.f32 	%f111, %f109, %f21, %f110;
	mov.f32 	%f112, 0fBF6B385A;
	fma.rn.f32 	%f113, %f111, %f21, %f112;
	mov.f32 	%f114, 0fBFD0316E;
	fma.rn.f32 	%f115, %f113, %f21, %f114;
	mov.f32 	%f116, 0fBA031CCE;
	fma.rn.f32 	%f102, %f115, %f21, %f116;
	// inline asm
	ex2.approx.ftz.f32 %f101,%f102;
	// inline asm
	mov.f32 	%f117, 0f3F800000;
	sub.f32 	%f118, %f117, %f101;
	mov.b32 	 %r18, %f118;
	setp.ltu.f32	%p7, %f21, 0f407AD445;
	selp.b32	%r19, %r18, 1065353216, %p7;
	mov.b32 	 %r20, %f20;
	and.b32  	%r21, %r20, -2147483648;
	or.b32  	%r22, %r19, %r21;
	mov.b32 	 %f336, %r22;

BB13_11:
	add.f32 	%f131, %f19, 0fBF000000;
	mul.f32 	%f25, %f2, %f131;
	abs.f32 	%f26, %f25;
	setp.ltu.f32	%p8, %f26, 0f3F800000;
	@%p8 bra 	BB13_13;
	bra.uni 	BB13_12;

BB13_13:
	mul.f32 	%f150, %f25, %f25;
	mov.f32 	%f151, 0f3BA0C9F8;
	mov.f32 	%f152, 0fBA1268FB;
	fma.rn.f32 	%f153, %f152, %f150, %f151;
	mov.f32 	%f154, 0fBCDABFD4;
	fma.rn.f32 	%f155, %f153, %f150, %f154;
	mov.f32 	%f156, 0f3DE70331;
	fma.rn.f32 	%f157, %f155, %f150, %f156;
	mov.f32 	%f158, 0fBEC09330;
	fma.rn.f32 	%f159, %f157, %f150, %f158;
	mov.f32 	%f160, 0f3F906EBA;
	fma.rn.f32 	%f161, %f159, %f150, %f160;
	mul.f32 	%f337, %f25, %f161;
	bra.uni 	BB13_14;

BB13_12:
	mov.f32 	%f134, 0f3A03BB71;
	mov.f32 	%f135, 0fB7B730FB;
	fma.rn.f32 	%f136, %f135, %f26, %f134;
	mov.f32 	%f137, 0fBBACA3B3;
	fma.rn.f32 	%f138, %f136, %f26, %f137;
	mov.f32 	%f139, 0f3D0A7445;
	fma.rn.f32 	%f140, %f138, %f26, %f139;
	mov.f32 	%f141, 0fBE1B3B75;
	fma.rn.f32 	%f142, %f140, %f26, %f141;
	mov.f32 	%f143, 0fBF6B385A;
	fma.rn.f32 	%f144, %f142, %f26, %f143;
	mov.f32 	%f145, 0fBFD0316E;
	fma.rn.f32 	%f146, %f144, %f26, %f145;
	mov.f32 	%f147, 0fBA031CCE;
	fma.rn.f32 	%f133, %f146, %f26, %f147;
	// inline asm
	ex2.approx.ftz.f32 %f132,%f133;
	// inline asm
	mov.f32 	%f148, 0f3F800000;
	sub.f32 	%f149, %f148, %f132;
	mov.b32 	 %r23, %f149;
	setp.ltu.f32	%p9, %f26, 0f407AD445;
	selp.b32	%r24, %r23, 1065353216, %p9;
	mov.b32 	 %r25, %f25;
	and.b32  	%r26, %r25, -2147483648;
	or.b32  	%r27, %r24, %r26;
	mov.b32 	 %f337, %r27;

BB13_14:
	mul.f32 	%f178, %f337, 0f3F000000;
	mul.f32 	%f179, %f336, 0f3F000000;
	sub.f32 	%f180, %f179, %f178;
	ld.f32 	%f181, [%rd1+16];
	mul.f32 	%f182, %f181, %f180;
	mul.f32 	%f183, %f12, %f12;
	neg.f32 	%f184, %f183;
	mul.f32 	%f185, %f183, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f186, %f185;
	mov.f32 	%f187, 0fBF317200;
	fma.rn.f32 	%f188, %f186, %f187, %f184;
	mov.f32 	%f189, 0fB5BFBE8E;
	fma.rn.f32 	%f190, %f186, %f189, %f188;
	mul.f32 	%f163, %f190, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f162,%f163;
	// inline asm
	add.f32 	%f191, %f186, 0f00000000;
	ex2.approx.f32 	%f192, %f191;
	mul.f32 	%f193, %f162, %f192;
	setp.gt.f32	%p10, %f183, 0f42D20000;
	setp.lt.f32	%p11, %f183, 0fC2D20000;
	fma.rn.f32 	%f194, %f162, %f192, %f193;
	mul.f32 	%f195, %f194, 0f3F106EBB;
	selp.f32	%f196, 0f00000000, %f195, %p10;
	selp.f32	%f197, 0f7F800000, %f196, %p11;
	mul.f32 	%f198, %f7, %f7;
	neg.f32 	%f199, %f198;
	mul.f32 	%f200, %f198, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f201, %f200;
	fma.rn.f32 	%f202, %f201, %f187, %f199;
	fma.rn.f32 	%f203, %f201, %f189, %f202;
	mul.f32 	%f165, %f203, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f164,%f165;
	// inline asm
	add.f32 	%f204, %f201, 0f00000000;
	ex2.approx.f32 	%f205, %f204;
	mul.f32 	%f206, %f164, %f205;
	setp.gt.f32	%p12, %f198, 0f42D20000;
	setp.lt.f32	%p13, %f198, 0fC2D20000;
	fma.rn.f32 	%f207, %f164, %f205, %f206;
	mul.f32 	%f208, %f207, 0f3F106EBB;
	selp.f32	%f209, 0f00000000, %f208, %p12;
	selp.f32	%f210, 0f7F800000, %f209, %p13;
	sub.f32 	%f211, %f197, %f210;
	mul.f32 	%f212, %f3, %f211;
	mul.f32 	%f213, %f182, %f212;
	mul.lo.s32 	%r28, %r31, 6;
	mul.wide.s32 	%rd3, %r28, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.f32 	[%rd4], %f213;
	ld.f32 	%f214, [%rd1+16];
	mul.f32 	%f215, %f17, %f214;
	ld.f32 	%f216, [%rd1+4];
	sub.f32 	%f217, %f18, %f216;
	add.f32 	%f218, %f217, 0fBF000000;
	mul.f32 	%f219, %f2, %f218;
	mul.f32 	%f220, %f219, %f219;
	neg.f32 	%f221, %f220;
	mul.f32 	%f222, %f220, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f223, %f222;
	fma.rn.f32 	%f224, %f223, %f187, %f221;
	fma.rn.f32 	%f225, %f223, %f189, %f224;
	mul.f32 	%f167, %f225, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f166,%f167;
	// inline asm
	add.f32 	%f226, %f223, 0f00000000;
	ex2.approx.f32 	%f227, %f226;
	mul.f32 	%f228, %f166, %f227;
	setp.gt.f32	%p14, %f220, 0f42D20000;
	setp.lt.f32	%p15, %f220, 0fC2D20000;
	fma.rn.f32 	%f229, %f166, %f227, %f228;
	mul.f32 	%f230, %f229, 0f3F106EBB;
	selp.f32	%f231, 0f00000000, %f230, %p14;
	selp.f32	%f232, 0f7F800000, %f231, %p15;
	add.f32 	%f233, %f217, 0f3F000000;
	mul.f32 	%f234, %f2, %f233;
	mul.f32 	%f235, %f234, %f234;
	neg.f32 	%f236, %f235;
	mul.f32 	%f237, %f235, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f238, %f237;
	fma.rn.f32 	%f239, %f238, %f187, %f236;
	fma.rn.f32 	%f240, %f238, %f189, %f239;
	mul.f32 	%f169, %f240, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f168,%f169;
	// inline asm
	add.f32 	%f241, %f238, 0f00000000;
	ex2.approx.f32 	%f242, %f241;
	mul.f32 	%f243, %f168, %f242;
	setp.gt.f32	%p16, %f235, 0f42D20000;
	setp.lt.f32	%p17, %f235, 0fC2D20000;
	fma.rn.f32 	%f244, %f168, %f242, %f243;
	mul.f32 	%f245, %f244, 0f3F106EBB;
	selp.f32	%f246, 0f00000000, %f245, %p16;
	selp.f32	%f247, 0f7F800000, %f246, %p17;
	sub.f32 	%f248, %f232, %f247;
	mul.f32 	%f249, %f4, %f248;
	mul.f32 	%f250, %f215, %f249;
	st.f32 	[%rd4+4], %f250;
	ld.f32 	%f251, [%rd1+16];
	mul.f32 	%f252, %f180, %f251;
	ld.f32 	%f253, [%rd1];
	sub.f32 	%f254, %f5, %f253;
	add.f32 	%f255, %f254, 0fBF000000;
	mul.f32 	%f256, %f1, %f255;
	mul.f32 	%f257, %f256, %f256;
	neg.f32 	%f258, %f257;
	mul.f32 	%f259, %f257, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f260, %f259;
	fma.rn.f32 	%f261, %f260, %f187, %f258;
	fma.rn.f32 	%f262, %f260, %f189, %f261;
	mul.f32 	%f171, %f262, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f170,%f171;
	// inline asm
	add.f32 	%f263, %f260, 0f00000000;
	ex2.approx.f32 	%f264, %f263;
	mul.f32 	%f265, %f170, %f264;
	setp.gt.f32	%p18, %f257, 0f42D20000;
	setp.lt.f32	%p19, %f257, 0fC2D20000;
	fma.rn.f32 	%f266, %f170, %f264, %f265;
	mul.f32 	%f267, %f266, 0f3F106EBB;
	selp.f32	%f268, 0f00000000, %f267, %p18;
	selp.f32	%f269, 0f7F800000, %f268, %p19;
	mul.f32 	%f270, %f255, %f269;
	add.f32 	%f271, %f254, 0f3F000000;
	mul.f32 	%f272, %f1, %f271;
	mul.f32 	%f273, %f272, %f272;
	neg.f32 	%f274, %f273;
	mul.f32 	%f275, %f273, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f276, %f275;
	fma.rn.f32 	%f277, %f276, %f187, %f274;
	fma.rn.f32 	%f278, %f276, %f189, %f277;
	mul.f32 	%f173, %f278, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f172,%f173;
	// inline asm
	add.f32 	%f279, %f276, 0f00000000;
	ex2.approx.f32 	%f280, %f279;
	mul.f32 	%f281, %f172, %f280;
	setp.gt.f32	%p20, %f273, 0f42D20000;
	setp.lt.f32	%p21, %f273, 0fC2D20000;
	fma.rn.f32 	%f282, %f172, %f280, %f281;
	mul.f32 	%f283, %f282, 0f3F106EBB;
	selp.f32	%f284, 0f00000000, %f283, %p20;
	selp.f32	%f285, 0f7F800000, %f284, %p21;
	mul.f32 	%f286, %f271, %f285;
	sub.f32 	%f287, %f270, %f286;
	mul.f32 	%f288, %f3, %f287;
	ld.f32 	%f289, [%rd1+8];
	div.rn.f32 	%f290, %f288, %f289;
	mul.f32 	%f291, %f252, %f290;
	st.f32 	[%rd4+8], %f291;
	ld.f32 	%f292, [%rd1+16];
	mul.f32 	%f293, %f17, %f292;
	ld.f32 	%f294, [%rd1+4];
	sub.f32 	%f295, %f18, %f294;
	add.f32 	%f296, %f295, 0fBF000000;
	mul.f32 	%f297, %f2, %f296;
	mul.f32 	%f298, %f297, %f297;
	neg.f32 	%f299, %f298;
	mul.f32 	%f300, %f298, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f301, %f300;
	fma.rn.f32 	%f302, %f301, %f187, %f299;
	fma.rn.f32 	%f303, %f301, %f189, %f302;
	mul.f32 	%f175, %f303, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f174,%f175;
	// inline asm
	add.f32 	%f304, %f301, 0f00000000;
	ex2.approx.f32 	%f305, %f304;
	mul.f32 	%f306, %f174, %f305;
	setp.gt.f32	%p22, %f298, 0f42D20000;
	setp.lt.f32	%p23, %f298, 0fC2D20000;
	fma.rn.f32 	%f307, %f174, %f305, %f306;
	mul.f32 	%f308, %f307, 0f3F106EBB;
	selp.f32	%f309, 0f00000000, %f308, %p22;
	selp.f32	%f310, 0f7F800000, %f309, %p23;
	mul.f32 	%f311, %f296, %f310;
	add.f32 	%f312, %f295, 0f3F000000;
	mul.f32 	%f313, %f2, %f312;
	mul.f32 	%f314, %f313, %f313;
	neg.f32 	%f315, %f314;
	mul.f32 	%f316, %f314, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f317, %f316;
	fma.rn.f32 	%f318, %f317, %f187, %f315;
	fma.rn.f32 	%f319, %f317, %f189, %f318;
	mul.f32 	%f177, %f319, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f176,%f177;
	// inline asm
	add.f32 	%f320, %f317, 0f00000000;
	ex2.approx.f32 	%f321, %f320;
	mul.f32 	%f322, %f176, %f321;
	setp.gt.f32	%p24, %f314, 0f42D20000;
	setp.lt.f32	%p25, %f314, 0fC2D20000;
	fma.rn.f32 	%f323, %f176, %f321, %f322;
	mul.f32 	%f324, %f323, 0f3F106EBB;
	selp.f32	%f325, 0f00000000, %f324, %p24;
	selp.f32	%f326, 0f7F800000, %f325, %p25;
	mul.f32 	%f327, %f312, %f326;
	sub.f32 	%f328, %f311, %f327;
	mul.f32 	%f329, %f4, %f328;
	ld.f32 	%f330, [%rd1+12];
	div.rn.f32 	%f331, %f329, %f330;
	mul.f32 	%f332, %f293, %f331;
	st.f32 	[%rd4+12], %f332;
	mul.f32 	%f333, %f17, %f180;
	st.f32 	[%rd4+16], %f333;
	mov.u32 	%r29, 1065353216;
	st.u32 	[%rd4+20], %r29;
	add.s32 	%r31, %r31, 1;
	setp.lt.u32	%p26, %r31, %r5;
	@%p26 bra 	BB13_2;

BB13_15:
	ret;
}

	// .globl	_Z9convergedPfS_
.visible .func  (.param .b32 func_retval0) _Z9convergedPfS_(
	.param .b64 _Z9convergedPfS__param_0,
	.param .b64 _Z9convergedPfS__param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<9>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd3, [_Z9convergedPfS__param_0];
	ld.param.u64 	%rd4, [_Z9convergedPfS__param_1];
	ld.f32 	%f1, [%rd3];
	ld.f32 	%f2, [%rd4];
	sub.f32 	%f3, %f1, %f2;
	abs.f32 	%f4, %f3;
	cvt.f64.f32	%fd1, %f4;
	setp.gt.f64	%p1, %fd1, 0d3F50624DD2F1A9FC;
	mov.u32 	%r8, 1;
	@%p1 bra 	BB14_6;

	ld.f32 	%f5, [%rd4+4];
	ld.f32 	%f6, [%rd3+4];
	sub.f32 	%f7, %f6, %f5;
	abs.f32 	%f8, %f7;
	cvt.f64.f32	%fd2, %f8;
	setp.gt.f64	%p2, %fd2, 0d3F50624DD2F1A9FC;
	mov.u32 	%r8, 2;
	@%p2 bra 	BB14_6;

	ld.f32 	%f9, [%rd4+8];
	ld.f32 	%f10, [%rd3+8];
	sub.f32 	%f11, %f10, %f9;
	abs.f32 	%f12, %f11;
	cvt.f64.f32	%fd3, %f12;
	setp.gt.f64	%p3, %fd3, 0d3F60624DD2F1A9FC;
	mov.u32 	%r8, 3;
	@%p3 bra 	BB14_6;

	ld.f32 	%f13, [%rd4+12];
	ld.f32 	%f14, [%rd3+12];
	sub.f32 	%f15, %f14, %f13;
	abs.f32 	%f16, %f15;
	cvt.f64.f32	%fd4, %f16;
	setp.gt.f64	%p4, %fd4, 0d3F60624DD2F1A9FC;
	mov.u32 	%r8, 4;
	@%p4 bra 	BB14_6;

	ld.f32 	%f17, [%rd4+16];
	ld.f32 	%f18, [%rd3+16];
	sub.f32 	%f19, %f18, %f17;
	abs.f32 	%f20, %f19;
	cvt.f64.f32	%fd5, %f20;
	setp.gt.f64	%p5, %fd5, 0d3F847AE147AE147B;
	mov.u32 	%r8, 5;
	@%p5 bra 	BB14_6;

	ld.f32 	%f21, [%rd4+20];
	ld.f32 	%f22, [%rd3+20];
	sub.f32 	%f23, %f22, %f21;
	abs.f32 	%f24, %f23;
	cvt.f64.f32	%fd6, %f24;
	setp.gt.f64	%p6, %fd6, 0d3F847AE147AE147B;
	selp.b32	%r8, 6, 0, %p6;

BB14_6:
	st.param.b32	[func_retval0+0], %r8;
	ret;
}

	// .globl	_Z3qTyPfPiS_iS_
.visible .func _Z3qTyPfPiS_iS_(
	.param .b64 _Z3qTyPfPiS_iS__param_0,
	.param .b64 _Z3qTyPfPiS_iS__param_1,
	.param .b64 _Z3qTyPfPiS_iS__param_2,
	.param .b32 _Z3qTyPfPiS_iS__param_3,
	.param .b64 _Z3qTyPfPiS_iS__param_4
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd1, [_Z3qTyPfPiS_iS__param_0];
	ld.param.u64 	%rd2, [_Z3qTyPfPiS_iS__param_1];
	ld.param.u64 	%rd3, [_Z3qTyPfPiS_iS__param_2];
	ld.param.u32 	%r8, [_Z3qTyPfPiS_iS__param_3];
	ld.param.u64 	%rd4, [_Z3qTyPfPiS_iS__param_4];
	mov.u32 	%r16, 0;

BB15_1:
	mov.u32 	%r12, %r16;
	mov.u32 	%r1, %r12;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.u32 	%r2, [%rd6];
	mov.f32 	%f15, 0f00000000;
	mov.f32 	%f16, %f15;
	setp.ge.s32	%p1, %r1, %r8;
	mov.u32 	%r15, %r1;
	@%p1 bra 	BB15_3;

BB15_2:
	mov.u32 	%r3, %r15;
	mad.lo.s32 	%r10, %r3, 6, %r2;
	mul.wide.s32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.s32 	%rd9, %r3, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.f32 	%f7, [%rd10];
	ld.f32 	%f8, [%rd8];
	fma.rn.f32 	%f16, %f8, %f7, %f16;
	add.s32 	%r4, %r3, 1;
	setp.lt.s32	%p2, %r4, %r8;
	mov.f32 	%f15, %f16;
	mov.u32 	%r15, %r4;
	@%p2 bra 	BB15_2;

BB15_3:
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.f32 	%f9, [%rd12];
	mul.f32 	%f4, %f15, %f9;
	mov.u32 	%r14, %r1;
	@%p1 bra 	BB15_5;

BB15_4:
	mad.lo.s32 	%r11, %r14, 6, %r2;
	mul.wide.s32 	%rd13, %r11, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.f32 	%f10, [%rd14];
	mul.f32 	%f11, %f4, %f10;
	mul.wide.s32 	%rd15, %r14, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.f32 	%f12, [%rd16];
	sub.f32 	%f13, %f12, %f11;
	st.f32 	[%rd16], %f13;
	add.s32 	%r14, %r14, 1;
	setp.lt.s32	%p4, %r14, %r8;
	@%p4 bra 	BB15_4;

BB15_5:
	add.s32 	%r16, %r1, 1;
	setp.lt.s32	%p5, %r16, 6;
	@%p5 bra 	BB15_1;

	ret;
}

	// .globl	_Z15qrDecompositioniPfS_S_PiS0_S_iS_
.visible .func _Z15qrDecompositioniPfS_S_PiS0_S_iS_(
	.param .b32 _Z15qrDecompositioniPfS_S_PiS0_S_iS__param_0,
	.param .b64 _Z15qrDecompositioniPfS_S_PiS0_S_iS__param_1,
	.param .b64 _Z15qrDecompositioniPfS_S_PiS0_S_iS__param_2,
	.param .b64 _Z15qrDecompositioniPfS_S_PiS0_S_iS__param_3,
	.param .b64 _Z15qrDecompositioniPfS_S_PiS0_S_iS__param_4,
	.param .b64 _Z15qrDecompositioniPfS_S_PiS0_S_iS__param_5,
	.param .b64 _Z15qrDecompositioniPfS_S_PiS0_S_iS__param_6,
	.param .b32 _Z15qrDecompositioniPfS_S_PiS0_S_iS__param_7,
	.param .b64 _Z15qrDecompositioniPfS_S_PiS0_S_iS__param_8
)
{
	.reg .pred 	%p<21>;
	.reg .f32 	%f<49>;
	.reg .b32 	%r<63>;
	.reg .b64 	%rd<48>;


	ld.param.u32 	%r26, [_Z15qrDecompositioniPfS_S_PiS0_S_iS__param_0];
	ld.param.u64 	%rd9, [_Z15qrDecompositioniPfS_S_PiS0_S_iS__param_1];
	ld.param.u64 	%rd10, [_Z15qrDecompositioniPfS_S_PiS0_S_iS__param_2];
	ld.param.u64 	%rd11, [_Z15qrDecompositioniPfS_S_PiS0_S_iS__param_3];
	ld.param.u64 	%rd12, [_Z15qrDecompositioniPfS_S_PiS0_S_iS__param_4];
	ld.param.u64 	%rd13, [_Z15qrDecompositioniPfS_S_PiS0_S_iS__param_5];
	ld.param.u64 	%rd45, [_Z15qrDecompositioniPfS_S_PiS0_S_iS__param_6];
	ld.param.u32 	%r27, [_Z15qrDecompositioniPfS_S_PiS0_S_iS__param_7];
	ld.param.u64 	%rd15, [_Z15qrDecompositioniPfS_S_PiS0_S_iS__param_8];
	mul.lo.s32 	%r1, %r27, 6;
	mov.u32 	%r29, 0;
	mov.u32 	%r47, %r29;
	setp.lt.s32	%p1, %r27, 1;
	mov.u32 	%r51, %r29;
	@%p1 bra 	BB16_3;

	mov.u64 	%rd46, %rd15;

BB16_2:
	mov.u64 	%rd2, %rd46;
	ld.f32 	%f15, [%rd45];
	neg.f32 	%f16, %f15;
	st.f32 	[%rd2], %f16;
	add.s64 	%rd3, %rd2, 4;
	add.s64 	%rd45, %rd45, 4;
	add.s32 	%r47, %r47, 1;
	setp.lt.s32	%p2, %r47, %r1;
	mov.u64 	%rd46, %rd3;
	mov.u32 	%r48, %r29;
	mov.u32 	%r51, %r48;
	@%p2 bra 	BB16_2;

BB16_3:
	mov.u32 	%r4, %r51;
	cvt.s64.s32	%rd5, %r4;
	mul.wide.s32 	%rd16, %r4, 4;
	add.s64 	%rd17, %rd12, %rd16;
	st.u32 	[%rd17], %r4;
	mov.f32 	%f44, 0f00000000;
	mov.f32 	%f45, %f44;
	@%p1 bra 	BB16_6;

	mov.u32 	%r50, %r29;

BB16_5:
	mad.lo.s32 	%r32, %r50, 6, %r4;
	mul.wide.s32 	%rd18, %r32, 4;
	add.s64 	%rd19, %rd15, %rd18;
	ld.f32 	%f19, [%rd19];
	fma.rn.f32 	%f45, %f19, %f19, %f45;
	add.s32 	%r50, %r50, 1;
	setp.lt.s32	%p4, %r50, %r27;
	mov.f32 	%f44, %f45;
	@%p4 bra 	BB16_5;

BB16_6:
	shl.b64 	%rd20, %rd5, 2;
	add.s64 	%rd21, %rd10, %rd20;
	sqrt.rn.f32 	%f20, %f44;
	st.f32 	[%rd21], %f20;
	add.s32 	%r7, %r4, 1;
	setp.lt.s32	%p5, %r7, 6;
	mov.u32 	%r62, 0;
	mov.u32 	%r51, %r7;
	@%p5 bra 	BB16_3;

BB16_7:
	mov.u32 	%r54, %r62;
	mov.u32 	%r8, %r54;
	mov.f32 	%f47, 0fFF800000;
	mov.u64 	%rd47, -1;
	setp.gt.s32	%p6, %r8, 5;
	@%p6 bra 	BB16_15;

	mov.f32 	%f47, 0fFF800000;
	mov.u32 	%r52, -1;
	mov.u32 	%r61, %r8;

BB16_9:
	mov.f32 	%f46, 0f00000000;
	setp.ge.s32	%p7, %r8, %r27;
	@%p7 bra 	BB16_12;

	mul.wide.s32 	%rd23, %r61, 4;
	add.s64 	%rd24, %rd12, %rd23;
	ld.u32 	%r11, [%rd24];
	mov.f32 	%f46, 0f00000000;
	mov.u32 	%r60, %r8;

BB16_11:
	mov.u32 	%r12, %r60;
	mad.lo.s32 	%r35, %r12, 6, %r11;
	mul.wide.s32 	%rd25, %r35, 4;
	add.s64 	%rd26, %rd15, %rd25;
	ld.f32 	%f25, [%rd26];
	fma.rn.f32 	%f46, %f25, %f25, %f46;
	add.s32 	%r13, %r12, 1;
	setp.lt.s32	%p8, %r13, %r27;
	mov.u32 	%r60, %r13;
	@%p8 bra 	BB16_11;

BB16_12:
	abs.f32 	%f26, %f46;
	setp.geu.f32	%p9, %f26, 0f7F800000;
	@%p9 bra 	BB16_27;

	setp.gt.f32	%p10, %f46, %f47;
	selp.f32	%f47, %f46, %f47, %p10;
	selp.b32	%r52, %r61, %r52, %p10;
	add.s32 	%r61, %r61, 1;
	setp.lt.s32	%p11, %r61, 6;
	@%p11 bra 	BB16_9;

	cvt.s64.s32	%rd47, %r52;

BB16_15:
	setp.gtu.f32	%p12, %f47, 0f007FFFFD;
	@%p12 bra 	BB16_17;

	st.u32 	[%rd13], %r8;

BB16_17:
	shl.b64 	%rd27, %rd47, 2;
	add.s64 	%rd28, %rd12, %rd27;
	ld.u32 	%r16, [%rd28];
	mul.wide.s32 	%rd29, %r8, 4;
	add.s64 	%rd30, %rd12, %rd29;
	ld.u32 	%r36, [%rd30];
	st.u32 	[%rd28], %r36;
	st.u32 	[%rd30], %r16;
	mad.lo.s32 	%r37, %r8, 6, %r16;
	mul.wide.s32 	%rd31, %r37, 4;
	add.s64 	%rd32, %rd15, %rd31;
	ld.f32 	%f27, [%rd32];
	setp.gt.f32	%p13, %f27, 0f00000000;
	sqrt.rn.f32 	%f28, %f47;
	neg.f32 	%f29, %f28;
	selp.f32	%f30, %f29, %f28, %p13;
	mul.f32 	%f31, %f27, %f30;
	sub.f32 	%f32, %f47, %f31;
	rcp.rn.f32 	%f10, %f32;
	mul.wide.s32 	%rd33, %r16, 4;
	add.s64 	%rd34, %rd11, %rd33;
	st.f32 	[%rd34], %f10;
	add.s64 	%rd35, %rd9, %rd33;
	st.f32 	[%rd35], %f30;
	ld.f32 	%f33, [%rd32];
	sub.f32 	%f34, %f33, %f30;
	st.f32 	[%rd32], %f34;
	mov.u32 	%r38, 5;
	sub.s32 	%r53, %r38, %r8;
	setp.lt.s32	%p14, %r53, 1;
	@%p14 bra 	BB16_25;

BB16_18:
	add.s32 	%r39, %r53, %r8;
	mul.wide.s32 	%rd36, %r39, 4;
	add.s64 	%rd8, %rd12, %rd36;
	mov.f32 	%f48, 0f00000000;
	setp.ge.s32	%p15, %r8, %r27;
	@%p15 bra 	BB16_21;

	ld.u32 	%r19, [%rd8];
	mov.f32 	%f48, 0f00000000;
	mov.u32 	%r59, %r8;

BB16_20:
	mul.lo.s32 	%r40, %r59, 6;
	add.s32 	%r41, %r40, %r16;
	mul.wide.s32 	%rd37, %r41, 4;
	add.s64 	%rd38, %rd15, %rd37;
	add.s32 	%r42, %r19, %r40;
	mul.wide.s32 	%rd39, %r42, 4;
	add.s64 	%rd40, %rd15, %rd39;
	ld.f32 	%f37, [%rd40];
	ld.f32 	%f38, [%rd38];
	fma.rn.f32 	%f48, %f38, %f37, %f48;
	add.s32 	%r59, %r59, 1;
	setp.lt.s32	%p16, %r59, %r27;
	@%p16 bra 	BB16_20;

BB16_21:
	@%p15 bra 	BB16_24;

	mul.f32 	%f14, %f10, %f48;
	mov.u32 	%r58, %r8;

BB16_23:
	mul.lo.s32 	%r43, %r58, 6;
	add.s32 	%r44, %r43, %r16;
	mul.wide.s32 	%rd41, %r44, 4;
	add.s64 	%rd42, %rd15, %rd41;
	ld.f32 	%f39, [%rd42];
	mul.f32 	%f40, %f14, %f39;
	ld.u32 	%r45, [%rd8];
	add.s32 	%r46, %r45, %r43;
	mul.wide.s32 	%rd43, %r46, 4;
	add.s64 	%rd44, %rd15, %rd43;
	ld.f32 	%f41, [%rd44];
	sub.f32 	%f42, %f41, %f40;
	st.f32 	[%rd44], %f42;
	add.s32 	%r58, %r58, 1;
	setp.lt.s32	%p18, %r58, %r27;
	@%p18 bra 	BB16_23;

BB16_24:
	add.s32 	%r53, %r53, -1;
	setp.gt.s32	%p19, %r53, 0;
	@%p19 bra 	BB16_18;

BB16_25:
	add.s32 	%r62, %r8, 1;
	setp.lt.s32	%p20, %r62, 6;
	@%p20 bra 	BB16_7;

	st.u32 	[%rd13], %r26;

BB16_27:
	ret;
}

	// .globl	_Z20determineLMDirectioniPfPiS_S_S_S_S_S_
.visible .func _Z20determineLMDirectioniPfPiS_S_S_S_S_S_(
	.param .b32 _Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_0,
	.param .b64 _Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_1,
	.param .b64 _Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_2,
	.param .b64 _Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_3,
	.param .b64 _Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_4,
	.param .b64 _Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_5,
	.param .b64 _Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_6,
	.param .b64 _Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_7,
	.param .b64 _Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_8
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<67>;
	.reg .b32 	%r<70>;
	.reg .b64 	%rd<86>;


	ld.param.u32 	%r28, [_Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_0];
	ld.param.u64 	%rd12, [_Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_1];
	ld.param.u64 	%rd13, [_Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_2];
	ld.param.u64 	%rd14, [_Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_3];
	ld.param.u64 	%rd15, [_Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_4];
	ld.param.u64 	%rd16, [_Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_5];
	ld.param.u64 	%rd17, [_Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_6];
	ld.param.u64 	%rd18, [_Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_7];
	ld.param.u64 	%rd19, [_Z20determineLMDirectioniPfPiS_S_S_S_S_S__param_8];
	mov.u32 	%r55, 0;
	setp.lt.s32	%p1, %r28, 1;
	@%p1 bra 	BB17_5;

BB17_1:
	mov.u32 	%r1, %r55;
	cvt.s64.s32	%rd1, %r1;
	mul.wide.s32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd13, %rd20;
	ld.u32 	%r2, [%rd21];
	add.s32 	%r55, %r1, 1;
	setp.ge.s32	%p2, %r55, %r28;
	@%p2 bra 	BB17_4;

	mul.lo.s32 	%r4, %r1, 6;
	mov.u32 	%r54, %r55;

BB17_3:
	mul.wide.s32 	%rd22, %r54, 4;
	add.s64 	%rd23, %rd13, %rd22;
	ld.u32 	%r30, [%rd23];
	add.s32 	%r31, %r30, %r4;
	mul.wide.s32 	%rd24, %r31, 4;
	add.s64 	%rd25, %rd15, %rd24;
	ld.f32 	%f17, [%rd25];
	mad.lo.s32 	%r32, %r54, 6, %r2;
	mul.wide.s32 	%rd26, %r32, 4;
	add.s64 	%rd27, %rd15, %rd26;
	st.f32 	[%rd27], %f17;
	add.s32 	%r54, %r54, 1;
	setp.lt.s32	%p3, %r54, %r28;
	@%p3 bra 	BB17_3;

BB17_4:
	setp.lt.s32	%p4, %r55, %r28;
	mul.wide.s32 	%rd28, %r2, 4;
	add.s64 	%rd29, %rd12, %rd28;
	ld.f32 	%f18, [%rd29];
	shl.b64 	%rd30, %rd1, 2;
	add.s64 	%rd31, %rd14, %rd30;
	st.f32 	[%rd31], %f18;
	add.s64 	%rd32, %rd16, %rd30;
	ld.f32 	%f19, [%rd32];
	add.s64 	%rd33, %rd19, %rd30;
	st.f32 	[%rd33], %f19;
	@%p4 bra 	BB17_1;

BB17_5:
	@%p1 bra 	BB17_19;

	mov.u32 	%r59, 0;

BB17_7:
	mov.u32 	%r57, %r59;
	mov.u32 	%r7, %r57;
	mul.wide.s32 	%rd34, %r7, 4;
	add.s64 	%rd2, %rd13, %rd34;
	ld.u32 	%r34, [%rd2];
	mul.wide.s32 	%rd35, %r34, 4;
	add.s64 	%rd36, %rd17, %rd35;
	ld.f32 	%f60, [%rd36];
	setp.eq.f32	%p6, %f60, 0f00000000;
	@%p6 bra 	BB17_10;

	add.s64 	%rd38, %rd18, %rd34;
	add.s64 	%rd83, %rd38, 4;
	add.s32 	%r56, %r7, 1;
	setp.gt.s32	%p7, %r56, 5;
	@%p7 bra 	BB17_10;

BB17_9:
	mov.u32 	%r35, 0;
	st.u32 	[%rd83], %r35;
	add.s64 	%rd83, %rd83, 4;
	add.s32 	%r56, %r56, 1;
	setp.lt.s32	%p8, %r56, 6;
	@%p8 bra 	BB17_9;

BB17_10:
	add.s64 	%rd40, %rd18, %rd34;
	st.f32 	[%rd40], %f60;
	mov.f32 	%f61, 0f00000000;
	setp.ge.s32	%p9, %r7, %r28;
	mov.u32 	%r58, %r7;
	@%p9 bra 	BB17_18;
	bra.uni 	BB17_11;

BB17_30:
	mul.wide.s32 	%rd81, %r16, 4;
	add.s64 	%rd82, %rd18, %rd81;
	ld.f32 	%f60, [%rd82];
	mov.u32 	%r58, %r16;

BB17_11:
	mov.u32 	%r11, %r58;
	cvt.s64.s32	%rd6, %r11;
	mul.wide.s32 	%rd41, %r11, 4;
	add.s64 	%rd42, %rd13, %rd41;
	ld.u32 	%r12, [%rd42];
	setp.eq.f32	%p10, %f60, 0f00000000;
	@%p10 bra 	BB17_17;

	mad.lo.s32 	%r36, %r11, 6, %r12;
	mul.wide.s32 	%rd43, %r36, 4;
	add.s64 	%rd44, %rd15, %rd43;
	ld.f32 	%f4, [%rd44];
	abs.f32 	%f21, %f4;
	abs.f32 	%f22, %f60;
	setp.lt.f32	%p11, %f21, %f22;
	@%p11 bra 	BB17_14;
	bra.uni 	BB17_13;

BB17_14:
	div.rn.f32 	%f26, %f4, %f60;
	fma.rn.f32 	%f27, %f26, %f26, 0f3F800000;
	sqrt.rn.f32 	%f28, %f27;
	rcp.rn.f32 	%f62, %f28;
	mul.f32 	%f63, %f26, %f62;
	bra.uni 	BB17_15;

BB17_13:
	div.rn.f32 	%f23, %f60, %f4;
	fma.rn.f32 	%f24, %f23, %f23, 0f3F800000;
	sqrt.rn.f32 	%f25, %f24;
	rcp.rn.f32 	%f63, %f25;
	mul.f32 	%f62, %f23, %f63;

BB17_15:
	mul.f32 	%f29, %f62, %f60;
	fma.rn.f32 	%f30, %f4, %f63, %f29;
	st.f32 	[%rd44], %f30;
	shl.b64 	%rd47, %rd6, 2;
	add.s64 	%rd48, %rd19, %rd47;
	ld.f32 	%f31, [%rd48];
	mul.f32 	%f32, %f63, %f31;
	fma.rn.f32 	%f33, %f61, %f62, %f32;
	mul.f32 	%f34, %f62, %f31;
	mul.f32 	%f35, %f61, %f63;
	sub.f32 	%f61, %f35, %f34;
	st.f32 	[%rd48], %f33;
	add.s32 	%r60, %r11, 1;
	setp.ge.s32	%p12, %r60, %r28;
	@%p12 bra 	BB17_17;

BB17_16:
	mad.lo.s32 	%r38, %r60, 6, %r12;
	mul.wide.s32 	%rd49, %r38, 4;
	add.s64 	%rd50, %rd15, %rd49;
	ld.f32 	%f36, [%rd50];
	mul.wide.s32 	%rd51, %r60, 4;
	add.s64 	%rd52, %rd18, %rd51;
	ld.f32 	%f37, [%rd52];
	mul.f32 	%f38, %f62, %f37;
	fma.rn.f32 	%f39, %f63, %f36, %f38;
	mul.f32 	%f40, %f62, %f36;
	mul.f32 	%f41, %f63, %f37;
	sub.f32 	%f42, %f41, %f40;
	st.f32 	[%rd52], %f42;
	st.f32 	[%rd50], %f39;
	add.s32 	%r60, %r60, 1;
	setp.lt.s32	%p13, %r60, %r28;
	@%p13 bra 	BB17_16;

BB17_17:
	add.s32 	%r16, %r11, 1;
	setp.lt.s32	%p14, %r16, %r28;
	@%p14 bra 	BB17_30;

BB17_18:
	ld.u32 	%r39, [%rd2];
	mul.lo.s32 	%r40, %r7, 6;
	add.s32 	%r41, %r39, %r40;
	mul.wide.s32 	%rd53, %r41, 4;
	add.s64 	%rd54, %rd15, %rd53;
	ld.f32 	%f43, [%rd54];
	st.f32 	[%rd40], %f43;
	add.s64 	%rd57, %rd14, %rd34;
	ld.f32 	%f44, [%rd57];
	ld.u32 	%r42, [%rd2];
	add.s32 	%r43, %r42, %r40;
	mul.wide.s32 	%rd58, %r43, 4;
	add.s64 	%rd59, %rd15, %rd58;
	st.f32 	[%rd59], %f44;
	add.s32 	%r59, %r7, 1;
	setp.lt.s32	%p15, %r59, %r28;
	@%p15 bra 	BB17_7;

BB17_19:
	mov.u32 	%r61, 0;
	mov.u32 	%r68, %r28;
	@%p1 bra 	BB17_24;

	mov.u64 	%rd84, %rd18;
	mov.u64 	%rd85, %rd19;
	mov.u32 	%r69, %r28;

BB17_21:
	mov.u64 	%rd8, %rd85;
	mov.u64 	%rd7, %rd84;
	ld.f32 	%f45, [%rd7];
	setp.eq.f32	%p17, %f45, 0f00000000;
	setp.eq.s32	%p18, %r69, %r28;
	and.pred  	%p19, %p17, %p18;
	selp.b32	%r69, %r61, %r69, %p19;
	setp.ge.s32	%p20, %r69, %r28;
	@%p20 bra 	BB17_23;

	mov.u32 	%r45, 0;
	st.u32 	[%rd8], %r45;

BB17_23:
	add.s32 	%r61, %r61, 1;
	add.s64 	%rd9, %rd8, 4;
	add.s64 	%rd10, %rd7, 4;
	setp.lt.s32	%p21, %r61, %r28;
	mov.u64 	%rd84, %rd10;
	mov.u64 	%rd85, %rd9;
	mov.u32 	%r63, %r69;
	mov.u32 	%r68, %r63;
	@%p21 bra 	BB17_21;

BB17_24:
	mov.u32 	%r22, %r68;
	setp.lt.s32	%p22, %r22, 1;
	@%p22 bra 	BB17_29;

	mov.u32 	%r67, %r22;

BB17_26:
	mov.u32 	%r65, %r67;
	mov.u32 	%r66, %r65;
	add.s32 	%r24, %r66, -1;
	cvt.s64.s32	%rd11, %r24;
	mul.wide.s32 	%rd60, %r24, 4;
	add.s64 	%rd61, %rd13, %rd60;
	ld.u32 	%r25, [%rd61];
	mov.f32 	%f65, 0f00000000;
	mov.f32 	%f66, %f65;
	setp.ge.s32	%p23, %r66, %r22;
	@%p23 bra 	BB17_28;

BB17_27:
	mad.lo.s32 	%r46, %r66, 6, %r25;
	mul.wide.s32 	%rd62, %r46, 4;
	add.s64 	%rd63, %rd15, %rd62;
	mul.wide.s32 	%rd64, %r66, 4;
	add.s64 	%rd65, %rd19, %rd64;
	ld.f32 	%f48, [%rd65];
	ld.f32 	%f49, [%rd63];
	fma.rn.f32 	%f66, %f49, %f48, %f66;
	add.s32 	%r66, %r66, 1;
	setp.lt.s32	%p24, %r66, %r22;
	mov.f32 	%f65, %f66;
	@%p24 bra 	BB17_27;

BB17_28:
	shl.b64 	%rd66, %rd11, 2;
	add.s64 	%rd67, %rd19, %rd66;
	ld.f32 	%f50, [%rd67];
	sub.f32 	%f51, %f50, %f65;
	add.s64 	%rd68, %rd18, %rd66;
	ld.f32 	%f52, [%rd68];
	div.rn.f32 	%f53, %f51, %f52;
	st.f32 	[%rd67], %f53;
	setp.gt.s32	%p25, %r24, 0;
	mov.u32 	%r67, %r24;
	@%p25 bra 	BB17_26;

BB17_29:
	ld.f32 	%f54, [%rd19];
	ld.u32 	%r47, [%rd13];
	mul.wide.s32 	%rd69, %r47, 4;
	add.s64 	%rd70, %rd14, %rd69;
	st.f32 	[%rd70], %f54;
	ld.f32 	%f55, [%rd19+4];
	ld.u32 	%r48, [%rd13+4];
	mul.wide.s32 	%rd71, %r48, 4;
	add.s64 	%rd72, %rd14, %rd71;
	st.f32 	[%rd72], %f55;
	ld.f32 	%f56, [%rd19+8];
	ld.u32 	%r49, [%rd13+8];
	mul.wide.s32 	%rd73, %r49, 4;
	add.s64 	%rd74, %rd14, %rd73;
	st.f32 	[%rd74], %f56;
	ld.f32 	%f57, [%rd19+12];
	ld.u32 	%r50, [%rd13+12];
	mul.wide.s32 	%rd75, %r50, 4;
	add.s64 	%rd76, %rd14, %rd75;
	st.f32 	[%rd76], %f57;
	ld.f32 	%f58, [%rd19+16];
	ld.u32 	%r51, [%rd13+16];
	mul.wide.s32 	%rd77, %r51, 4;
	add.s64 	%rd78, %rd14, %rd77;
	st.f32 	[%rd78], %f58;
	ld.f32 	%f59, [%rd19+20];
	ld.u32 	%r52, [%rd13+20];
	mul.wide.s32 	%rd79, %r52, 4;
	add.s64 	%rd80, %rd14, %rd79;
	st.f32 	[%rd80], %f59;
	ret;
}

	// .globl	_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S_
.visible .func _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S_(
	.param .b32 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_0,
	.param .b64 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_1,
	.param .b64 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_2,
	.param .b32 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_3,
	.param .b64 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_4,
	.param .b64 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_5,
	.param .b64 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_6,
	.param .b64 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_7,
	.param .b32 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_8,
	.param .b64 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_9,
	.param .b64 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_10,
	.param .b64 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_11,
	.param .b64 _Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_12
)
{
	.reg .pred 	%p<72>;
	.reg .f32 	%f<220>;
	.reg .b32 	%r<161>;
	.reg .b64 	%rd<188>;


	ld.param.u32 	%r66, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_0];
	ld.param.u64 	%rd32, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_1];
	ld.param.u64 	%rd33, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_2];
	ld.param.u32 	%r67, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_3];
	ld.param.u64 	%rd34, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_4];
	ld.param.u64 	%rd35, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_5];
	ld.param.u64 	%rd36, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_6];
	ld.param.u64 	%rd37, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_7];
	ld.param.f32 	%f69, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_8];
	ld.param.u64 	%rd38, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_9];
	ld.param.u64 	%rd39, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_10];
	ld.param.u64 	%rd40, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_11];
	ld.param.u64 	%rd41, [_Z20determineLMParameteriPfPiiS_S_S_S_fS_S_S_S__param_12];
	mov.u32 	%r123, 0;
	setp.lt.s32	%p1, %r67, 1;
	@%p1 bra 	BB18_3;

	mov.u64 	%rd170, %rd37;
	mov.u64 	%rd187, %rd33;

BB18_2:
	mov.u64 	%rd1, %rd170;
	ld.f32 	%f70, [%rd1];
	ld.u32 	%r69, [%rd187];
	mul.wide.s32 	%rd42, %r69, 4;
	add.s64 	%rd43, %rd35, %rd42;
	st.f32 	[%rd43], %f70;
	add.s64 	%rd187, %rd187, 4;
	add.s64 	%rd4, %rd1, 4;
	add.s32 	%r123, %r123, 1;
	setp.lt.s32	%p2, %r123, %r67;
	mov.u64 	%rd170, %rd4;
	@%p2 bra 	BB18_2;

BB18_3:
	setp.gt.s32	%p3, %r67, 5;
	@%p3 bra 	BB18_6;

	mul.wide.s32 	%rd44, %r67, 4;
	add.s64 	%rd171, %rd33, %rd44;
	mov.u32 	%r126, %r67;

BB18_5:
	mov.u32 	%r3, %r126;
	ld.u32 	%r70, [%rd171];
	mul.wide.s32 	%rd45, %r70, 4;
	add.s64 	%rd46, %rd35, %rd45;
	mov.u32 	%r71, 0;
	st.u32 	[%rd46], %r71;
	add.s64 	%rd171, %rd171, 4;
	add.s32 	%r4, %r3, 1;
	setp.lt.s32	%p4, %r4, 6;
	mov.u32 	%r126, %r4;
	@%p4 bra 	BB18_5;

BB18_6:
	@%p1 bra 	BB18_11;

	mov.u32 	%r125, %r67;

BB18_8:
	add.s32 	%r125, %r125, -1;
	mul.wide.s32 	%rd47, %r125, 4;
	add.s64 	%rd48, %rd33, %rd47;
	ld.u32 	%r7, [%rd48];
	mul.wide.s32 	%rd49, %r7, 4;
	add.s64 	%rd8, %rd35, %rd49;
	add.s64 	%rd50, %rd32, %rd49;
	ld.f32 	%f71, [%rd50];
	ld.f32 	%f72, [%rd8];
	div.rn.f32 	%f1, %f72, %f71;
	mov.u32 	%r127, 0;
	setp.lt.s32	%p6, %r125, 1;
	@%p6 bra 	BB18_10;

BB18_9:
	mad.lo.s32 	%r73, %r127, 6, %r7;
	mul.wide.s32 	%rd51, %r73, 4;
	add.s64 	%rd52, %rd36, %rd51;
	ld.f32 	%f73, [%rd52];
	mul.f32 	%f74, %f1, %f73;
	mul.wide.s32 	%rd53, %r127, 4;
	add.s64 	%rd54, %rd33, %rd53;
	ld.u32 	%r74, [%rd54];
	mul.wide.s32 	%rd55, %r74, 4;
	add.s64 	%rd56, %rd35, %rd55;
	ld.f32 	%f75, [%rd56];
	sub.f32 	%f76, %f75, %f74;
	st.f32 	[%rd56], %f76;
	add.s32 	%r127, %r127, 1;
	setp.lt.s32	%p7, %r127, %r125;
	@%p7 bra 	BB18_9;

BB18_10:
	setp.gt.s32	%p8, %r125, 0;
	st.f32 	[%rd8], %f1;
	@%p8 bra 	BB18_8;

BB18_11:
	mov.f32 	%f181, 0f00000000;
	mov.f32 	%f182, %f181;
	mov.u32 	%r128, 0;
	setp.lt.s32	%p9, %r66, 1;
	@%p9 bra 	BB18_14;

	mov.u64 	%rd186, %rd33;

BB18_13:
	ld.u32 	%r76, [%rd186];
	mul.wide.s32 	%rd57, %r76, 4;
	add.s64 	%rd58, %rd38, %rd57;
	add.s64 	%rd59, %rd35, %rd57;
	ld.f32 	%f79, [%rd59];
	ld.f32 	%f80, [%rd58];
	mul.f32 	%f81, %f80, %f79;
	add.s64 	%rd60, %rd39, %rd57;
	st.f32 	[%rd60], %f81;
	fma.rn.f32 	%f182, %f81, %f81, %f182;
	add.s64 	%rd186, %rd186, 4;
	add.s32 	%r128, %r128, 1;
	setp.lt.s32	%p10, %r128, %r66;
	mov.f32 	%f181, %f182;
	@%p10 bra 	BB18_13;

BB18_14:
	sqrt.rn.f32 	%f5, %f181;
	sub.f32 	%f204, %f5, %f69;
	mul.f32 	%f7, %f69, 0f3DCCCCCD;
	setp.gtu.f32	%p11, %f204, %f7;
	@%p11 bra 	BB18_16;
	bra.uni 	BB18_15;

BB18_16:
	mov.f32 	%f82, 0f00000000;
	setp.ne.s32	%p12, %r67, %r66;
	mov.f32 	%f203, %f82;
	@%p12 bra 	BB18_26;

	mov.u32 	%r129, 0;
	@%p1 bra 	BB18_20;

	mov.u64 	%rd185, %rd33;

BB18_19:
	ld.u32 	%r79, [%rd185];
	mul.wide.s32 	%rd61, %r79, 4;
	add.s64 	%rd62, %rd38, %rd61;
	ld.f32 	%f83, [%rd62];
	div.rn.f32 	%f84, %f83, %f5;
	add.s64 	%rd63, %rd39, %rd61;
	ld.f32 	%f85, [%rd63];
	mul.f32 	%f86, %f84, %f85;
	st.f32 	[%rd63], %f86;
	add.s64 	%rd185, %rd185, 4;
	add.s32 	%r129, %r129, 1;
	setp.lt.s32	%p14, %r129, %r67;
	@%p14 bra 	BB18_19;

BB18_20:
	mov.f32 	%f187, 0f00000000;
	mov.u32 	%r80, 0;
	mov.f32 	%f188, %f187;
	@%p1 bra 	BB18_25;

	mov.u32 	%r132, %r80;

BB18_22:
	mul.wide.s32 	%rd64, %r132, 4;
	add.s64 	%rd65, %rd33, %rd64;
	ld.u32 	%r15, [%rd65];
	mov.f32 	%f184, 0f00000000;
	mov.f32 	%f185, %f184;
	setp.lt.s32	%p16, %r132, 1;
	mov.u32 	%r131, %r80;
	@%p16 bra 	BB18_24;

BB18_23:
	mov.u32 	%r16, %r131;
	mad.lo.s32 	%r82, %r16, 6, %r15;
	mul.wide.s32 	%rd66, %r82, 4;
	add.s64 	%rd67, %rd36, %rd66;
	mul.wide.s32 	%rd68, %r16, 4;
	add.s64 	%rd69, %rd33, %rd68;
	ld.u32 	%r83, [%rd69];
	mul.wide.s32 	%rd70, %r83, 4;
	add.s64 	%rd71, %rd39, %rd70;
	ld.f32 	%f91, [%rd71];
	ld.f32 	%f92, [%rd67];
	fma.rn.f32 	%f185, %f92, %f91, %f185;
	add.s32 	%r17, %r16, 1;
	setp.lt.s32	%p17, %r17, %r132;
	mov.u32 	%r131, %r17;
	mov.f32 	%f184, %f185;
	@%p17 bra 	BB18_23;

BB18_24:
	mul.wide.s32 	%rd72, %r15, 4;
	add.s64 	%rd73, %rd39, %rd72;
	ld.f32 	%f93, [%rd73];
	sub.f32 	%f94, %f93, %f184;
	add.s64 	%rd74, %rd32, %rd72;
	ld.f32 	%f95, [%rd74];
	div.rn.f32 	%f96, %f94, %f95;
	st.f32 	[%rd73], %f96;
	fma.rn.f32 	%f188, %f96, %f96, %f188;
	add.s32 	%r132, %r132, 1;
	setp.lt.s32	%p18, %r132, %r67;
	mov.f32 	%f187, %f188;
	@%p18 bra 	BB18_22;

BB18_25:
	mul.f32 	%f97, %f187, %f69;
	div.rn.f32 	%f14, %f204, %f97;
	mov.f32 	%f203, %f14;

BB18_26:
	mov.f32 	%f194, %f203;
	mov.f32 	%f199, %f194;
	mov.u32 	%r84, 0;
	mov.f32 	%f202, %f82;
	mov.f32 	%f201, %f82;
	@%p9 bra 	BB18_31;

	mov.u32 	%r135, %r84;

BB18_28:
	mul.wide.s32 	%rd75, %r135, 4;
	add.s64 	%rd76, %rd33, %rd75;
	ld.u32 	%r20, [%rd76];
	setp.lt.s32	%p20, %r135, 0;
	mov.f32 	%f191, 0f00000000;
	mov.f32 	%f190, %f191;
	mov.u32 	%r134, %r84;
	@%p20 bra 	BB18_30;

BB18_29:
	mov.u32 	%r21, %r134;
	mad.lo.s32 	%r86, %r21, 6, %r20;
	mul.wide.s32 	%rd77, %r86, 4;
	add.s64 	%rd78, %rd36, %rd77;
	mul.wide.s32 	%rd79, %r21, 4;
	add.s64 	%rd80, %rd37, %rd79;
	ld.f32 	%f102, [%rd80];
	ld.f32 	%f103, [%rd78];
	fma.rn.f32 	%f191, %f103, %f102, %f191;
	add.s32 	%r22, %r21, 1;
	setp.lt.s32	%p21, %r21, %r135;
	mov.u32 	%r134, %r22;
	mov.f32 	%f190, %f191;
	@%p21 bra 	BB18_29;

BB18_30:
	mul.wide.s32 	%rd81, %r20, 4;
	add.s64 	%rd82, %rd38, %rd81;
	ld.f32 	%f104, [%rd82];
	div.rn.f32 	%f105, %f190, %f104;
	fma.rn.f32 	%f202, %f105, %f105, %f202;
	add.s32 	%r135, %r135, 1;
	setp.lt.s32	%p22, %r135, %r66;
	mov.f32 	%f201, %f202;
	@%p22 bra 	BB18_28;

BB18_31:
	sqrt.rn.f32 	%f22, %f201;
	div.rn.f32 	%f192, %f22, %f69;
	setp.neu.f32	%p23, %f192, 0f00000000;
	@%p23 bra 	BB18_33;

	mov.f32 	%f106, 0f3DCCCCCD;
	min.f32 	%f107, %f69, %f106;
	mov.f32 	%f108, 0f007FFFFD;
	div.rn.f32 	%f192, %f108, %f107;

BB18_33:
	ld.f32 	%f109, [%rd34];
	max.f32 	%f110, %f109, %f199;
	min.f32 	%f205, %f192, %f110;
	setp.neu.f32	%p24, %f205, 0f00000000;
	@%p24 bra 	BB18_35;

	div.rn.f32 	%f205, %f22, %f5;

BB18_35:
	st.f32 	[%rd34], %f205;
	mov.u32 	%r136, 10;

BB18_36:
	mov.f32 	%f32, %f204;
	mov.f32 	%f196, %f199;
	mov.f32 	%f200, %f196;
	mov.u32 	%r24, %r136;
	setp.neu.f32	%p25, %f205, 0f00000000;
	@%p25 bra 	BB18_38;

	mul.f32 	%f111, %f192, 0f3A83126F;
	mov.f32 	%f112, 0f007FFFFD;
	max.f32 	%f205, %f112, %f111;
	st.f32 	[%rd34], %f205;

BB18_38:
	sqrt.rn.f32 	%f35, %f205;
	mov.u32 	%r137, 0;
	mov.u64 	%rd184, %rd33;
	@%p9 bra 	BB18_40;

BB18_39:
	mov.u64 	%rd13, %rd184;
	ld.u32 	%r89, [%rd13];
	mul.wide.s32 	%rd83, %r89, 4;
	add.s64 	%rd84, %rd38, %rd83;
	ld.f32 	%f113, [%rd84];
	mul.f32 	%f114, %f35, %f113;
	add.s64 	%rd85, %rd39, %rd83;
	st.f32 	[%rd85], %f114;
	add.s64 	%rd14, %rd13, 4;
	add.s32 	%r137, %r137, 1;
	setp.lt.s32	%p27, %r137, %r66;
	mov.u64 	%rd184, %rd14;
	@%p27 bra 	BB18_39;

BB18_40:
	mov.u32 	%r140, 0;
	@%p9 bra 	BB18_45;

BB18_41:
	mov.u32 	%r27, %r140;
	cvt.s64.s32	%rd15, %r27;
	mul.wide.s32 	%rd86, %r27, 4;
	add.s64 	%rd87, %rd33, %rd86;
	ld.u32 	%r28, [%rd87];
	add.s32 	%r140, %r27, 1;
	setp.ge.s32	%p29, %r140, %r66;
	@%p29 bra 	BB18_44;

	mul.lo.s32 	%r30, %r27, 6;
	mov.u32 	%r139, %r140;

BB18_43:
	mul.wide.s32 	%rd88, %r139, 4;
	add.s64 	%rd89, %rd33, %rd88;
	ld.u32 	%r91, [%rd89];
	add.s32 	%r92, %r91, %r30;
	mul.wide.s32 	%rd90, %r92, 4;
	add.s64 	%rd91, %rd36, %rd90;
	ld.f32 	%f115, [%rd91];
	mad.lo.s32 	%r93, %r139, 6, %r28;
	mul.wide.s32 	%rd92, %r93, 4;
	add.s64 	%rd93, %rd36, %rd92;
	st.f32 	[%rd93], %f115;
	add.s32 	%r139, %r139, 1;
	setp.lt.s32	%p30, %r139, %r66;
	@%p30 bra 	BB18_43;

BB18_44:
	setp.lt.s32	%p31, %r140, %r66;
	mul.wide.s32 	%rd94, %r28, 4;
	add.s64 	%rd95, %rd32, %rd94;
	ld.f32 	%f116, [%rd95];
	shl.b64 	%rd96, %rd15, 2;
	add.s64 	%rd97, %rd35, %rd96;
	st.f32 	[%rd97], %f116;
	add.s64 	%rd98, %rd37, %rd96;
	ld.f32 	%f117, [%rd98];
	add.s64 	%rd99, %rd41, %rd96;
	st.f32 	[%rd99], %f117;
	@%p31 bra 	BB18_41;

BB18_45:
	mov.u32 	%r144, 0;
	@%p9 bra 	BB18_58;

BB18_46:
	mov.u32 	%r142, %r144;
	mov.u32 	%r33, %r142;
	mul.wide.s32 	%rd100, %r33, 4;
	add.s64 	%rd16, %rd33, %rd100;
	ld.u32 	%r95, [%rd16];
	mul.wide.s32 	%rd101, %r95, 4;
	add.s64 	%rd102, %rd39, %rd101;
	ld.f32 	%f206, [%rd102];
	setp.eq.f32	%p33, %f206, 0f00000000;
	@%p33 bra 	BB18_49;

	add.s64 	%rd104, %rd40, %rd100;
	add.s64 	%rd172, %rd104, 4;
	add.s32 	%r141, %r33, 1;
	setp.gt.s32	%p34, %r141, 5;
	@%p34 bra 	BB18_49;

BB18_48:
	mov.u32 	%r96, 0;
	st.u32 	[%rd172], %r96;
	add.s64 	%rd172, %rd172, 4;
	add.s32 	%r141, %r141, 1;
	setp.lt.s32	%p35, %r141, 6;
	@%p35 bra 	BB18_48;

BB18_49:
	add.s64 	%rd106, %rd40, %rd100;
	st.f32 	[%rd106], %f206;
	mov.f32 	%f207, 0f00000000;
	setp.ge.s32	%p36, %r33, %r66;
	mov.u32 	%r143, %r33;
	@%p36 bra 	BB18_57;
	bra.uni 	BB18_50;

BB18_84:
	mul.wide.s32 	%rd168, %r42, 4;
	add.s64 	%rd169, %rd40, %rd168;
	ld.f32 	%f206, [%rd169];
	mov.u32 	%r143, %r42;

BB18_50:
	mov.u32 	%r37, %r143;
	cvt.s64.s32	%rd20, %r37;
	mul.wide.s32 	%rd107, %r37, 4;
	add.s64 	%rd108, %rd33, %rd107;
	ld.u32 	%r38, [%rd108];
	setp.eq.f32	%p37, %f206, 0f00000000;
	@%p37 bra 	BB18_56;

	mad.lo.s32 	%r97, %r37, 6, %r38;
	mul.wide.s32 	%rd109, %r97, 4;
	add.s64 	%rd110, %rd36, %rd109;
	ld.f32 	%f39, [%rd110];
	abs.f32 	%f119, %f39;
	abs.f32 	%f120, %f206;
	setp.lt.f32	%p38, %f119, %f120;
	@%p38 bra 	BB18_53;
	bra.uni 	BB18_52;

BB18_53:
	div.rn.f32 	%f124, %f39, %f206;
	fma.rn.f32 	%f125, %f124, %f124, 0f3F800000;
	sqrt.rn.f32 	%f126, %f125;
	rcp.rn.f32 	%f208, %f126;
	mul.f32 	%f209, %f124, %f208;
	bra.uni 	BB18_54;

BB18_52:
	div.rn.f32 	%f121, %f206, %f39;
	fma.rn.f32 	%f122, %f121, %f121, 0f3F800000;
	sqrt.rn.f32 	%f123, %f122;
	rcp.rn.f32 	%f209, %f123;
	mul.f32 	%f208, %f121, %f209;

BB18_54:
	mul.f32 	%f127, %f208, %f206;
	fma.rn.f32 	%f128, %f39, %f209, %f127;
	st.f32 	[%rd110], %f128;
	shl.b64 	%rd113, %rd20, 2;
	add.s64 	%rd114, %rd41, %rd113;
	ld.f32 	%f129, [%rd114];
	mul.f32 	%f130, %f209, %f129;
	fma.rn.f32 	%f131, %f207, %f208, %f130;
	mul.f32 	%f132, %f208, %f129;
	mul.f32 	%f133, %f207, %f209;
	sub.f32 	%f207, %f133, %f132;
	st.f32 	[%rd114], %f131;
	add.s32 	%r145, %r37, 1;
	setp.ge.s32	%p39, %r145, %r66;
	@%p39 bra 	BB18_56;

BB18_55:
	mad.lo.s32 	%r99, %r145, 6, %r38;
	mul.wide.s32 	%rd115, %r99, 4;
	add.s64 	%rd116, %rd36, %rd115;
	ld.f32 	%f134, [%rd116];
	mul.wide.s32 	%rd117, %r145, 4;
	add.s64 	%rd118, %rd40, %rd117;
	ld.f32 	%f135, [%rd118];
	mul.f32 	%f136, %f208, %f135;
	fma.rn.f32 	%f137, %f209, %f134, %f136;
	mul.f32 	%f138, %f208, %f134;
	mul.f32 	%f139, %f209, %f135;
	sub.f32 	%f140, %f139, %f138;
	st.f32 	[%rd118], %f140;
	st.f32 	[%rd116], %f137;
	add.s32 	%r145, %r145, 1;
	setp.lt.s32	%p40, %r145, %r66;
	@%p40 bra 	BB18_55;

BB18_56:
	add.s32 	%r42, %r37, 1;
	setp.lt.s32	%p41, %r42, %r66;
	@%p41 bra 	BB18_84;

BB18_57:
	ld.u32 	%r100, [%rd16];
	mul.lo.s32 	%r101, %r33, 6;
	add.s32 	%r102, %r100, %r101;
	mul.wide.s32 	%rd119, %r102, 4;
	add.s64 	%rd120, %rd36, %rd119;
	ld.f32 	%f141, [%rd120];
	st.f32 	[%rd106], %f141;
	add.s64 	%rd123, %rd35, %rd100;
	ld.f32 	%f142, [%rd123];
	ld.u32 	%r103, [%rd16];
	add.s32 	%r104, %r103, %r101;
	mul.wide.s32 	%rd124, %r104, 4;
	add.s64 	%rd125, %rd36, %rd124;
	st.f32 	[%rd125], %f142;
	add.s32 	%r144, %r33, 1;
	setp.lt.s32	%p42, %r144, %r66;
	@%p42 bra 	BB18_46;

BB18_58:
	mov.u32 	%r146, 0;
	mov.u64 	%rd173, %rd40;
	mov.u64 	%rd174, %rd41;
	mov.u32 	%r153, %r66;
	mov.u32 	%r154, %r66;
	@%p9 bra 	BB18_62;

BB18_59:
	mov.u32 	%r44, %r154;
	mov.u64 	%rd22, %rd174;
	mov.u64 	%rd21, %rd173;
	ld.f32 	%f143, [%rd21];
	setp.eq.f32	%p44, %f143, 0f00000000;
	setp.eq.s32	%p45, %r44, %r66;
	and.pred  	%p46, %p44, %p45;
	selp.b32	%r46, %r146, %r44, %p46;
	setp.ge.s32	%p47, %r46, %r66;
	@%p47 bra 	BB18_61;

	mov.u32 	%r106, 0;
	st.u32 	[%rd22], %r106;

BB18_61:
	add.s32 	%r146, %r146, 1;
	add.s64 	%rd23, %rd22, 4;
	add.s64 	%rd24, %rd21, 4;
	setp.lt.s32	%p48, %r146, %r66;
	mov.u64 	%rd173, %rd24;
	mov.u64 	%rd174, %rd23;
	mov.u32 	%r153, %r46;
	mov.u32 	%r154, %r46;
	@%p48 bra 	BB18_59;

BB18_62:
	mov.u32 	%r48, %r153;
	setp.lt.s32	%p49, %r48, 1;
	mov.u32 	%r152, %r48;
	@%p49 bra 	BB18_66;

BB18_63:
	mov.u32 	%r150, %r152;
	mov.u32 	%r151, %r150;
	add.s32 	%r50, %r151, -1;
	cvt.s64.s32	%rd25, %r50;
	mul.wide.s32 	%rd126, %r50, 4;
	add.s64 	%rd127, %rd33, %rd126;
	ld.u32 	%r51, [%rd127];
	mov.f32 	%f211, 0f00000000;
	mov.f32 	%f212, %f211;
	setp.ge.s32	%p50, %r151, %r48;
	@%p50 bra 	BB18_65;

BB18_64:
	mad.lo.s32 	%r107, %r151, 6, %r51;
	mul.wide.s32 	%rd128, %r107, 4;
	add.s64 	%rd129, %rd36, %rd128;
	mul.wide.s32 	%rd130, %r151, 4;
	add.s64 	%rd131, %rd41, %rd130;
	ld.f32 	%f146, [%rd131];
	ld.f32 	%f147, [%rd129];
	fma.rn.f32 	%f212, %f147, %f146, %f212;
	add.s32 	%r151, %r151, 1;
	setp.lt.s32	%p51, %r151, %r48;
	mov.f32 	%f211, %f212;
	@%p51 bra 	BB18_64;

BB18_65:
	shl.b64 	%rd132, %rd25, 2;
	add.s64 	%rd133, %rd41, %rd132;
	ld.f32 	%f148, [%rd133];
	sub.f32 	%f149, %f148, %f211;
	add.s64 	%rd134, %rd40, %rd132;
	ld.f32 	%f150, [%rd134];
	div.rn.f32 	%f151, %f149, %f150;
	st.f32 	[%rd133], %f151;
	setp.gt.s32	%p52, %r50, 0;
	mov.u32 	%r152, %r50;
	@%p52 bra 	BB18_63;

BB18_66:
	ld.f32 	%f154, [%rd41];
	ld.u32 	%r109, [%rd33];
	mul.wide.s32 	%rd135, %r109, 4;
	add.s64 	%rd136, %rd35, %rd135;
	st.f32 	[%rd136], %f154;
	ld.f32 	%f155, [%rd41+4];
	ld.u32 	%r110, [%rd33+4];
	mul.wide.s32 	%rd137, %r110, 4;
	add.s64 	%rd138, %rd35, %rd137;
	st.f32 	[%rd138], %f155;
	ld.f32 	%f156, [%rd41+8];
	ld.u32 	%r111, [%rd33+8];
	mul.wide.s32 	%rd139, %r111, 4;
	add.s64 	%rd140, %rd35, %rd139;
	st.f32 	[%rd140], %f156;
	ld.f32 	%f157, [%rd41+12];
	ld.u32 	%r112, [%rd33+12];
	mul.wide.s32 	%rd141, %r112, 4;
	add.s64 	%rd142, %rd35, %rd141;
	st.f32 	[%rd142], %f157;
	ld.f32 	%f158, [%rd41+16];
	ld.u32 	%r113, [%rd33+16];
	mul.wide.s32 	%rd143, %r113, 4;
	add.s64 	%rd144, %rd35, %rd143;
	st.f32 	[%rd144], %f158;
	ld.f32 	%f159, [%rd41+20];
	ld.u32 	%r114, [%rd33+20];
	mul.wide.s32 	%rd145, %r114, 4;
	add.s64 	%rd146, %rd35, %rd145;
	st.f32 	[%rd146], %f159;
	mov.f32 	%f214, 0f00000000;
	mov.f32 	%f215, %f214;
	mov.u32 	%r155, 0;
	mov.u64 	%rd183, %rd33;
	@%p9 bra 	BB18_68;

BB18_67:
	ld.u32 	%r115, [%rd183];
	mul.wide.s32 	%rd147, %r115, 4;
	add.s64 	%rd148, %rd38, %rd147;
	add.s64 	%rd149, %rd35, %rd147;
	ld.f32 	%f160, [%rd149];
	ld.f32 	%f161, [%rd148];
	mul.f32 	%f162, %f161, %f160;
	add.s64 	%rd150, %rd41, %rd147;
	st.f32 	[%rd150], %f162;
	fma.rn.f32 	%f215, %f162, %f162, %f215;
	add.s64 	%rd183, %rd183, 4;
	add.s32 	%r155, %r155, 1;
	setp.lt.s32	%p54, %r155, %r66;
	mov.f32 	%f214, %f215;
	@%p54 bra 	BB18_67;

BB18_68:
	sqrt.rn.f32 	%f54, %f214;
	sub.f32 	%f204, %f54, %f69;
	abs.f32 	%f163, %f204;
	setp.le.f32	%p55, %f163, %f7;
	@%p55 bra 	BB18_83;

	setp.eq.f32	%p56, %f200, 0f00000000;
	setp.le.f32	%p57, %f204, %f32;
	and.pred  	%p58, %p56, %p57;
	setp.lt.f32	%p59, %f32, 0f00000000;
	and.pred  	%p60, %p58, %p59;
	@%p60 bra 	BB18_83;

	mov.u32 	%r156, 0;
	mov.u64 	%rd182, %rd33;
	@%p9 bra 	BB18_72;

BB18_71:
	ld.u32 	%r117, [%rd182];
	mul.wide.s32 	%rd151, %r117, 4;
	add.s64 	%rd152, %rd41, %rd151;
	add.s64 	%rd153, %rd38, %rd151;
	ld.f32 	%f164, [%rd153];
	ld.f32 	%f165, [%rd152];
	mul.f32 	%f166, %f165, %f164;
	div.rn.f32 	%f167, %f166, %f54;
	add.s64 	%rd154, %rd39, %rd151;
	st.f32 	[%rd154], %f167;
	add.s64 	%rd182, %rd182, 4;
	add.s32 	%r156, %r156, 1;
	setp.lt.s32	%p62, %r156, %r66;
	@%p62 bra 	BB18_71;

BB18_72:
	mov.u32 	%r159, 0;
	@%p9 bra 	BB18_76;

BB18_73:
	mov.u32 	%r58, %r159;
	mul.wide.s32 	%rd155, %r58, 4;
	add.s64 	%rd156, %rd33, %rd155;
	ld.u32 	%r59, [%rd156];
	mul.wide.s32 	%rd157, %r59, 4;
	add.s64 	%rd158, %rd39, %rd157;
	add.s64 	%rd159, %rd40, %rd155;
	ld.f32 	%f168, [%rd159];
	ld.f32 	%f169, [%rd158];
	div.rn.f32 	%f56, %f169, %f168;
	st.f32 	[%rd158], %f56;
	add.s32 	%r60, %r58, 1;
	setp.ge.s32	%p64, %r60, %r66;
	mov.u32 	%r158, %r60;
	@%p64 bra 	BB18_75;

BB18_74:
	mov.u32 	%r61, %r158;
	mad.lo.s32 	%r119, %r61, 6, %r59;
	mul.wide.s32 	%rd160, %r119, 4;
	add.s64 	%rd161, %rd36, %rd160;
	ld.f32 	%f170, [%rd161];
	mul.f32 	%f171, %f56, %f170;
	mul.wide.s32 	%rd162, %r61, 4;
	add.s64 	%rd163, %rd33, %rd162;
	ld.u32 	%r120, [%rd163];
	mul.wide.s32 	%rd164, %r120, 4;
	add.s64 	%rd165, %rd39, %rd164;
	ld.f32 	%f172, [%rd165];
	sub.f32 	%f173, %f172, %f171;
	st.f32 	[%rd165], %f173;
	add.s32 	%r62, %r61, 1;
	setp.lt.s32	%p65, %r62, %r66;
	mov.u32 	%r158, %r62;
	@%p65 bra 	BB18_74;

BB18_75:
	setp.lt.s32	%p66, %r60, %r66;
	mov.u32 	%r159, %r60;
	@%p66 bra 	BB18_73;

BB18_76:
	mov.f32 	%f217, 0f00000000;
	mov.u32 	%r160, 0;
	mov.f32 	%f218, %f217;
	mov.u64 	%rd181, %rd33;
	@%p9 bra 	BB18_78;

BB18_77:
	ld.u32 	%r122, [%rd181];
	mul.wide.s32 	%rd166, %r122, 4;
	add.s64 	%rd167, %rd39, %rd166;
	ld.f32 	%f176, [%rd167];
	fma.rn.f32 	%f218, %f176, %f176, %f218;
	add.s64 	%rd181, %rd181, 4;
	add.s32 	%r160, %r160, 1;
	setp.lt.s32	%p68, %r160, %r66;
	mov.f32 	%f217, %f218;
	@%p68 bra 	BB18_77;

BB18_78:
	setp.gt.f32	%p69, %f204, 0f00000000;
	@%p69 bra 	BB18_81;
	bra.uni 	BB18_79;

BB18_81:
	ld.f32 	%f219, [%rd34];
	max.f32 	%f200, %f200, %f219;
	bra.uni 	BB18_82;

BB18_79:
	ld.f32 	%f219, [%rd34];
	setp.geu.f32	%p70, %f204, 0f00000000;
	@%p70 bra 	BB18_82;

	min.f32 	%f192, %f192, %f219;

BB18_82:
	mov.f32 	%f199, %f200;
	mul.f32 	%f177, %f217, %f69;
	div.rn.f32 	%f178, %f204, %f177;
	add.f32 	%f179, %f178, %f219;
	max.f32 	%f205, %f199, %f179;
	st.f32 	[%rd34], %f205;
	add.s32 	%r136, %r24, -1;
	setp.gt.s32	%p71, %r24, 0;
	@%p71 bra 	BB18_36;
	bra.uni 	BB18_83;

BB18_15:
	mov.u32 	%r77, 0;
	st.u32 	[%rd34], %r77;

BB18_83:
	ret;
}

	// .globl	_Z21kernel_CentroidFitteriPfS_S_S_S_
.visible .func _Z21kernel_CentroidFitteriPfS_S_S_S_(
	.param .b32 _Z21kernel_CentroidFitteriPfS_S_S_S__param_0,
	.param .b64 _Z21kernel_CentroidFitteriPfS_S_S_S__param_1,
	.param .b64 _Z21kernel_CentroidFitteriPfS_S_S_S__param_2,
	.param .b64 _Z21kernel_CentroidFitteriPfS_S_S_S__param_3,
	.param .b64 _Z21kernel_CentroidFitteriPfS_S_S_S__param_4,
	.param .b64 _Z21kernel_CentroidFitteriPfS_S_S_S__param_5
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<13>;


	ld.param.u32 	%r9, [_Z21kernel_CentroidFitteriPfS_S_S_S__param_0];
	ld.param.u64 	%rd4, [_Z21kernel_CentroidFitteriPfS_S_S_S__param_1];
	ld.param.u64 	%rd5, [_Z21kernel_CentroidFitteriPfS_S_S_S__param_2];
	ld.param.u64 	%rd6, [_Z21kernel_CentroidFitteriPfS_S_S_S__param_3];
	ld.param.u64 	%rd7, [_Z21kernel_CentroidFitteriPfS_S_S_S__param_4];
	ld.param.u64 	%rd8, [_Z21kernel_CentroidFitteriPfS_S_S_S__param_5];
	mov.f32 	%f29, 0f00000000;
	mov.f32 	%f60, %f29;
	mov.f32 	%f54, %f29;
	mov.f32 	%f81, %f29;
	mov.f32 	%f62, %f29;
	mov.f32 	%f56, %f29;
	mov.u32 	%r10, 0;
	setp.lt.s32	%p1, %r9, 1;
	mov.f32 	%f79, %f29;
	@%p1 bra 	BB19_5;

	mov.u32 	%r18, %r10;

BB19_2:
	mov.f32 	%f71, %f81;
	mov.f32 	%f80, %f71;
	mov.f32 	%f59, %f62;
	mov.f32 	%f61, %f59;
	mov.f32 	%f53, %f56;
	mov.f32 	%f55, %f53;
	mul.lo.s32 	%r12, %r9, %r18;
	mul.wide.s32 	%rd9, %r12, 4;
	add.s64 	%rd12, %rd4, %rd9;
	cvt.rn.f32.s32	%f4, %r18;
	mov.u32 	%r17, %r10;

BB19_3:
	mov.u32 	%r2, %r17;
	cvt.rn.f32.s32	%f30, %r2;
	ld.f32 	%f31, [%rd12];
	fma.rn.f32 	%f61, %f30, %f31, %f61;
	fma.rn.f32 	%f80, %f4, %f31, %f80;
	add.f32 	%f55, %f55, %f31;
	add.s64 	%rd12, %rd12, 4;
	add.s32 	%r3, %r2, 1;
	setp.lt.s32	%p2, %r3, %r9;
	mov.u32 	%r17, %r3;
	@%p2 bra 	BB19_3;

	add.s32 	%r18, %r18, 1;
	setp.lt.s32	%p3, %r18, %r9;
	mov.f32 	%f56, %f55;
	mov.f32 	%f54, %f55;
	mov.f32 	%f62, %f61;
	mov.f32 	%f60, %f61;
	mov.f32 	%f81, %f80;
	mov.f32 	%f70, %f80;
	mov.f32 	%f79, %f70;
	@%p3 bra 	BB19_2;

BB19_5:
	mov.f32 	%f13, %f79;
	div.rn.f32 	%f36, %f60, %f54;
	st.f32 	[%rd5], %f36;
	div.rn.f32 	%f14, %f13, %f54;
	st.f32 	[%rd6], %f14;
	mov.f32 	%f66, %f29;
	mov.f32 	%f78, %f29;
	mov.f32 	%f68, %f29;
	mov.u32 	%r13, 0;
	mov.f32 	%f76, %f29;
	@%p1 bra 	BB19_10;

	mov.u32 	%r21, %r13;

BB19_7:
	mov.f32 	%f75, %f78;
	mov.f32 	%f77, %f75;
	mov.f32 	%f65, %f68;
	mov.f32 	%f67, %f65;
	ld.f32 	%f37, [%rd5];
	cvt.rn.f32.s32	%f38, %r21;
	sub.f32 	%f17, %f38, %f37;
	mov.u32 	%r20, %r13;

BB19_8:
	mov.u32 	%r6, %r20;
	mad.lo.s32 	%r15, %r6, %r9, %r21;
	mul.wide.s32 	%rd10, %r15, 4;
	add.s64 	%rd11, %rd4, %rd10;
	ld.f32 	%f39, [%rd11];
	mul.f32 	%f40, %f39, %f17;
	fma.rn.f32 	%f77, %f17, %f40, %f77;
	cvt.rn.f32.s32	%f41, %r6;
	sub.f32 	%f42, %f41, %f14;
	mul.f32 	%f43, %f39, %f42;
	fma.rn.f32 	%f67, %f42, %f43, %f67;
	add.s32 	%r7, %r6, 1;
	setp.lt.s32	%p5, %r7, %r9;
	mov.u32 	%r20, %r7;
	@%p5 bra 	BB19_8;

	add.s32 	%r21, %r21, 1;
	setp.lt.s32	%p6, %r21, %r9;
	mov.f32 	%f68, %f67;
	mov.f32 	%f66, %f67;
	mov.f32 	%f78, %f77;
	mov.f32 	%f76, %f77;
	@%p6 bra 	BB19_7;

BB19_10:
	cvt.rn.f32.s32	%f44, %r9;
	div.rn.f32 	%f45, %f76, %f54;
	div.rn.f32 	%f46, %f45, %f44;
	sqrt.rn.f32 	%f47, %f46;
	st.f32 	[%rd7], %f47;
	div.rn.f32 	%f48, %f66, %f54;
	div.rn.f32 	%f49, %f48, %f44;
	sqrt.rn.f32 	%f50, %f49;
	st.f32 	[%rd8], %f50;
	ret;
}

	// .globl	kernel_LM
.visible .entry kernel_LM(
	.param .u64 kernel_LM_param_0,
	.param .u32 kernel_LM_param_1,
	.param .u32 kernel_LM_param_2,
	.param .u32 kernel_LM_param_3,
	.param .u64 kernel_LM_param_4
)
{
	.local .align 4 .b8 	__local_depot20[32064];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<262>;
	.reg .b16 	%rs<45>;
	.reg .f32 	%f<2396>;
	.reg .b32 	%r<502>;
	.reg .f64 	%fd<27>;
	.reg .b64 	%rd<504>;


	mov.u64 	%rd503, __local_depot20;
	cvta.local.u64 	%SP, %rd503;
	ld.param.u64 	%rd119, [kernel_LM_param_0];
	ld.param.u32 	%r172, [kernel_LM_param_1];
	ld.param.u32 	%r173, [kernel_LM_param_2];
	ld.param.u32 	%r174, [kernel_LM_param_3];
	ld.param.u64 	%rd120, [kernel_LM_param_4];
	cvta.to.global.u64 	%rd1, %rd119;
	add.u64 	%rd121, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd121;
	add.u64 	%rd122, %SP, 24;
	cvta.to.local.u64 	%rd3, %rd122;
	add.u64 	%rd123, %SP, 48;
	cvta.to.local.u64 	%rd4, %rd123;
	add.u64 	%rd124, %SP, 72;
	cvta.to.local.u64 	%rd5, %rd124;
	add.u64 	%rd125, %SP, 96;
	cvta.to.local.u64 	%rd6, %rd125;
	add.u64 	%rd126, %SP, 120;
	cvta.to.local.u64 	%rd7, %rd126;
	add.u64 	%rd127, %SP, 144;
	cvta.to.local.u64 	%rd8, %rd127;
	add.u64 	%rd128, %SP, 168;
	cvta.to.local.u64 	%rd9, %rd128;
	add.u64 	%rd129, %SP, 192;
	cvta.to.local.u64 	%rd10, %rd129;
	add.u64 	%rd130, %SP, 1980;
	cvta.to.local.u64 	%rd11, %rd130;
	add.u64 	%rd131, %SP, 3744;
	cvta.to.local.u64 	%rd12, %rd131;
	add.u64 	%rd132, %SP, 3768;
	cvta.to.local.u64 	%rd13, %rd132;
	add.u64 	%rd133, %SP, 3792;
	cvta.to.local.u64 	%rd14, %rd133;
	add.u64 	%rd134, %SP, 3816;
	cvta.to.local.u64 	%rd15, %rd134;
	add.u64 	%rd135, %SP, 5580;
	cvta.to.local.u64 	%rd16, %rd135;
	add.u64 	%rd136, %SP, 7344;
	cvta.to.local.u64 	%rd17, %rd136;
	add.u64 	%rd137, %SP, 17928;
	cvta.to.local.u64 	%rd18, %rd137;
	add.u64 	%rd138, %SP, 17952;
	cvta.to.local.u64 	%rd19, %rd138;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.u32	%p2, %r4, %r174;
	setp.gt.u32	%p3, %r172, 21;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB20_268;

	mul.lo.s32 	%r5, %r172, %r172;
	mul.lo.s32 	%r176, %r4, %r5;
	cvt.u64.u32	%rd20, %r176;
	mov.f32 	%f1209, 0f00000000;
	mov.f32 	%f2256, %f1209;
	mov.f32 	%f2250, %f1209;
	mov.f32 	%f2277, %f1209;
	mov.f32 	%f2258, %f1209;
	mov.f32 	%f2252, %f1209;
	mov.u32 	%r175, 0;
	setp.lt.s32	%p5, %r172, 1;
	mov.f32 	%f2275, %f1209;
	@%p5 bra 	BB20_6;

	mov.u32 	%r400, %r175;

BB20_3:
	mov.f32 	%f2267, %f2277;
	mov.f32 	%f2276, %f2267;
	mov.f32 	%f2255, %f2258;
	mov.f32 	%f2257, %f2255;
	mov.f32 	%f2249, %f2252;
	mov.f32 	%f2251, %f2249;
	mul.lo.s32 	%r7, %r400, %r172;
	cvt.rn.f32.s32	%f4, %r400;
	mov.u32 	%r399, %r175;

BB20_4:
	mov.u32 	%r8, %r399;
	add.s32 	%r178, %r8, %r7;
	cvt.s64.s32	%rd139, %r178;
	add.s64 	%rd140, %rd139, %rd20;
	shl.b64 	%rd141, %rd140, 2;
	add.s64 	%rd142, %rd1, %rd141;
	cvt.rn.f32.s32	%f1210, %r8;
	ld.global.f32 	%f1211, [%rd142];
	fma.rn.f32 	%f2276, %f1210, %f1211, %f2276;
	fma.rn.f32 	%f2257, %f4, %f1211, %f2257;
	add.f32 	%f2251, %f2251, %f1211;
	add.s32 	%r9, %r8, 1;
	setp.lt.s32	%p6, %r9, %r172;
	mov.u32 	%r399, %r9;
	@%p6 bra 	BB20_4;

	add.s32 	%r400, %r400, 1;
	setp.lt.s32	%p7, %r400, %r172;
	mov.f32 	%f2252, %f2251;
	mov.f32 	%f2250, %f2251;
	mov.f32 	%f2258, %f2257;
	mov.f32 	%f2256, %f2257;
	mov.f32 	%f2277, %f2276;
	mov.f32 	%f2266, %f2276;
	mov.f32 	%f2275, %f2266;
	@%p7 bra 	BB20_3;

BB20_6:
	mov.f32 	%f13, %f2275;
	div.rn.f32 	%f14, %f13, %f2250;
	div.rn.f32 	%f15, %f2256, %f2250;
	mov.f32 	%f2262, %f1209;
	mov.f32 	%f2274, %f1209;
	mov.f32 	%f2264, %f1209;
	mov.u32 	%r179, 0;
	mov.f32 	%f2272, %f1209;
	@%p5 bra 	BB20_11;

	mov.u32 	%r403, %r179;

BB20_8:
	mov.f32 	%f2271, %f2274;
	mov.f32 	%f2273, %f2271;
	mov.f32 	%f2261, %f2264;
	mov.f32 	%f2263, %f2261;
	cvt.rn.f32.s32	%f1216, %r403;
	sub.f32 	%f18, %f1216, %f14;
	mov.u32 	%r402, %r179;

BB20_9:
	mov.u32 	%r12, %r402;
	mad.lo.s32 	%r181, %r12, %r172, %r403;
	cvt.s64.s32	%rd143, %r181;
	add.s64 	%rd144, %rd143, %rd20;
	shl.b64 	%rd145, %rd144, 2;
	add.s64 	%rd146, %rd1, %rd145;
	ld.global.f32 	%f1217, [%rd146];
	mul.f32 	%f1218, %f18, %f1217;
	fma.rn.f32 	%f2273, %f18, %f1218, %f2273;
	cvt.rn.f32.s32	%f1219, %r12;
	sub.f32 	%f1220, %f1219, %f15;
	mul.f32 	%f1221, %f1220, %f1217;
	fma.rn.f32 	%f2263, %f1220, %f1221, %f2263;
	add.s32 	%r13, %r12, 1;
	setp.lt.s32	%p9, %r13, %r172;
	mov.u32 	%r402, %r13;
	@%p9 bra 	BB20_9;

	add.s32 	%r403, %r403, 1;
	setp.lt.s32	%p10, %r403, %r172;
	mov.f32 	%f2264, %f2263;
	mov.f32 	%f2262, %f2263;
	mov.f32 	%f2274, %f2273;
	mov.f32 	%f2272, %f2273;
	@%p10 bra 	BB20_8;

BB20_11:
	cvt.rn.f32.s32	%f1222, %r172;
	div.rn.f32 	%f1223, %f2272, %f2250;
	div.rn.f32 	%f1224, %f1223, %f1222;
	sqrt.rn.f32 	%f25, %f1224;
	div.rn.f32 	%f1225, %f2262, %f2250;
	div.rn.f32 	%f1226, %f1225, %f1222;
	sqrt.rn.f32 	%f26, %f1226;
	mov.u32 	%r406, 0;
	st.local.u32 	[%rd2], %r406;
	st.local.u32 	[%rd2+4], %r406;
	st.local.u32 	[%rd2+8], %r406;
	st.local.u32 	[%rd2+12], %r406;
	st.local.u32 	[%rd2+16], %r406;
	st.local.u32 	[%rd2+20], %r406;
	mov.u32 	%r183, 1199570688;
	st.local.u32 	[%rd3+16], %r183;
	st.local.u32 	[%rd3+20], %r183;
	cvt.rn.f32.u32	%f1227, %r172;
	st.local.f32 	[%rd3], %f1227;
	st.local.f32 	[%rd3+4], %f1227;
	cvt.rn.f32.s32	%f1228, %r5;
	st.local.f32 	[%rd3+8], %f1228;
	st.local.f32 	[%rd3+12], %f1228;
	mov.u32 	%r184, 6;
	min.s32 	%r15, %r5, %r184;
	mov.u16 	%rs4, 0;
	st.local.u8 	[%rd4+23], %rs4;
	st.local.u8 	[%rd4+22], %rs4;
	st.local.u8 	[%rd4+21], %rs4;
	st.local.u8 	[%rd4+20], %rs4;
	st.local.u8 	[%rd4+19], %rs4;
	st.local.u8 	[%rd4+18], %rs4;
	st.local.u8 	[%rd4+17], %rs4;
	st.local.u8 	[%rd4+16], %rs4;
	st.local.u8 	[%rd4+15], %rs4;
	st.local.u8 	[%rd4+14], %rs4;
	st.local.u8 	[%rd4+13], %rs4;
	st.local.u8 	[%rd4+12], %rs4;
	st.local.u8 	[%rd4+11], %rs4;
	st.local.u8 	[%rd4+10], %rs4;
	st.local.u8 	[%rd4+9], %rs4;
	st.local.u8 	[%rd4+8], %rs4;
	st.local.u8 	[%rd4+7], %rs4;
	st.local.u8 	[%rd4+6], %rs4;
	st.local.u8 	[%rd4+5], %rs4;
	st.local.u8 	[%rd4+4], %rs4;
	st.local.u8 	[%rd4+3], %rs4;
	st.local.u8 	[%rd4+2], %rs4;
	st.local.u8 	[%rd4+1], %rs4;
	st.local.u8 	[%rd4], %rs4;
	st.local.u8 	[%rd5+23], %rs4;
	st.local.u8 	[%rd5+22], %rs4;
	st.local.u8 	[%rd5+21], %rs4;
	st.local.u8 	[%rd5+20], %rs4;
	st.local.u8 	[%rd5+19], %rs4;
	st.local.u8 	[%rd5+18], %rs4;
	st.local.u8 	[%rd5+17], %rs4;
	st.local.u8 	[%rd5+16], %rs4;
	st.local.u8 	[%rd5+15], %rs4;
	st.local.u8 	[%rd5+14], %rs4;
	st.local.u8 	[%rd5+13], %rs4;
	st.local.u8 	[%rd5+12], %rs4;
	st.local.u8 	[%rd5+11], %rs4;
	st.local.u8 	[%rd5+10], %rs4;
	st.local.u8 	[%rd5+9], %rs4;
	st.local.u8 	[%rd5+8], %rs4;
	st.local.u8 	[%rd5+7], %rs4;
	st.local.u8 	[%rd5+6], %rs4;
	st.local.u8 	[%rd5+5], %rs4;
	st.local.u8 	[%rd5+4], %rs4;
	st.local.u8 	[%rd5+3], %rs4;
	st.local.u8 	[%rd5+2], %rs4;
	st.local.u8 	[%rd5+1], %rs4;
	st.local.u8 	[%rd5], %rs4;
	st.local.u8 	[%rd6+23], %rs4;
	st.local.u8 	[%rd6+22], %rs4;
	st.local.u8 	[%rd6+21], %rs4;
	st.local.u8 	[%rd6+20], %rs4;
	st.local.u8 	[%rd6+19], %rs4;
	st.local.u8 	[%rd6+18], %rs4;
	st.local.u8 	[%rd6+17], %rs4;
	st.local.u8 	[%rd6+16], %rs4;
	st.local.u8 	[%rd6+15], %rs4;
	st.local.u8 	[%rd6+14], %rs4;
	st.local.u8 	[%rd6+13], %rs4;
	st.local.u8 	[%rd6+12], %rs4;
	st.local.u8 	[%rd6+11], %rs4;
	st.local.u8 	[%rd6+10], %rs4;
	st.local.u8 	[%rd6+9], %rs4;
	st.local.u8 	[%rd6+8], %rs4;
	st.local.u8 	[%rd6+7], %rs4;
	st.local.u8 	[%rd6+6], %rs4;
	st.local.u8 	[%rd6+5], %rs4;
	st.local.u8 	[%rd6+4], %rs4;
	st.local.u8 	[%rd6+3], %rs4;
	st.local.u8 	[%rd6+2], %rs4;
	st.local.u8 	[%rd6+1], %rs4;
	st.local.u8 	[%rd6], %rs4;
	st.local.u8 	[%rd7+23], %rs4;
	st.local.u8 	[%rd7+22], %rs4;
	st.local.u8 	[%rd7+21], %rs4;
	st.local.u8 	[%rd7+20], %rs4;
	st.local.u8 	[%rd7+19], %rs4;
	st.local.u8 	[%rd7+18], %rs4;
	st.local.u8 	[%rd7+17], %rs4;
	st.local.u8 	[%rd7+16], %rs4;
	st.local.u8 	[%rd7+15], %rs4;
	st.local.u8 	[%rd7+14], %rs4;
	st.local.u8 	[%rd7+13], %rs4;
	st.local.u8 	[%rd7+12], %rs4;
	st.local.u8 	[%rd7+11], %rs4;
	st.local.u8 	[%rd7+10], %rs4;
	st.local.u8 	[%rd7+9], %rs4;
	st.local.u8 	[%rd7+8], %rs4;
	st.local.u8 	[%rd7+7], %rs4;
	st.local.u8 	[%rd7+6], %rs4;
	st.local.u8 	[%rd7+5], %rs4;
	st.local.u8 	[%rd7+4], %rs4;
	st.local.u8 	[%rd7+3], %rs4;
	st.local.u8 	[%rd7+2], %rs4;
	st.local.u8 	[%rd7+1], %rs4;
	st.local.u8 	[%rd7], %rs4;
	st.local.u8 	[%rd8+23], %rs4;
	st.local.u8 	[%rd8+22], %rs4;
	st.local.u8 	[%rd8+21], %rs4;
	st.local.u8 	[%rd8+20], %rs4;
	st.local.u8 	[%rd8+19], %rs4;
	st.local.u8 	[%rd8+18], %rs4;
	st.local.u8 	[%rd8+17], %rs4;
	st.local.u8 	[%rd8+16], %rs4;
	st.local.u8 	[%rd8+15], %rs4;
	st.local.u8 	[%rd8+14], %rs4;
	st.local.u8 	[%rd8+13], %rs4;
	st.local.u8 	[%rd8+12], %rs4;
	st.local.u8 	[%rd8+11], %rs4;
	st.local.u8 	[%rd8+10], %rs4;
	st.local.u8 	[%rd8+9], %rs4;
	st.local.u8 	[%rd8+8], %rs4;
	st.local.u8 	[%rd8+7], %rs4;
	st.local.u8 	[%rd8+6], %rs4;
	st.local.u8 	[%rd8+5], %rs4;
	st.local.u8 	[%rd8+4], %rs4;
	st.local.u8 	[%rd8+3], %rs4;
	st.local.u8 	[%rd8+2], %rs4;
	st.local.u8 	[%rd8+1], %rs4;
	st.local.u8 	[%rd8], %rs4;
	st.local.u8 	[%rd9+23], %rs4;
	st.local.u8 	[%rd9+22], %rs4;
	st.local.u8 	[%rd9+21], %rs4;
	st.local.u8 	[%rd9+20], %rs4;
	st.local.u8 	[%rd9+19], %rs4;
	st.local.u8 	[%rd9+18], %rs4;
	st.local.u8 	[%rd9+17], %rs4;
	st.local.u8 	[%rd9+16], %rs4;
	st.local.u8 	[%rd9+15], %rs4;
	st.local.u8 	[%rd9+14], %rs4;
	st.local.u8 	[%rd9+13], %rs4;
	st.local.u8 	[%rd9+12], %rs4;
	st.local.u8 	[%rd9+11], %rs4;
	st.local.u8 	[%rd9+10], %rs4;
	st.local.u8 	[%rd9+9], %rs4;
	st.local.u8 	[%rd9+8], %rs4;
	st.local.u8 	[%rd9+7], %rs4;
	st.local.u8 	[%rd9+6], %rs4;
	st.local.u8 	[%rd9+5], %rs4;
	st.local.u8 	[%rd9+4], %rs4;
	st.local.u8 	[%rd9+3], %rs4;
	st.local.u8 	[%rd9+2], %rs4;
	st.local.u8 	[%rd9+1], %rs4;
	st.local.u8 	[%rd9], %rs4;
	st.local.u8 	[%rd10+23], %rs4;
	st.local.u8 	[%rd10+22], %rs4;
	st.local.u8 	[%rd10+21], %rs4;
	st.local.u8 	[%rd10+20], %rs4;
	st.local.u8 	[%rd10+19], %rs4;
	st.local.u8 	[%rd10+18], %rs4;
	st.local.u8 	[%rd10+17], %rs4;
	st.local.u8 	[%rd10+16], %rs4;
	st.local.u8 	[%rd10+15], %rs4;
	st.local.u8 	[%rd10+14], %rs4;
	st.local.u8 	[%rd10+13], %rs4;
	st.local.u8 	[%rd10+12], %rs4;
	st.local.u8 	[%rd10+11], %rs4;
	st.local.u8 	[%rd10+10], %rs4;
	st.local.u8 	[%rd10+9], %rs4;
	st.local.u8 	[%rd10+8], %rs4;
	st.local.u8 	[%rd10+7], %rs4;
	st.local.u8 	[%rd10+6], %rs4;
	st.local.u8 	[%rd10+5], %rs4;
	st.local.u8 	[%rd10+4], %rs4;
	st.local.u8 	[%rd10+3], %rs4;
	st.local.u8 	[%rd10+2], %rs4;
	st.local.u8 	[%rd10+1], %rs4;
	st.local.u8 	[%rd10], %rs4;
	mov.u64 	%rd478, 0;
	add.u64 	%rd21, %SP, 216;

BB20_12:
	add.s64 	%rd162, %rd21, %rd478;
	st.u8 	[%rd162], %rs4;
	add.s64 	%rd478, %rd478, 1;
	setp.lt.u64	%p11, %rd478, 1764;
	@%p11 bra 	BB20_12;

	mov.u64 	%rd479, 0;

BB20_14:
	add.s64 	%rd164, %rd130, %rd479;
	st.u8 	[%rd164], %rs4;
	add.s64 	%rd479, %rd479, 1;
	setp.lt.u64	%p12, %rd479, 1764;
	@%p12 bra 	BB20_14;

	st.local.u8 	[%rd12+23], %rs4;
	st.local.u8 	[%rd12+22], %rs4;
	st.local.u8 	[%rd12+21], %rs4;
	st.local.u8 	[%rd12+20], %rs4;
	st.local.u8 	[%rd12+19], %rs4;
	st.local.u8 	[%rd12+18], %rs4;
	st.local.u8 	[%rd12+17], %rs4;
	st.local.u8 	[%rd12+16], %rs4;
	st.local.u8 	[%rd12+15], %rs4;
	st.local.u8 	[%rd12+14], %rs4;
	st.local.u8 	[%rd12+13], %rs4;
	st.local.u8 	[%rd12+12], %rs4;
	st.local.u8 	[%rd12+11], %rs4;
	st.local.u8 	[%rd12+10], %rs4;
	st.local.u8 	[%rd12+9], %rs4;
	st.local.u8 	[%rd12+8], %rs4;
	st.local.u8 	[%rd12+7], %rs4;
	st.local.u8 	[%rd12+6], %rs4;
	st.local.u8 	[%rd12+5], %rs4;
	st.local.u8 	[%rd12+4], %rs4;
	st.local.u8 	[%rd12+3], %rs4;
	st.local.u8 	[%rd12+2], %rs4;
	st.local.u8 	[%rd12+1], %rs4;
	st.local.u8 	[%rd12], %rs4;
	st.local.u8 	[%rd13+23], %rs4;
	st.local.u8 	[%rd13+22], %rs4;
	st.local.u8 	[%rd13+21], %rs4;
	st.local.u8 	[%rd13+20], %rs4;
	st.local.u8 	[%rd13+19], %rs4;
	st.local.u8 	[%rd13+18], %rs4;
	st.local.u8 	[%rd13+17], %rs4;
	st.local.u8 	[%rd13+16], %rs4;
	st.local.u8 	[%rd13+15], %rs4;
	st.local.u8 	[%rd13+14], %rs4;
	st.local.u8 	[%rd13+13], %rs4;
	st.local.u8 	[%rd13+12], %rs4;
	st.local.u8 	[%rd13+11], %rs4;
	st.local.u8 	[%rd13+10], %rs4;
	st.local.u8 	[%rd13+9], %rs4;
	st.local.u8 	[%rd13+8], %rs4;
	st.local.u8 	[%rd13+7], %rs4;
	st.local.u8 	[%rd13+6], %rs4;
	st.local.u8 	[%rd13+5], %rs4;
	st.local.u8 	[%rd13+4], %rs4;
	st.local.u8 	[%rd13+3], %rs4;
	st.local.u8 	[%rd13+2], %rs4;
	st.local.u8 	[%rd13+1], %rs4;
	st.local.u8 	[%rd13], %rs4;
	st.local.u8 	[%rd14+23], %rs4;
	st.local.u8 	[%rd14+22], %rs4;
	st.local.u8 	[%rd14+21], %rs4;
	st.local.u8 	[%rd14+20], %rs4;
	st.local.u8 	[%rd14+19], %rs4;
	st.local.u8 	[%rd14+18], %rs4;
	st.local.u8 	[%rd14+17], %rs4;
	st.local.u8 	[%rd14+16], %rs4;
	st.local.u8 	[%rd14+15], %rs4;
	st.local.u8 	[%rd14+14], %rs4;
	st.local.u8 	[%rd14+13], %rs4;
	st.local.u8 	[%rd14+12], %rs4;
	st.local.u8 	[%rd14+11], %rs4;
	st.local.u8 	[%rd14+10], %rs4;
	st.local.u8 	[%rd14+9], %rs4;
	st.local.u8 	[%rd14+8], %rs4;
	st.local.u8 	[%rd14+7], %rs4;
	st.local.u8 	[%rd14+6], %rs4;
	st.local.u8 	[%rd14+5], %rs4;
	st.local.u8 	[%rd14+4], %rs4;
	st.local.u8 	[%rd14+3], %rs4;
	st.local.u8 	[%rd14+2], %rs4;
	st.local.u8 	[%rd14+1], %rs4;
	st.local.u8 	[%rd14], %rs4;
	mov.u64 	%rd480, 0;

BB20_16:
	add.s64 	%rd172, %rd134, %rd480;
	st.u8 	[%rd172], %rs4;
	add.s64 	%rd480, %rd480, 1;
	setp.lt.u64	%p13, %rd480, 1764;
	@%p13 bra 	BB20_16;

	mov.u64 	%rd481, 0;

BB20_18:
	add.s64 	%rd174, %rd135, %rd481;
	st.u8 	[%rd174], %rs4;
	add.s64 	%rd481, %rd481, 1;
	setp.lt.u64	%p14, %rd481, 1764;
	@%p14 bra 	BB20_18;

	mov.u64 	%rd482, 0;

BB20_20:
	add.s64 	%rd176, %rd136, %rd482;
	st.u8 	[%rd176], %rs4;
	add.s64 	%rd482, %rd482, 1;
	setp.lt.u64	%p15, %rd482, 10584;
	@%p15 bra 	BB20_20;

	st.local.u8 	[%rd18+23], %rs4;
	st.local.u8 	[%rd18+22], %rs4;
	st.local.u8 	[%rd18+21], %rs4;
	st.local.u8 	[%rd18+20], %rs4;
	st.local.u8 	[%rd18+19], %rs4;
	st.local.u8 	[%rd18+18], %rs4;
	st.local.u8 	[%rd18+17], %rs4;
	st.local.u8 	[%rd18+16], %rs4;
	st.local.u8 	[%rd18+15], %rs4;
	st.local.u8 	[%rd18+14], %rs4;
	st.local.u8 	[%rd18+13], %rs4;
	st.local.u8 	[%rd18+12], %rs4;
	st.local.u8 	[%rd18+11], %rs4;
	st.local.u8 	[%rd18+10], %rs4;
	st.local.u8 	[%rd18+9], %rs4;
	st.local.u8 	[%rd18+8], %rs4;
	st.local.u8 	[%rd18+7], %rs4;
	st.local.u8 	[%rd18+6], %rs4;
	st.local.u8 	[%rd18+5], %rs4;
	st.local.u8 	[%rd18+4], %rs4;
	st.local.u8 	[%rd18+3], %rs4;
	st.local.u8 	[%rd18+2], %rs4;
	st.local.u8 	[%rd18+1], %rs4;
	st.local.u8 	[%rd18], %rs4;
	mov.u64 	%rd483, 0;
	add.u64 	%rd36, %SP, 28536;

BB20_22:
	add.s64 	%rd180, %rd36, %rd483;
	st.u8 	[%rd180], %rs4;
	add.s64 	%rd483, %rd483, 1;
	setp.lt.u64	%p16, %rd483, 1764;
	@%p16 bra 	BB20_22;

	setp.lt.s32	%p17, %r5, 1;
	@%p17 bra 	BB20_38;

	mul.f32 	%f1229, %f25, 0f3FB504F3;
	rcp.rn.f32 	%f27, %f1229;
	mul.f32 	%f1230, %f26, 0f3FB504F3;
	rcp.rn.f32 	%f28, %f1230;
	mov.u32 	%r404, 0;
	mov.u64 	%rd486, %rd15;

BB20_25:
	mov.u64 	%rd39, %rd486;
	div.s32 	%r17, %r404, %r172;
	rem.s32 	%r186, %r404, %r172;
	cvt.rn.f32.u32	%f1231, %r186;
	sub.f32 	%f29, %f1231, %f14;
	add.f32 	%f1232, %f29, 0f3F000000;
	mul.f32 	%f30, %f27, %f1232;
	abs.f32 	%f31, %f30;
	setp.ltu.f32	%p18, %f31, 0f3F800000;
	@%p18 bra 	BB20_27;
	bra.uni 	BB20_26;

BB20_27:
	mul.f32 	%f1251, %f30, %f30;
	mov.f32 	%f1252, 0f3BA0C9F8;
	mov.f32 	%f1253, 0fBA1268FB;
	fma.rn.f32 	%f1254, %f1253, %f1251, %f1252;
	mov.f32 	%f1255, 0fBCDABFD4;
	fma.rn.f32 	%f1256, %f1254, %f1251, %f1255;
	mov.f32 	%f1257, 0f3DE70331;
	fma.rn.f32 	%f1258, %f1256, %f1251, %f1257;
	mov.f32 	%f1259, 0fBEC09330;
	fma.rn.f32 	%f1260, %f1258, %f1251, %f1259;
	mov.f32 	%f1261, 0f3F906EBA;
	fma.rn.f32 	%f1262, %f1260, %f1251, %f1261;
	mul.f32 	%f2278, %f30, %f1262;
	bra.uni 	BB20_28;

BB20_26:
	mov.f32 	%f1235, 0f3A03BB71;
	mov.f32 	%f1236, 0fB7B730FB;
	fma.rn.f32 	%f1237, %f1236, %f31, %f1235;
	mov.f32 	%f1238, 0fBBACA3B3;
	fma.rn.f32 	%f1239, %f1237, %f31, %f1238;
	mov.f32 	%f1240, 0f3D0A7445;
	fma.rn.f32 	%f1241, %f1239, %f31, %f1240;
	mov.f32 	%f1242, 0fBE1B3B75;
	fma.rn.f32 	%f1243, %f1241, %f31, %f1242;
	mov.f32 	%f1244, 0fBF6B385A;
	fma.rn.f32 	%f1245, %f1243, %f31, %f1244;
	mov.f32 	%f1246, 0fBFD0316E;
	fma.rn.f32 	%f1247, %f1245, %f31, %f1246;
	mov.f32 	%f1248, 0fBA031CCE;
	fma.rn.f32 	%f1234, %f1247, %f31, %f1248;
	// inline asm
	ex2.approx.ftz.f32 %f1233,%f1234;
	// inline asm
	mov.f32 	%f1249, 0f3F800000;
	sub.f32 	%f1250, %f1249, %f1233;
	mov.b32 	 %r187, %f1250;
	setp.ltu.f32	%p19, %f31, 0f407AD445;
	selp.b32	%r188, %r187, 1065353216, %p19;
	mov.b32 	 %r189, %f30;
	and.b32  	%r190, %r189, -2147483648;
	or.b32  	%r191, %r188, %r190;
	mov.b32 	 %f2278, %r191;

BB20_28:
	add.f32 	%f1263, %f29, 0fBF000000;
	mul.f32 	%f35, %f27, %f1263;
	abs.f32 	%f36, %f35;
	setp.ltu.f32	%p20, %f36, 0f3F800000;
	@%p20 bra 	BB20_30;
	bra.uni 	BB20_29;

BB20_30:
	mul.f32 	%f1282, %f35, %f35;
	mov.f32 	%f1283, 0f3BA0C9F8;
	mov.f32 	%f1284, 0fBA1268FB;
	fma.rn.f32 	%f1285, %f1284, %f1282, %f1283;
	mov.f32 	%f1286, 0fBCDABFD4;
	fma.rn.f32 	%f1287, %f1285, %f1282, %f1286;
	mov.f32 	%f1288, 0f3DE70331;
	fma.rn.f32 	%f1289, %f1287, %f1282, %f1288;
	mov.f32 	%f1290, 0fBEC09330;
	fma.rn.f32 	%f1291, %f1289, %f1282, %f1290;
	mov.f32 	%f1292, 0f3F906EBA;
	fma.rn.f32 	%f1293, %f1291, %f1282, %f1292;
	mul.f32 	%f2279, %f35, %f1293;
	bra.uni 	BB20_31;

BB20_29:
	mov.f32 	%f1266, 0f3A03BB71;
	mov.f32 	%f1267, 0fB7B730FB;
	fma.rn.f32 	%f1268, %f1267, %f36, %f1266;
	mov.f32 	%f1269, 0fBBACA3B3;
	fma.rn.f32 	%f1270, %f1268, %f36, %f1269;
	mov.f32 	%f1271, 0f3D0A7445;
	fma.rn.f32 	%f1272, %f1270, %f36, %f1271;
	mov.f32 	%f1273, 0fBE1B3B75;
	fma.rn.f32 	%f1274, %f1272, %f36, %f1273;
	mov.f32 	%f1275, 0fBF6B385A;
	fma.rn.f32 	%f1276, %f1274, %f36, %f1275;
	mov.f32 	%f1277, 0fBFD0316E;
	fma.rn.f32 	%f1278, %f1276, %f36, %f1277;
	mov.f32 	%f1279, 0fBA031CCE;
	fma.rn.f32 	%f1265, %f1278, %f36, %f1279;
	// inline asm
	ex2.approx.ftz.f32 %f1264,%f1265;
	// inline asm
	mov.f32 	%f1280, 0f3F800000;
	sub.f32 	%f1281, %f1280, %f1264;
	mov.b32 	 %r192, %f1281;
	setp.ltu.f32	%p21, %f36, 0f407AD445;
	selp.b32	%r193, %r192, 1065353216, %p21;
	mov.b32 	 %r194, %f35;
	and.b32  	%r195, %r194, -2147483648;
	or.b32  	%r196, %r193, %r195;
	mov.b32 	 %f2279, %r196;

BB20_31:
	mul.f32 	%f1294, %f2279, 0f3F000000;
	mul.f32 	%f1295, %f2278, 0f3F000000;
	sub.f32 	%f40, %f1295, %f1294;
	cvt.rn.f32.u32	%f1296, %r17;
	sub.f32 	%f41, %f1296, %f15;
	add.f32 	%f1297, %f41, 0f3F000000;
	mul.f32 	%f42, %f28, %f1297;
	abs.f32 	%f43, %f42;
	setp.ltu.f32	%p22, %f43, 0f3F800000;
	@%p22 bra 	BB20_33;
	bra.uni 	BB20_32;

BB20_33:
	mul.f32 	%f1316, %f42, %f42;
	mov.f32 	%f1317, 0f3BA0C9F8;
	mov.f32 	%f1318, 0fBA1268FB;
	fma.rn.f32 	%f1319, %f1318, %f1316, %f1317;
	mov.f32 	%f1320, 0fBCDABFD4;
	fma.rn.f32 	%f1321, %f1319, %f1316, %f1320;
	mov.f32 	%f1322, 0f3DE70331;
	fma.rn.f32 	%f1323, %f1321, %f1316, %f1322;
	mov.f32 	%f1324, 0fBEC09330;
	fma.rn.f32 	%f1325, %f1323, %f1316, %f1324;
	mov.f32 	%f1326, 0f3F906EBA;
	fma.rn.f32 	%f1327, %f1325, %f1316, %f1326;
	mul.f32 	%f2280, %f42, %f1327;
	bra.uni 	BB20_34;

BB20_32:
	mov.f32 	%f1300, 0f3A03BB71;
	mov.f32 	%f1301, 0fB7B730FB;
	fma.rn.f32 	%f1302, %f1301, %f43, %f1300;
	mov.f32 	%f1303, 0fBBACA3B3;
	fma.rn.f32 	%f1304, %f1302, %f43, %f1303;
	mov.f32 	%f1305, 0f3D0A7445;
	fma.rn.f32 	%f1306, %f1304, %f43, %f1305;
	mov.f32 	%f1307, 0fBE1B3B75;
	fma.rn.f32 	%f1308, %f1306, %f43, %f1307;
	mov.f32 	%f1309, 0fBF6B385A;
	fma.rn.f32 	%f1310, %f1308, %f43, %f1309;
	mov.f32 	%f1311, 0fBFD0316E;
	fma.rn.f32 	%f1312, %f1310, %f43, %f1311;
	mov.f32 	%f1313, 0fBA031CCE;
	fma.rn.f32 	%f1299, %f1312, %f43, %f1313;
	// inline asm
	ex2.approx.ftz.f32 %f1298,%f1299;
	// inline asm
	mov.f32 	%f1314, 0f3F800000;
	sub.f32 	%f1315, %f1314, %f1298;
	mov.b32 	 %r197, %f1315;
	setp.ltu.f32	%p23, %f43, 0f407AD445;
	selp.b32	%r198, %r197, 1065353216, %p23;
	mov.b32 	 %r199, %f42;
	and.b32  	%r200, %r199, -2147483648;
	or.b32  	%r201, %r198, %r200;
	mov.b32 	 %f2280, %r201;

BB20_34:
	add.f32 	%f1328, %f41, 0fBF000000;
	mul.f32 	%f47, %f28, %f1328;
	abs.f32 	%f48, %f47;
	setp.ltu.f32	%p24, %f48, 0f3F800000;
	@%p24 bra 	BB20_36;
	bra.uni 	BB20_35;

BB20_36:
	mul.f32 	%f1347, %f47, %f47;
	mov.f32 	%f1348, 0f3BA0C9F8;
	mov.f32 	%f1349, 0fBA1268FB;
	fma.rn.f32 	%f1350, %f1349, %f1347, %f1348;
	mov.f32 	%f1351, 0fBCDABFD4;
	fma.rn.f32 	%f1352, %f1350, %f1347, %f1351;
	mov.f32 	%f1353, 0f3DE70331;
	fma.rn.f32 	%f1354, %f1352, %f1347, %f1353;
	mov.f32 	%f1355, 0fBEC09330;
	fma.rn.f32 	%f1356, %f1354, %f1347, %f1355;
	mov.f32 	%f1357, 0f3F906EBA;
	fma.rn.f32 	%f1358, %f1356, %f1347, %f1357;
	mul.f32 	%f2281, %f47, %f1358;
	bra.uni 	BB20_37;

BB20_35:
	mov.f32 	%f1331, 0f3A03BB71;
	mov.f32 	%f1332, 0fB7B730FB;
	fma.rn.f32 	%f1333, %f1332, %f48, %f1331;
	mov.f32 	%f1334, 0fBBACA3B3;
	fma.rn.f32 	%f1335, %f1333, %f48, %f1334;
	mov.f32 	%f1336, 0f3D0A7445;
	fma.rn.f32 	%f1337, %f1335, %f48, %f1336;
	mov.f32 	%f1338, 0fBE1B3B75;
	fma.rn.f32 	%f1339, %f1337, %f48, %f1338;
	mov.f32 	%f1340, 0fBF6B385A;
	fma.rn.f32 	%f1341, %f1339, %f48, %f1340;
	mov.f32 	%f1342, 0fBFD0316E;
	fma.rn.f32 	%f1343, %f1341, %f48, %f1342;
	mov.f32 	%f1344, 0fBA031CCE;
	fma.rn.f32 	%f1330, %f1343, %f48, %f1344;
	// inline asm
	ex2.approx.ftz.f32 %f1329,%f1330;
	// inline asm
	mov.f32 	%f1345, 0f3F800000;
	sub.f32 	%f1346, %f1345, %f1329;
	mov.b32 	 %r202, %f1346;
	setp.ltu.f32	%p25, %f48, 0f407AD445;
	selp.b32	%r203, %r202, 1065353216, %p25;
	mov.b32 	 %r204, %f47;
	and.b32  	%r205, %r204, -2147483648;
	or.b32  	%r206, %r203, %r205;
	mov.b32 	 %f2281, %r206;

BB20_37:
	mul.f32 	%f1359, %f2281, 0f3F000000;
	mul.f32 	%f1360, %f2280, 0f3F000000;
	sub.f32 	%f1361, %f1360, %f1359;
	mul.f32 	%f1362, %f40, 0f477FFF00;
	fma.rn.f32 	%f1363, %f1362, %f1361, 0f00000000;
	st.local.f32 	[%rd39], %f1363;
	add.s64 	%rd40, %rd39, 4;
	add.s32 	%r404, %r404, 1;
	setp.lt.s32	%p26, %r404, %r5;
	mov.u64 	%rd486, %rd40;
	@%p26 bra 	BB20_25;

BB20_38:
	shl.b64 	%rd181, %rd20, 2;
	add.s64 	%rd182, %rd119, %rd181;
	setp.gt.s32	%p27, %r5, 0;
	setp.ne.s64	%p28, %rd182, 0;
	and.pred  	%p29, %p27, %p28;
	@!%p29 bra 	BB20_41;
	bra.uni 	BB20_39;

BB20_39:
	mul.lo.s32 	%r210, %r5, %r4;
	mul.wide.u32 	%rd183, %r210, 4;
	add.s64 	%rd487, %rd1, %rd183;
	mov.u32 	%r405, 0;
	mov.u64 	%rd485, %rd15;
	mov.u64 	%rd490, %rd16;

BB20_40:
	mov.u64 	%rd43, %rd490;
	ld.local.f32 	%f1364, [%rd485];
	ld.global.f32 	%f1365, [%rd487];
	sub.f32 	%f1366, %f1365, %f1364;
	st.local.f32 	[%rd43], %f1366;
	add.s64 	%rd487, %rd487, 4;
	add.s64 	%rd46, %rd43, 4;
	add.s64 	%rd485, %rd485, 4;
	add.s32 	%r405, %r405, 1;
	setp.lt.s32	%p30, %r405, %r5;
	mov.u64 	%rd490, %rd46;
	@%p30 bra 	BB20_40;

BB20_41:
	mul.f32 	%f1367, %f25, 0f3FB504F3;
	rcp.rn.f32 	%f52, %f1367;
	mul.f32 	%f1368, %f26, 0f3FB504F3;
	rcp.rn.f32 	%f53, %f1368;
	setp.eq.s32	%p31, %r5, 0;
	@%p31 bra 	BB20_56;

	mul.f32 	%f54, %f52, 0f3F000000;
	mul.f32 	%f55, %f53, 0f3F000000;

BB20_43:
	div.u32 	%r22, %r406, %r172;
	rem.u32 	%r212, %r406, %r172;
	cvt.rn.f32.u32	%f1369, %r212;
	sub.f32 	%f56, %f1369, %f14;
	add.f32 	%f57, %f56, 0f3F000000;
	mul.f32 	%f58, %f52, %f57;
	abs.f32 	%f59, %f58;
	setp.ltu.f32	%p32, %f59, 0f3F800000;
	@%p32 bra 	BB20_45;
	bra.uni 	BB20_44;

BB20_45:
	mul.f32 	%f1388, %f58, %f58;
	mov.f32 	%f1389, 0f3BA0C9F8;
	mov.f32 	%f1390, 0fBA1268FB;
	fma.rn.f32 	%f1391, %f1390, %f1388, %f1389;
	mov.f32 	%f1392, 0fBCDABFD4;
	fma.rn.f32 	%f1393, %f1391, %f1388, %f1392;
	mov.f32 	%f1394, 0f3DE70331;
	fma.rn.f32 	%f1395, %f1393, %f1388, %f1394;
	mov.f32 	%f1396, 0fBEC09330;
	fma.rn.f32 	%f1397, %f1395, %f1388, %f1396;
	mov.f32 	%f1398, 0f3F906EBA;
	fma.rn.f32 	%f1399, %f1397, %f1388, %f1398;
	mul.f32 	%f2282, %f58, %f1399;
	bra.uni 	BB20_46;

BB20_44:
	mov.f32 	%f1372, 0f3A03BB71;
	mov.f32 	%f1373, 0fB7B730FB;
	fma.rn.f32 	%f1374, %f1373, %f59, %f1372;
	mov.f32 	%f1375, 0fBBACA3B3;
	fma.rn.f32 	%f1376, %f1374, %f59, %f1375;
	mov.f32 	%f1377, 0f3D0A7445;
	fma.rn.f32 	%f1378, %f1376, %f59, %f1377;
	mov.f32 	%f1379, 0fBE1B3B75;
	fma.rn.f32 	%f1380, %f1378, %f59, %f1379;
	mov.f32 	%f1381, 0fBF6B385A;
	fma.rn.f32 	%f1382, %f1380, %f59, %f1381;
	mov.f32 	%f1383, 0fBFD0316E;
	fma.rn.f32 	%f1384, %f1382, %f59, %f1383;
	mov.f32 	%f1385, 0fBA031CCE;
	fma.rn.f32 	%f1371, %f1384, %f59, %f1385;
	// inline asm
	ex2.approx.ftz.f32 %f1370,%f1371;
	// inline asm
	mov.f32 	%f1386, 0f3F800000;
	sub.f32 	%f1387, %f1386, %f1370;
	mov.b32 	 %r213, %f1387;
	setp.ltu.f32	%p33, %f59, 0f407AD445;
	selp.b32	%r214, %r213, 1065353216, %p33;
	mov.b32 	 %r215, %f58;
	and.b32  	%r216, %r215, -2147483648;
	or.b32  	%r217, %r214, %r216;
	mov.b32 	 %f2282, %r217;

BB20_46:
	add.f32 	%f63, %f56, 0fBF000000;
	mul.f32 	%f64, %f52, %f63;
	abs.f32 	%f65, %f64;
	setp.ltu.f32	%p34, %f65, 0f3F800000;
	@%p34 bra 	BB20_48;
	bra.uni 	BB20_47;

BB20_48:
	mul.f32 	%f1418, %f64, %f64;
	mov.f32 	%f1419, 0f3BA0C9F8;
	mov.f32 	%f1420, 0fBA1268FB;
	fma.rn.f32 	%f1421, %f1420, %f1418, %f1419;
	mov.f32 	%f1422, 0fBCDABFD4;
	fma.rn.f32 	%f1423, %f1421, %f1418, %f1422;
	mov.f32 	%f1424, 0f3DE70331;
	fma.rn.f32 	%f1425, %f1423, %f1418, %f1424;
	mov.f32 	%f1426, 0fBEC09330;
	fma.rn.f32 	%f1427, %f1425, %f1418, %f1426;
	mov.f32 	%f1428, 0f3F906EBA;
	fma.rn.f32 	%f1429, %f1427, %f1418, %f1428;
	mul.f32 	%f2283, %f64, %f1429;
	bra.uni 	BB20_49;

BB20_47:
	mov.f32 	%f1402, 0f3A03BB71;
	mov.f32 	%f1403, 0fB7B730FB;
	fma.rn.f32 	%f1404, %f1403, %f65, %f1402;
	mov.f32 	%f1405, 0fBBACA3B3;
	fma.rn.f32 	%f1406, %f1404, %f65, %f1405;
	mov.f32 	%f1407, 0f3D0A7445;
	fma.rn.f32 	%f1408, %f1406, %f65, %f1407;
	mov.f32 	%f1409, 0fBE1B3B75;
	fma.rn.f32 	%f1410, %f1408, %f65, %f1409;
	mov.f32 	%f1411, 0fBF6B385A;
	fma.rn.f32 	%f1412, %f1410, %f65, %f1411;
	mov.f32 	%f1413, 0fBFD0316E;
	fma.rn.f32 	%f1414, %f1412, %f65, %f1413;
	mov.f32 	%f1415, 0fBA031CCE;
	fma.rn.f32 	%f1401, %f1414, %f65, %f1415;
	// inline asm
	ex2.approx.ftz.f32 %f1400,%f1401;
	// inline asm
	mov.f32 	%f1416, 0f3F800000;
	sub.f32 	%f1417, %f1416, %f1400;
	mov.b32 	 %r218, %f1417;
	setp.ltu.f32	%p35, %f65, 0f407AD445;
	selp.b32	%r219, %r218, 1065353216, %p35;
	mov.b32 	 %r220, %f64;
	and.b32  	%r221, %r220, -2147483648;
	or.b32  	%r222, %r219, %r221;
	mov.b32 	 %f2283, %r222;

BB20_49:
	mul.f32 	%f1430, %f2283, 0f3F000000;
	mul.f32 	%f1431, %f2282, 0f3F000000;
	sub.f32 	%f69, %f1431, %f1430;
	cvt.rn.f32.u32	%f1432, %r22;
	sub.f32 	%f70, %f1432, %f15;
	add.f32 	%f71, %f70, 0f3F000000;
	mul.f32 	%f72, %f53, %f71;
	abs.f32 	%f73, %f72;
	setp.ltu.f32	%p36, %f73, 0f3F800000;
	@%p36 bra 	BB20_51;
	bra.uni 	BB20_50;

BB20_51:
	mul.f32 	%f1451, %f72, %f72;
	mov.f32 	%f1452, 0f3BA0C9F8;
	mov.f32 	%f1453, 0fBA1268FB;
	fma.rn.f32 	%f1454, %f1453, %f1451, %f1452;
	mov.f32 	%f1455, 0fBCDABFD4;
	fma.rn.f32 	%f1456, %f1454, %f1451, %f1455;
	mov.f32 	%f1457, 0f3DE70331;
	fma.rn.f32 	%f1458, %f1456, %f1451, %f1457;
	mov.f32 	%f1459, 0fBEC09330;
	fma.rn.f32 	%f1460, %f1458, %f1451, %f1459;
	mov.f32 	%f1461, 0f3F906EBA;
	fma.rn.f32 	%f1462, %f1460, %f1451, %f1461;
	mul.f32 	%f2284, %f72, %f1462;
	bra.uni 	BB20_52;

BB20_50:
	mov.f32 	%f1435, 0f3A03BB71;
	mov.f32 	%f1436, 0fB7B730FB;
	fma.rn.f32 	%f1437, %f1436, %f73, %f1435;
	mov.f32 	%f1438, 0fBBACA3B3;
	fma.rn.f32 	%f1439, %f1437, %f73, %f1438;
	mov.f32 	%f1440, 0f3D0A7445;
	fma.rn.f32 	%f1441, %f1439, %f73, %f1440;
	mov.f32 	%f1442, 0fBE1B3B75;
	fma.rn.f32 	%f1443, %f1441, %f73, %f1442;
	mov.f32 	%f1444, 0fBF6B385A;
	fma.rn.f32 	%f1445, %f1443, %f73, %f1444;
	mov.f32 	%f1446, 0fBFD0316E;
	fma.rn.f32 	%f1447, %f1445, %f73, %f1446;
	mov.f32 	%f1448, 0fBA031CCE;
	fma.rn.f32 	%f1434, %f1447, %f73, %f1448;
	// inline asm
	ex2.approx.ftz.f32 %f1433,%f1434;
	// inline asm
	mov.f32 	%f1449, 0f3F800000;
	sub.f32 	%f1450, %f1449, %f1433;
	mov.b32 	 %r223, %f1450;
	setp.ltu.f32	%p37, %f73, 0f407AD445;
	selp.b32	%r224, %r223, 1065353216, %p37;
	mov.b32 	 %r225, %f72;
	and.b32  	%r226, %r225, -2147483648;
	or.b32  	%r227, %r224, %r226;
	mov.b32 	 %f2284, %r227;

BB20_52:
	add.f32 	%f77, %f70, 0fBF000000;
	mul.f32 	%f78, %f53, %f77;
	abs.f32 	%f79, %f78;
	setp.ltu.f32	%p38, %f79, 0f3F800000;
	mul.f32 	%f80, %f78, %f78;
	@%p38 bra 	BB20_54;
	bra.uni 	BB20_53;

BB20_54:
	mov.f32 	%f1481, 0f3BA0C9F8;
	mov.f32 	%f1482, 0fBA1268FB;
	fma.rn.f32 	%f1483, %f1482, %f80, %f1481;
	mov.f32 	%f1484, 0fBCDABFD4;
	fma.rn.f32 	%f1485, %f1483, %f80, %f1484;
	mov.f32 	%f1486, 0f3DE70331;
	fma.rn.f32 	%f1487, %f1485, %f80, %f1486;
	mov.f32 	%f1488, 0fBEC09330;
	fma.rn.f32 	%f1489, %f1487, %f80, %f1488;
	mov.f32 	%f1490, 0f3F906EBA;
	fma.rn.f32 	%f1491, %f1489, %f80, %f1490;
	mul.f32 	%f2285, %f78, %f1491;
	bra.uni 	BB20_55;

BB20_53:
	mov.f32 	%f1465, 0f3A03BB71;
	mov.f32 	%f1466, 0fB7B730FB;
	fma.rn.f32 	%f1467, %f1466, %f79, %f1465;
	mov.f32 	%f1468, 0fBBACA3B3;
	fma.rn.f32 	%f1469, %f1467, %f79, %f1468;
	mov.f32 	%f1470, 0f3D0A7445;
	fma.rn.f32 	%f1471, %f1469, %f79, %f1470;
	mov.f32 	%f1472, 0fBE1B3B75;
	fma.rn.f32 	%f1473, %f1471, %f79, %f1472;
	mov.f32 	%f1474, 0fBF6B385A;
	fma.rn.f32 	%f1475, %f1473, %f79, %f1474;
	mov.f32 	%f1476, 0fBFD0316E;
	fma.rn.f32 	%f1477, %f1475, %f79, %f1476;
	mov.f32 	%f1478, 0fBA031CCE;
	fma.rn.f32 	%f1464, %f1477, %f79, %f1478;
	// inline asm
	ex2.approx.ftz.f32 %f1463,%f1464;
	// inline asm
	mov.f32 	%f1479, 0f3F800000;
	sub.f32 	%f1480, %f1479, %f1463;
	mov.b32 	 %r228, %f1480;
	setp.ltu.f32	%p39, %f79, 0f407AD445;
	selp.b32	%r229, %r228, 1065353216, %p39;
	mov.b32 	 %r230, %f78;
	and.b32  	%r231, %r230, -2147483648;
	or.b32  	%r232, %r229, %r231;
	mov.b32 	 %f2285, %r232;

BB20_55:
	mul.f32 	%f1500, %f2285, 0f3F000000;
	mul.f32 	%f1501, %f2284, 0f3F000000;
	sub.f32 	%f1502, %f1501, %f1500;
	mul.f32 	%f1503, %f1502, 0f477FFF00;
	mul.f32 	%f1504, %f64, %f64;
	neg.f32 	%f1505, %f1504;
	mul.f32 	%f1506, %f1504, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f1507, %f1506;
	mov.f32 	%f1508, 0fBF317200;
	fma.rn.f32 	%f1509, %f1507, %f1508, %f1505;
	mov.f32 	%f1510, 0fB5BFBE8E;
	fma.rn.f32 	%f1511, %f1507, %f1510, %f1509;
	mul.f32 	%f1493, %f1511, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1492,%f1493;
	// inline asm
	add.f32 	%f1512, %f1507, 0f00000000;
	ex2.approx.f32 	%f1513, %f1512;
	mul.f32 	%f1514, %f1492, %f1513;
	setp.gt.f32	%p40, %f1504, 0f42D20000;
	setp.lt.f32	%p41, %f1504, 0fC2D20000;
	fma.rn.f32 	%f1515, %f1492, %f1513, %f1514;
	mul.f32 	%f1516, %f1515, 0f3F106EBB;
	selp.f32	%f1517, 0f00000000, %f1516, %p40;
	selp.f32	%f1518, 0f7F800000, %f1517, %p41;
	mul.f32 	%f1519, %f58, %f58;
	neg.f32 	%f1520, %f1519;
	mul.f32 	%f1521, %f1519, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f1522, %f1521;
	fma.rn.f32 	%f1523, %f1522, %f1508, %f1520;
	fma.rn.f32 	%f1524, %f1522, %f1510, %f1523;
	mul.f32 	%f1495, %f1524, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1494,%f1495;
	// inline asm
	add.f32 	%f1525, %f1522, 0f00000000;
	ex2.approx.f32 	%f1526, %f1525;
	mul.f32 	%f1527, %f1494, %f1526;
	setp.gt.f32	%p42, %f1519, 0f42D20000;
	setp.lt.f32	%p43, %f1519, 0fC2D20000;
	fma.rn.f32 	%f1528, %f1494, %f1526, %f1527;
	mul.f32 	%f1529, %f1528, 0f3F106EBB;
	selp.f32	%f1530, 0f00000000, %f1529, %p42;
	selp.f32	%f1531, 0f7F800000, %f1530, %p43;
	sub.f32 	%f1532, %f1518, %f1531;
	mul.f32 	%f1533, %f54, %f1532;
	mul.f32 	%f1534, %f1503, %f1533;
	mul.lo.s32 	%r233, %r406, 6;
	mul.wide.s32 	%rd184, %r233, 4;
	add.s64 	%rd185, %rd17, %rd184;
	st.local.f32 	[%rd185], %f1534;
	mul.f32 	%f1535, %f80, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f1536, %f1535;
	neg.f32 	%f1537, %f80;
	fma.rn.f32 	%f1538, %f1536, %f1508, %f1537;
	fma.rn.f32 	%f1539, %f1536, %f1510, %f1538;
	mul.f32 	%f1497, %f1539, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1496,%f1497;
	// inline asm
	add.f32 	%f1540, %f1536, 0f00000000;
	ex2.approx.f32 	%f1541, %f1540;
	mul.f32 	%f1542, %f1496, %f1541;
	fma.rn.f32 	%f1543, %f1496, %f1541, %f1542;
	mul.f32 	%f1544, %f1543, 0f3F106EBB;
	setp.gt.f32	%p44, %f80, 0f42D20000;
	selp.f32	%f1545, 0f00000000, %f1544, %p44;
	setp.lt.f32	%p45, %f80, 0fC2D20000;
	selp.f32	%f1546, 0f7F800000, %f1545, %p45;
	mul.f32 	%f1547, %f72, %f72;
	neg.f32 	%f1548, %f1547;
	mul.f32 	%f1549, %f1547, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f1550, %f1549;
	fma.rn.f32 	%f1551, %f1550, %f1508, %f1548;
	fma.rn.f32 	%f1552, %f1550, %f1510, %f1551;
	mul.f32 	%f1499, %f1552, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1498,%f1499;
	// inline asm
	add.f32 	%f1553, %f1550, 0f00000000;
	ex2.approx.f32 	%f1554, %f1553;
	mul.f32 	%f1555, %f1498, %f1554;
	setp.gt.f32	%p46, %f1547, 0f42D20000;
	setp.lt.f32	%p47, %f1547, 0fC2D20000;
	fma.rn.f32 	%f1556, %f1498, %f1554, %f1555;
	mul.f32 	%f1557, %f1556, 0f3F106EBB;
	selp.f32	%f1558, 0f00000000, %f1557, %p46;
	selp.f32	%f1559, 0f7F800000, %f1558, %p47;
	sub.f32 	%f1560, %f1546, %f1559;
	mul.f32 	%f1561, %f55, %f1560;
	mul.f32 	%f1562, %f69, 0f477FFF00;
	mul.f32 	%f1563, %f1562, %f1561;
	st.local.f32 	[%rd185+4], %f1563;
	mul.f32 	%f1564, %f63, %f1518;
	mul.f32 	%f1565, %f57, %f1531;
	sub.f32 	%f1566, %f1564, %f1565;
	mul.f32 	%f1567, %f54, %f1566;
	div.rn.f32 	%f1568, %f1567, %f25;
	mul.f32 	%f1569, %f1503, %f1568;
	st.local.f32 	[%rd185+8], %f1569;
	mul.f32 	%f1570, %f77, %f1546;
	mul.f32 	%f1571, %f71, %f1559;
	sub.f32 	%f1572, %f1570, %f1571;
	mul.f32 	%f1573, %f55, %f1572;
	div.rn.f32 	%f1574, %f1573, %f26;
	mul.f32 	%f1575, %f1562, %f1574;
	st.local.f32 	[%rd185+12], %f1575;
	mul.f32 	%f1576, %f69, %f1502;
	st.local.f32 	[%rd185+16], %f1576;
	mov.u32 	%r234, 1065353216;
	st.local.u32 	[%rd185+20], %r234;
	add.s32 	%r406, %r406, 1;
	setp.lt.u32	%p48, %r406, %r5;
	@%p48 bra 	BB20_43;

BB20_56:
	mov.f64 	%fd22, 0d0000000000000000;
	mov.f64 	%fd23, %fd22;
	mov.u32 	%r407, 0;
	@%p17 bra 	BB20_59;

	mov.u64 	%rd489, %rd16;

BB20_58:
	ld.local.f32 	%f1577, [%rd489];
	mul.f32 	%f1578, %f1577, %f1577;
	cvt.f64.f32	%fd9, %f1578;
	add.f64 	%fd23, %fd23, %fd9;
	add.s64 	%rd489, %rd489, 4;
	add.s32 	%r407, %r407, 1;
	setp.lt.s32	%p50, %r407, %r5;
	mov.f64 	%fd22, %fd23;
	@%p50 bra 	BB20_58;

BB20_59:
	add.u64 	%rd186, %SP, 30300;
	sqrt.rn.f64 	%fd10, %fd22;
	cvt.rn.f32.f64	%f2391, %fd10;
	mov.f32 	%f2291, 0f00000000;
	mov.f32 	%f2290, 0f477FFF00;
	mov.f32 	%f2289, %f26;
	mov.f32 	%f2288, %f25;
	mov.f32 	%f2287, %f15;
	mov.f32 	%f2286, %f14;
	mov.u32 	%r478, 0;
	st.local.u32 	[%rd18+20], %r478;
	st.local.u32 	[%rd18+16], %r183;
	st.local.f32 	[%rd18+12], %f26;
	st.local.f32 	[%rd18+8], %f25;
	st.local.f32 	[%rd18+4], %f15;
	st.local.f32 	[%rd18], %f14;
	mov.u16 	%rs42, 1;
	mov.f32 	%f2300, %f2291;
	mov.f32 	%f2370, %f2291;
	mov.u32 	%r408, 1;
	mov.f32 	%f2292, %f2291;
	bra.uni 	BB20_60;

BB20_108:
	add.s32 	%r408, %r408, 1;
	ld.local.f32 	%f2291, [%rd18+20];
	ld.local.f32 	%f2290, [%rd18+16];
	ld.local.f32 	%f2289, [%rd18+12];
	ld.local.f32 	%f2288, [%rd18+8];
	ld.local.f32 	%f2287, [%rd18+4];
	ld.local.f32 	%f2286, [%rd18];
	mov.u16 	%rs42, %rs2;
	mov.u32 	%r478, %r55;
	mov.f32 	%f2391, %f2389;

BB20_60:
	mov.f32 	%f2385, %f2391;
	mov.f32 	%f2392, %f2385;
	mov.u32 	%r465, %r478;
	mov.u32 	%r476, %r465;
	mov.u16 	%rs38, %rs42;
	mov.u16 	%rs43, %rs38;
	ld.local.f32 	%f106, [%rd15+20];
	ld.local.f32 	%f105, [%rd15+16];
	ld.local.f32 	%f104, [%rd15+12];
	ld.local.f32 	%f103, [%rd15+8];
	ld.local.f32 	%f102, [%rd15+4];
	ld.local.f32 	%f101, [%rd15];
	mov.u64 	%rd491, 0;

BB20_61:
	add.u64 	%rd468, %SP, 17952;
	add.s64 	%rd188, %rd468, %rd491;
	st.u8 	[%rd188], %rs4;
	add.s64 	%rd491, %rd491, 1;
	setp.lt.u64	%p51, %rd491, 10584;
	@%p51 bra 	BB20_61;

	mov.u32 	%r409, 0;
	@%p17 bra 	BB20_65;

BB20_63:
	mul.wide.s32 	%rd189, %r409, 4;
	add.s64 	%rd190, %rd17, %rd189;
	ld.local.f32 	%f1582, [%rd190];
	neg.f32 	%f1583, %f1582;
	add.s64 	%rd191, %rd19, %rd189;
	st.local.f32 	[%rd191], %f1583;
	mul.lo.s32 	%r240, %r5, 6;
	add.s32 	%r409, %r409, 1;
	setp.lt.s32	%p53, %r409, %r240;
	@%p53 bra 	BB20_63;

	mov.u32 	%r241, 0;
	mov.u32 	%r412, %r241;
	@%p27 bra 	BB20_66;
	bra.uni 	BB20_65;

BB20_66:
	mov.u32 	%r30, %r412;
	cvt.s64.s32	%rd55, %r30;
	mul.wide.s32 	%rd192, %r30, 4;
	add.s64 	%rd193, %rd7, %rd192;
	st.local.u32 	[%rd193], %r30;
	mov.f32 	%f2293, 0f00000000;
	mov.u32 	%r411, %r241;

BB20_67:
	mad.lo.s32 	%r249, %r411, 6, %r30;
	mul.wide.s32 	%rd194, %r249, 4;
	add.s64 	%rd195, %rd19, %rd194;
	ld.local.f32 	%f1587, [%rd195];
	fma.rn.f32 	%f2293, %f1587, %f1587, %f2293;
	add.s32 	%r411, %r411, 1;
	setp.lt.s32	%p55, %r411, %r5;
	@%p55 bra 	BB20_67;

	sqrt.rn.f32 	%f1588, %f2293;
	shl.b64 	%rd196, %rd55, 2;
	add.s64 	%rd197, %rd5, %rd196;
	st.local.f32 	[%rd197], %f1588;
	add.s32 	%r33, %r30, 1;
	setp.lt.s32	%p56, %r33, 6;
	mov.u32 	%r423, 0;
	mov.u32 	%r412, %r33;
	@%p56 bra 	BB20_66;
	bra.uni 	BB20_69;

BB20_65:
	mov.u32 	%r423, 0;
	st.local.u32 	[%rd7], %r423;
	mov.f32 	%f1584, 0f00000000;
	sqrt.rn.f32 	%f1585, %f1584;
	mov.u32 	%r243, 1;
	st.local.u32 	[%rd7+4], %r243;
	mov.u32 	%r244, 2;
	st.local.u32 	[%rd7+8], %r244;
	mov.u32 	%r245, 3;
	st.local.u32 	[%rd7+12], %r245;
	mov.u32 	%r246, 4;
	st.local.u32 	[%rd7+16], %r246;
	mov.u32 	%r247, 5;
	st.local.u32 	[%rd7+20], %r247;
	st.local.f32 	[%rd5], %f1585;
	st.local.f32 	[%rd5+4], %f1585;
	st.local.f32 	[%rd5+8], %f1585;
	st.local.f32 	[%rd5+12], %f1585;
	st.local.f32 	[%rd5+16], %f1585;
	st.local.f32 	[%rd5+20], %f1585;

BB20_69:
	mov.u32 	%r477, %r476;
	mov.u32 	%r415, %r423;
	mov.u32 	%r34, %r415;
	mov.f32 	%f2295, 0fFF800000;
	mov.u64 	%rd492, -1;
	setp.gt.s32	%p57, %r34, 5;
	@%p57 bra 	BB20_77;

	mov.f32 	%f2295, 0fFF800000;
	mov.u32 	%r413, -1;
	mov.u32 	%r422, %r34;

BB20_71:
	mov.f32 	%f2294, 0f00000000;
	setp.ge.s32	%p58, %r34, %r5;
	@%p58 bra 	BB20_74;

	mul.wide.s32 	%rd199, %r422, 4;
	add.s64 	%rd200, %rd7, %rd199;
	ld.local.u32 	%r38, [%rd200];
	mov.f32 	%f2294, 0f00000000;
	mov.u32 	%r421, %r34;

BB20_73:
	mov.u32 	%r39, %r421;
	mad.lo.s32 	%r252, %r39, 6, %r38;
	mul.wide.s32 	%rd201, %r252, 4;
	add.s64 	%rd202, %rd19, %rd201;
	ld.local.f32 	%f1593, [%rd202];
	fma.rn.f32 	%f2294, %f1593, %f1593, %f2294;
	add.s32 	%r40, %r39, 1;
	setp.lt.s32	%p59, %r40, %r5;
	mov.u32 	%r421, %r40;
	@%p59 bra 	BB20_73;

BB20_74:
	abs.f32 	%f1594, %f2294;
	setp.geu.f32	%p60, %f1594, 0f7F800000;
	@%p60 bra 	BB20_86;

	setp.gt.f32	%p61, %f2294, %f2295;
	selp.f32	%f2295, %f2294, %f2295, %p61;
	selp.b32	%r413, %r422, %r413, %p61;
	add.s32 	%r422, %r422, 1;
	setp.lt.s32	%p62, %r422, 6;
	@%p62 bra 	BB20_71;

	cvt.s64.s32	%rd492, %r413;

BB20_77:
	setp.gtu.f32	%p63, %f2295, 0f007FFFFD;
	selp.b32	%r476, %r477, %r34, %p63;
	shl.b64 	%rd203, %rd492, 2;
	add.s64 	%rd204, %rd7, %rd203;
	ld.local.u32 	%r44, [%rd204];
	mul.wide.s32 	%rd205, %r34, 4;
	add.s64 	%rd206, %rd7, %rd205;
	ld.local.u32 	%r253, [%rd206];
	st.local.u32 	[%rd204], %r253;
	st.local.u32 	[%rd206], %r44;
	mad.lo.s32 	%r254, %r34, 6, %r44;
	mul.wide.s32 	%rd207, %r254, 4;
	add.s64 	%rd208, %rd19, %rd207;
	ld.local.f32 	%f1595, [%rd208];
	setp.gt.f32	%p64, %f1595, 0f00000000;
	sqrt.rn.f32 	%f1596, %f2295;
	neg.f32 	%f1597, %f1596;
	selp.f32	%f1598, %f1597, %f1596, %p64;
	mul.f32 	%f1599, %f1595, %f1598;
	sub.f32 	%f1600, %f2295, %f1599;
	rcp.rn.f32 	%f550, %f1600;
	mul.wide.s32 	%rd209, %r44, 4;
	add.s64 	%rd210, %rd6, %rd209;
	st.local.f32 	[%rd210], %f550;
	add.s64 	%rd211, %rd4, %rd209;
	st.local.f32 	[%rd211], %f1598;
	sub.f32 	%f1601, %f1595, %f1598;
	st.local.f32 	[%rd208], %f1601;
	mov.u32 	%r255, 5;
	sub.s32 	%r414, %r255, %r34;
	setp.lt.s32	%p65, %r414, 1;
	@%p65 bra 	BB20_85;

BB20_78:
	add.s32 	%r256, %r414, %r34;
	mul.wide.s32 	%rd212, %r256, 4;
	add.s64 	%rd58, %rd7, %rd212;
	mov.f32 	%f2296, 0f00000000;
	setp.ge.s32	%p66, %r34, %r5;
	@%p66 bra 	BB20_81;

	ld.local.u32 	%r47, [%rd58];
	mov.f32 	%f2296, 0f00000000;
	mov.u32 	%r420, %r34;

BB20_80:
	mul.lo.s32 	%r257, %r420, 6;
	add.s32 	%r258, %r257, %r44;
	mul.wide.s32 	%rd213, %r258, 4;
	add.s64 	%rd214, %rd19, %rd213;
	add.s32 	%r259, %r47, %r257;
	mul.wide.s32 	%rd215, %r259, 4;
	add.s64 	%rd216, %rd19, %rd215;
	ld.local.f32 	%f1604, [%rd216];
	ld.local.f32 	%f1605, [%rd214];
	fma.rn.f32 	%f2296, %f1605, %f1604, %f2296;
	add.s32 	%r420, %r420, 1;
	setp.lt.s32	%p67, %r420, %r5;
	@%p67 bra 	BB20_80;

BB20_81:
	@%p66 bra 	BB20_84;

	mul.f32 	%f554, %f550, %f2296;
	ld.local.u32 	%r50, [%rd58];
	mov.u32 	%r419, %r34;

BB20_83:
	mul.lo.s32 	%r260, %r419, 6;
	add.s32 	%r261, %r260, %r44;
	mul.wide.s32 	%rd217, %r261, 4;
	add.s64 	%rd218, %rd19, %rd217;
	ld.local.f32 	%f1606, [%rd218];
	mul.f32 	%f1607, %f554, %f1606;
	add.s32 	%r262, %r50, %r260;
	mul.wide.s32 	%rd219, %r262, 4;
	add.s64 	%rd220, %rd19, %rd219;
	ld.local.f32 	%f1608, [%rd220];
	sub.f32 	%f1609, %f1608, %f1607;
	st.local.f32 	[%rd220], %f1609;
	add.s32 	%r419, %r419, 1;
	setp.lt.s32	%p69, %r419, %r5;
	@%p69 bra 	BB20_83;

BB20_84:
	add.s32 	%r414, %r414, -1;
	setp.gt.s32	%p70, %r414, 0;
	@%p70 bra 	BB20_78;

BB20_85:
	add.s32 	%r423, %r34, 1;
	setp.lt.s32	%p71, %r423, 6;
	mov.u32 	%r477, %r15;
	@%p71 bra 	BB20_69;

BB20_86:
	mov.u32 	%r55, %r477;
	mul.wide.s32 	%rd59, %r5, 4;
	mov.u64 	%rd493, 0;

BB20_87:
	add.s64 	%rd222, %rd135, %rd493;
	ld.u8 	%rs15, [%rd222];
	add.s64 	%rd223, %rd186, %rd493;
	st.u8 	[%rd223], %rs15;
	add.s64 	%rd493, %rd493, 1;
	setp.lt.u64	%p72, %rd493, %rd59;
	@%p72 bra 	BB20_87;

	mov.u32 	%r264, 0;
	mov.u32 	%r424, %r264;
	mov.u32 	%r430, %r264;
	@%p17 bra 	BB20_90;

BB20_89:
	cvta.to.local.u64 	%rd469, %rd186;
	mul.wide.s32 	%rd224, %r424, 4;
	add.s64 	%rd225, %rd469, %rd224;
	ld.local.f32 	%f1610, [%rd225];
	add.s64 	%rd226, %rd11, %rd224;
	st.local.f32 	[%rd226], %f1610;
	add.s32 	%r424, %r424, 1;
	setp.lt.s32	%p74, %r424, %r5;
	mov.u32 	%r425, %r264;
	mov.u32 	%r430, %r425;
	@%p74 bra 	BB20_89;

BB20_90:
	mov.u32 	%r426, %r430;
	mov.u32 	%r58, %r426;
	mul.wide.s32 	%rd227, %r58, 4;
	add.s64 	%rd228, %rd7, %rd227;
	ld.local.u32 	%r59, [%rd228];
	mov.f32 	%f2298, 0f00000000;
	mov.f32 	%f2299, %f2298;
	setp.ge.s32	%p75, %r58, %r5;
	mov.u32 	%r429, %r58;
	@%p75 bra 	BB20_92;

BB20_91:
	mov.u32 	%r60, %r429;
	mad.lo.s32 	%r266, %r60, 6, %r59;
	mul.wide.s32 	%rd229, %r266, 4;
	add.s64 	%rd230, %rd19, %rd229;
	mul.wide.s32 	%rd231, %r60, 4;
	add.s64 	%rd232, %rd11, %rd231;
	ld.local.f32 	%f1613, [%rd232];
	ld.local.f32 	%f1614, [%rd230];
	fma.rn.f32 	%f2299, %f1614, %f1613, %f2299;
	add.s32 	%r61, %r60, 1;
	setp.lt.s32	%p76, %r61, %r5;
	mov.f32 	%f2298, %f2299;
	mov.u32 	%r429, %r61;
	@%p76 bra 	BB20_91;

BB20_92:
	mul.wide.s32 	%rd233, %r59, 4;
	add.s64 	%rd234, %rd6, %rd233;
	ld.local.f32 	%f1615, [%rd234];
	mul.f32 	%f558, %f2298, %f1615;
	mov.u32 	%r428, %r58;
	@%p75 bra 	BB20_94;

BB20_93:
	mad.lo.s32 	%r267, %r428, 6, %r59;
	mul.wide.s32 	%rd235, %r267, 4;
	add.s64 	%rd236, %rd19, %rd235;
	ld.local.f32 	%f1616, [%rd236];
	mul.f32 	%f1617, %f558, %f1616;
	mul.wide.s32 	%rd237, %r428, 4;
	add.s64 	%rd238, %rd11, %rd237;
	ld.local.f32 	%f1618, [%rd238];
	sub.f32 	%f1619, %f1618, %f1617;
	st.local.f32 	[%rd238], %f1619;
	add.s32 	%r428, %r428, 1;
	setp.lt.s32	%p78, %r428, %r5;
	@%p78 bra 	BB20_93;

BB20_94:
	add.s32 	%r430, %r58, 1;
	setp.lt.s32	%p79, %r430, 6;
	@%p79 bra 	BB20_90;

	mov.u32 	%r431, 0;
	setp.lt.s32	%p80, %r15, 1;
	@%p80 bra 	BB20_97;

BB20_96:
	mul.wide.s32 	%rd239, %r431, 4;
	add.s64 	%rd240, %rd7, %rd239;
	ld.local.u32 	%r269, [%rd240];
	mul.wide.s32 	%rd241, %r269, 4;
	add.s64 	%rd242, %rd4, %rd241;
	ld.local.f32 	%f1620, [%rd242];
	mad.lo.s32 	%r270, %r431, 6, %r269;
	mul.wide.s32 	%rd243, %r270, 4;
	add.s64 	%rd244, %rd19, %rd243;
	st.local.f32 	[%rd244], %f1620;
	add.s32 	%r431, %r431, 1;
	setp.lt.s32	%p81, %r431, %r15;
	@%p81 bra 	BB20_96;

BB20_97:
	and.b16  	%rs16, %rs43, 255;
	setp.eq.s16	%p82, %rs16, 0;
	@%p82 bra 	BB20_99;

	ld.local.f32 	%f1621, [%rd5];
	setp.eq.f32	%p83, %f1621, 0f00000000;
	selp.f32	%f1622, 0f3F800000, %f1621, %p83;
	ld.local.f32 	%f1623, [%rd18];
	mul.f32 	%f1624, %f1623, %f1622;
	fma.rn.f32 	%f1625, %f1624, %f1624, 0f00000000;
	ld.local.f32 	%f1626, [%rd5+4];
	ld.local.f32 	%f1627, [%rd18+4];
	ld.local.f32 	%f1628, [%rd5+8];
	ld.local.f32 	%f1629, [%rd18+8];
	ld.local.f32 	%f1630, [%rd5+12];
	ld.local.f32 	%f1631, [%rd18+12];
	ld.local.f32 	%f1632, [%rd5+16];
	ld.local.f32 	%f1633, [%rd18+16];
	ld.local.f32 	%f1634, [%rd5+20];
	ld.local.f32 	%f1635, [%rd18+20];
	st.local.f32 	[%rd9], %f1622;
	setp.eq.f32	%p84, %f1626, 0f00000000;
	selp.f32	%f1636, 0f3F800000, %f1626, %p84;
	mul.f32 	%f1637, %f1627, %f1636;
	fma.rn.f32 	%f1638, %f1637, %f1637, %f1625;
	st.local.f32 	[%rd9+4], %f1636;
	setp.eq.f32	%p85, %f1628, 0f00000000;
	selp.f32	%f1639, 0f3F800000, %f1628, %p85;
	mul.f32 	%f1640, %f1629, %f1639;
	fma.rn.f32 	%f1641, %f1640, %f1640, %f1638;
	st.local.f32 	[%rd9+8], %f1639;
	setp.eq.f32	%p86, %f1630, 0f00000000;
	selp.f32	%f1642, 0f3F800000, %f1630, %p86;
	mul.f32 	%f1643, %f1631, %f1642;
	fma.rn.f32 	%f1644, %f1643, %f1643, %f1641;
	st.local.f32 	[%rd9+12], %f1642;
	setp.eq.f32	%p87, %f1632, 0f00000000;
	selp.f32	%f1645, 0f3F800000, %f1632, %p87;
	mul.f32 	%f1646, %f1633, %f1645;
	fma.rn.f32 	%f1647, %f1646, %f1646, %f1644;
	st.local.f32 	[%rd9+16], %f1645;
	setp.eq.f32	%p88, %f1634, 0f00000000;
	selp.f32	%f1648, 0f3F800000, %f1634, %p88;
	mul.f32 	%f1649, %f1635, %f1648;
	fma.rn.f32 	%f1650, %f1649, %f1649, %f1647;
	st.local.f32 	[%rd9+20], %f1648;
	sqrt.rn.f32 	%f2300, %f1650;
	setp.eq.f32	%p89, %f2300, 0f00000000;
	mul.f32 	%f1651, %f2300, 0f3D4CCCCD;
	selp.f32	%f2370, 0f3D4CCCCD, %f1651, %p89;

BB20_99:
	setp.neu.f32	%p90, %f2392, 0f00000000;
	setp.gt.s32	%p91, %r15, 0;
	and.pred  	%p92, %p90, %p91;
	mov.f32 	%f2307, 0f00000000;
	mov.u32 	%r432, 0;
	mov.f32 	%f2308, %f2307;
	@!%p92 bra 	BB20_105;
	bra.uni 	BB20_100;

BB20_100:
	mov.f32 	%f2304, %f2308;
	mov.f32 	%f2309, %f2304;
	mul.wide.s32 	%rd245, %r432, 4;
	add.s64 	%rd246, %rd7, %rd245;
	ld.local.u32 	%r68, [%rd246];
	mul.wide.s32 	%rd247, %r68, 4;
	add.s64 	%rd248, %rd5, %rd247;
	ld.local.f32 	%f564, [%rd248];
	setp.eq.f32	%p93, %f564, 0f00000000;
	@%p93 bra 	BB20_104;

	setp.lt.s32	%p94, %r432, 0;
	mov.u32 	%r433, 0;
	mov.f32 	%f2303, 0f00000000;
	mov.f32 	%f2302, %f2303;
	@%p94 bra 	BB20_103;

BB20_102:
	mov.u32 	%r69, %r433;
	mad.lo.s32 	%r273, %r69, 6, %r68;
	mul.wide.s32 	%rd249, %r273, 4;
	add.s64 	%rd250, %rd19, %rd249;
	mul.wide.s32 	%rd251, %r69, 4;
	add.s64 	%rd252, %rd11, %rd251;
	ld.local.f32 	%f1656, [%rd252];
	ld.local.f32 	%f1657, [%rd250];
	fma.rn.f32 	%f2303, %f1657, %f1656, %f2303;
	add.s32 	%r433, %r69, 1;
	setp.lt.s32	%p95, %r69, %r432;
	mov.f32 	%f2302, %f2303;
	@%p95 bra 	BB20_102;

BB20_103:
	mul.f32 	%f1658, %f2392, %f564;
	abs.f32 	%f1659, %f2302;
	div.rn.f32 	%f1660, %f1659, %f1658;
	max.f32 	%f2309, %f2309, %f1660;

BB20_104:
	mov.f32 	%f2308, %f2309;
	add.s32 	%r432, %r432, 1;
	setp.lt.s32	%p96, %r432, %r15;
	mov.f32 	%f2307, %f2308;
	@%p96 bra 	BB20_100;

BB20_105:
	setp.le.f32	%p97, %f2307, 0f38D1B717;
	@%p97 bra 	BB20_267;

	ld.local.f32 	%f1662, [%rd9];
	ld.local.f32 	%f1663, [%rd5];
	max.f32 	%f571, %f1662, %f1663;
	ld.local.f32 	%f1664, [%rd5+4];
	ld.local.f32 	%f1665, [%rd9+4];
	ld.local.f32 	%f1666, [%rd5+8];
	ld.local.f32 	%f1667, [%rd9+8];
	ld.local.f32 	%f1668, [%rd5+12];
	ld.local.f32 	%f1669, [%rd9+12];
	ld.local.f32 	%f1670, [%rd5+16];
	ld.local.f32 	%f1671, [%rd9+16];
	ld.local.f32 	%f1672, [%rd5+20];
	ld.local.f32 	%f1673, [%rd9+20];
	st.local.f32 	[%rd9], %f571;
	max.f32 	%f572, %f1665, %f1664;
	st.local.f32 	[%rd9+4], %f572;
	max.f32 	%f573, %f1667, %f1666;
	st.local.f32 	[%rd9+8], %f573;
	max.f32 	%f574, %f1669, %f1668;
	st.local.f32 	[%rd9+12], %f574;
	max.f32 	%f575, %f1671, %f1670;
	st.local.f32 	[%rd9+16], %f575;
	max.f32 	%f576, %f1673, %f1672;
	st.local.f32 	[%rd9+20], %f576;
	mov.f32 	%f583, 0f00000000;
	mov.f32 	%f2313, %f583;

BB20_107:
	mov.f32 	%f2389, %f2392;
	mov.u16 	%rs2, %rs43;
	setp.lt.f32	%p98, %f2313, 0f38D1B717;
	@%p98 bra 	BB20_109;
	bra.uni 	BB20_108;

BB20_109:
	mov.u32 	%r434, 0;
	@%p80 bra 	BB20_111;

BB20_110:
	mul.wide.s32 	%rd253, %r434, 4;
	add.s64 	%rd254, %rd7, %rd253;
	ld.local.u32 	%r275, [%rd254];
	mul.wide.s32 	%rd255, %r275, 4;
	add.s64 	%rd256, %rd18, %rd255;
	ld.local.f32 	%f1674, [%rd256];
	add.s64 	%rd257, %rd10, %rd255;
	st.local.f32 	[%rd257], %f1674;
	add.s32 	%r434, %r434, 1;
	setp.lt.s32	%p100, %r434, %r15;
	@%p100 bra 	BB20_110;

BB20_111:
	setp.gt.s32	%p1, %r55, 0;
	mov.u64 	%rd494, 0;

BB20_112:
	add.s64 	%rd259, %rd186, %rd494;
	ld.u8 	%rs17, [%rd259];
	add.s64 	%rd260, %rd36, %rd494;
	st.u8 	[%rd260], %rs17;
	add.s64 	%rd494, %rd494, 1;
	setp.lt.u64	%p101, %rd494, %rd59;
	@%p101 bra 	BB20_112;

	mov.u64 	%rd495, 0;

BB20_114:
	add.s64 	%rd262, %rd21, %rd495;
	ld.u8 	%rs18, [%rd262];
	add.s64 	%rd263, %rd186, %rd495;
	st.u8 	[%rd263], %rs18;
	add.s64 	%rd495, %rd495, 1;
	setp.lt.u64	%p102, %rd495, %rd59;
	@%p102 bra 	BB20_114;

	mov.u64 	%rd496, 0;

BB20_116:
	add.s64 	%rd265, %rd36, %rd496;
	ld.u8 	%rs19, [%rd265];
	add.s64 	%rd266, %rd21, %rd496;
	st.u8 	[%rd266], %rs19;
	add.s64 	%rd496, %rd496, 1;
	setp.lt.u64	%p103, %rd496, %rd59;
	@%p103 bra 	BB20_116;

	mov.u32 	%r435, 0;
	@!%p1 bra 	BB20_119;
	bra.uni 	BB20_118;

BB20_118:
	mul.wide.s32 	%rd267, %r435, 4;
	add.s64 	%rd268, %rd11, %rd267;
	ld.local.f32 	%f1675, [%rd268];
	add.s64 	%rd269, %rd7, %rd267;
	ld.local.u32 	%r277, [%rd269];
	mul.wide.s32 	%rd270, %r277, 4;
	add.s64 	%rd271, %rd8, %rd270;
	st.local.f32 	[%rd271], %f1675;
	add.s32 	%r435, %r435, 1;
	setp.lt.s32	%p104, %r435, %r55;
	@%p104 bra 	BB20_118;

BB20_119:
	setp.gt.s32	%p105, %r55, 5;
	mov.u32 	%r475, %r55;
	@%p105 bra 	BB20_121;

BB20_120:
	mov.u32 	%r77, %r475;
	mul.wide.s32 	%rd272, %r77, 4;
	add.s64 	%rd273, %rd7, %rd272;
	ld.local.u32 	%r278, [%rd273];
	mul.wide.s32 	%rd274, %r278, 4;
	add.s64 	%rd275, %rd8, %rd274;
	mov.u32 	%r279, 0;
	st.local.u32 	[%rd275], %r279;
	add.s32 	%r78, %r77, 1;
	setp.lt.s32	%p106, %r78, 6;
	mov.u32 	%r475, %r78;
	@%p106 bra 	BB20_120;

BB20_121:
	setp.lt.s32	%p107, %r55, 1;
	mov.u32 	%r474, %r55;
	@%p107 bra 	BB20_125;

BB20_122:
	add.s32 	%r474, %r474, -1;
	mul.wide.s32 	%rd276, %r474, 4;
	add.s64 	%rd277, %rd7, %rd276;
	ld.local.u32 	%r81, [%rd277];
	mul.wide.s32 	%rd278, %r81, 4;
	add.s64 	%rd78, %rd8, %rd278;
	add.s64 	%rd279, %rd4, %rd278;
	ld.local.f32 	%f1676, [%rd279];
	ld.local.f32 	%f1677, [%rd78];
	div.rn.f32 	%f1029, %f1677, %f1676;
	mov.u32 	%r436, 0;
	setp.lt.s32	%p108, %r474, 1;
	@%p108 bra 	BB20_124;

BB20_123:
	mad.lo.s32 	%r281, %r436, 6, %r81;
	mul.wide.s32 	%rd280, %r281, 4;
	add.s64 	%rd281, %rd19, %rd280;
	ld.local.f32 	%f1678, [%rd281];
	mul.f32 	%f1679, %f1029, %f1678;
	mul.wide.s32 	%rd282, %r436, 4;
	add.s64 	%rd283, %rd7, %rd282;
	ld.local.u32 	%r282, [%rd283];
	mul.wide.s32 	%rd284, %r282, 4;
	add.s64 	%rd285, %rd8, %rd284;
	ld.local.f32 	%f1680, [%rd285];
	sub.f32 	%f1681, %f1680, %f1679;
	st.local.f32 	[%rd285], %f1681;
	add.s32 	%r436, %r436, 1;
	setp.lt.s32	%p109, %r436, %r474;
	@%p109 bra 	BB20_123;

BB20_124:
	setp.gt.s32	%p110, %r474, 0;
	st.local.f32 	[%rd78], %f1029;
	@%p110 bra 	BB20_122;

BB20_125:
	mov.f32 	%f2369, %f583;
	mov.u32 	%r437, 0;
	mov.f32 	%f2368, %f583;
	@%p80 bra 	BB20_127;

BB20_126:
	mul.wide.s32 	%rd286, %r437, 4;
	add.s64 	%rd287, %rd7, %rd286;
	ld.local.u32 	%r284, [%rd287];
	mul.wide.s32 	%rd288, %r284, 4;
	add.s64 	%rd289, %rd9, %rd288;
	add.s64 	%rd290, %rd8, %rd288;
	ld.local.f32 	%f1684, [%rd290];
	ld.local.f32 	%f1685, [%rd289];
	mul.f32 	%f1686, %f1685, %f1684;
	add.s64 	%rd291, %rd12, %rd288;
	st.local.f32 	[%rd291], %f1686;
	fma.rn.f32 	%f2369, %f1686, %f1686, %f2369;
	add.s32 	%r437, %r437, 1;
	setp.lt.s32	%p112, %r437, %r15;
	mov.f32 	%f2353, %f2369;
	mov.f32 	%f2368, %f2353;
	@%p112 bra 	BB20_126;

BB20_127:
	mov.f32 	%f1032, %f2368;
	sqrt.rn.f32 	%f1033, %f1032;
	sub.f32 	%f2338, %f1033, %f2370;
	mul.f32 	%f1035, %f2370, 0f3DCCCCCD;
	setp.le.f32	%p113, %f2338, %f1035;
	mov.f32 	%f2364, %f583;
	@%p113 bra 	BB20_192;

	mov.f32 	%f1688, 0f00000000;
	setp.ne.s32	%p114, %r55, %r15;
	mov.f32 	%f2337, %f1688;
	@%p114 bra 	BB20_136;

	mov.f32 	%f2321, 0f00000000;
	mov.u32 	%r438, 0;
	@%p80 bra 	BB20_135;

BB20_130:
	mul.wide.s32 	%rd292, %r438, 4;
	add.s64 	%rd293, %rd7, %rd292;
	ld.local.u32 	%r286, [%rd293];
	mul.wide.s32 	%rd294, %r286, 4;
	add.s64 	%rd295, %rd9, %rd294;
	ld.local.f32 	%f1690, [%rd295];
	div.rn.f32 	%f1691, %f1690, %f1033;
	add.s64 	%rd296, %rd12, %rd294;
	ld.local.f32 	%f1692, [%rd296];
	mul.f32 	%f1693, %f1691, %f1692;
	st.local.f32 	[%rd296], %f1693;
	add.s32 	%r438, %r438, 1;
	setp.lt.s32	%p116, %r438, %r15;
	@%p116 bra 	BB20_130;

	mov.f32 	%f2321, 0f00000000;
	mov.u32 	%r287, 0;
	mov.f32 	%f2322, %f2321;
	mov.u32 	%r441, %r287;
	@%p80 bra 	BB20_135;

BB20_132:
	mul.wide.s32 	%rd297, %r441, 4;
	add.s64 	%rd298, %rd7, %rd297;
	ld.local.u32 	%r89, [%rd298];
	mov.f32 	%f2318, 0f00000000;
	mov.f32 	%f2319, %f2318;
	setp.lt.s32	%p118, %r441, 1;
	mov.u32 	%r440, %r287;
	@%p118 bra 	BB20_134;

BB20_133:
	mov.u32 	%r90, %r440;
	mad.lo.s32 	%r289, %r90, 6, %r89;
	mul.wide.s32 	%rd299, %r289, 4;
	add.s64 	%rd300, %rd19, %rd299;
	mul.wide.s32 	%rd301, %r90, 4;
	add.s64 	%rd302, %rd7, %rd301;
	ld.local.u32 	%r290, [%rd302];
	mul.wide.s32 	%rd303, %r290, 4;
	add.s64 	%rd304, %rd12, %rd303;
	ld.local.f32 	%f1698, [%rd304];
	ld.local.f32 	%f1699, [%rd300];
	fma.rn.f32 	%f2319, %f1699, %f1698, %f2319;
	add.s32 	%r91, %r90, 1;
	setp.lt.s32	%p119, %r91, %r441;
	mov.u32 	%r440, %r91;
	mov.f32 	%f2318, %f2319;
	@%p119 bra 	BB20_133;

BB20_134:
	mul.wide.s32 	%rd305, %r89, 4;
	add.s64 	%rd306, %rd12, %rd305;
	ld.local.f32 	%f1700, [%rd306];
	sub.f32 	%f1701, %f1700, %f2318;
	add.s64 	%rd307, %rd4, %rd305;
	ld.local.f32 	%f1702, [%rd307];
	div.rn.f32 	%f1703, %f1701, %f1702;
	st.local.f32 	[%rd306], %f1703;
	fma.rn.f32 	%f2322, %f1703, %f1703, %f2322;
	add.s32 	%r441, %r441, 1;
	setp.lt.s32	%p120, %r441, %r15;
	mov.f32 	%f2321, %f2322;
	@%p120 bra 	BB20_132;

BB20_135:
	mul.f32 	%f1704, %f2370, %f2321;
	div.rn.f32 	%f1042, %f2338, %f1704;
	mov.f32 	%f2337, %f1042;

BB20_136:
	mov.f32 	%f2328, %f2337;
	mov.f32 	%f2333, %f2328;
	mov.u32 	%r291, 0;
	mov.f32 	%f2336, %f1688;
	mov.u32 	%r444, %r291;
	mov.f32 	%f2335, %f1688;
	@%p80 bra 	BB20_140;

BB20_137:
	mul.wide.s32 	%rd308, %r444, 4;
	add.s64 	%rd309, %rd7, %rd308;
	ld.local.u32 	%r94, [%rd309];
	setp.lt.s32	%p122, %r444, 0;
	mov.f32 	%f2325, 0f00000000;
	mov.f32 	%f2324, %f2325;
	mov.u32 	%r443, %r291;
	@%p122 bra 	BB20_139;

BB20_138:
	mov.u32 	%r95, %r443;
	mad.lo.s32 	%r293, %r95, 6, %r94;
	mul.wide.s32 	%rd310, %r293, 4;
	add.s64 	%rd311, %rd19, %rd310;
	mul.wide.s32 	%rd312, %r95, 4;
	add.s64 	%rd313, %rd11, %rd312;
	ld.local.f32 	%f1709, [%rd313];
	ld.local.f32 	%f1710, [%rd311];
	fma.rn.f32 	%f2325, %f1710, %f1709, %f2325;
	add.s32 	%r96, %r95, 1;
	setp.lt.s32	%p123, %r95, %r444;
	mov.u32 	%r443, %r96;
	mov.f32 	%f2324, %f2325;
	@%p123 bra 	BB20_138;

BB20_139:
	mul.wide.s32 	%rd314, %r94, 4;
	add.s64 	%rd315, %rd9, %rd314;
	ld.local.f32 	%f1711, [%rd315];
	div.rn.f32 	%f1712, %f2324, %f1711;
	fma.rn.f32 	%f2336, %f1712, %f1712, %f2336;
	add.s32 	%r444, %r444, 1;
	setp.lt.s32	%p124, %r444, %r15;
	mov.f32 	%f2335, %f2336;
	@%p124 bra 	BB20_137;

BB20_140:
	sqrt.rn.f32 	%f1050, %f2335;
	div.rn.f32 	%f2326, %f1050, %f2370;
	setp.neu.f32	%p125, %f2326, 0f00000000;
	@%p125 bra 	BB20_142;

	mov.f32 	%f1713, 0f3DCCCCCD;
	min.f32 	%f1714, %f2370, %f1713;
	mov.f32 	%f1715, 0f007FFFFD;
	div.rn.f32 	%f2326, %f1715, %f1714;

BB20_142:
	max.f32 	%f1716, %f2292, %f2333;
	min.f32 	%f2367, %f2326, %f1716;
	setp.neu.f32	%p126, %f2367, 0f00000000;
	@%p126 bra 	BB20_144;

	div.rn.f32 	%f2367, %f1050, %f1033;

BB20_144:
	mov.f32 	%f2366, %f2367;
	ld.local.u32 	%r98, [%rd7];
	ld.local.u32 	%r295, [%rd7+4];
	mul.wide.s32 	%rd317, %r295, 4;
	add.s64 	%rd80, %rd8, %rd317;
	ld.local.u32 	%r296, [%rd7+8];
	mul.wide.s32 	%rd318, %r296, 4;
	add.s64 	%rd81, %rd8, %rd318;
	ld.local.u32 	%r297, [%rd7+12];
	mul.wide.s32 	%rd319, %r297, 4;
	add.s64 	%rd82, %rd8, %rd319;
	ld.local.u32 	%r298, [%rd7+16];
	mul.wide.s32 	%rd320, %r298, 4;
	add.s64 	%rd83, %rd8, %rd320;
	ld.local.u32 	%r299, [%rd7+20];
	mul.wide.s32 	%rd321, %r299, 4;
	add.s64 	%rd84, %rd8, %rd321;
	mov.u32 	%r445, 10;

BB20_145:
	mov.f32 	%f2358, %f2366;
	mov.f32 	%f2365, %f2358;
	mov.f32 	%f1059, %f2338;
	mov.f32 	%f2330, %f2333;
	mov.f32 	%f2334, %f2330;
	mov.u32 	%r99, %r445;
	setp.neu.f32	%p127, %f2365, 0f00000000;
	@%p127 bra 	BB20_147;

	mul.f32 	%f1717, %f2326, 0f3A83126F;
	mov.f32 	%f1718, 0f007FFFFD;
	max.f32 	%f2365, %f1718, %f1717;

BB20_147:
	mov.f32 	%f1062, %f2365;
	mov.u32 	%r446, 0;
	mov.u32 	%r472, %r15;
	@%p80 bra 	BB20_171;

BB20_148:
	sqrt.rn.f32 	%f2241, %f1062;
	mul.wide.s32 	%rd322, %r446, 4;
	add.s64 	%rd323, %rd7, %rd322;
	ld.local.u32 	%r301, [%rd323];
	mul.wide.s32 	%rd324, %r301, 4;
	add.s64 	%rd325, %rd9, %rd324;
	ld.local.f32 	%f1719, [%rd325];
	mul.f32 	%f1720, %f2241, %f1719;
	add.s64 	%rd326, %rd12, %rd324;
	st.local.f32 	[%rd326], %f1720;
	add.s32 	%r446, %r446, 1;
	setp.lt.s32	%p129, %r446, %r15;
	@%p129 bra 	BB20_148;

	mov.u32 	%r447, 0;
	mov.u32 	%r472, %r15;
	@%p80 bra 	BB20_171;

BB20_150:
	mov.u32 	%r102, %r447;
	cvt.s64.s32	%rd85, %r102;
	mul.wide.s32 	%rd327, %r102, 4;
	add.s64 	%rd328, %rd7, %rd327;
	ld.local.u32 	%r103, [%rd328];
	add.s32 	%r447, %r102, 1;
	setp.ge.s32	%p131, %r447, %r15;
	@%p131 bra 	BB20_153;

	add.s32 	%r448, %r102, 1;

BB20_152:
	mul.lo.s32 	%r396, %r102, 6;
	mul.wide.s32 	%rd329, %r448, 4;
	add.s64 	%rd330, %rd7, %rd329;
	ld.local.u32 	%r304, [%rd330];
	add.s32 	%r305, %r304, %r396;
	mul.wide.s32 	%rd331, %r305, 4;
	add.s64 	%rd332, %rd19, %rd331;
	ld.local.f32 	%f1721, [%rd332];
	mad.lo.s32 	%r306, %r448, 6, %r103;
	mul.wide.s32 	%rd333, %r306, 4;
	add.s64 	%rd334, %rd19, %rd333;
	st.local.f32 	[%rd334], %f1721;
	add.s32 	%r448, %r448, 1;
	setp.lt.s32	%p132, %r448, %r15;
	@%p132 bra 	BB20_152;

BB20_153:
	setp.lt.s32	%p133, %r447, %r15;
	mul.wide.s32 	%rd335, %r103, 4;
	add.s64 	%rd336, %rd4, %rd335;
	ld.local.f32 	%f1722, [%rd336];
	shl.b64 	%rd337, %rd85, 2;
	add.s64 	%rd338, %rd8, %rd337;
	st.local.f32 	[%rd338], %f1722;
	add.s64 	%rd339, %rd11, %rd337;
	ld.local.f32 	%f1723, [%rd339];
	add.s64 	%rd340, %rd14, %rd337;
	st.local.f32 	[%rd340], %f1723;
	@%p133 bra 	BB20_150;

	mov.u32 	%r453, 0;
	mov.u32 	%r472, %r15;
	@%p80 bra 	BB20_171;

BB20_155:
	mov.u32 	%r451, %r453;
	mov.u32 	%r109, %r451;
	cvt.s64.s32	%rd86, %r109;
	mul.wide.s32 	%rd341, %r109, 4;
	add.s64 	%rd342, %rd7, %rd341;
	ld.local.u32 	%r110, [%rd342];
	mul.wide.s32 	%rd343, %r110, 4;
	add.s64 	%rd344, %rd12, %rd343;
	ld.local.f32 	%f2339, [%rd344];
	setp.eq.f32	%p135, %f2339, 0f00000000;
	@%p135 bra 	BB20_158;

	add.s32 	%r449, %r109, 1;
	setp.gt.s32	%p136, %r449, 5;
	@%p136 bra 	BB20_158;

BB20_157:
	mul.wide.s32 	%rd345, %r449, 4;
	add.s64 	%rd346, %rd13, %rd345;
	mov.u32 	%r308, 0;
	st.local.u32 	[%rd346], %r308;
	add.s32 	%r449, %r449, 1;
	setp.lt.s32	%p137, %r449, 6;
	@%p137 bra 	BB20_157;

BB20_158:
	shl.b64 	%rd347, %rd86, 2;
	add.s64 	%rd87, %rd13, %rd347;
	st.local.f32 	[%rd87], %f2339;
	mov.f32 	%f2340, 0f00000000;
	setp.ge.s32	%p138, %r109, %r15;
	mov.u32 	%r450, %r110;
	mov.u32 	%r452, %r109;
	@%p138 bra 	BB20_166;
	bra.uni 	BB20_159;

BB20_284:
	mul.wide.s32 	%rd462, %r119, 4;
	add.s64 	%rd463, %rd7, %rd462;
	ld.local.u32 	%r171, [%rd463];
	add.s64 	%rd464, %rd13, %rd462;
	ld.local.f32 	%f2339, [%rd464];
	mov.u32 	%r450, %r171;
	mov.u32 	%r452, %r119;

BB20_159:
	mov.u32 	%r115, %r452;
	mov.u32 	%r114, %r450;
	setp.eq.f32	%p139, %f2339, 0f00000000;
	@%p139 bra 	BB20_165;

	mad.lo.s32 	%r309, %r115, 6, %r114;
	mul.wide.s32 	%rd348, %r309, 4;
	add.s64 	%rd88, %rd19, %rd348;
	ld.local.f32 	%f1067, [%rd88];
	abs.f32 	%f1725, %f1067;
	abs.f32 	%f1726, %f2339;
	setp.lt.f32	%p140, %f1725, %f1726;
	@%p140 bra 	BB20_162;
	bra.uni 	BB20_161;

BB20_162:
	div.rn.f32 	%f1730, %f1067, %f2339;
	fma.rn.f32 	%f1731, %f1730, %f1730, 0f3F800000;
	sqrt.rn.f32 	%f1732, %f1731;
	rcp.rn.f32 	%f2341, %f1732;
	mul.f32 	%f2342, %f1730, %f2341;
	bra.uni 	BB20_163;

BB20_161:
	div.rn.f32 	%f1727, %f2339, %f1067;
	fma.rn.f32 	%f1728, %f1727, %f1727, 0f3F800000;
	sqrt.rn.f32 	%f1729, %f1728;
	rcp.rn.f32 	%f2342, %f1729;
	mul.f32 	%f2341, %f1727, %f2342;

BB20_163:
	mad.lo.s32 	%r397, %r115, 6, %r114;
	mul.wide.s32 	%rd477, %r397, 4;
	add.s64 	%rd476, %rd19, %rd477;
	mul.f32 	%f1733, %f2341, %f2339;
	fma.rn.f32 	%f1734, %f1067, %f2342, %f1733;
	st.local.f32 	[%rd476], %f1734;
	mul.wide.s32 	%rd349, %r115, 4;
	add.s64 	%rd350, %rd14, %rd349;
	ld.local.f32 	%f1735, [%rd350];
	mul.f32 	%f1736, %f2342, %f1735;
	fma.rn.f32 	%f1737, %f2340, %f2341, %f1736;
	mul.f32 	%f1738, %f2341, %f1735;
	mul.f32 	%f1739, %f2340, %f2342;
	sub.f32 	%f2340, %f1739, %f1738;
	st.local.f32 	[%rd350], %f1737;
	add.s32 	%r454, %r115, 1;
	setp.ge.s32	%p141, %r454, %r15;
	@%p141 bra 	BB20_165;

BB20_164:
	mad.lo.s32 	%r310, %r454, 6, %r114;
	mul.wide.s32 	%rd351, %r310, 4;
	add.s64 	%rd352, %rd19, %rd351;
	ld.local.f32 	%f1740, [%rd352];
	mul.wide.s32 	%rd353, %r454, 4;
	add.s64 	%rd354, %rd13, %rd353;
	ld.local.f32 	%f1741, [%rd354];
	mul.f32 	%f1742, %f2341, %f1741;
	fma.rn.f32 	%f1743, %f2342, %f1740, %f1742;
	mul.f32 	%f1744, %f2341, %f1740;
	mul.f32 	%f1745, %f2342, %f1741;
	sub.f32 	%f1746, %f1745, %f1744;
	st.local.f32 	[%rd354], %f1746;
	st.local.f32 	[%rd352], %f1743;
	add.s32 	%r454, %r454, 1;
	setp.lt.s32	%p142, %r454, %r15;
	@%p142 bra 	BB20_164;

BB20_165:
	add.s32 	%r119, %r115, 1;
	setp.lt.s32	%p143, %r119, %r15;
	@%p143 bra 	BB20_284;

BB20_166:
	mad.lo.s32 	%r311, %r109, 6, %r110;
	mul.wide.s32 	%rd355, %r311, 4;
	add.s64 	%rd356, %rd19, %rd355;
	ld.local.f32 	%f1747, [%rd356];
	st.local.f32 	[%rd87], %f1747;
	add.s64 	%rd358, %rd8, %rd347;
	ld.local.f32 	%f1748, [%rd358];
	st.local.f32 	[%rd356], %f1748;
	add.s32 	%r453, %r109, 1;
	setp.lt.s32	%p144, %r453, %r15;
	@%p144 bra 	BB20_155;

	mov.u32 	%r455, 0;
	mov.u32 	%r472, %r15;
	mov.u32 	%r473, %r15;
	@%p80 bra 	BB20_171;

BB20_168:
	mov.u32 	%r121, %r473;
	cvt.s64.s32	%rd89, %r455;
	mul.wide.s32 	%rd359, %r455, 4;
	add.s64 	%rd360, %rd13, %rd359;
	ld.local.f32 	%f1749, [%rd360];
	setp.eq.f32	%p146, %f1749, 0f00000000;
	setp.eq.s32	%p147, %r121, %r15;
	and.pred  	%p148, %p146, %p147;
	selp.b32	%r123, %r455, %r121, %p148;
	setp.ge.s32	%p149, %r123, %r15;
	@%p149 bra 	BB20_170;

	shl.b64 	%rd361, %rd89, 2;
	add.s64 	%rd362, %rd14, %rd361;
	mov.u32 	%r313, 0;
	st.local.u32 	[%rd362], %r313;

BB20_170:
	add.s32 	%r455, %r455, 1;
	setp.lt.s32	%p150, %r455, %r15;
	mov.u32 	%r472, %r123;
	mov.u32 	%r473, %r123;
	@%p150 bra 	BB20_168;

BB20_171:
	mov.u32 	%r125, %r472;
	setp.lt.s32	%p151, %r125, 1;
	mov.u32 	%r471, %r125;
	@%p151 bra 	BB20_175;

BB20_172:
	mov.u32 	%r463, %r471;
	mov.u32 	%r470, %r463;
	add.s32 	%r314, %r470, -1;
	cvt.s64.s32	%rd90, %r314;
	mul.wide.s32 	%rd363, %r314, 4;
	add.s64 	%rd364, %rd7, %rd363;
	ld.local.u32 	%r127, [%rd364];
	mov.f32 	%f2344, 0f00000000;
	mov.f32 	%f2345, %f2344;
	setp.ge.s32	%p152, %r470, %r125;
	@%p152 bra 	BB20_174;

BB20_173:
	mad.lo.s32 	%r315, %r470, 6, %r127;
	mul.wide.s32 	%rd365, %r315, 4;
	add.s64 	%rd366, %rd19, %rd365;
	mul.wide.s32 	%rd367, %r470, 4;
	add.s64 	%rd368, %rd14, %rd367;
	ld.local.f32 	%f1752, [%rd368];
	ld.local.f32 	%f1753, [%rd366];
	fma.rn.f32 	%f2345, %f1753, %f1752, %f2345;
	add.s32 	%r470, %r470, 1;
	setp.lt.s32	%p153, %r470, %r125;
	mov.f32 	%f2344, %f2345;
	@%p153 bra 	BB20_173;

BB20_174:
	shl.b64 	%rd369, %rd90, 2;
	add.s64 	%rd370, %rd14, %rd369;
	ld.local.f32 	%f1754, [%rd370];
	sub.f32 	%f1755, %f1754, %f2344;
	add.s64 	%rd371, %rd13, %rd369;
	ld.local.f32 	%f1756, [%rd371];
	div.rn.f32 	%f1757, %f1755, %f1756;
	st.local.f32 	[%rd370], %f1757;
	setp.gt.s32	%p154, %r314, 0;
	mov.u32 	%r471, %r314;
	@%p154 bra 	BB20_172;

BB20_175:
	mul.wide.s32 	%rd475, %r98, 4;
	add.s64 	%rd474, %rd8, %rd475;
	ld.local.f32 	%f1760, [%rd14];
	ld.local.f32 	%f1761, [%rd14+4];
	ld.local.f32 	%f1762, [%rd14+8];
	ld.local.f32 	%f1763, [%rd14+12];
	ld.local.f32 	%f1764, [%rd14+16];
	ld.local.f32 	%f1765, [%rd14+20];
	st.local.f32 	[%rd474], %f1760;
	st.local.f32 	[%rd80], %f1761;
	st.local.f32 	[%rd81], %f1762;
	st.local.f32 	[%rd82], %f1763;
	st.local.f32 	[%rd83], %f1764;
	st.local.f32 	[%rd84], %f1765;
	mov.f32 	%f2347, 0f00000000;
	mov.f32 	%f2348, %f2347;
	mov.u32 	%r479, 1;
	mov.u32 	%r490, %r98;
	@%p80 bra 	BB20_177;
	bra.uni 	BB20_176;

BB20_283:
	mul.wide.s32 	%rd460, %r479, 4;
	add.s64 	%rd461, %rd7, %rd460;
	ld.local.u32 	%r169, [%rd461];
	add.s32 	%r479, %r479, 1;
	mov.f32 	%f2348, %f2347;
	mov.u32 	%r490, %r169;

BB20_176:
	mov.u32 	%r131, %r490;
	mov.f32 	%f1079, %f2348;
	mul.wide.s32 	%rd372, %r131, 4;
	add.s64 	%rd373, %rd9, %rd372;
	add.s64 	%rd374, %rd8, %rd372;
	ld.local.f32 	%f1766, [%rd374];
	ld.local.f32 	%f1767, [%rd373];
	mul.f32 	%f1768, %f1767, %f1766;
	add.s64 	%rd375, %rd14, %rd372;
	st.local.f32 	[%rd375], %f1768;
	fma.rn.f32 	%f2347, %f1768, %f1768, %f1079;
	setp.lt.s32	%p156, %r479, %r15;
	@%p156 bra 	BB20_283;

BB20_177:
	mul.f32 	%f2240, %f2370, 0f3DCCCCCD;
	sqrt.rn.f32 	%f1082, %f2347;
	sub.f32 	%f2338, %f1082, %f2370;
	abs.f32 	%f1769, %f2338;
	setp.le.f32	%p157, %f1769, %f2240;
	mov.f32 	%f2364, %f1062;
	@%p157 bra 	BB20_192;

	setp.eq.f32	%p158, %f2334, 0f00000000;
	setp.le.f32	%p159, %f2338, %f1059;
	and.pred  	%p160, %p158, %p159;
	setp.lt.f32	%p161, %f1059, 0f00000000;
	and.pred  	%p162, %p160, %p161;
	mov.f32 	%f2360, %f1062;
	mov.f32 	%f2364, %f2360;
	@%p162 bra 	BB20_192;

	mov.f32 	%f2350, 0f00000000;
	mov.u32 	%r480, 1;
	mov.u32 	%r489, %r98;
	@%p80 bra 	BB20_187;
	bra.uni 	BB20_180;

BB20_198:
	mul.wide.s32 	%rd396, %r480, 4;
	add.s64 	%rd397, %rd7, %rd396;
	ld.local.u32 	%r489, [%rd397];
	add.s32 	%r480, %r480, 1;

BB20_180:
	mov.u32 	%r133, %r489;
	sqrt.rn.f32 	%f2243, %f2347;
	mul.wide.s32 	%rd376, %r133, 4;
	add.s64 	%rd377, %rd14, %rd376;
	add.s64 	%rd378, %rd9, %rd376;
	ld.local.f32 	%f1771, [%rd378];
	ld.local.f32 	%f1772, [%rd377];
	mul.f32 	%f1773, %f1772, %f1771;
	div.rn.f32 	%f1774, %f1773, %f2243;
	add.s64 	%rd379, %rd12, %rd376;
	st.local.f32 	[%rd379], %f1774;
	setp.lt.s32	%p164, %r480, %r15;
	@%p164 bra 	BB20_198;

	mov.f32 	%f2350, 0f00000000;
	mov.u32 	%r483, 0;
	mov.u32 	%r488, %r98;
	@%p80 bra 	BB20_187;
	bra.uni 	BB20_182;

BB20_197:
	mul.wide.s32 	%rd394, %r137, 4;
	add.s64 	%rd395, %rd7, %rd394;
	ld.local.u32 	%r488, [%rd395];
	mov.u32 	%r483, %r137;

BB20_182:
	mov.u32 	%r136, %r483;
	mul.wide.s32 	%rd380, %r488, 4;
	add.s64 	%rd381, %rd12, %rd380;
	mul.wide.s32 	%rd382, %r136, 4;
	add.s64 	%rd383, %rd13, %rd382;
	ld.local.f32 	%f1776, [%rd383];
	ld.local.f32 	%f1777, [%rd381];
	div.rn.f32 	%f1084, %f1777, %f1776;
	st.local.f32 	[%rd381], %f1084;
	add.s32 	%r137, %r136, 1;
	setp.ge.s32	%p166, %r137, %r15;
	mov.u32 	%r482, %r137;
	@%p166 bra 	BB20_184;

BB20_183:
	mov.u32 	%r138, %r482;
	mad.lo.s32 	%r319, %r138, 6, %r488;
	mul.wide.s32 	%rd384, %r319, 4;
	add.s64 	%rd385, %rd19, %rd384;
	ld.local.f32 	%f1778, [%rd385];
	mul.f32 	%f1779, %f1084, %f1778;
	mul.wide.s32 	%rd386, %r138, 4;
	add.s64 	%rd387, %rd7, %rd386;
	ld.local.u32 	%r320, [%rd387];
	mul.wide.s32 	%rd388, %r320, 4;
	add.s64 	%rd389, %rd12, %rd388;
	ld.local.f32 	%f1780, [%rd389];
	sub.f32 	%f1781, %f1780, %f1779;
	st.local.f32 	[%rd389], %f1781;
	add.s32 	%r139, %r138, 1;
	setp.lt.s32	%p167, %r139, %r15;
	mov.u32 	%r482, %r139;
	@%p167 bra 	BB20_183;

BB20_184:
	setp.lt.s32	%p168, %r137, %r15;
	@%p168 bra 	BB20_197;

	mov.f32 	%f2350, 0f00000000;
	mov.u32 	%r491, 1;
	mov.f32 	%f2351, %f2350;
	mov.u32 	%r487, %r98;
	@%p80 bra 	BB20_187;
	bra.uni 	BB20_186;

BB20_196:
	mul.wide.s32 	%rd392, %r491, 4;
	add.s64 	%rd393, %rd7, %rd392;
	ld.local.u32 	%r487, [%rd393];
	add.s32 	%r491, %r491, 1;
	mov.f32 	%f2351, %f2350;

BB20_186:
	mov.f32 	%f1085, %f2351;
	mov.u32 	%r140, %r487;
	mul.wide.s32 	%rd390, %r140, 4;
	add.s64 	%rd391, %rd12, %rd390;
	ld.local.f32 	%f1784, [%rd391];
	fma.rn.f32 	%f2350, %f1784, %f1784, %f1085;
	setp.lt.s32	%p170, %r491, %r15;
	@%p170 bra 	BB20_196;

BB20_187:
	setp.gt.f32	%p171, %f2338, 0f00000000;
	@%p171 bra 	BB20_190;
	bra.uni 	BB20_188;

BB20_190:
	max.f32 	%f2334, %f2334, %f1062;
	bra.uni 	BB20_191;

BB20_188:
	setp.geu.f32	%p172, %f2338, 0f00000000;
	@%p172 bra 	BB20_191;

	min.f32 	%f2326, %f2326, %f1062;

BB20_191:
	mov.f32 	%f2333, %f2334;
	mul.f32 	%f1785, %f2370, %f2350;
	div.rn.f32 	%f1786, %f2338, %f1785;
	add.f32 	%f1787, %f1062, %f1786;
	max.f32 	%f2366, %f2333, %f1787;
	add.s32 	%r445, %r99, -1;
	setp.gt.s32	%p173, %r99, 0;
	mov.f32 	%f2364, %f2366;
	@%p173 bra 	BB20_145;

BB20_192:
	mov.u32 	%r492, 0;
	mov.f32 	%f2363, %f583;
	mov.f32 	%f2362, %f583;
	@%p80 bra 	BB20_202;

BB20_193:
	add.u64 	%rd471, %SP, 24;
	cvta.to.local.u64 	%rd470, %rd471;
	mul.wide.s32 	%rd398, %r492, 4;
	add.s64 	%rd399, %rd7, %rd398;
	ld.local.u32 	%r323, [%rd399];
	cvt.s64.s32	%rd91, %r323;
	mul.wide.s32 	%rd400, %r323, 4;
	add.s64 	%rd92, %rd8, %rd400;
	ld.local.f32 	%f2352, [%rd92];
	neg.f32 	%f1096, %f2352;
	st.local.f32 	[%rd92], %f1096;
	add.s64 	%rd401, %rd10, %rd400;
	ld.local.f32 	%f1790, [%rd401];
	sub.f32 	%f1097, %f1790, %f2352;
	add.s64 	%rd402, %rd470, %rd400;
	ld.local.f32 	%f1098, [%rd402];
	setp.gt.f32	%p175, %f1097, %f1098;
	add.s64 	%rd93, %rd18, %rd400;
	@%p175 bra 	BB20_200;
	bra.uni 	BB20_194;

BB20_200:
	st.local.f32 	[%rd92], %f2352;
	st.local.f32 	[%rd93], %f1098;
	bra.uni 	BB20_201;

BB20_194:
	add.u64 	%rd473, %SP, 0;
	cvta.to.local.u64 	%rd472, %rd473;
	shl.b64 	%rd403, %rd91, 2;
	add.s64 	%rd404, %rd472, %rd403;
	ld.local.f32 	%f1099, [%rd404];
	setp.lt.f32	%p176, %f1097, %f1099;
	@%p176 bra 	BB20_199;
	bra.uni 	BB20_195;

BB20_199:
	st.local.f32 	[%rd92], %f2352;
	st.local.f32 	[%rd93], %f1099;
	bra.uni 	BB20_201;

BB20_195:
	neg.f32 	%f2352, %f2352;
	st.local.f32 	[%rd93], %f1097;

BB20_201:
	shl.b64 	%rd405, %rd91, 2;
	add.s64 	%rd406, %rd9, %rd405;
	ld.local.f32 	%f1791, [%rd406];
	mul.f32 	%f1792, %f1791, %f2352;
	fma.rn.f32 	%f2363, %f1792, %f1792, %f2363;
	add.s32 	%r492, %r492, 1;
	setp.lt.s32	%p177, %r492, %r15;
	mov.f32 	%f2362, %f2363;
	@%p177 bra 	BB20_193;

BB20_202:
	sqrt.rn.f32 	%f1103, %f2362;
	and.b16  	%rs20, %rs2, 255;
	setp.eq.s16	%p178, %rs20, 0;
	@%p178 bra 	BB20_204;

	min.f32 	%f2370, %f2370, %f1103;

BB20_204:
	mov.u64 	%rd497, 0;

BB20_205:
	add.u64 	%rd465, %SP, 3816;
	add.s64 	%rd408, %rd465, %rd497;
	st.u8 	[%rd408], %rs4;
	add.s64 	%rd497, %rd497, 1;
	setp.lt.u64	%p179, %rd497, %rd59;
	@%p179 bra 	BB20_205;

	mov.u64 	%rd498, 0;

BB20_207:
	add.s64 	%rd410, %rd135, %rd498;
	st.u8 	[%rd410], %rs4;
	add.s64 	%rd498, %rd498, 1;
	setp.lt.u64	%p180, %rd498, %rd59;
	@%p180 bra 	BB20_207;

	mul.lo.s32 	%r324, %r5, 6;
	mul.wide.s32 	%rd101, %r324, 4;
	mov.u64 	%rd499, 0;

BB20_209:
	add.u64 	%rd466, %SP, 7344;
	add.s64 	%rd412, %rd466, %rd499;
	st.u8 	[%rd412], %rs4;
	add.s64 	%rd499, %rd499, 1;
	setp.lt.u64	%p181, %rd499, %rd101;
	@%p181 bra 	BB20_209;

	@%p17 bra 	BB20_225;

	ld.local.f32 	%f1793, [%rd18+8];
	mul.f32 	%f1794, %f1793, 0f3FB504F3;
	rcp.rn.f32 	%f1106, %f1794;
	ld.local.f32 	%f1795, [%rd18+12];
	mul.f32 	%f1796, %f1795, 0f3FB504F3;
	rcp.rn.f32 	%f1107, %f1796;
	ld.local.f32 	%f1108, [%rd18];
	ld.local.f32 	%f1109, [%rd18+4];
	ld.local.f32 	%f1110, [%rd18+16];
	ld.local.f32 	%f1111, [%rd18+20];
	mov.u32 	%r493, 0;

BB20_212:
	div.s32 	%r151, %r493, %r172;
	rem.s32 	%r326, %r493, %r172;
	cvt.rn.f32.u32	%f1797, %r326;
	sub.f32 	%f1112, %f1797, %f1108;
	add.f32 	%f1798, %f1112, 0f3F000000;
	mul.f32 	%f1113, %f1106, %f1798;
	abs.f32 	%f1114, %f1113;
	setp.ltu.f32	%p183, %f1114, 0f3F800000;
	@%p183 bra 	BB20_214;
	bra.uni 	BB20_213;

BB20_214:
	mul.f32 	%f1817, %f1113, %f1113;
	mov.f32 	%f1818, 0f3BA0C9F8;
	mov.f32 	%f1819, 0fBA1268FB;
	fma.rn.f32 	%f1820, %f1819, %f1817, %f1818;
	mov.f32 	%f1821, 0fBCDABFD4;
	fma.rn.f32 	%f1822, %f1820, %f1817, %f1821;
	mov.f32 	%f1823, 0f3DE70331;
	fma.rn.f32 	%f1824, %f1822, %f1817, %f1823;
	mov.f32 	%f1825, 0fBEC09330;
	fma.rn.f32 	%f1826, %f1824, %f1817, %f1825;
	mov.f32 	%f1827, 0f3F906EBA;
	fma.rn.f32 	%f1828, %f1826, %f1817, %f1827;
	mul.f32 	%f2371, %f1113, %f1828;
	bra.uni 	BB20_215;

BB20_213:
	mov.f32 	%f1801, 0f3A03BB71;
	mov.f32 	%f1802, 0fB7B730FB;
	fma.rn.f32 	%f1803, %f1802, %f1114, %f1801;
	mov.f32 	%f1804, 0fBBACA3B3;
	fma.rn.f32 	%f1805, %f1803, %f1114, %f1804;
	mov.f32 	%f1806, 0f3D0A7445;
	fma.rn.f32 	%f1807, %f1805, %f1114, %f1806;
	mov.f32 	%f1808, 0fBE1B3B75;
	fma.rn.f32 	%f1809, %f1807, %f1114, %f1808;
	mov.f32 	%f1810, 0fBF6B385A;
	fma.rn.f32 	%f1811, %f1809, %f1114, %f1810;
	mov.f32 	%f1812, 0fBFD0316E;
	fma.rn.f32 	%f1813, %f1811, %f1114, %f1812;
	mov.f32 	%f1814, 0fBA031CCE;
	fma.rn.f32 	%f1800, %f1813, %f1114, %f1814;
	// inline asm
	ex2.approx.ftz.f32 %f1799,%f1800;
	// inline asm
	mov.f32 	%f1815, 0f3F800000;
	sub.f32 	%f1816, %f1815, %f1799;
	mov.b32 	 %r327, %f1816;
	setp.ltu.f32	%p184, %f1114, 0f407AD445;
	selp.b32	%r328, %r327, 1065353216, %p184;
	mov.b32 	 %r329, %f1113;
	and.b32  	%r330, %r329, -2147483648;
	or.b32  	%r331, %r328, %r330;
	mov.b32 	 %f2371, %r331;

BB20_215:
	add.f32 	%f1829, %f1112, 0fBF000000;
	mul.f32 	%f1118, %f1106, %f1829;
	abs.f32 	%f1119, %f1118;
	setp.ltu.f32	%p185, %f1119, 0f3F800000;
	@%p185 bra 	BB20_217;
	bra.uni 	BB20_216;

BB20_217:
	mul.f32 	%f1848, %f1118, %f1118;
	mov.f32 	%f1849, 0f3BA0C9F8;
	mov.f32 	%f1850, 0fBA1268FB;
	fma.rn.f32 	%f1851, %f1850, %f1848, %f1849;
	mov.f32 	%f1852, 0fBCDABFD4;
	fma.rn.f32 	%f1853, %f1851, %f1848, %f1852;
	mov.f32 	%f1854, 0f3DE70331;
	fma.rn.f32 	%f1855, %f1853, %f1848, %f1854;
	mov.f32 	%f1856, 0fBEC09330;
	fma.rn.f32 	%f1857, %f1855, %f1848, %f1856;
	mov.f32 	%f1858, 0f3F906EBA;
	fma.rn.f32 	%f1859, %f1857, %f1848, %f1858;
	mul.f32 	%f2372, %f1118, %f1859;
	bra.uni 	BB20_218;

BB20_216:
	mov.f32 	%f1832, 0f3A03BB71;
	mov.f32 	%f1833, 0fB7B730FB;
	fma.rn.f32 	%f1834, %f1833, %f1119, %f1832;
	mov.f32 	%f1835, 0fBBACA3B3;
	fma.rn.f32 	%f1836, %f1834, %f1119, %f1835;
	mov.f32 	%f1837, 0f3D0A7445;
	fma.rn.f32 	%f1838, %f1836, %f1119, %f1837;
	mov.f32 	%f1839, 0fBE1B3B75;
	fma.rn.f32 	%f1840, %f1838, %f1119, %f1839;
	mov.f32 	%f1841, 0fBF6B385A;
	fma.rn.f32 	%f1842, %f1840, %f1119, %f1841;
	mov.f32 	%f1843, 0fBFD0316E;
	fma.rn.f32 	%f1844, %f1842, %f1119, %f1843;
	mov.f32 	%f1845, 0fBA031CCE;
	fma.rn.f32 	%f1831, %f1844, %f1119, %f1845;
	// inline asm
	ex2.approx.ftz.f32 %f1830,%f1831;
	// inline asm
	mov.f32 	%f1846, 0f3F800000;
	sub.f32 	%f1847, %f1846, %f1830;
	mov.b32 	 %r332, %f1847;
	setp.ltu.f32	%p186, %f1119, 0f407AD445;
	selp.b32	%r333, %r332, 1065353216, %p186;
	mov.b32 	 %r334, %f1118;
	and.b32  	%r335, %r334, -2147483648;
	or.b32  	%r336, %r333, %r335;
	mov.b32 	 %f2372, %r336;

BB20_218:
	mul.f32 	%f1860, %f2372, 0f3F000000;
	mul.f32 	%f1861, %f2371, 0f3F000000;
	sub.f32 	%f1123, %f1861, %f1860;
	cvt.rn.f32.u32	%f1862, %r151;
	sub.f32 	%f1124, %f1862, %f1109;
	add.f32 	%f1863, %f1124, 0f3F000000;
	mul.f32 	%f1125, %f1107, %f1863;
	abs.f32 	%f1126, %f1125;
	setp.ltu.f32	%p187, %f1126, 0f3F800000;
	@%p187 bra 	BB20_220;
	bra.uni 	BB20_219;

BB20_220:
	mul.f32 	%f1882, %f1125, %f1125;
	mov.f32 	%f1883, 0f3BA0C9F8;
	mov.f32 	%f1884, 0fBA1268FB;
	fma.rn.f32 	%f1885, %f1884, %f1882, %f1883;
	mov.f32 	%f1886, 0fBCDABFD4;
	fma.rn.f32 	%f1887, %f1885, %f1882, %f1886;
	mov.f32 	%f1888, 0f3DE70331;
	fma.rn.f32 	%f1889, %f1887, %f1882, %f1888;
	mov.f32 	%f1890, 0fBEC09330;
	fma.rn.f32 	%f1891, %f1889, %f1882, %f1890;
	mov.f32 	%f1892, 0f3F906EBA;
	fma.rn.f32 	%f1893, %f1891, %f1882, %f1892;
	mul.f32 	%f2373, %f1125, %f1893;
	bra.uni 	BB20_221;

BB20_219:
	mov.f32 	%f1866, 0f3A03BB71;
	mov.f32 	%f1867, 0fB7B730FB;
	fma.rn.f32 	%f1868, %f1867, %f1126, %f1866;
	mov.f32 	%f1869, 0fBBACA3B3;
	fma.rn.f32 	%f1870, %f1868, %f1126, %f1869;
	mov.f32 	%f1871, 0f3D0A7445;
	fma.rn.f32 	%f1872, %f1870, %f1126, %f1871;
	mov.f32 	%f1873, 0fBE1B3B75;
	fma.rn.f32 	%f1874, %f1872, %f1126, %f1873;
	mov.f32 	%f1875, 0fBF6B385A;
	fma.rn.f32 	%f1876, %f1874, %f1126, %f1875;
	mov.f32 	%f1877, 0fBFD0316E;
	fma.rn.f32 	%f1878, %f1876, %f1126, %f1877;
	mov.f32 	%f1879, 0fBA031CCE;
	fma.rn.f32 	%f1865, %f1878, %f1126, %f1879;
	// inline asm
	ex2.approx.ftz.f32 %f1864,%f1865;
	// inline asm
	mov.f32 	%f1880, 0f3F800000;
	sub.f32 	%f1881, %f1880, %f1864;
	mov.b32 	 %r337, %f1881;
	setp.ltu.f32	%p188, %f1126, 0f407AD445;
	selp.b32	%r338, %r337, 1065353216, %p188;
	mov.b32 	 %r339, %f1125;
	and.b32  	%r340, %r339, -2147483648;
	or.b32  	%r341, %r338, %r340;
	mov.b32 	 %f2373, %r341;

BB20_221:
	add.f32 	%f1894, %f1124, 0fBF000000;
	mul.f32 	%f1130, %f1107, %f1894;
	abs.f32 	%f1131, %f1130;
	setp.ltu.f32	%p189, %f1131, 0f3F800000;
	@%p189 bra 	BB20_223;
	bra.uni 	BB20_222;

BB20_223:
	mul.f32 	%f1913, %f1130, %f1130;
	mov.f32 	%f1914, 0f3BA0C9F8;
	mov.f32 	%f1915, 0fBA1268FB;
	fma.rn.f32 	%f1916, %f1915, %f1913, %f1914;
	mov.f32 	%f1917, 0fBCDABFD4;
	fma.rn.f32 	%f1918, %f1916, %f1913, %f1917;
	mov.f32 	%f1919, 0f3DE70331;
	fma.rn.f32 	%f1920, %f1918, %f1913, %f1919;
	mov.f32 	%f1921, 0fBEC09330;
	fma.rn.f32 	%f1922, %f1920, %f1913, %f1921;
	mov.f32 	%f1923, 0f3F906EBA;
	fma.rn.f32 	%f1924, %f1922, %f1913, %f1923;
	mul.f32 	%f2374, %f1130, %f1924;
	bra.uni 	BB20_224;

BB20_222:
	mov.f32 	%f1897, 0f3A03BB71;
	mov.f32 	%f1898, 0fB7B730FB;
	fma.rn.f32 	%f1899, %f1898, %f1131, %f1897;
	mov.f32 	%f1900, 0fBBACA3B3;
	fma.rn.f32 	%f1901, %f1899, %f1131, %f1900;
	mov.f32 	%f1902, 0f3D0A7445;
	fma.rn.f32 	%f1903, %f1901, %f1131, %f1902;
	mov.f32 	%f1904, 0fBE1B3B75;
	fma.rn.f32 	%f1905, %f1903, %f1131, %f1904;
	mov.f32 	%f1906, 0fBF6B385A;
	fma.rn.f32 	%f1907, %f1905, %f1131, %f1906;
	mov.f32 	%f1908, 0fBFD0316E;
	fma.rn.f32 	%f1909, %f1907, %f1131, %f1908;
	mov.f32 	%f1910, 0fBA031CCE;
	fma.rn.f32 	%f1896, %f1909, %f1131, %f1910;
	// inline asm
	ex2.approx.ftz.f32 %f1895,%f1896;
	// inline asm
	mov.f32 	%f1911, 0f3F800000;
	sub.f32 	%f1912, %f1911, %f1895;
	mov.b32 	 %r342, %f1912;
	setp.ltu.f32	%p190, %f1131, 0f407AD445;
	selp.b32	%r343, %r342, 1065353216, %p190;
	mov.b32 	 %r344, %f1130;
	and.b32  	%r345, %r344, -2147483648;
	or.b32  	%r346, %r343, %r345;
	mov.b32 	 %f2374, %r346;

BB20_224:
	mul.f32 	%f1925, %f2374, 0f3F000000;
	mul.f32 	%f1926, %f2373, 0f3F000000;
	sub.f32 	%f1927, %f1926, %f1925;
	mul.f32 	%f1928, %f1123, %f1110;
	fma.rn.f32 	%f1929, %f1928, %f1927, %f1111;
	mul.wide.s32 	%rd413, %r493, 4;
	add.s64 	%rd414, %rd15, %rd413;
	st.local.f32 	[%rd414], %f1929;
	add.s32 	%r493, %r493, 1;
	setp.lt.s32	%p191, %r493, %r5;
	@%p191 bra 	BB20_212;

BB20_225:
	mul.lo.s32 	%r395, %r4, %r5;
	ld.param.u64 	%rd467, [kernel_LM_param_0];
	mul.wide.u32 	%rd415, %r395, 4;
	add.s64 	%rd416, %rd467, %rd415;
	setp.ne.s64	%p193, %rd416, 0;
	and.pred  	%p194, %p27, %p193;
	mov.u32 	%r494, 0;
	@!%p194 bra 	BB20_227;
	bra.uni 	BB20_226;

BB20_226:
	cvt.s64.s32	%rd417, %r494;
	add.s64 	%rd418, %rd417, %rd20;
	shl.b64 	%rd420, %rd418, 2;
	add.s64 	%rd421, %rd1, %rd420;
	mul.wide.s32 	%rd422, %r494, 4;
	add.s64 	%rd423, %rd15, %rd422;
	ld.local.f32 	%f1930, [%rd423];
	ld.global.f32 	%f1931, [%rd421];
	sub.f32 	%f1932, %f1931, %f1930;
	add.s64 	%rd424, %rd16, %rd422;
	st.local.f32 	[%rd424], %f1932;
	add.s32 	%r494, %r494, 1;
	setp.lt.s32	%p195, %r494, %r5;
	@%p195 bra 	BB20_226;

BB20_227:
	ld.local.f32 	%f1135, [%rd18+8];
	mul.f32 	%f1933, %f1135, 0f3FB504F3;
	rcp.rn.f32 	%f1136, %f1933;
	ld.local.f32 	%f1137, [%rd18+12];
	mul.f32 	%f1934, %f1137, 0f3FB504F3;
	rcp.rn.f32 	%f1138, %f1934;
	@%p31 bra 	BB20_242;

	ld.local.f32 	%f1139, [%rd18];
	ld.local.f32 	%f1140, [%rd18+4];
	ld.local.f32 	%f1141, [%rd18+16];
	mov.u32 	%r495, 0;

BB20_229:
	div.u32 	%r156, %r495, %r172;
	rem.u32 	%r354, %r495, %r172;
	cvt.rn.f32.u32	%f1935, %r354;
	sub.f32 	%f1144, %f1935, %f1139;
	add.f32 	%f1145, %f1144, 0f3F000000;
	mul.f32 	%f1146, %f1136, %f1145;
	abs.f32 	%f1147, %f1146;
	setp.ltu.f32	%p197, %f1147, 0f3F800000;
	@%p197 bra 	BB20_231;
	bra.uni 	BB20_230;

BB20_231:
	mul.f32 	%f1954, %f1146, %f1146;
	mov.f32 	%f1955, 0f3BA0C9F8;
	mov.f32 	%f1956, 0fBA1268FB;
	fma.rn.f32 	%f1957, %f1956, %f1954, %f1955;
	mov.f32 	%f1958, 0fBCDABFD4;
	fma.rn.f32 	%f1959, %f1957, %f1954, %f1958;
	mov.f32 	%f1960, 0f3DE70331;
	fma.rn.f32 	%f1961, %f1959, %f1954, %f1960;
	mov.f32 	%f1962, 0fBEC09330;
	fma.rn.f32 	%f1963, %f1961, %f1954, %f1962;
	mov.f32 	%f1964, 0f3F906EBA;
	fma.rn.f32 	%f1965, %f1963, %f1954, %f1964;
	mul.f32 	%f2375, %f1146, %f1965;
	bra.uni 	BB20_232;

BB20_230:
	mov.f32 	%f1938, 0f3A03BB71;
	mov.f32 	%f1939, 0fB7B730FB;
	fma.rn.f32 	%f1940, %f1939, %f1147, %f1938;
	mov.f32 	%f1941, 0fBBACA3B3;
	fma.rn.f32 	%f1942, %f1940, %f1147, %f1941;
	mov.f32 	%f1943, 0f3D0A7445;
	fma.rn.f32 	%f1944, %f1942, %f1147, %f1943;
	mov.f32 	%f1945, 0fBE1B3B75;
	fma.rn.f32 	%f1946, %f1944, %f1147, %f1945;
	mov.f32 	%f1947, 0fBF6B385A;
	fma.rn.f32 	%f1948, %f1946, %f1147, %f1947;
	mov.f32 	%f1949, 0fBFD0316E;
	fma.rn.f32 	%f1950, %f1948, %f1147, %f1949;
	mov.f32 	%f1951, 0fBA031CCE;
	fma.rn.f32 	%f1937, %f1950, %f1147, %f1951;
	// inline asm
	ex2.approx.ftz.f32 %f1936,%f1937;
	// inline asm
	mov.f32 	%f1952, 0f3F800000;
	sub.f32 	%f1953, %f1952, %f1936;
	mov.b32 	 %r355, %f1953;
	setp.ltu.f32	%p198, %f1147, 0f407AD445;
	selp.b32	%r356, %r355, 1065353216, %p198;
	mov.b32 	 %r357, %f1146;
	and.b32  	%r358, %r357, -2147483648;
	or.b32  	%r359, %r356, %r358;
	mov.b32 	 %f2375, %r359;

BB20_232:
	add.f32 	%f1151, %f1144, 0fBF000000;
	mul.f32 	%f1152, %f1136, %f1151;
	abs.f32 	%f1153, %f1152;
	setp.ltu.f32	%p199, %f1153, 0f3F800000;
	@%p199 bra 	BB20_234;
	bra.uni 	BB20_233;

BB20_234:
	mul.f32 	%f1984, %f1152, %f1152;
	mov.f32 	%f1985, 0f3BA0C9F8;
	mov.f32 	%f1986, 0fBA1268FB;
	fma.rn.f32 	%f1987, %f1986, %f1984, %f1985;
	mov.f32 	%f1988, 0fBCDABFD4;
	fma.rn.f32 	%f1989, %f1987, %f1984, %f1988;
	mov.f32 	%f1990, 0f3DE70331;
	fma.rn.f32 	%f1991, %f1989, %f1984, %f1990;
	mov.f32 	%f1992, 0fBEC09330;
	fma.rn.f32 	%f1993, %f1991, %f1984, %f1992;
	mov.f32 	%f1994, 0f3F906EBA;
	fma.rn.f32 	%f1995, %f1993, %f1984, %f1994;
	mul.f32 	%f2376, %f1152, %f1995;
	bra.uni 	BB20_235;

BB20_233:
	mov.f32 	%f1968, 0f3A03BB71;
	mov.f32 	%f1969, 0fB7B730FB;
	fma.rn.f32 	%f1970, %f1969, %f1153, %f1968;
	mov.f32 	%f1971, 0fBBACA3B3;
	fma.rn.f32 	%f1972, %f1970, %f1153, %f1971;
	mov.f32 	%f1973, 0f3D0A7445;
	fma.rn.f32 	%f1974, %f1972, %f1153, %f1973;
	mov.f32 	%f1975, 0fBE1B3B75;
	fma.rn.f32 	%f1976, %f1974, %f1153, %f1975;
	mov.f32 	%f1977, 0fBF6B385A;
	fma.rn.f32 	%f1978, %f1976, %f1153, %f1977;
	mov.f32 	%f1979, 0fBFD0316E;
	fma.rn.f32 	%f1980, %f1978, %f1153, %f1979;
	mov.f32 	%f1981, 0fBA031CCE;
	fma.rn.f32 	%f1967, %f1980, %f1153, %f1981;
	// inline asm
	ex2.approx.ftz.f32 %f1966,%f1967;
	// inline asm
	mov.f32 	%f1982, 0f3F800000;
	sub.f32 	%f1983, %f1982, %f1966;
	mov.b32 	 %r360, %f1983;
	setp.ltu.f32	%p200, %f1153, 0f407AD445;
	selp.b32	%r361, %r360, 1065353216, %p200;
	mov.b32 	 %r362, %f1152;
	and.b32  	%r363, %r362, -2147483648;
	or.b32  	%r364, %r361, %r363;
	mov.b32 	 %f2376, %r364;

BB20_235:
	mul.f32 	%f1996, %f2376, 0f3F000000;
	mul.f32 	%f1997, %f2375, 0f3F000000;
	sub.f32 	%f1157, %f1997, %f1996;
	cvt.rn.f32.u32	%f1998, %r156;
	sub.f32 	%f1158, %f1998, %f1140;
	add.f32 	%f1159, %f1158, 0f3F000000;
	mul.f32 	%f1160, %f1138, %f1159;
	abs.f32 	%f1161, %f1160;
	setp.ltu.f32	%p201, %f1161, 0f3F800000;
	@%p201 bra 	BB20_237;
	bra.uni 	BB20_236;

BB20_237:
	mul.f32 	%f2017, %f1160, %f1160;
	mov.f32 	%f2018, 0f3BA0C9F8;
	mov.f32 	%f2019, 0fBA1268FB;
	fma.rn.f32 	%f2020, %f2019, %f2017, %f2018;
	mov.f32 	%f2021, 0fBCDABFD4;
	fma.rn.f32 	%f2022, %f2020, %f2017, %f2021;
	mov.f32 	%f2023, 0f3DE70331;
	fma.rn.f32 	%f2024, %f2022, %f2017, %f2023;
	mov.f32 	%f2025, 0fBEC09330;
	fma.rn.f32 	%f2026, %f2024, %f2017, %f2025;
	mov.f32 	%f2027, 0f3F906EBA;
	fma.rn.f32 	%f2028, %f2026, %f2017, %f2027;
	mul.f32 	%f2377, %f1160, %f2028;
	bra.uni 	BB20_238;

BB20_236:
	mov.f32 	%f2001, 0f3A03BB71;
	mov.f32 	%f2002, 0fB7B730FB;
	fma.rn.f32 	%f2003, %f2002, %f1161, %f2001;
	mov.f32 	%f2004, 0fBBACA3B3;
	fma.rn.f32 	%f2005, %f2003, %f1161, %f2004;
	mov.f32 	%f2006, 0f3D0A7445;
	fma.rn.f32 	%f2007, %f2005, %f1161, %f2006;
	mov.f32 	%f2008, 0fBE1B3B75;
	fma.rn.f32 	%f2009, %f2007, %f1161, %f2008;
	mov.f32 	%f2010, 0fBF6B385A;
	fma.rn.f32 	%f2011, %f2009, %f1161, %f2010;
	mov.f32 	%f2012, 0fBFD0316E;
	fma.rn.f32 	%f2013, %f2011, %f1161, %f2012;
	mov.f32 	%f2014, 0fBA031CCE;
	fma.rn.f32 	%f2000, %f2013, %f1161, %f2014;
	// inline asm
	ex2.approx.ftz.f32 %f1999,%f2000;
	// inline asm
	mov.f32 	%f2015, 0f3F800000;
	sub.f32 	%f2016, %f2015, %f1999;
	mov.b32 	 %r365, %f2016;
	setp.ltu.f32	%p202, %f1161, 0f407AD445;
	selp.b32	%r366, %r365, 1065353216, %p202;
	mov.b32 	 %r367, %f1160;
	and.b32  	%r368, %r367, -2147483648;
	or.b32  	%r369, %r366, %r368;
	mov.b32 	 %f2377, %r369;

BB20_238:
	add.f32 	%f1165, %f1158, 0fBF000000;
	mul.f32 	%f1166, %f1138, %f1165;
	abs.f32 	%f1167, %f1166;
	setp.ltu.f32	%p203, %f1167, 0f3F800000;
	mul.f32 	%f1168, %f1166, %f1166;
	@%p203 bra 	BB20_240;
	bra.uni 	BB20_239;

BB20_240:
	mov.f32 	%f2047, 0f3BA0C9F8;
	mov.f32 	%f2048, 0fBA1268FB;
	fma.rn.f32 	%f2049, %f2048, %f1168, %f2047;
	mov.f32 	%f2050, 0fBCDABFD4;
	fma.rn.f32 	%f2051, %f2049, %f1168, %f2050;
	mov.f32 	%f2052, 0f3DE70331;
	fma.rn.f32 	%f2053, %f2051, %f1168, %f2052;
	mov.f32 	%f2054, 0fBEC09330;
	fma.rn.f32 	%f2055, %f2053, %f1168, %f2054;
	mov.f32 	%f2056, 0f3F906EBA;
	fma.rn.f32 	%f2057, %f2055, %f1168, %f2056;
	mul.f32 	%f2378, %f1166, %f2057;
	bra.uni 	BB20_241;

BB20_239:
	mov.f32 	%f2031, 0f3A03BB71;
	mov.f32 	%f2032, 0fB7B730FB;
	fma.rn.f32 	%f2033, %f2032, %f1167, %f2031;
	mov.f32 	%f2034, 0fBBACA3B3;
	fma.rn.f32 	%f2035, %f2033, %f1167, %f2034;
	mov.f32 	%f2036, 0f3D0A7445;
	fma.rn.f32 	%f2037, %f2035, %f1167, %f2036;
	mov.f32 	%f2038, 0fBE1B3B75;
	fma.rn.f32 	%f2039, %f2037, %f1167, %f2038;
	mov.f32 	%f2040, 0fBF6B385A;
	fma.rn.f32 	%f2041, %f2039, %f1167, %f2040;
	mov.f32 	%f2042, 0fBFD0316E;
	fma.rn.f32 	%f2043, %f2041, %f1167, %f2042;
	mov.f32 	%f2044, 0fBA031CCE;
	fma.rn.f32 	%f2030, %f2043, %f1167, %f2044;
	// inline asm
	ex2.approx.ftz.f32 %f2029,%f2030;
	// inline asm
	mov.f32 	%f2045, 0f3F800000;
	sub.f32 	%f2046, %f2045, %f2029;
	mov.b32 	 %r370, %f2046;
	setp.ltu.f32	%p204, %f1167, 0f407AD445;
	selp.b32	%r371, %r370, 1065353216, %p204;
	mov.b32 	 %r372, %f1166;
	and.b32  	%r373, %r372, -2147483648;
	or.b32  	%r374, %r371, %r373;
	mov.b32 	 %f2378, %r374;

BB20_241:
	mul.f32 	%f2246, %f1138, 0f3F000000;
	mul.f32 	%f2245, %f1136, 0f3F000000;
	mul.f32 	%f2074, %f2378, 0f3F000000;
	mul.f32 	%f2075, %f2377, 0f3F000000;
	sub.f32 	%f2076, %f2075, %f2074;
	mul.f32 	%f2077, %f1141, %f2076;
	mul.f32 	%f2078, %f1152, %f1152;
	neg.f32 	%f2079, %f2078;
	mul.f32 	%f2080, %f2078, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f2081, %f2080;
	mov.f32 	%f2082, 0fBF317200;
	fma.rn.f32 	%f2083, %f2081, %f2082, %f2079;
	mov.f32 	%f2084, 0fB5BFBE8E;
	fma.rn.f32 	%f2085, %f2081, %f2084, %f2083;
	mul.f32 	%f2067, %f2085, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2058,%f2067;
	// inline asm
	add.f32 	%f2086, %f2081, 0f00000000;
	ex2.approx.f32 	%f2087, %f2086;
	mul.f32 	%f2088, %f2058, %f2087;
	setp.gt.f32	%p205, %f2078, 0f42D20000;
	setp.lt.f32	%p206, %f2078, 0fC2D20000;
	fma.rn.f32 	%f2089, %f2058, %f2087, %f2088;
	mul.f32 	%f2090, %f2089, 0f3F106EBB;
	selp.f32	%f2091, 0f00000000, %f2090, %p205;
	selp.f32	%f2092, 0f7F800000, %f2091, %p206;
	mul.f32 	%f2093, %f1146, %f1146;
	neg.f32 	%f2094, %f2093;
	mul.f32 	%f2095, %f2093, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f2096, %f2095;
	fma.rn.f32 	%f2097, %f2096, %f2082, %f2094;
	fma.rn.f32 	%f2098, %f2096, %f2084, %f2097;
	mul.f32 	%f2069, %f2098, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2060,%f2069;
	// inline asm
	add.f32 	%f2099, %f2096, 0f00000000;
	ex2.approx.f32 	%f2100, %f2099;
	mul.f32 	%f2101, %f2060, %f2100;
	setp.gt.f32	%p207, %f2093, 0f42D20000;
	setp.lt.f32	%p208, %f2093, 0fC2D20000;
	fma.rn.f32 	%f2102, %f2060, %f2100, %f2101;
	mul.f32 	%f2103, %f2102, 0f3F106EBB;
	selp.f32	%f2104, 0f00000000, %f2103, %p207;
	selp.f32	%f2105, 0f7F800000, %f2104, %p208;
	sub.f32 	%f2106, %f2092, %f2105;
	mul.f32 	%f2107, %f2245, %f2106;
	mul.f32 	%f2108, %f2077, %f2107;
	mul.lo.s32 	%r375, %r495, 6;
	mul.wide.s32 	%rd425, %r375, 4;
	add.s64 	%rd426, %rd17, %rd425;
	st.local.f32 	[%rd426], %f2108;
	mul.f32 	%f2109, %f1168, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f2110, %f2109;
	neg.f32 	%f2111, %f1168;
	fma.rn.f32 	%f2112, %f2110, %f2082, %f2111;
	fma.rn.f32 	%f2113, %f2110, %f2084, %f2112;
	mul.f32 	%f2071, %f2113, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2062,%f2071;
	// inline asm
	add.f32 	%f2114, %f2110, 0f00000000;
	ex2.approx.f32 	%f2115, %f2114;
	mul.f32 	%f2116, %f2062, %f2115;
	fma.rn.f32 	%f2117, %f2062, %f2115, %f2116;
	mul.f32 	%f2118, %f2117, 0f3F106EBB;
	setp.gt.f32	%p209, %f1168, 0f42D20000;
	selp.f32	%f2119, 0f00000000, %f2118, %p209;
	setp.lt.f32	%p210, %f1168, 0fC2D20000;
	selp.f32	%f2120, 0f7F800000, %f2119, %p210;
	mul.f32 	%f2121, %f1160, %f1160;
	neg.f32 	%f2122, %f2121;
	mul.f32 	%f2123, %f2121, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f2124, %f2123;
	fma.rn.f32 	%f2125, %f2124, %f2082, %f2122;
	fma.rn.f32 	%f2126, %f2124, %f2084, %f2125;
	mul.f32 	%f2073, %f2126, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2064,%f2073;
	// inline asm
	add.f32 	%f2127, %f2124, 0f00000000;
	ex2.approx.f32 	%f2128, %f2127;
	mul.f32 	%f2129, %f2064, %f2128;
	setp.gt.f32	%p211, %f2121, 0f42D20000;
	setp.lt.f32	%p212, %f2121, 0fC2D20000;
	fma.rn.f32 	%f2130, %f2064, %f2128, %f2129;
	mul.f32 	%f2131, %f2130, 0f3F106EBB;
	selp.f32	%f2132, 0f00000000, %f2131, %p211;
	selp.f32	%f2133, 0f7F800000, %f2132, %p212;
	sub.f32 	%f2134, %f2120, %f2133;
	mul.f32 	%f2135, %f2246, %f2134;
	mul.f32 	%f2136, %f1157, %f1141;
	mul.f32 	%f2137, %f2136, %f2135;
	st.local.f32 	[%rd426+4], %f2137;
	// inline asm
	ex2.approx.ftz.f32 %f2066,%f2067;
	// inline asm
	mul.f32 	%f2138, %f2066, %f2087;
	fma.rn.f32 	%f2139, %f2066, %f2087, %f2138;
	mul.f32 	%f2140, %f2139, 0f3F106EBB;
	selp.f32	%f2141, 0f00000000, %f2140, %p205;
	selp.f32	%f2142, 0f7F800000, %f2141, %p206;
	mul.f32 	%f2143, %f1151, %f2142;
	// inline asm
	ex2.approx.ftz.f32 %f2068,%f2069;
	// inline asm
	mul.f32 	%f2144, %f2068, %f2100;
	fma.rn.f32 	%f2145, %f2068, %f2100, %f2144;
	mul.f32 	%f2146, %f2145, 0f3F106EBB;
	selp.f32	%f2147, 0f00000000, %f2146, %p207;
	selp.f32	%f2148, 0f7F800000, %f2147, %p208;
	mul.f32 	%f2149, %f1145, %f2148;
	sub.f32 	%f2150, %f2143, %f2149;
	mul.f32 	%f2151, %f2245, %f2150;
	div.rn.f32 	%f2152, %f2151, %f1135;
	mul.f32 	%f2153, %f2077, %f2152;
	st.local.f32 	[%rd426+8], %f2153;
	// inline asm
	ex2.approx.ftz.f32 %f2070,%f2071;
	// inline asm
	mul.f32 	%f2154, %f2070, %f2115;
	fma.rn.f32 	%f2155, %f2070, %f2115, %f2154;
	mul.f32 	%f2156, %f2155, 0f3F106EBB;
	selp.f32	%f2157, 0f00000000, %f2156, %p209;
	selp.f32	%f2158, 0f7F800000, %f2157, %p210;
	mul.f32 	%f2159, %f1165, %f2158;
	// inline asm
	ex2.approx.ftz.f32 %f2072,%f2073;
	// inline asm
	mul.f32 	%f2160, %f2072, %f2128;
	fma.rn.f32 	%f2161, %f2072, %f2128, %f2160;
	mul.f32 	%f2162, %f2161, 0f3F106EBB;
	selp.f32	%f2163, 0f00000000, %f2162, %p211;
	selp.f32	%f2164, 0f7F800000, %f2163, %p212;
	mul.f32 	%f2165, %f1159, %f2164;
	sub.f32 	%f2166, %f2159, %f2165;
	mul.f32 	%f2167, %f2246, %f2166;
	div.rn.f32 	%f2168, %f2167, %f1137;
	mul.f32 	%f2169, %f2136, %f2168;
	st.local.f32 	[%rd426+12], %f2169;
	mul.f32 	%f2170, %f1157, %f2076;
	st.local.f32 	[%rd426+16], %f2170;
	mov.u32 	%r376, 1065353216;
	st.local.u32 	[%rd426+20], %r376;
	add.s32 	%r495, %r495, 1;
	setp.lt.u32	%p213, %r495, %r5;
	@%p213 bra 	BB20_229;

BB20_242:
	mov.f64 	%fd25, 0d0000000000000000;
	mov.u32 	%r496, 0;
	mov.f64 	%fd26, %fd25;
	@%p17 bra 	BB20_244;

BB20_243:
	mul.wide.s32 	%rd427, %r496, 4;
	add.s64 	%rd428, %rd16, %rd427;
	ld.local.f32 	%f2171, [%rd428];
	mul.f32 	%f2172, %f2171, %f2171;
	cvt.f64.f32	%fd13, %f2172;
	add.f64 	%fd26, %fd26, %fd13;
	add.s32 	%r496, %r496, 1;
	setp.lt.s32	%p215, %r496, %r5;
	mov.f64 	%fd25, %fd26;
	@%p215 bra 	BB20_243;

BB20_244:
	sqrt.rn.f64 	%fd14, %fd25;
	cvt.rn.f32.f64	%f1172, %fd14;
	mul.f32 	%f1173, %f1172, 0f3DCCCCCD;
	mov.f32 	%f2393, 0fBF800000;
	setp.geu.f32	%p216, %f1173, %f2389;
	@%p216 bra 	BB20_246;

	setp.eq.f32	%p217, %f1172, %f2389;
	add.f32 	%f2174, %f2389, 0f358637BD;
	selp.f32	%f2389, %f2174, %f2389, %p217;
	div.rn.f32 	%f2175, %f1172, %f2389;
	mul.f32 	%f2176, %f2175, %f2175;
	mov.f32 	%f2177, 0f3F800000;
	sub.f32 	%f2393, %f2177, %f2176;

BB20_246:
	mov.f32 	%f1176, %f2389;
	mov.f32 	%f2178, 0f00000000;
	mov.u32 	%r378, 0;
	mov.f32 	%f2315, %f2178;
	mov.u32 	%r499, %r378;
	@%p80 bra 	BB20_252;

BB20_247:
	mul.wide.s32 	%rd429, %r499, 4;
	add.s64 	%rd430, %rd7, %rd429;
	ld.local.u32 	%r161, [%rd430];
	mul.wide.s32 	%rd431, %r161, 4;
	add.s64 	%rd432, %rd8, %rd431;
	ld.local.f32 	%f1178, [%rd432];
	add.s64 	%rd433, %rd12, %rd429;
	st.local.u32 	[%rd433], %r378;
	setp.lt.s32	%p219, %r499, 0;
	mov.u32 	%r498, %r378;
	@%p219 bra 	BB20_249;

BB20_248:
	mov.u32 	%r162, %r498;
	mad.lo.s32 	%r380, %r162, 6, %r161;
	mul.wide.s32 	%rd434, %r380, 4;
	add.s64 	%rd435, %rd19, %rd434;
	ld.local.f32 	%f2179, [%rd435];
	mul.wide.s32 	%rd436, %r162, 4;
	add.s64 	%rd437, %rd12, %rd436;
	ld.local.f32 	%f2180, [%rd437];
	fma.rn.f32 	%f2181, %f1178, %f2179, %f2180;
	st.local.f32 	[%rd437], %f2181;
	add.s32 	%r163, %r162, 1;
	setp.lt.s32	%p220, %r162, %r499;
	mov.u32 	%r498, %r163;
	@%p220 bra 	BB20_248;

BB20_249:
	add.s32 	%r499, %r499, 1;
	setp.lt.s32	%p221, %r499, %r15;
	@%p221 bra 	BB20_247;

	mov.f32 	%f2183, 0f00000000;
	mov.u32 	%r500, 0;
	mov.f32 	%f2316, %f2183;
	mov.f32 	%f2315, %f2183;
	@%p80 bra 	BB20_252;

BB20_251:
	mul.wide.s32 	%rd438, %r500, 4;
	add.s64 	%rd439, %rd12, %rd438;
	ld.local.f32 	%f2184, [%rd439];
	fma.rn.f32 	%f2316, %f2184, %f2184, %f2316;
	add.s32 	%r500, %r500, 1;
	setp.lt.s32	%p223, %r500, %r15;
	mov.f32 	%f2310, %f2316;
	mov.f32 	%f2315, %f2310;
	@%p223 bra 	BB20_251;

BB20_252:
	mov.f32 	%f1181, %f2315;
	mul.f32 	%f2186, %f1176, %f1176;
	div.rn.f32 	%f2187, %f1181, %f2186;
	mul.f32 	%f2188, %f2364, %f1103;
	mul.f32 	%f2189, %f1103, %f2188;
	div.rn.f32 	%f2190, %f2189, %f2186;
	fma.rn.f32 	%f1182, %f2190, 0f40000000, %f2187;
	add.f32 	%f1183, %f2187, %f2190;
	setp.eq.f32	%p224, %f1182, 0f00000000;
	mov.f32 	%f2314, %f2178;
	@%p224 bra 	BB20_254;

	div.rn.f32 	%f2314, %f2393, %f1182;

BB20_254:
	mov.f32 	%f2313, %f2314;
	setp.gtu.f32	%p225, %f2313, 0f3E800000;
	@%p225 bra 	BB20_258;
	bra.uni 	BB20_255;

BB20_258:
	setp.eq.f32	%p230, %f2364, 0f00000000;
	setp.ge.f32	%p231, %f2313, 0f3F400000;
	or.pred  	%p232, %p230, %p231;
	mul.f32 	%f2198, %f2364, 0f3F000000;
	selp.f32	%f2292, %f2198, %f2364, %p232;
	add.f32 	%f2199, %f1103, %f1103;
	selp.f32	%f2370, %f2199, %f2370, %p232;
	bra.uni 	BB20_259;

BB20_255:
	mov.f32 	%f2394, 0f3F000000;
	setp.geu.f32	%p226, %f2393, 0f00000000;
	@%p226 bra 	BB20_257;

	mul.f32 	%f2192, %f1183, 0fBF000000;
	mul.f32 	%f2193, %f2393, 0f3F000000;
	sub.f32 	%f2194, %f2193, %f1183;
	div.rn.f32 	%f2394, %f2192, %f2194;

BB20_257:
	setp.ge.f32	%p227, %f1173, %f1176;
	setp.lt.f32	%p228, %f2394, 0f3DCCCCCD;
	or.pred  	%p229, %p227, %p228;
	selp.f32	%f2195, 0f3DCCCCCD, %f2394, %p229;
	mul.f32 	%f2196, %f1103, 0f41200000;
	min.f32 	%f2197, %f2370, %f2196;
	mul.f32 	%f2370, %f2197, %f2195;
	div.rn.f32 	%f2292, %f2364, %f2195;

BB20_259:
	setp.ltu.f32	%p233, %f2313, 0f38D1B717;
	@%p233 bra 	BB20_269;
	bra.uni 	BB20_260;

BB20_269:
	setp.gt.u32	%p241, %r408, %r173;
	mov.f32 	%f2395, 0f40800000;
	@%p241 bra 	BB20_282;

	mov.u32 	%r501, 0;
	@%p80 bra 	BB20_272;

BB20_271:
	mul.wide.s32 	%rd440, %r501, 4;
	add.s64 	%rd441, %rd7, %rd440;
	ld.local.u32 	%r383, [%rd441];
	mul.wide.s32 	%rd442, %r383, 4;
	add.s64 	%rd443, %rd10, %rd442;
	ld.local.f32 	%f2226, [%rd443];
	add.s64 	%rd444, %rd18, %rd442;
	st.local.f32 	[%rd444], %f2226;
	add.s32 	%r501, %r501, 1;
	setp.lt.s32	%p243, %r501, %r15;
	@%p243 bra 	BB20_271;

BB20_272:
	mov.u64 	%rd500, 0;

BB20_273:
	add.s64 	%rd446, %rd186, %rd500;
	ld.u8 	%rs30, [%rd446];
	add.s64 	%rd447, %rd36, %rd500;
	st.u8 	[%rd447], %rs30;
	add.s64 	%rd500, %rd500, 1;
	setp.lt.u64	%p244, %rd500, %rd59;
	@%p244 bra 	BB20_273;

	mov.u64 	%rd501, 0;

BB20_275:
	add.s64 	%rd449, %rd21, %rd501;
	ld.u8 	%rs31, [%rd449];
	add.s64 	%rd450, %rd186, %rd501;
	st.u8 	[%rd450], %rs31;
	add.s64 	%rd501, %rd501, 1;
	setp.lt.u64	%p245, %rd501, %rd59;
	@%p245 bra 	BB20_275;

	mov.u64 	%rd502, 0;

BB20_277:
	add.s64 	%rd452, %rd36, %rd502;
	ld.u8 	%rs32, [%rd452];
	add.s64 	%rd453, %rd21, %rd502;
	st.u8 	[%rd453], %rs32;
	add.s64 	%rd502, %rd502, 1;
	setp.lt.u64	%p246, %rd502, %rd59;
	@%p246 bra 	BB20_277;

	st.local.f32 	[%rd15], %f101;
	st.local.f32 	[%rd15+4], %f102;
	st.local.f32 	[%rd15+8], %f103;
	st.local.f32 	[%rd15+12], %f104;
	st.local.f32 	[%rd15+16], %f105;
	st.local.f32 	[%rd15+20], %f106;
	st.local.f32 	[%rd15+24], %f583;
	st.local.f32 	[%rd15+28], %f583;
	st.local.f32 	[%rd15+32], %f583;
	st.local.f32 	[%rd15+36], %f583;
	st.local.f32 	[%rd15+40], %f583;
	st.local.f32 	[%rd15+44], %f583;
	st.local.f32 	[%rd15+48], %f583;
	st.local.f32 	[%rd15+52], %f583;
	st.local.f32 	[%rd15+56], %f583;
	st.local.f32 	[%rd15+60], %f583;
	st.local.f32 	[%rd15+64], %f583;
	st.local.f32 	[%rd15+68], %f583;
	st.local.f32 	[%rd15+72], %f583;
	st.local.f32 	[%rd15+76], %f583;
	st.local.f32 	[%rd15+80], %f583;
	st.local.f32 	[%rd15+84], %f583;
	st.local.f32 	[%rd15+88], %f583;
	st.local.f32 	[%rd15+92], %f583;
	st.local.f32 	[%rd15+96], %f583;
	st.local.f32 	[%rd15+100], %f583;
	st.local.f32 	[%rd15+104], %f583;
	st.local.f32 	[%rd15+108], %f583;
	st.local.f32 	[%rd15+112], %f583;
	st.local.f32 	[%rd15+116], %f583;
	st.local.f32 	[%rd15+120], %f583;
	st.local.f32 	[%rd15+124], %f583;
	st.local.f32 	[%rd15+128], %f583;
	st.local.f32 	[%rd15+132], %f583;
	st.local.f32 	[%rd15+136], %f583;
	st.local.f32 	[%rd15+140], %f583;
	st.local.f32 	[%rd15+144], %f583;
	st.local.f32 	[%rd15+148], %f583;
	st.local.f32 	[%rd15+152], %f583;
	st.local.f32 	[%rd15+156], %f583;
	st.local.f32 	[%rd15+160], %f583;
	st.local.f32 	[%rd15+164], %f583;
	st.local.f32 	[%rd15+168], %f583;
	st.local.f32 	[%rd15+172], %f583;
	st.local.f32 	[%rd15+176], %f583;
	st.local.f32 	[%rd15+180], %f583;
	st.local.f32 	[%rd15+184], %f583;
	st.local.f32 	[%rd15+188], %f583;
	st.local.f32 	[%rd15+192], %f583;
	st.local.f32 	[%rd15+196], %f583;
	st.local.f32 	[%rd15+200], %f583;
	st.local.f32 	[%rd15+204], %f583;
	st.local.f32 	[%rd15+208], %f583;
	st.local.f32 	[%rd15+212], %f583;
	st.local.f32 	[%rd15+216], %f583;
	st.local.f32 	[%rd15+220], %f583;
	st.local.f32 	[%rd15+224], %f583;
	st.local.f32 	[%rd15+228], %f583;
	st.local.f32 	[%rd15+232], %f583;
	st.local.f32 	[%rd15+236], %f583;
	st.local.f32 	[%rd15+240], %f583;
	st.local.f32 	[%rd15+244], %f583;
	st.local.f32 	[%rd15+248], %f583;
	st.local.f32 	[%rd15+252], %f583;
	st.local.f32 	[%rd15+256], %f583;
	st.local.f32 	[%rd15+260], %f583;
	st.local.f32 	[%rd15+264], %f583;
	st.local.f32 	[%rd15+268], %f583;
	st.local.f32 	[%rd15+272], %f583;
	st.local.f32 	[%rd15+276], %f583;
	st.local.f32 	[%rd15+280], %f583;
	st.local.f32 	[%rd15+284], %f583;
	st.local.f32 	[%rd15+288], %f583;
	st.local.f32 	[%rd15+292], %f583;
	st.local.f32 	[%rd15+296], %f583;
	st.local.f32 	[%rd15+300], %f583;
	st.local.f32 	[%rd15+304], %f583;
	st.local.f32 	[%rd15+308], %f583;
	st.local.f32 	[%rd15+312], %f583;
	st.local.f32 	[%rd15+316], %f583;
	st.local.f32 	[%rd15+320], %f583;
	st.local.f32 	[%rd15+324], %f583;
	st.local.f32 	[%rd15+328], %f583;
	st.local.f32 	[%rd15+332], %f583;
	st.local.f32 	[%rd15+336], %f583;
	st.local.f32 	[%rd15+340], %f583;
	st.local.f32 	[%rd15+344], %f583;
	st.local.f32 	[%rd15+348], %f583;
	st.local.f32 	[%rd15+352], %f583;
	st.local.f32 	[%rd15+356], %f583;
	st.local.f32 	[%rd15+360], %f583;
	st.local.f32 	[%rd15+364], %f583;
	st.local.f32 	[%rd15+368], %f583;
	st.local.f32 	[%rd15+372], %f583;
	st.local.f32 	[%rd15+376], %f583;
	st.local.f32 	[%rd15+380], %f583;
	st.local.f32 	[%rd15+384], %f583;
	st.local.f32 	[%rd15+388], %f583;
	st.local.f32 	[%rd15+392], %f583;
	st.local.f32 	[%rd15+396], %f583;
	st.local.f32 	[%rd15+400], %f583;
	st.local.f32 	[%rd15+404], %f583;
	st.local.f32 	[%rd15+408], %f583;
	st.local.f32 	[%rd15+412], %f583;
	st.local.f32 	[%rd15+416], %f583;
	st.local.f32 	[%rd15+420], %f583;
	st.local.f32 	[%rd15+424], %f583;
	st.local.f32 	[%rd15+428], %f583;
	st.local.f32 	[%rd15+432], %f583;
	st.local.f32 	[%rd15+436], %f583;
	st.local.f32 	[%rd15+440], %f583;
	st.local.f32 	[%rd15+444], %f583;
	st.local.f32 	[%rd15+448], %f583;
	st.local.f32 	[%rd15+452], %f583;
	st.local.f32 	[%rd15+456], %f583;
	st.local.f32 	[%rd15+460], %f583;
	st.local.f32 	[%rd15+464], %f583;
	st.local.f32 	[%rd15+468], %f583;
	st.local.f32 	[%rd15+472], %f583;
	st.local.f32 	[%rd15+476], %f583;
	st.local.f32 	[%rd15+480], %f583;
	st.local.f32 	[%rd15+484], %f583;
	st.local.f32 	[%rd15+488], %f583;
	st.local.f32 	[%rd15+492], %f583;
	st.local.f32 	[%rd15+496], %f583;
	st.local.f32 	[%rd15+500], %f583;
	st.local.f32 	[%rd15+504], %f583;
	st.local.f32 	[%rd15+508], %f583;
	st.local.f32 	[%rd15+512], %f583;
	st.local.f32 	[%rd15+516], %f583;
	st.local.f32 	[%rd15+520], %f583;
	st.local.f32 	[%rd15+524], %f583;
	st.local.f32 	[%rd15+528], %f583;
	st.local.f32 	[%rd15+532], %f583;
	st.local.f32 	[%rd15+536], %f583;
	st.local.f32 	[%rd15+540], %f583;
	st.local.f32 	[%rd15+544], %f583;
	st.local.f32 	[%rd15+548], %f583;
	st.local.f32 	[%rd15+552], %f583;
	st.local.f32 	[%rd15+556], %f583;
	st.local.f32 	[%rd15+560], %f583;
	st.local.f32 	[%rd15+564], %f583;
	st.local.f32 	[%rd15+568], %f583;
	st.local.f32 	[%rd15+572], %f583;
	st.local.f32 	[%rd15+576], %f583;
	st.local.f32 	[%rd15+580], %f583;
	st.local.f32 	[%rd15+584], %f583;
	st.local.f32 	[%rd15+588], %f583;
	st.local.f32 	[%rd15+592], %f583;
	st.local.f32 	[%rd15+596], %f583;
	st.local.f32 	[%rd15+600], %f583;
	st.local.f32 	[%rd15+604], %f583;
	st.local.f32 	[%rd15+608], %f583;
	st.local.f32 	[%rd15+612], %f583;
	st.local.f32 	[%rd15+616], %f583;
	st.local.f32 	[%rd15+620], %f583;
	st.local.f32 	[%rd15+624], %f583;
	st.local.f32 	[%rd15+628], %f583;
	st.local.f32 	[%rd15+632], %f583;
	st.local.f32 	[%rd15+636], %f583;
	st.local.f32 	[%rd15+640], %f583;
	st.local.f32 	[%rd15+644], %f583;
	st.local.f32 	[%rd15+648], %f583;
	st.local.f32 	[%rd15+652], %f583;
	st.local.f32 	[%rd15+656], %f583;
	st.local.f32 	[%rd15+660], %f583;
	st.local.f32 	[%rd15+664], %f583;
	st.local.f32 	[%rd15+668], %f583;
	st.local.f32 	[%rd15+672], %f583;
	st.local.f32 	[%rd15+676], %f583;
	st.local.f32 	[%rd15+680], %f583;
	st.local.f32 	[%rd15+684], %f583;
	st.local.f32 	[%rd15+688], %f583;
	st.local.f32 	[%rd15+692], %f583;
	st.local.f32 	[%rd15+696], %f583;
	st.local.f32 	[%rd15+700], %f583;
	st.local.f32 	[%rd15+704], %f583;
	st.local.f32 	[%rd15+708], %f583;
	st.local.f32 	[%rd15+712], %f583;
	st.local.f32 	[%rd15+716], %f583;
	st.local.f32 	[%rd15+720], %f583;
	st.local.f32 	[%rd15+724], %f583;
	st.local.f32 	[%rd15+728], %f583;
	st.local.f32 	[%rd15+732], %f583;
	st.local.f32 	[%rd15+736], %f583;
	st.local.f32 	[%rd15+740], %f583;
	st.local.f32 	[%rd15+744], %f583;
	st.local.f32 	[%rd15+748], %f583;
	st.local.f32 	[%rd15+752], %f583;
	st.local.f32 	[%rd15+756], %f583;
	st.local.f32 	[%rd15+760], %f583;
	st.local.f32 	[%rd15+764], %f583;
	st.local.f32 	[%rd15+768], %f583;
	st.local.f32 	[%rd15+772], %f583;
	st.local.f32 	[%rd15+776], %f583;
	st.local.f32 	[%rd15+780], %f583;
	st.local.f32 	[%rd15+784], %f583;
	st.local.f32 	[%rd15+788], %f583;
	st.local.f32 	[%rd15+792], %f583;
	st.local.f32 	[%rd15+796], %f583;
	st.local.f32 	[%rd15+800], %f583;
	st.local.f32 	[%rd15+804], %f583;
	st.local.f32 	[%rd15+808], %f583;
	st.local.f32 	[%rd15+812], %f583;
	st.local.f32 	[%rd15+816], %f583;
	st.local.f32 	[%rd15+820], %f583;
	st.local.f32 	[%rd15+824], %f583;
	st.local.f32 	[%rd15+828], %f583;
	st.local.f32 	[%rd15+832], %f583;
	st.local.f32 	[%rd15+836], %f583;
	st.local.f32 	[%rd15+840], %f583;
	st.local.f32 	[%rd15+844], %f583;
	st.local.f32 	[%rd15+848], %f583;
	st.local.f32 	[%rd15+852], %f583;
	st.local.f32 	[%rd15+856], %f583;
	st.local.f32 	[%rd15+860], %f583;
	st.local.f32 	[%rd15+864], %f583;
	st.local.f32 	[%rd15+868], %f583;
	st.local.f32 	[%rd15+872], %f583;
	st.local.f32 	[%rd15+876], %f583;
	st.local.f32 	[%rd15+880], %f583;
	st.local.f32 	[%rd15+884], %f583;
	st.local.f32 	[%rd15+888], %f583;
	st.local.f32 	[%rd15+892], %f583;
	st.local.f32 	[%rd15+896], %f583;
	st.local.f32 	[%rd15+900], %f583;
	st.local.f32 	[%rd15+904], %f583;
	st.local.f32 	[%rd15+908], %f583;
	st.local.f32 	[%rd15+912], %f583;
	st.local.f32 	[%rd15+916], %f583;
	st.local.f32 	[%rd15+920], %f583;
	st.local.f32 	[%rd15+924], %f583;
	st.local.f32 	[%rd15+928], %f583;
	st.local.f32 	[%rd15+932], %f583;
	st.local.f32 	[%rd15+936], %f583;
	st.local.f32 	[%rd15+940], %f583;
	st.local.f32 	[%rd15+944], %f583;
	st.local.f32 	[%rd15+948], %f583;
	st.local.f32 	[%rd15+952], %f583;
	st.local.f32 	[%rd15+956], %f583;
	st.local.f32 	[%rd15+960], %f583;
	st.local.f32 	[%rd15+964], %f583;
	st.local.f32 	[%rd15+968], %f583;
	st.local.f32 	[%rd15+972], %f583;
	st.local.f32 	[%rd15+976], %f583;
	st.local.f32 	[%rd15+980], %f583;
	st.local.f32 	[%rd15+984], %f583;
	st.local.f32 	[%rd15+988], %f583;
	st.local.f32 	[%rd15+992], %f583;
	st.local.f32 	[%rd15+996], %f583;
	st.local.f32 	[%rd15+1000], %f583;
	st.local.f32 	[%rd15+1004], %f583;
	st.local.f32 	[%rd15+1008], %f583;
	st.local.f32 	[%rd15+1012], %f583;
	st.local.f32 	[%rd15+1016], %f583;
	st.local.f32 	[%rd15+1020], %f583;
	st.local.f32 	[%rd15+1024], %f583;
	st.local.f32 	[%rd15+1028], %f583;
	st.local.f32 	[%rd15+1032], %f583;
	st.local.f32 	[%rd15+1036], %f583;
	st.local.f32 	[%rd15+1040], %f583;
	st.local.f32 	[%rd15+1044], %f583;
	st.local.f32 	[%rd15+1048], %f583;
	st.local.f32 	[%rd15+1052], %f583;
	st.local.f32 	[%rd15+1056], %f583;
	st.local.f32 	[%rd15+1060], %f583;
	st.local.f32 	[%rd15+1064], %f583;
	st.local.f32 	[%rd15+1068], %f583;
	st.local.f32 	[%rd15+1072], %f583;
	st.local.f32 	[%rd15+1076], %f583;
	st.local.f32 	[%rd15+1080], %f583;
	st.local.f32 	[%rd15+1084], %f583;
	st.local.f32 	[%rd15+1088], %f583;
	st.local.f32 	[%rd15+1092], %f583;
	st.local.f32 	[%rd15+1096], %f583;
	st.local.f32 	[%rd15+1100], %f583;
	st.local.f32 	[%rd15+1104], %f583;
	st.local.f32 	[%rd15+1108], %f583;
	st.local.f32 	[%rd15+1112], %f583;
	st.local.f32 	[%rd15+1116], %f583;
	st.local.f32 	[%rd15+1120], %f583;
	st.local.f32 	[%rd15+1124], %f583;
	st.local.f32 	[%rd15+1128], %f583;
	st.local.f32 	[%rd15+1132], %f583;
	st.local.f32 	[%rd15+1136], %f583;
	st.local.f32 	[%rd15+1140], %f583;
	st.local.f32 	[%rd15+1144], %f583;
	st.local.f32 	[%rd15+1148], %f583;
	st.local.f32 	[%rd15+1152], %f583;
	st.local.f32 	[%rd15+1156], %f583;
	st.local.f32 	[%rd15+1160], %f583;
	st.local.f32 	[%rd15+1164], %f583;
	st.local.f32 	[%rd15+1168], %f583;
	st.local.f32 	[%rd15+1172], %f583;
	st.local.f32 	[%rd15+1176], %f583;
	st.local.f32 	[%rd15+1180], %f583;
	st.local.f32 	[%rd15+1184], %f583;
	st.local.f32 	[%rd15+1188], %f583;
	st.local.f32 	[%rd15+1192], %f583;
	st.local.f32 	[%rd15+1196], %f583;
	st.local.f32 	[%rd15+1200], %f583;
	st.local.f32 	[%rd15+1204], %f583;
	st.local.f32 	[%rd15+1208], %f583;
	st.local.f32 	[%rd15+1212], %f583;
	st.local.f32 	[%rd15+1216], %f583;
	st.local.f32 	[%rd15+1220], %f583;
	st.local.f32 	[%rd15+1224], %f583;
	st.local.f32 	[%rd15+1228], %f583;
	st.local.f32 	[%rd15+1232], %f583;
	st.local.f32 	[%rd15+1236], %f583;
	st.local.f32 	[%rd15+1240], %f583;
	st.local.f32 	[%rd15+1244], %f583;
	st.local.f32 	[%rd15+1248], %f583;
	st.local.f32 	[%rd15+1252], %f583;
	st.local.f32 	[%rd15+1256], %f583;
	st.local.f32 	[%rd15+1260], %f583;
	st.local.f32 	[%rd15+1264], %f583;
	st.local.f32 	[%rd15+1268], %f583;
	st.local.f32 	[%rd15+1272], %f583;
	st.local.f32 	[%rd15+1276], %f583;
	st.local.f32 	[%rd15+1280], %f583;
	st.local.f32 	[%rd15+1284], %f583;
	st.local.f32 	[%rd15+1288], %f583;
	st.local.f32 	[%rd15+1292], %f583;
	st.local.f32 	[%rd15+1296], %f583;
	st.local.f32 	[%rd15+1300], %f583;
	st.local.f32 	[%rd15+1304], %f583;
	st.local.f32 	[%rd15+1308], %f583;
	st.local.f32 	[%rd15+1312], %f583;
	st.local.f32 	[%rd15+1316], %f583;
	st.local.f32 	[%rd15+1320], %f583;
	st.local.f32 	[%rd15+1324], %f583;
	st.local.f32 	[%rd15+1328], %f583;
	st.local.f32 	[%rd15+1332], %f583;
	st.local.f32 	[%rd15+1336], %f583;
	st.local.f32 	[%rd15+1340], %f583;
	st.local.f32 	[%rd15+1344], %f583;
	st.local.f32 	[%rd15+1348], %f583;
	st.local.f32 	[%rd15+1352], %f583;
	st.local.f32 	[%rd15+1356], %f583;
	st.local.f32 	[%rd15+1360], %f583;
	st.local.f32 	[%rd15+1364], %f583;
	st.local.f32 	[%rd15+1368], %f583;
	st.local.f32 	[%rd15+1372], %f583;
	st.local.f32 	[%rd15+1376], %f583;
	st.local.f32 	[%rd15+1380], %f583;
	st.local.f32 	[%rd15+1384], %f583;
	st.local.f32 	[%rd15+1388], %f583;
	st.local.f32 	[%rd15+1392], %f583;
	st.local.f32 	[%rd15+1396], %f583;
	st.local.f32 	[%rd15+1400], %f583;
	st.local.f32 	[%rd15+1404], %f583;
	st.local.f32 	[%rd15+1408], %f583;
	st.local.f32 	[%rd15+1412], %f583;
	st.local.f32 	[%rd15+1416], %f583;
	st.local.f32 	[%rd15+1420], %f583;
	st.local.f32 	[%rd15+1424], %f583;
	st.local.f32 	[%rd15+1428], %f583;
	st.local.f32 	[%rd15+1432], %f583;
	st.local.f32 	[%rd15+1436], %f583;
	st.local.f32 	[%rd15+1440], %f583;
	st.local.f32 	[%rd15+1444], %f583;
	st.local.f32 	[%rd15+1448], %f583;
	st.local.f32 	[%rd15+1452], %f583;
	st.local.f32 	[%rd15+1456], %f583;
	st.local.f32 	[%rd15+1460], %f583;
	st.local.f32 	[%rd15+1464], %f583;
	st.local.f32 	[%rd15+1468], %f583;
	st.local.f32 	[%rd15+1472], %f583;
	st.local.f32 	[%rd15+1476], %f583;
	st.local.f32 	[%rd15+1480], %f583;
	st.local.f32 	[%rd15+1484], %f583;
	st.local.f32 	[%rd15+1488], %f583;
	st.local.f32 	[%rd15+1492], %f583;
	st.local.f32 	[%rd15+1496], %f583;
	st.local.f32 	[%rd15+1500], %f583;
	st.local.f32 	[%rd15+1504], %f583;
	st.local.f32 	[%rd15+1508], %f583;
	st.local.f32 	[%rd15+1512], %f583;
	st.local.f32 	[%rd15+1516], %f583;
	st.local.f32 	[%rd15+1520], %f583;
	st.local.f32 	[%rd15+1524], %f583;
	st.local.f32 	[%rd15+1528], %f583;
	st.local.f32 	[%rd15+1532], %f583;
	st.local.f32 	[%rd15+1536], %f583;
	st.local.f32 	[%rd15+1540], %f583;
	st.local.f32 	[%rd15+1544], %f583;
	st.local.f32 	[%rd15+1548], %f583;
	st.local.f32 	[%rd15+1552], %f583;
	st.local.f32 	[%rd15+1556], %f583;
	st.local.f32 	[%rd15+1560], %f583;
	st.local.f32 	[%rd15+1564], %f583;
	st.local.f32 	[%rd15+1568], %f583;
	st.local.f32 	[%rd15+1572], %f583;
	st.local.f32 	[%rd15+1576], %f583;
	st.local.f32 	[%rd15+1580], %f583;
	st.local.f32 	[%rd15+1584], %f583;
	st.local.f32 	[%rd15+1588], %f583;
	st.local.f32 	[%rd15+1592], %f583;
	st.local.f32 	[%rd15+1596], %f583;
	st.local.f32 	[%rd15+1600], %f583;
	st.local.f32 	[%rd15+1604], %f583;
	st.local.f32 	[%rd15+1608], %f583;
	st.local.f32 	[%rd15+1612], %f583;
	st.local.f32 	[%rd15+1616], %f583;
	st.local.f32 	[%rd15+1620], %f583;
	st.local.f32 	[%rd15+1624], %f583;
	st.local.f32 	[%rd15+1628], %f583;
	st.local.f32 	[%rd15+1632], %f583;
	st.local.f32 	[%rd15+1636], %f583;
	st.local.f32 	[%rd15+1640], %f583;
	st.local.f32 	[%rd15+1644], %f583;
	st.local.f32 	[%rd15+1648], %f583;
	st.local.f32 	[%rd15+1652], %f583;
	st.local.f32 	[%rd15+1656], %f583;
	st.local.f32 	[%rd15+1660], %f583;
	st.local.f32 	[%rd15+1664], %f583;
	st.local.f32 	[%rd15+1668], %f583;
	st.local.f32 	[%rd15+1672], %f583;
	st.local.f32 	[%rd15+1676], %f583;
	st.local.f32 	[%rd15+1680], %f583;
	st.local.f32 	[%rd15+1684], %f583;
	st.local.f32 	[%rd15+1688], %f583;
	st.local.f32 	[%rd15+1692], %f583;
	st.local.f32 	[%rd15+1696], %f583;
	st.local.f32 	[%rd15+1700], %f583;
	st.local.f32 	[%rd15+1704], %f583;
	st.local.f32 	[%rd15+1708], %f583;
	st.local.f32 	[%rd15+1712], %f583;
	st.local.f32 	[%rd15+1716], %f583;
	st.local.f32 	[%rd15+1720], %f583;
	st.local.f32 	[%rd15+1724], %f583;
	st.local.f32 	[%rd15+1728], %f583;
	st.local.f32 	[%rd15+1732], %f583;
	st.local.f32 	[%rd15+1736], %f583;
	st.local.f32 	[%rd15+1740], %f583;
	st.local.f32 	[%rd15+1744], %f583;
	st.local.f32 	[%rd15+1748], %f583;
	st.local.f32 	[%rd15+1752], %f583;
	st.local.f32 	[%rd15+1756], %f583;
	st.local.f32 	[%rd15+1760], %f583;
	mov.u16 	%rs44, %rs2;
	mov.f32 	%f2390, %f1176;
	bra.uni 	BB20_279;

BB20_260:
	setp.gt.u32	%p234, %r408, %r173;
	ld.local.f32 	%f1194, [%rd18+4];
	ld.local.f32 	%f1195, [%rd18+16];
	ld.local.f32 	%f1196, [%rd18+20];
	@%p234 bra 	BB20_267;

	ld.local.f32 	%f2200, [%rd18];
	mul.f32 	%f2201, %f571, %f2200;
	fma.rn.f32 	%f2202, %f2201, %f2201, 0f00000000;
	mul.f32 	%f2203, %f572, %f1194;
	fma.rn.f32 	%f2204, %f2203, %f2203, %f2202;
	mul.f32 	%f2205, %f573, %f1135;
	fma.rn.f32 	%f2206, %f2205, %f2205, %f2204;
	mul.f32 	%f2207, %f574, %f1137;
	fma.rn.f32 	%f2208, %f2207, %f2207, %f2206;
	mul.f32 	%f2209, %f575, %f1195;
	fma.rn.f32 	%f2210, %f2209, %f2209, %f2208;
	mul.f32 	%f2211, %f576, %f1196;
	fma.rn.f32 	%f2212, %f2211, %f2211, %f2210;
	sqrt.rn.f32 	%f2300, %f2212;
	sub.f32 	%f2213, %f2286, %f2200;
	abs.f32 	%f2214, %f2213;
	cvt.f64.f32	%fd15, %f2214;
	setp.gt.f64	%p235, %fd15, 0d3F50624DD2F1A9FC;
	mov.u16 	%rs44, %rs4;
	mov.f32 	%f2390, %f1172;
	@%p235 bra 	BB20_279;

	sub.f32 	%f2215, %f2287, %f1194;
	abs.f32 	%f2216, %f2215;
	cvt.f64.f32	%fd16, %f2216;
	setp.gt.f64	%p236, %fd16, 0d3F50624DD2F1A9FC;
	mov.u16 	%rs33, %rs4;
	mov.u16 	%rs44, %rs33;
	mov.f32 	%f2379, %f1172;
	mov.f32 	%f2390, %f2379;
	@%p236 bra 	BB20_279;

	sub.f32 	%f2217, %f2288, %f1135;
	abs.f32 	%f2218, %f2217;
	cvt.f64.f32	%fd17, %f2218;
	setp.gt.f64	%p237, %fd17, 0d3F60624DD2F1A9FC;
	mov.u16 	%rs34, %rs4;
	mov.u16 	%rs44, %rs34;
	mov.f32 	%f2380, %f1172;
	mov.f32 	%f2390, %f2380;
	@%p237 bra 	BB20_279;

	sub.f32 	%f2219, %f2289, %f1137;
	abs.f32 	%f2220, %f2219;
	cvt.f64.f32	%fd18, %f2220;
	setp.gt.f64	%p238, %fd18, 0d3F60624DD2F1A9FC;
	mov.u16 	%rs35, %rs4;
	mov.u16 	%rs44, %rs35;
	mov.f32 	%f2381, %f1172;
	mov.f32 	%f2390, %f2381;
	@%p238 bra 	BB20_279;

	sub.f32 	%f2221, %f2290, %f1195;
	abs.f32 	%f2222, %f2221;
	cvt.f64.f32	%fd19, %f2222;
	setp.gt.f64	%p239, %fd19, 0d3F847AE147AE147B;
	mov.u16 	%rs36, %rs4;
	mov.u16 	%rs44, %rs36;
	mov.f32 	%f2382, %f1172;
	mov.f32 	%f2390, %f2382;
	@%p239 bra 	BB20_279;

	sub.f32 	%f2223, %f2291, %f1196;
	abs.f32 	%f2224, %f2223;
	cvt.f64.f32	%fd20, %f2224;
	setp.leu.f64	%p240, %fd20, 0d3F847AE147AE147B;
	mov.u16 	%rs37, %rs4;
	mov.u16 	%rs44, %rs37;
	mov.f32 	%f2390, %f1172;
	@%p240 bra 	BB20_267;

BB20_279:
	mov.f32 	%f2392, %f2390;
	mov.u16 	%rs41, %rs44;
	mov.u16 	%rs43, %rs41;
	abs.f32 	%f1200, %f2393;
	setp.le.f32	%p247, %f1200, 0f38D1B717;
	setp.le.f32	%p248, %f1182, 0f38D1B717;
	and.pred  	%p249, %p247, %p248;
	setp.le.f32	%p250, %f2313, 0f40000000;
	and.pred  	%p251, %p249, %p250;
	mul.f32 	%f2227, %f2300, 0f38D1B717;
	setp.le.f32	%p252, %f2370, %f2227;
	or.pred  	%p253, %p251, %p252;
	@%p253 bra 	BB20_267;

	setp.le.f32	%p255, %f1200, 0f347FFFFF;
	setp.le.f32	%p256, %f1182, 0f347FFFFF;
	and.pred  	%p257, %p255, %p256;
	and.pred  	%p258, %p257, %p250;
	mov.f32 	%f2395, 0f3F800000;
	@%p258 bra 	BB20_282;

	mul.f32 	%f2229, %f2300, 0f347FFFFF;
	setp.le.f32	%p259, %f2370, %f2229;
	setp.le.f32	%p260, %f2307, 0f347FFFFF;
	or.pred  	%p261, %p259, %p260;
	selp.f32	%f2395, 0f40000000, 0f40400000, %p259;
	@%p261 bra 	BB20_282;
	bra.uni 	BB20_107;

BB20_282:
	shl.b32 	%r393, %r4, 3;
	cvta.to.global.u64 	%rd457, %rd120;
	mul.wide.s32 	%rd458, %r393, 4;
	add.s64 	%rd459, %rd457, %rd458;
	mov.u32 	%r394, 0;
	st.global.u32 	[%rd459], %r394;
	st.global.u32 	[%rd459+4], %r394;
	st.global.u32 	[%rd459+8], %r394;
	st.global.u32 	[%rd459+12], %r394;
	st.global.u32 	[%rd459+16], %r394;
	st.global.f32 	[%rd459+20], %f2395;
	cvt.rn.f32.u32	%f2238, %r408;
	st.global.f32 	[%rd459+24], %f2238;
	cvt.rn.f32.s32	%f2239, %r4;
	st.global.f32 	[%rd459+28], %f2239;
	bra.uni 	BB20_268;

BB20_267:
	ld.local.f32 	%f2230, [%rd18];
	shl.b32 	%r388, %r4, 3;
	cvta.to.global.u64 	%rd454, %rd120;
	mul.wide.s32 	%rd455, %r388, 4;
	add.s64 	%rd456, %rd454, %rd455;
	ld.local.f32 	%f2231, [%rd18+4];
	ld.local.f32 	%f2232, [%rd18+8];
	ld.local.f32 	%f2233, [%rd18+12];
	ld.local.f32 	%f2234, [%rd18+16];
	ld.local.f32 	%f2235, [%rd18+20];
	st.global.f32 	[%rd456], %f2230;
	st.global.f32 	[%rd456+4], %f2231;
	st.global.f32 	[%rd456+8], %f2232;
	st.global.f32 	[%rd456+12], %f2233;
	st.global.f32 	[%rd456+16], %f2234;
	st.global.f32 	[%rd456+20], %f2235;
	cvt.rn.f32.u32	%f2236, %r408;
	st.global.f32 	[%rd456+24], %f2236;
	cvt.rn.f32.s32	%f2237, %r4;
	st.global.f32 	[%rd456+28], %f2237;

BB20_268:
	ret;
}


