import{_ as e,c as t,o as r,a4 as o}from"./chunks/framework.CgMb17D3.js";const m=JSON.parse('{"title":"","description":"","frontmatter":{"layout":"home","hero":{"name":"Welcome to the Verilog Guide","text":"","tagline":"This course covers the following topics : "},"features":[{"title":"Introduction To Verilog","details":"Learn the Basics of Verilog HDL and implement various circuits using Verilog.","link":"/markdown-examples"},{"title":"Finite State Machines","details":"Design a Verilog-based FSM that enhances your circuits with efficient sequential control and decision-making capabilities."},{"title":"MIPS Single Cycle Processor","details":"Build an exciting MIPS single cycle processor which will allow you to run MIPS hardware commands."}]},"headers":[],"relativePath":"Verilog/index.md","filePath":"Verilog/index.md"}'),a={name:"Verilog/index.md"},n=o("",21),i=[n];function l(s,h,c,d,p,g){return r(),t("div",null,i)}const f=e(a,[["render",l]]);export{m as __pageData,f as default};
