#ifndef _FC7XXX_FTU_NU_Tztufn24_REGS_H_
#define _FC7XXX_FTU_NU_Tztufn24_REGS_H_
#ifdef __cplusplus
 extern "C" {
#endif


/* ----------------------------------------------------------------------------

   -- FTU Peripheral Access Layer

   ---------------------------------------------------------------------------- */



/*!

 * @addtogroup FTU_Peripheral_Access_Layer FTU Peripheral Access Layer

 * @{

 */



/** FTU - Size of Registers Arrays */

#define FTU_CHANNEL_CONTROLS_COUNT  8u

/** FTU - Register Layout Typedef */



typedef struct {



  __IO uint32_t SC                            ; /* Status And Control, offset: 0x0 */

  __IO uint32_t CNT                           ; /* Counter, offset: 0x4 */

  __IO uint32_t MOD                           ; /* Modulo, offset: 0x8 */

  struct
  {

	  __IO uint32_t CSCn                          ; /* Channel n control and status, offset: 0xc */

	  __IO uint32_t CVn                           ; /* Channel n value, offset: 0x10 */
  }CONTROLS[FTU_CHANNEL_CONTROLS_COUNT];


  __IO uint32_t CNTIN                         ; /* Counter Initial Value, offset: 0x4C */

  __IO uint32_t STATUS                        ; /* Capture and Compare Status, offset: 0x50 */

  __IO uint32_t MODE                          ; /* Mode Selection, offset: 0x54 */

  __IO uint32_t SYNC                          ; /* Synchronization, offset: 0x58 */

  __IO uint32_t OUTINIT                       ; /* Initial State For Channels Output, offset: 0x5C */

  __IO uint32_t OUTMASK                       ; /* Output Mask, offset: 0x60 */

  __IO uint32_t CHCTRL                        ; /* Channel control, offset: 0x64 */

  __IO uint32_t DEADTIME                      ; /* Deadtime Configuration, offset: 0x68 */

  __IO uint32_t TRIGCONF                      ; /* FTU Trigger out configuration, offset: 0x6C */

  __IO uint32_t POL                           ; /* Polarity, offset: 0x70 */

  __IO uint32_t FMS                           ; /* Fault Mode Status, offset: 0x74 */

  __IO uint32_t FILTER                        ; /* Input Capture Filter Control, offset: 0x78 */

  __IO uint32_t FLTCTRL                       ; /* Fault Control, offset: 0x7C */

  __IO uint32_t QDCTRL                        ; /* Quadrature Decoder Control And Status, offset: 0x80 */

  __IO uint32_t CONF                          ; /* Configuration, offset: 0x84 */

  __IO uint32_t FLTPOL                        ; /* FTU Fault Input Polarity, offset: 0x88 */

  __IO uint32_t SYNCONF                       ; /* Synchronization Configuration, offset: 0x8C */

  __IO uint32_t INVCTRL                       ; /* FTU Inverting Control, offset: 0x90 */

  __IO uint32_t SWOCTRL                       ; /* FTU Software Output Control, offset: 0x94 */

  __IO uint32_t PWMLOAD                       ; /* FTU PWM Load, offset: 0x98 */

       uint8_t  RESERVED_0[4];

  __IO uint32_t PAIRDEADTIME0                 ; /* Pair (n) Deadtime Configuration, offset: 0xa0 */

       uint8_t  RESERVED_1[4];

  __IO uint32_t PAIRDEADTIME1                 ; /* Pair (n) Deadtime Configuration, offset: 0xa8 */

       uint8_t  RESERVED_2[4];

  __IO uint32_t PAIRDEADTIME2                 ; /* Pair (n) Deadtime Configuration, offset: 0xb0 */

       uint8_t  RESERVED_3[4];

  __IO uint32_t PAIRDEADTIME3                 ; /* Pair (n) Deadtime Configuration, offset: 0xb8 */



} FTU_Type, *FTU_MemMapPtr;



/** Number of instances of the FTU module. */

#define FTU_INSTANCE_COUNT                       (8u)



/* FTU - Peripheral instance base addresses */

/** Peripheral FTU0 base address */

#define FTU0_BASE                                (0x4005c000u)

/** Peripheral FTU0 base pointer */

#define FTU0                                     ((FTU_Type *)FTU0_BASE)

/** Peripheral FTU1 base address */

#define FTU1_BASE                                (0x4005d000u)

/** Peripheral FTU1 base pointer */

#define FTU1                                     ((FTU_Type *)FTU1_BASE)

/** Peripheral FTU2 base address */

#define FTU2_BASE                                (0x4005e000u)

/** Peripheral FTU2 base pointer */

#define FTU2                                     ((FTU_Type *)FTU2_BASE)

/** Peripheral FTU3 base address */

#define FTU3_BASE                                (0x4005f000u)

/** Peripheral FTU3 base pointer */

#define FTU3                                     ((FTU_Type *)FTU3_BASE)

/** Peripheral FTU4 base address */

#define FTU4_BASE                                (0x4045f000u)

/** Peripheral FTU4 base pointer */

#define FTU4                                     ((FTU_Type *)FTU4_BASE)

/** Peripheral FTU5 base address */

#define FTU5_BASE                                (0x40460000u)

/** Peripheral FTU5 base pointer */

#define FTU5                                     ((FTU_Type *)FTU5_BASE)

/** Peripheral FTU6 base address */

#define FTU6_BASE                                (0x40461000u)

/** Peripheral FTU6 base pointer */

#define FTU6                                     ((FTU_Type *)FTU6_BASE)

/** Peripheral FTU7 base address */

#define FTU7_BASE                                (0x40462000u)

/** Peripheral FTU7 base pointer */

#define FTU7                                     ((FTU_Type *)FTU7_BASE)


/** Array initializer of FTU peripheral base addresses */

#define FTU_BASE_ADDRS                           {FTU0_BASE, FTU1_BASE, FTU2_BASE, FTU3_BASE, FTU4_BASE, FTU5_BASE, FTU6_BASE, FTU7_BASE}

/** Array initializer of FTU peripheral base pointers */

#define FTU_BASE_PTRS                            {FTU0, FTU1, FTU2, FTU3, FTU4, FTU5, FTU6, FTU7}

// need fill by yourself

///** Number of interrupt vector arrays for the FTU module. */

//#define FTU_IRQS_ARR_COUNT                       (1u)

///** Number of interrupt channels for the FTU module. */

//#define FTU_IRQS_CH_COUNT                        (1u)

///** Interrupt vectors for the FTU peripheral type */

//#define FTU_IRQS                                 {FTU0_IRQn, FTU1_IRQn, FTU2_IRQn, FTU3_IRQn, FTU4_IRQn, FTU5_IRQn, FTU6_IRQn, FTU7_IRQn, FTU8_IRQn, FTU9_IRQn, FTU10_IRQn, FTU11_IRQn}





/* ----------------------------------------------------------------------------

   -- FTU Register Masks

   ---------------------------------------------------------------------------- */



/*!

 * @addtogroup FTU_Register_Masks FTU Register Masks

 * @{

 */



/* SC Bit Fields */

#define FTU_SC_UPDOWN_DIS_MASK         0xC0000000u

#define FTU_SC_UPDOWN_DIS_SHIFT        30u

#define FTU_SC_UPDOWN_DIS_WIDTH        2u

#define FTU_SC_UPDOWN_DIS(x)           (((uint32_t)(((uint32_t)(x))<<FTU_SC_UPDOWN_DIS_SHIFT))&FTU_SC_UPDOWN_DIS_MASK)

#define FTU_SC_FLTPS_MASK              0xF000000u

#define FTU_SC_FLTPS_SHIFT             24u

#define FTU_SC_FLTPS_WIDTH             4u

#define FTU_SC_FLTPS(x)                (((uint32_t)(((uint32_t)(x))<<FTU_SC_FLTPS_SHIFT))&FTU_SC_FLTPS_MASK)

#define FTU_SC_CHNOUTEN_MASK           0xFF0000u

#define FTU_SC_CHNOUTEN_SHIFT          16u

#define FTU_SC_CHNOUTEN_WIDTH          8u

#define FTU_SC_CHNOUTEN(x)             (((uint32_t)(((uint32_t)(x))<<FTU_SC_CHNOUTEN_SHIFT))&FTU_SC_CHNOUTEN_MASK)

#define FTU_SC_TCKSEL_MASK             0xC000u

#define FTU_SC_TCKSEL_SHIFT            14u

#define FTU_SC_TCKSEL_WIDTH            2u

#define FTU_SC_TCKSEL(x)               (((uint32_t)(((uint32_t)(x))<<FTU_SC_TCKSEL_SHIFT))&FTU_SC_TCKSEL_MASK)

#define FTU_SC_OBECTL_MASK             0x800u

#define FTU_SC_OBECTL_SHIFT            11u

#define FTU_SC_OBECTL_WIDTH            1u

#define FTU_SC_OBECTL(x)               (((uint32_t)(((uint32_t)(x))<<FTU_SC_OBECTL_SHIFT))&FTU_SC_OBECTL_MASK)

#define FTU_SC_TOF_MASK                0x200u

#define FTU_SC_TOF_SHIFT               9u

#define FTU_SC_TOF_WIDTH               1u

#define FTU_SC_TOF(x)                  (((uint32_t)(((uint32_t)(x))<<FTU_SC_TOF_SHIFT))&FTU_SC_TOF_MASK)

#define FTU_SC_TOIE_MASK               0x100u

#define FTU_SC_TOIE_SHIFT              8u

#define FTU_SC_TOIE_WIDTH              1u

#define FTU_SC_TOIE(x)                 (((uint32_t)(((uint32_t)(x))<<FTU_SC_TOIE_SHIFT))&FTU_SC_TOIE_MASK)

#define FTU_SC_RF_MASK                 0x80u

#define FTU_SC_RF_SHIFT                7u

#define FTU_SC_RF_WIDTH                1u

#define FTU_SC_RF(x)                   (((uint32_t)(((uint32_t)(x))<<FTU_SC_RF_SHIFT))&FTU_SC_RF_MASK)

#define FTU_SC_RIE_MASK                0x40u

#define FTU_SC_RIE_SHIFT               6u

#define FTU_SC_RIE_WIDTH               1u

#define FTU_SC_RIE(x)                  (((uint32_t)(((uint32_t)(x))<<FTU_SC_RIE_SHIFT))&FTU_SC_RIE_MASK)

#define FTU_SC_CPWMS_MASK              0x20u

#define FTU_SC_CPWMS_SHIFT             5u

#define FTU_SC_CPWMS_WIDTH             1u

#define FTU_SC_CPWMS(x)                (((uint32_t)(((uint32_t)(x))<<FTU_SC_CPWMS_SHIFT))&FTU_SC_CPWMS_MASK)

#define FTU_SC_CLKS_MASK               0x18u

#define FTU_SC_CLKS_SHIFT              3u

#define FTU_SC_CLKS_WIDTH              2u

#define FTU_SC_CLKS(x)                 (((uint32_t)(((uint32_t)(x))<<FTU_SC_CLKS_SHIFT))&FTU_SC_CLKS_MASK)

#define FTU_SC_PS_MASK                 0x7u

#define FTU_SC_PS_SHIFT                0u

#define FTU_SC_PS_WIDTH                3u

#define FTU_SC_PS(x)                   (((uint32_t)(((uint32_t)(x))<<FTU_SC_PS_SHIFT))&FTU_SC_PS_MASK)

/* SC Reg Mask */

#define FTU_SC_MASK                    0x0FFFCBFFu



/* CNT Bit Fields */

#define FTU_CNT_COUNT_MASK             0xFFFFu

#define FTU_CNT_COUNT_SHIFT            0u

#define FTU_CNT_COUNT_WIDTH            16u

#define FTU_CNT_COUNT(x)               (((uint32_t)(((uint32_t)(x))<<FTU_CNT_COUNT_SHIFT))&FTU_CNT_COUNT_MASK)

/* CNT Reg Mask */

#define FTU_CNT_MASK                   0x0000FFFFu



/* MOD Bit Fields */

#define FTU_MOD_MOD_MASK               0xFFFFu

#define FTU_MOD_MOD_SHIFT              0u

#define FTU_MOD_MOD_WIDTH              16u

#define FTU_MOD_MOD(x)                 (((uint32_t)(((uint32_t)(x))<<FTU_MOD_MOD_SHIFT))&FTU_MOD_MOD_MASK)

/* MOD Reg Mask */

#define FTU_MOD_MASK                   0x00FFFFFFu



/* CSC Bit Fields */
#define FTU_CSC_ICM_ICEXP_NUM_ICM_ECNT_MASK         0xFF000000u

#define FTU_CSC_ICM_ICEXP_NUM_ICM_ECNT_SHIFT        24u

#define FTU_CSC_ICM_ICEXP_NUM_ICM_ECNT_WIDTH        8u

#define FTU_CSC_ICM_ICEXP_NUM_ICM_ECNT(x)			(((uint32_t)(((uint32_t)(x))<<FTU_CSC_ICM_ICEXP_NUM_ICM_ECNT_SHIFT))&FTU_CSC_ICM_ICEXP_NUM_ICM_ECNT_MASK)

#define FTU_CSC_ICM_SINGLE_MASK         0x40000u

#define FTU_CSC_ICM_SINGLE_SHIFT         18u

#define FTU_CSC_ICM_SINGLE_WIDTH         1u

#define FTU_CSC_ICM_SINGLE(x)			(((uint32_t)(((uint32_t)(x))<<FTU_CSC_ICM_SINGLE_SHIFT))&FTU_CSC_ICM_SINGLE_MASK)

#define FTU_CSC_ICM_START_MASK          0x20000u

#define FTU_CSC_ICM_START_SHIFT         17u

#define FTU_CSC_ICM_START_WIDTH         1u

#define FTU_CSC_ICM_START(x)			(((uint32_t)(((uint32_t)(x))<<FTU_CSC_ICM_START_SHIFT))&FTU_CSC_ICM_START_MASK)

#define FTU_CSC_ICM_CONT_MASK          0x10000u

#define FTU_CSC_ICM_CONT_SHIFT         16u

#define FTU_CSC_ICM_CONT_WIDTH         1u

#define FTU_CSC_ICM_CONT(x)			   (((uint32_t)(((uint32_t)(x))<<FTU_CSC_ICM_CONT_SHIFT))&FTU_CSC_ICM_CONT_MASK)

#define FTU_CSC_ICM_MODE_MASK          0xE000u

#define FTU_CSC_ICM_MODE_SHIFT         13u

#define FTU_CSC_ICM_MODE_WIDTH         3u

#define FTU_CSC_ICM_MODE(x)			   (((uint32_t)(((uint32_t)(x))<<FTU_CSC_ICM_MODE_SHIFT))&FTU_CSC_ICM_MODE_MASK)

#define FTU_CSC_FDLYSEL_MASK           0x1800u

#define FTU_CSC_FDLYSEL_SHIFT          11u

#define FTU_CSC_FDLYSEL_WIDTH          2u

#define FTU_CSC_FDLYSEL(x)             (((uint32_t)(((uint32_t)(x))<<FTU_CSC_FDLYSEL_SHIFT))&FTU_CSC_FDLYSEL_MASK)

#define FTU_CSC_CHOV_MASK              0x400u

#define FTU_CSC_CHOV_SHIFT             10u

#define FTU_CSC_CHOV_WIDTH             1u

#define FTU_CSC_CHOV(x)                (((uint32_t)(((uint32_t)(x))<<FTU_CSC_CHOV_SHIFT))&FTU_CSC_CHOV_MASK)

#define FTU_CSC_CHIS_MASK              0x200u

#define FTU_CSC_CHIS_SHIFT             9u

#define FTU_CSC_CHIS_WIDTH             1u

#define FTU_CSC_CHIS(x)                (((uint32_t)(((uint32_t)(x))<<FTU_CSC_CHIS_SHIFT))&FTU_CSC_CHIS_MASK)

#define FTU_CSC_TRIGMODE_MASK          0x100u

#define FTU_CSC_TRIGMODE_SHIFT         8u

#define FTU_CSC_TRIGMODE_WIDTH         1u

#define FTU_CSC_TRIGMODE(x)            (((uint32_t)(((uint32_t)(x))<<FTU_CSC_TRIGMODE_SHIFT))&FTU_CSC_TRIGMODE_MASK)

#define FTU_CSC_CHF_MASK               0x80u

#define FTU_CSC_CHF_SHIFT              7u

#define FTU_CSC_CHF_WIDTH              1u

#define FTU_CSC_CHF(x)                 (((uint32_t)(((uint32_t)(x))<<FTU_CSC_CHF_SHIFT))&FTU_CSC_CHF_MASK)

#define FTU_CSC_CHIE_MASK              0x40u

#define FTU_CSC_CHIE_SHIFT             6u

#define FTU_CSC_CHIE_WIDTH             1u

#define FTU_CSC_CHIE(x)                (((uint32_t)(((uint32_t)(x))<<FTU_CSC_CHIE_SHIFT))&FTU_CSC_CHIE_MASK)

#define FTU_CSC_MSB_MASK               0x20u

#define FTU_CSC_MSB_SHIFT              5u

#define FTU_CSC_MSB_WIDTH              1u

#define FTU_CSC_MSB(x)                 (((uint32_t)(((uint32_t)(x))<<FTU_CSC_MSB_SHIFT))&FTU_CSC_MSB_MASK)

#define FTU_CSC_MSA_MASK               0x10u

#define FTU_CSC_MSA_SHIFT              4u

#define FTU_CSC_MSA_WIDTH              1u

#define FTU_CSC_MSA(x)                 (((uint32_t)(((uint32_t)(x))<<FTU_CSC_MSA_SHIFT))&FTU_CSC_MSA_MASK)

#define FTU_CSC_ELSB_MASK              0x8u

#define FTU_CSC_ELSB_SHIFT             3u

#define FTU_CSC_ELSB_WIDTH             1u

#define FTU_CSC_ELSB(x)                (((uint32_t)(((uint32_t)(x))<<FTU_CSC_ELSB_SHIFT))&FTU_CSC_ELSB_MASK)

#define FTU_CSC_ELSA_MASK              0x4u

#define FTU_CSC_ELSA_SHIFT             2u

#define FTU_CSC_ELSA_WIDTH             1u

#define FTU_CSC_ELSA(x)                (((uint32_t)(((uint32_t)(x))<<FTU_CSC_ELSA_SHIFT))&FTU_CSC_ELSA_MASK)

#define FTU_CSC_ICRST_MASK             0x2u

#define FTU_CSC_ICRST_SHIFT            1u

#define FTU_CSC_ICRST_WIDTH            1u

#define FTU_CSC_ICRST(x)               (((uint32_t)(((uint32_t)(x))<<FTU_CSC_ICRST_SHIFT))&FTU_CSC_ICRST_MASK)

#define FTU_CSC_DMA_MASK               0x1u

#define FTU_CSC_DMA_SHIFT              0u

#define FTU_CSC_DMA_WIDTH              1u

#define FTU_CSC_DMA(x)                 (((uint32_t)(((uint32_t)(x))<<FTU_CSC_DMA_SHIFT))&FTU_CSC_DMA_MASK)

/* CSC0 Reg Mask */

#define FTU_CSC_MASK                   0x000007FFu



/* CV Bit Fields */

#define FTU_CV_VAL_MASK                0xFFFFu

#define FTU_CV_VAL_SHIFT               0u

#define FTU_CV_VAL_WIDTH               16u

#define FTU_CV_VAL(x)                  (((uint32_t)(((uint32_t)(x))<<FTU_CV_VAL_SHIFT))&FTU_CV_VAL_MASK)

/* CV0 Reg Mask */

#define FTU_CV_MASK                    0x0000FFFFu



/* CNTIN Bit Fields */

#define FTU_CNTIN_INIT_MASK            0xFFFFu

#define FTU_CNTIN_INIT_SHIFT           0u

#define FTU_CNTIN_INIT_WIDTH           16u

#define FTU_CNTIN_INIT(x)              (((uint32_t)(((uint32_t)(x))<<FTU_CNTIN_INIT_SHIFT))&FTU_CNTIN_INIT_MASK)

/* CNTIN Reg Mask */

#define FTU_CNTIN_MASK                 0x0000FFFFu



/* STATUS Bit Fields */

#define FTU_STATUS_CHNF_MASK           0xFFu

#define FTU_STATUS_CHNF_SHIFT          0u

#define FTU_STATUS_CHNF_WIDTH          8u

#define FTU_STATUS_CHNF(x)             (((uint32_t)(((uint32_t)(x))<<FTU_STATUS_CHNF_SHIFT))&FTU_STATUS_CHNF_MASK)

/* STATUS Reg Mask */

#define FTU_STATUS_MASK                0x000000FFu



/* MODE Bit Fields */

#define FTU_MODE_FAULTIE_MASK          0x80u

#define FTU_MODE_FAULTIE_SHIFT         7u

#define FTU_MODE_FAULTIE_WIDTH         1u

#define FTU_MODE_FAULTIE(x)            (((uint32_t)(((uint32_t)(x))<<FTU_MODE_FAULTIE_SHIFT))&FTU_MODE_FAULTIE_MASK)

#define FTU_MODE_FAULTM_MASK           0x60u

#define FTU_MODE_FAULTM_SHIFT          5u

#define FTU_MODE_FAULTM_WIDTH          2u

#define FTU_MODE_FAULTM(x)             (((uint32_t)(((uint32_t)(x))<<FTU_MODE_FAULTM_SHIFT))&FTU_MODE_FAULTM_MASK)

#define FTU_MODE_PWMSYNC_MASK          0x8u

#define FTU_MODE_PWMSYNC_SHIFT         3u

#define FTU_MODE_PWMSYNC_WIDTH         1u

#define FTU_MODE_PWMSYNC(x)            (((uint32_t)(((uint32_t)(x))<<FTU_MODE_PWMSYNC_SHIFT))&FTU_MODE_PWMSYNC_MASK)

#define FTU_MODE_WPDIS_MASK            0x4u

#define FTU_MODE_WPDIS_SHIFT           2u

#define FTU_MODE_WPDIS_WIDTH           1u

#define FTU_MODE_WPDIS(x)              (((uint32_t)(((uint32_t)(x))<<FTU_MODE_WPDIS_SHIFT))&FTU_MODE_WPDIS_MASK)

#define FTU_MODE_INIT_MASK             0x2u

#define FTU_MODE_INIT_SHIFT            1u

#define FTU_MODE_INIT_WIDTH            1u

#define FTU_MODE_INIT(x)               (((uint32_t)(((uint32_t)(x))<<FTU_MODE_INIT_SHIFT))&FTU_MODE_INIT_MASK)

#define FTU_MODE_FTUEN_MASK            0x1u

#define FTU_MODE_FTUEN_SHIFT           0u

#define FTU_MODE_FTUEN_WIDTH           1u

#define FTU_MODE_FTUEN(x)              (((uint32_t)(((uint32_t)(x))<<FTU_MODE_FTUEN_SHIFT))&FTU_MODE_FTUEN_MASK)

/* MODE Reg Mask */

#define FTU_MODE_MASK                  0x000000EFu



/* SYNC Bit Fields */

#define FTU_SYNC_SWSYNC_MASK           0x80u

#define FTU_SYNC_SWSYNC_SHIFT          7u

#define FTU_SYNC_SWSYNC_WIDTH          1u

#define FTU_SYNC_SWSYNC(x)             (((uint32_t)(((uint32_t)(x))<<FTU_SYNC_SWSYNC_SHIFT))&FTU_SYNC_SWSYNC_MASK)

#define FTU_SYNC_TRIG2_MASK            0x40u

#define FTU_SYNC_TRIG2_SHIFT           6u

#define FTU_SYNC_TRIG2_WIDTH           1u

#define FTU_SYNC_TRIG2(x)              (((uint32_t)(((uint32_t)(x))<<FTU_SYNC_TRIG2_SHIFT))&FTU_SYNC_TRIG2_MASK)

#define FTU_SYNC_TRIG1_MASK            0x20u

#define FTU_SYNC_TRIG1_SHIFT           5u

#define FTU_SYNC_TRIG1_WIDTH           1u

#define FTU_SYNC_TRIG1(x)              (((uint32_t)(((uint32_t)(x))<<FTU_SYNC_TRIG1_SHIFT))&FTU_SYNC_TRIG1_MASK)

#define FTU_SYNC_TRIG0_MASK            0x10u

#define FTU_SYNC_TRIG0_SHIFT           4u

#define FTU_SYNC_TRIG0_WIDTH           1u

#define FTU_SYNC_TRIG0(x)              (((uint32_t)(((uint32_t)(x))<<FTU_SYNC_TRIG0_SHIFT))&FTU_SYNC_TRIG0_MASK)

#define FTU_SYNC_SYNCHOM_MASK          0x8u

#define FTU_SYNC_SYNCHOM_SHIFT         3u

#define FTU_SYNC_SYNCHOM_WIDTH         1u

#define FTU_SYNC_SYNCHOM(x)            (((uint32_t)(((uint32_t)(x))<<FTU_SYNC_SYNCHOM_SHIFT))&FTU_SYNC_SYNCHOM_MASK)

#define FTU_SYNC_REINIT_MASK           0x4u

#define FTU_SYNC_REINIT_SHIFT          2u

#define FTU_SYNC_REINIT_WIDTH          1u

#define FTU_SYNC_REINIT(x)             (((uint32_t)(((uint32_t)(x))<<FTU_SYNC_REINIT_SHIFT))&FTU_SYNC_REINIT_MASK)

#define FTU_SYNC_CNTMAX_MASK           0x2u

#define FTU_SYNC_CNTMAX_SHIFT          1u

#define FTU_SYNC_CNTMAX_WIDTH          1u

#define FTU_SYNC_CNTMAX(x)             (((uint32_t)(((uint32_t)(x))<<FTU_SYNC_CNTMAX_SHIFT))&FTU_SYNC_CNTMAX_MASK)

#define FTU_SYNC_CNTMIN_MASK           0x1u

#define FTU_SYNC_CNTMIN_SHIFT          0u

#define FTU_SYNC_CNTMIN_WIDTH          1u

#define FTU_SYNC_CNTMIN(x)             (((uint32_t)(((uint32_t)(x))<<FTU_SYNC_CNTMIN_SHIFT))&FTU_SYNC_CNTMIN_MASK)

/* SYNC Reg Mask */

#define FTU_SYNC_MASK                  0x000000FFu



/* OUTINIT Bit Fields */

#define FTU_OUTINIT_CHNOI_MASK         0xFFu

#define FTU_OUTINIT_CHNOI_SHIFT        0u

#define FTU_OUTINIT_CHNOI_WIDTH        8u

#define FTU_OUTINIT_CHNOI(x)           (((uint32_t)(((uint32_t)(x))<<FTU_OUTINIT_CHNOI_SHIFT))&FTU_OUTINIT_CHNOI_MASK)

/* OUTINIT Reg Mask */

#define FTU_OUTINIT_MASK               0x000000FFu



/* OUTMASK Bit Fields */

#define FTU_OUTMASK_CHNOM_MASK         0xFFu

#define FTU_OUTMASK_CHNOM_SHIFT        0u

#define FTU_OUTMASK_CHNOM_WIDTH        8u

#define FTU_OUTMASK_CHNOM(x)           (((uint32_t)(((uint32_t)(x))<<FTU_OUTMASK_CHNOM_SHIFT))&FTU_OUTMASK_CHNOM_MASK)

/* OUTMASK Reg Mask */

#define FTU_OUTMASK_MASK               0x000000FFu



/* CHCTRL Bit Fields */

#define FTU_CHCTRL_FAULTEN3_MASK       0x40000000u

#define FTU_CHCTRL_FAULTEN3_SHIFT      30u

#define FTU_CHCTRL_FAULTEN3_WIDTH      1u

#define FTU_CHCTRL_FAULTEN3(x)         (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_FAULTEN3_SHIFT))&FTU_CHCTRL_FAULTEN3_MASK)

#define FTU_CHCTRL_SYNCEN3_MASK        0x20000000u

#define FTU_CHCTRL_SYNCEN3_SHIFT       29u

#define FTU_CHCTRL_SYNCEN3_WIDTH       1u

#define FTU_CHCTRL_SYNCEN3(x)          (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_SYNCEN3_SHIFT))&FTU_CHCTRL_SYNCEN3_MASK)

#define FTU_CHCTRL_DTEN3_MASK          0x10000000u

#define FTU_CHCTRL_DTEN3_SHIFT         28u

#define FTU_CHCTRL_DTEN3_WIDTH         1u

#define FTU_CHCTRL_DTEN3(x)            (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_DTEN3_SHIFT))&FTU_CHCTRL_DTEN3_MASK)

#define FTU_CHCTRL_COMP3_MASK          0x2000000u

#define FTU_CHCTRL_COMP3_SHIFT         25u

#define FTU_CHCTRL_COMP3_WIDTH         1u

#define FTU_CHCTRL_COMP3(x)            (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_COMP3_SHIFT))&FTU_CHCTRL_COMP3_MASK)

#define FTU_CHCTRL_FAULTEN2_MASK       0x400000u

#define FTU_CHCTRL_FAULTEN2_SHIFT      22u

#define FTU_CHCTRL_FAULTEN2_WIDTH      1u

#define FTU_CHCTRL_FAULTEN2(x)         (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_FAULTEN2_SHIFT))&FTU_CHCTRL_FAULTEN2_MASK)

#define FTU_CHCTRL_SYNCEN2_MASK        0x200000u

#define FTU_CHCTRL_SYNCEN2_SHIFT       21u

#define FTU_CHCTRL_SYNCEN2_WIDTH       1u

#define FTU_CHCTRL_SYNCEN2(x)          (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_SYNCEN2_SHIFT))&FTU_CHCTRL_SYNCEN2_MASK)

#define FTU_CHCTRL_DTEN2_MASK          0x100000u

#define FTU_CHCTRL_DTEN2_SHIFT         20u

#define FTU_CHCTRL_DTEN2_WIDTH         1u

#define FTU_CHCTRL_DTEN2(x)            (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_DTEN2_SHIFT))&FTU_CHCTRL_DTEN2_MASK)

#define FTU_CHCTRL_COMP2_MASK          0x20000u

#define FTU_CHCTRL_COMP2_SHIFT         17u

#define FTU_CHCTRL_COMP2_WIDTH         1u

#define FTU_CHCTRL_COMP2(x)            (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_COMP2_SHIFT))&FTU_CHCTRL_COMP2_MASK)

#define FTU_CHCTRL_FAULTEN1_MASK       0x4000u

#define FTU_CHCTRL_FAULTEN1_SHIFT      14u

#define FTU_CHCTRL_FAULTEN1_WIDTH      1u

#define FTU_CHCTRL_FAULTEN1(x)         (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_FAULTEN1_SHIFT))&FTU_CHCTRL_FAULTEN1_MASK)

#define FTU_CHCTRL_SYNCEN1_MASK        0x2000u

#define FTU_CHCTRL_SYNCEN1_SHIFT       13u

#define FTU_CHCTRL_SYNCEN1_WIDTH       1u

#define FTU_CHCTRL_SYNCEN1(x)          (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_SYNCEN1_SHIFT))&FTU_CHCTRL_SYNCEN1_MASK)

#define FTU_CHCTRL_DTEN1_MASK          0x1000u

#define FTU_CHCTRL_DTEN1_SHIFT         12u

#define FTU_CHCTRL_DTEN1_WIDTH         1u

#define FTU_CHCTRL_DTEN1(x)            (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_DTEN1_SHIFT))&FTU_CHCTRL_DTEN1_MASK)

#define FTU_CHCTRL_COMP1_MASK          0x200u

#define FTU_CHCTRL_COMP1_SHIFT         9u

#define FTU_CHCTRL_COMP1_WIDTH         1u

#define FTU_CHCTRL_COMP1(x)            (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_COMP1_SHIFT))&FTU_CHCTRL_COMP1_MASK)

#define FTU_CHCTRL_FAULTEN0_MASK       0x40u

#define FTU_CHCTRL_FAULTEN0_SHIFT      6u

#define FTU_CHCTRL_FAULTEN0_WIDTH      1u

#define FTU_CHCTRL_FAULTEN0(x)         (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_FAULTEN0_SHIFT))&FTU_CHCTRL_FAULTEN0_MASK)

#define FTU_CHCTRL_SYNCEN0_MASK        0x20u

#define FTU_CHCTRL_SYNCEN0_SHIFT       5u

#define FTU_CHCTRL_SYNCEN0_WIDTH       1u

#define FTU_CHCTRL_SYNCEN0(x)          (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_SYNCEN0_SHIFT))&FTU_CHCTRL_SYNCEN0_MASK)

#define FTU_CHCTRL_DTEN0_MASK          0x10u

#define FTU_CHCTRL_DTEN0_SHIFT         4u

#define FTU_CHCTRL_DTEN0_WIDTH         1u

#define FTU_CHCTRL_DTEN0(x)            (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_DTEN0_SHIFT))&FTU_CHCTRL_DTEN0_MASK)

#define FTU_CHCTRL_COMP0_MASK          0x2u

#define FTU_CHCTRL_COMP0_SHIFT         1u

#define FTU_CHCTRL_COMP0_WIDTH         1u

#define FTU_CHCTRL_COMP0(x)            (((uint32_t)(((uint32_t)(x))<<FTU_CHCTRL_COMP0_SHIFT))&FTU_CHCTRL_COMP0_MASK)

/* CHCTRL Reg Mask */

#define FTU_CHCTRL_MASK                0x72727272u



/* DEADTIME Bit Fields */

#define FTU_DEADTIME_DTVALEX_MASK      0xF0000u

#define FTU_DEADTIME_DTVALEX_SHIFT     16u

#define FTU_DEADTIME_DTVALEX_WIDTH     4u

#define FTU_DEADTIME_DTVALEX(x)        (((uint32_t)(((uint32_t)(x))<<FTU_DEADTIME_DTVALEX_SHIFT))&FTU_DEADTIME_DTVALEX_MASK)

#define FTU_DEADTIME_DTPS_MASK         0xC0u

#define FTU_DEADTIME_DTPS_SHIFT        6u

#define FTU_DEADTIME_DTPS_WIDTH        2u

#define FTU_DEADTIME_DTPS(x)           (((uint32_t)(((uint32_t)(x))<<FTU_DEADTIME_DTPS_SHIFT))&FTU_DEADTIME_DTPS_MASK)

#define FTU_DEADTIME_DTVAL_MASK        0x3Fu

#define FTU_DEADTIME_DTVAL_SHIFT       0u

#define FTU_DEADTIME_DTVAL_WIDTH       6u

#define FTU_DEADTIME_DTVAL(x)          (((uint32_t)(((uint32_t)(x))<<FTU_DEADTIME_DTVAL_SHIFT))&FTU_DEADTIME_DTVAL_MASK)

/* DEADTIME Reg Mask */

#define FTU_DEADTIME_MASK              0x000F00FFu



/* TRIGCONF Bit Fields */

#define FTU_TRIGCONF_CH7TRIG_MASK      0x200u

#define FTU_TRIGCONF_CH7TRIG_SHIFT     9u

#define FTU_TRIGCONF_CH7TRIG_WIDTH     1u

#define FTU_TRIGCONF_CH7TRIG(x)        (((uint32_t)(((uint32_t)(x))<<FTU_TRIGCONF_CH7TRIG_SHIFT))&FTU_TRIGCONF_CH7TRIG_MASK)

#define FTU_TRIGCONF_CH6TRIG_MASK      0x100u

#define FTU_TRIGCONF_CH6TRIG_SHIFT     8u

#define FTU_TRIGCONF_CH6TRIG_WIDTH     1u

#define FTU_TRIGCONF_CH6TRIG(x)        (((uint32_t)(((uint32_t)(x))<<FTU_TRIGCONF_CH6TRIG_SHIFT))&FTU_TRIGCONF_CH6TRIG_MASK)

#define FTU_TRIGCONF_TRIGF_MASK        0x80u

#define FTU_TRIGCONF_TRIGF_SHIFT       7u

#define FTU_TRIGCONF_TRIGF_WIDTH       1u

#define FTU_TRIGCONF_TRIGF(x)          (((uint32_t)(((uint32_t)(x))<<FTU_TRIGCONF_TRIGF_SHIFT))&FTU_TRIGCONF_TRIGF_MASK)

#define FTU_TRIGCONF_RELOADTRIGEN_MASK 0x40u

#define FTU_TRIGCONF_RELOADTRIGEN_SHIFT 6u

#define FTU_TRIGCONF_RELOADTRIGEN_WIDTH 1u

#define FTU_TRIGCONF_RELOADTRIGEN(x)   (((uint32_t)(((uint32_t)(x))<<FTU_TRIGCONF_RELOADTRIGEN_SHIFT))&FTU_TRIGCONF_RELOADTRIGEN_MASK)

#define FTU_TRIGCONF_CH1TRIG_MASK      0x20u

#define FTU_TRIGCONF_CH1TRIG_SHIFT     5u

#define FTU_TRIGCONF_CH1TRIG_WIDTH     1u

#define FTU_TRIGCONF_CH1TRIG(x)        (((uint32_t)(((uint32_t)(x))<<FTU_TRIGCONF_CH1TRIG_SHIFT))&FTU_TRIGCONF_CH1TRIG_MASK)

#define FTU_TRIGCONF_CH0TRIG_MASK      0x10u

#define FTU_TRIGCONF_CH0TRIG_SHIFT     4u

#define FTU_TRIGCONF_CH0TRIG_WIDTH     1u

#define FTU_TRIGCONF_CH0TRIG(x)        (((uint32_t)(((uint32_t)(x))<<FTU_TRIGCONF_CH0TRIG_SHIFT))&FTU_TRIGCONF_CH0TRIG_MASK)

#define FTU_TRIGCONF_CH5TRIG_MASK      0x8u

#define FTU_TRIGCONF_CH5TRIG_SHIFT     3u

#define FTU_TRIGCONF_CH5TRIG_WIDTH     1u

#define FTU_TRIGCONF_CH5TRIG(x)        (((uint32_t)(((uint32_t)(x))<<FTU_TRIGCONF_CH5TRIG_SHIFT))&FTU_TRIGCONF_CH5TRIG_MASK)

#define FTU_TRIGCONF_CH4TRIG_MASK      0x4u

#define FTU_TRIGCONF_CH4TRIG_SHIFT     2u

#define FTU_TRIGCONF_CH4TRIG_WIDTH     1u

#define FTU_TRIGCONF_CH4TRIG(x)        (((uint32_t)(((uint32_t)(x))<<FTU_TRIGCONF_CH4TRIG_SHIFT))&FTU_TRIGCONF_CH4TRIG_MASK)

#define FTU_TRIGCONF_CH3TRIG_MASK      0x2u

#define FTU_TRIGCONF_CH3TRIG_SHIFT     1u

#define FTU_TRIGCONF_CH3TRIG_WIDTH     1u

#define FTU_TRIGCONF_CH3TRIG(x)        (((uint32_t)(((uint32_t)(x))<<FTU_TRIGCONF_CH3TRIG_SHIFT))&FTU_TRIGCONF_CH3TRIG_MASK)

#define FTU_TRIGCONF_CH2TRIG_MASK      0x1u

#define FTU_TRIGCONF_CH2TRIG_SHIFT     0u

#define FTU_TRIGCONF_CH2TRIG_WIDTH     1u

#define FTU_TRIGCONF_CH2TRIG(x)        (((uint32_t)(((uint32_t)(x))<<FTU_TRIGCONF_CH2TRIG_SHIFT))&FTU_TRIGCONF_CH2TRIG_MASK)

/* TRIGCONF Reg Mask */

#define FTU_TRIGCONF_MASK              0x000003FFu



/* POL Bit Fields */

#define FTU_POL_POLN_MASK              0xFFu

#define FTU_POL_POLN_SHIFT             0u

#define FTU_POL_POLN_WIDTH             8u

#define FTU_POL_POLN(x)                (((uint32_t)(((uint32_t)(x))<<FTU_POL_POLN_SHIFT))&FTU_POL_POLN_MASK)

/* POL Reg Mask */

#define FTU_POL_MASK                   0x000000FFu



/* FMS Bit Fields */

#define FTU_FMS_FAULTF_MASK            0x80u

#define FTU_FMS_FAULTF_SHIFT           7u

#define FTU_FMS_FAULTF_WIDTH           1u

#define FTU_FMS_FAULTF(x)              (((uint32_t)(((uint32_t)(x))<<FTU_FMS_FAULTF_SHIFT))&FTU_FMS_FAULTF_MASK)

#define FTU_FMS_WPEN_MASK              0x40u

#define FTU_FMS_WPEN_SHIFT             6u

#define FTU_FMS_WPEN_WIDTH             1u

#define FTU_FMS_WPEN(x)                (((uint32_t)(((uint32_t)(x))<<FTU_FMS_WPEN_SHIFT))&FTU_FMS_WPEN_MASK)

#define FTU_FMS_FAULTIN_MASK           0x20u

#define FTU_FMS_FAULTIN_SHIFT          5u

#define FTU_FMS_FAULTIN_WIDTH          1u

#define FTU_FMS_FAULTIN(x)             (((uint32_t)(((uint32_t)(x))<<FTU_FMS_FAULTIN_SHIFT))&FTU_FMS_FAULTIN_MASK)

#define FTU_FMS_FAULTF3_MASK           0x8u

#define FTU_FMS_FAULTF3_SHIFT          3u

#define FTU_FMS_FAULTF3_WIDTH          1u

#define FTU_FMS_FAULTF3(x)             (((uint32_t)(((uint32_t)(x))<<FTU_FMS_FAULTF3_SHIFT))&FTU_FMS_FAULTF3_MASK)

#define FTU_FMS_FAULTF2_MASK           0x4u

#define FTU_FMS_FAULTF2_SHIFT          2u

#define FTU_FMS_FAULTF2_WIDTH          1u

#define FTU_FMS_FAULTF2(x)             (((uint32_t)(((uint32_t)(x))<<FTU_FMS_FAULTF2_SHIFT))&FTU_FMS_FAULTF2_MASK)

#define FTU_FMS_FAULTF1_MASK           0x2u

#define FTU_FMS_FAULTF1_SHIFT          1u

#define FTU_FMS_FAULTF1_WIDTH          1u

#define FTU_FMS_FAULTF1(x)             (((uint32_t)(((uint32_t)(x))<<FTU_FMS_FAULTF1_SHIFT))&FTU_FMS_FAULTF1_MASK)

#define FTU_FMS_FAULTF0_MASK           0x1u

#define FTU_FMS_FAULTF0_SHIFT          0u

#define FTU_FMS_FAULTF0_WIDTH          1u

#define FTU_FMS_FAULTF0(x)             (((uint32_t)(((uint32_t)(x))<<FTU_FMS_FAULTF0_SHIFT))&FTU_FMS_FAULTF0_MASK)

/* FMS Reg Mask */

#define FTU_FMS_MASK                   0x000000EFu



/* FILTER Bit Fields */

#define FTU_FILTER_CH3FVAL_MASK        0xF000u

#define FTU_FILTER_CH3FVAL_SHIFT       12u

#define FTU_FILTER_CH3FVAL_WIDTH       4u

#define FTU_FILTER_CH3FVAL(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FILTER_CH3FVAL_SHIFT))&FTU_FILTER_CH3FVAL_MASK)

#define FTU_FILTER_CH2FVAL_MASK        0xF00u

#define FTU_FILTER_CH2FVAL_SHIFT       8u

#define FTU_FILTER_CH2FVAL_WIDTH       4u

#define FTU_FILTER_CH2FVAL(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FILTER_CH2FVAL_SHIFT))&FTU_FILTER_CH2FVAL_MASK)

#define FTU_FILTER_CH1FVAL_MASK        0xF0u

#define FTU_FILTER_CH1FVAL_SHIFT       4u

#define FTU_FILTER_CH1FVAL_WIDTH       4u

#define FTU_FILTER_CH1FVAL(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FILTER_CH1FVAL_SHIFT))&FTU_FILTER_CH1FVAL_MASK)

#define FTU_FILTER_CH0FVAL_MASK        0xFu

#define FTU_FILTER_CH0FVAL_SHIFT       0u

#define FTU_FILTER_CH0FVAL_WIDTH       4u

#define FTU_FILTER_CH0FVAL(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FILTER_CH0FVAL_SHIFT))&FTU_FILTER_CH0FVAL_MASK)

/* FILTER Reg Mask */

#define FTU_FILTER_MASK                0x0000FFFFu



/* FLTCTRL Bit Fields */

#define FTU_FLTCTRL_FDLYV0_MASK        0xFF0000u

#define FTU_FLTCTRL_FDLYV0_SHIFT       16u

#define FTU_FLTCTRL_FDLYV0_WIDTH       8u

#define FTU_FLTCTRL_FDLYV0(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FDLYV0_SHIFT))&FTU_FLTCTRL_FDLYV0_MASK)

#define FTU_FLTCTRL_FSTATE_MASK        0x8000u

#define FTU_FLTCTRL_FSTATE_SHIFT       15u

#define FTU_FLTCTRL_FSTATE_WIDTH       1u

#define FTU_FLTCTRL_FSTATE(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FSTATE_SHIFT))&FTU_FLTCTRL_FSTATE_MASK)

#define FTU_FLTCTRL_FFVAL_MASK         0xF00u

#define FTU_FLTCTRL_FFVAL_SHIFT        8u

#define FTU_FLTCTRL_FFVAL_WIDTH        4u

#define FTU_FLTCTRL_FFVAL(x)           (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FFVAL_SHIFT))&FTU_FLTCTRL_FFVAL_MASK)

#define FTU_FLTCTRL_FLT3GFEN_MASK      0x80u

#define FTU_FLTCTRL_FLT3GFEN_SHIFT     7u

#define FTU_FLTCTRL_FLT3GFEN_WIDTH     1u

#define FTU_FLTCTRL_FLT3GFEN(x)        (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FLT3GFEN_SHIFT))&FTU_FLTCTRL_FLT3GFEN_MASK)

#define FTU_FLTCTRL_FLT2GFEN_MASK      0x40u

#define FTU_FLTCTRL_FLT2GFEN_SHIFT     6u

#define FTU_FLTCTRL_FLT2GFEN_WIDTH     1u

#define FTU_FLTCTRL_FLT2GFEN(x)        (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FLT2GFEN_SHIFT))&FTU_FLTCTRL_FLT2GFEN_MASK)

#define FTU_FLTCTRL_FLT1GFEN_MASK      0x20u

#define FTU_FLTCTRL_FLT1GFEN_SHIFT     5u

#define FTU_FLTCTRL_FLT1GFEN_WIDTH     1u

#define FTU_FLTCTRL_FLT1GFEN(x)        (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FLT1GFEN_SHIFT))&FTU_FLTCTRL_FLT1GFEN_MASK)

#define FTU_FLTCTRL_FLT0GFEN_MASK      0x10u

#define FTU_FLTCTRL_FLT0GFEN_SHIFT     4u

#define FTU_FLTCTRL_FLT0GFEN_WIDTH     1u

#define FTU_FLTCTRL_FLT0GFEN(x)        (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FLT0GFEN_SHIFT))&FTU_FLTCTRL_FLT0GFEN_MASK)

#define FTU_FLTCTRL_FAULT3EN_MASK      0x8u

#define FTU_FLTCTRL_FAULT3EN_SHIFT     3u

#define FTU_FLTCTRL_FAULT3EN_WIDTH     1u

#define FTU_FLTCTRL_FAULT3EN(x)        (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FAULT3EN_SHIFT))&FTU_FLTCTRL_FAULT3EN_MASK)

#define FTU_FLTCTRL_FAULT2EN_MASK      0x4u

#define FTU_FLTCTRL_FAULT2EN_SHIFT     2u

#define FTU_FLTCTRL_FAULT2EN_WIDTH     1u

#define FTU_FLTCTRL_FAULT2EN(x)        (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FAULT2EN_SHIFT))&FTU_FLTCTRL_FAULT2EN_MASK)

#define FTU_FLTCTRL_FAULT1EN_MASK      0x2u

#define FTU_FLTCTRL_FAULT1EN_SHIFT     1u

#define FTU_FLTCTRL_FAULT1EN_WIDTH     1u

#define FTU_FLTCTRL_FAULT1EN(x)        (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FAULT1EN_SHIFT))&FTU_FLTCTRL_FAULT1EN_MASK)

#define FTU_FLTCTRL_FAULT0EN_MASK      0x1u

#define FTU_FLTCTRL_FAULT0EN_SHIFT     0u

#define FTU_FLTCTRL_FAULT0EN_WIDTH     1u

#define FTU_FLTCTRL_FAULT0EN(x)        (((uint32_t)(((uint32_t)(x))<<FTU_FLTCTRL_FAULT0EN_SHIFT))&FTU_FLTCTRL_FAULT0EN_MASK)

/* FLTCTRL Reg Mask */

#define FTU_FLTCTRL_MASK               0x00008FFFu



/* QDCTRL Bit Fields */

#define FTU_QDCTRL_PHAGFEN_MASK        0x80u

#define FTU_QDCTRL_PHAGFEN_SHIFT       7u

#define FTU_QDCTRL_PHAGFEN_WIDTH       1u

#define FTU_QDCTRL_PHAGFEN(x)          (((uint32_t)(((uint32_t)(x))<<FTU_QDCTRL_PHAGFEN_SHIFT))&FTU_QDCTRL_PHAGFEN_MASK)

#define FTU_QDCTRL_PHBGFEN_MASK        0x40u

#define FTU_QDCTRL_PHBGFEN_SHIFT       6u

#define FTU_QDCTRL_PHBGFEN_WIDTH       1u

#define FTU_QDCTRL_PHBGFEN(x)          (((uint32_t)(((uint32_t)(x))<<FTU_QDCTRL_PHBGFEN_SHIFT))&FTU_QDCTRL_PHBGFEN_MASK)

#define FTU_QDCTRL_PHAPOL_MASK         0x20u

#define FTU_QDCTRL_PHAPOL_SHIFT        5u

#define FTU_QDCTRL_PHAPOL_WIDTH        1u

#define FTU_QDCTRL_PHAPOL(x)           (((uint32_t)(((uint32_t)(x))<<FTU_QDCTRL_PHAPOL_SHIFT))&FTU_QDCTRL_PHAPOL_MASK)

#define FTU_QDCTRL_PHBPOL_MASK         0x10u

#define FTU_QDCTRL_PHBPOL_SHIFT        4u

#define FTU_QDCTRL_PHBPOL_WIDTH        1u

#define FTU_QDCTRL_PHBPOL(x)           (((uint32_t)(((uint32_t)(x))<<FTU_QDCTRL_PHBPOL_SHIFT))&FTU_QDCTRL_PHBPOL_MASK)

#define FTU_QDCTRL_QUADMODE_MASK       0x8u

#define FTU_QDCTRL_QUADMODE_SHIFT      3u

#define FTU_QDCTRL_QUADMODE_WIDTH      1u

#define FTU_QDCTRL_QUADMODE(x)         (((uint32_t)(((uint32_t)(x))<<FTU_QDCTRL_QUADMODE_SHIFT))&FTU_QDCTRL_QUADMODE_MASK)

#define FTU_QDCTRL_QUADIR_MASK         0x4u

#define FTU_QDCTRL_QUADIR_SHIFT        2u

#define FTU_QDCTRL_QUADIR_WIDTH        1u

#define FTU_QDCTRL_QUADIR(x)           (((uint32_t)(((uint32_t)(x))<<FTU_QDCTRL_QUADIR_SHIFT))&FTU_QDCTRL_QUADIR_MASK)

#define FTU_QDCTRL_TOFDIR_MASK         0x2u

#define FTU_QDCTRL_TOFDIR_SHIFT        1u

#define FTU_QDCTRL_TOFDIR_WIDTH        1u

#define FTU_QDCTRL_TOFDIR(x)           (((uint32_t)(((uint32_t)(x))<<FTU_QDCTRL_TOFDIR_SHIFT))&FTU_QDCTRL_TOFDIR_MASK)

#define FTU_QDCTRL_QUADEN_MASK         0x1u

#define FTU_QDCTRL_QUADEN_SHIFT        0u

#define FTU_QDCTRL_QUADEN_WIDTH        1u

#define FTU_QDCTRL_QUADEN(x)           (((uint32_t)(((uint32_t)(x))<<FTU_QDCTRL_QUADEN_SHIFT))&FTU_QDCTRL_QUADEN_MASK)

/* QDCTRL Reg Mask */

#define FTU_QDCTRL_MASK                0x000000FFu



/* CONF Bit Fields */

#define FTU_CONF_RTRIGR_MASK           0x800u

#define FTU_CONF_RTRIGR_SHIFT          11u

#define FTU_CONF_RTRIGR_WIDTH          1u

#define FTU_CONF_RTRIGR(x)             (((uint32_t)(((uint32_t)(x))<<FTU_CONF_RTRIGR_SHIFT))&FTU_CONF_RTRIGR_MASK)

#define FTU_CONF_GTBEEN_MASK           0x200u

#define FTU_CONF_GTBEEN_SHIFT          9u

#define FTU_CONF_GTBEEN_WIDTH          1u

#define FTU_CONF_GTBEEN(x)             (((uint32_t)(((uint32_t)(x))<<FTU_CONF_GTBEEN_SHIFT))&FTU_CONF_GTBEEN_MASK)

#define FTU_CONF_DBG_MASK              0xC0u

#define FTU_CONF_DBG_SHIFT             6u

#define FTU_CONF_DBG_WIDTH             2u

#define FTU_CONF_DBG(x)                (((uint32_t)(((uint32_t)(x))<<FTU_CONF_DBG_SHIFT))&FTU_CONF_DBG_MASK)

#define FTU_CONF_LDFQ_MASK             0x1Fu

#define FTU_CONF_LDFQ_SHIFT            0u

#define FTU_CONF_LDFQ_WIDTH            5u

#define FTU_CONF_LDFQ(x)               (((uint32_t)(((uint32_t)(x))<<FTU_CONF_LDFQ_SHIFT))&FTU_CONF_LDFQ_MASK)

/* CONF Reg Mask */

#define FTU_CONF_MASK                  0x00000ADFu



/* FLTPOL Bit Fields */
#define FTU_FLTPOL_FDLYV1_MASK         0xFF0000u

#define FTU_FLTPOL_FDLYV1_SHIFT       16u

#define FTU_FLTPOL_FDLYV1_WIDTH       8u

#define FTU_FLTPOL_FDLYV1(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FLTPOL_FDLYV1_SHIFT))&FTU_FLTPOL_FDLYV1_MASK)

#define FTU_FLTPOL_FLT3POL_MASK        0x8u

#define FTU_FLTPOL_FLT3POL_SHIFT       3u

#define FTU_FLTPOL_FLT3POL_WIDTH       1u

#define FTU_FLTPOL_FLT3POL(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FLTPOL_FLT3POL_SHIFT))&FTU_FLTPOL_FLT3POL_MASK)

#define FTU_FLTPOL_FLT2POL_MASK        0x4u

#define FTU_FLTPOL_FLT2POL_SHIFT       2u

#define FTU_FLTPOL_FLT2POL_WIDTH       1u

#define FTU_FLTPOL_FLT2POL(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FLTPOL_FLT2POL_SHIFT))&FTU_FLTPOL_FLT2POL_MASK)

#define FTU_FLTPOL_FLT1POL_MASK        0x2u

#define FTU_FLTPOL_FLT1POL_SHIFT       1u

#define FTU_FLTPOL_FLT1POL_WIDTH       1u

#define FTU_FLTPOL_FLT1POL(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FLTPOL_FLT1POL_SHIFT))&FTU_FLTPOL_FLT1POL_MASK)

#define FTU_FLTPOL_FLT0POL_MASK        0x1u

#define FTU_FLTPOL_FLT0POL_SHIFT       0u

#define FTU_FLTPOL_FLT0POL_WIDTH       1u

#define FTU_FLTPOL_FLT0POL(x)          (((uint32_t)(((uint32_t)(x))<<FTU_FLTPOL_FLT0POL_SHIFT))&FTU_FLTPOL_FLT0POL_MASK)

/* FLTPOL Reg Mask */

#define FTU_FLTPOL_MASK                0x0000000Fu



/* SYNCONF Bit Fields */

#define FTU_SYNCONF_CNTINC_MASK        0x4u

#define FTU_SYNCONF_CNTINC_SHIFT       2u

#define FTU_SYNCONF_CNTINC_WIDTH       1u

#define FTU_SYNCONF_CNTINC(x)          (((uint32_t)(((uint32_t)(x))<<FTU_SYNCONF_CNTINC_SHIFT))&FTU_SYNCONF_CNTINC_MASK)

#define FTU_SYNCONF_HWTRIGMODE_MASK    0x1u

#define FTU_SYNCONF_HWTRIGMODE_SHIFT   0u

#define FTU_SYNCONF_HWTRIGMODE_WIDTH   1u

#define FTU_SYNCONF_HWTRIGMODE(x)      (((uint32_t)(((uint32_t)(x))<<FTU_SYNCONF_HWTRIGMODE_SHIFT))&FTU_SYNCONF_HWTRIGMODE_MASK)

/* SYNCONF Reg Mask */

#define FTU_SYNCONF_MASK               0x00000005u



/* INVCTRL Bit Fields */

#define FTU_INVCTRL_INV3EN_MASK        0x8u

#define FTU_INVCTRL_INV3EN_SHIFT       3u

#define FTU_INVCTRL_INV3EN_WIDTH       1u

#define FTU_INVCTRL_INV3EN(x)          (((uint32_t)(((uint32_t)(x))<<FTU_INVCTRL_INV3EN_SHIFT))&FTU_INVCTRL_INV3EN_MASK)

#define FTU_INVCTRL_INV2EN_MASK        0x4u

#define FTU_INVCTRL_INV2EN_SHIFT       2u

#define FTU_INVCTRL_INV2EN_WIDTH       1u

#define FTU_INVCTRL_INV2EN(x)          (((uint32_t)(((uint32_t)(x))<<FTU_INVCTRL_INV2EN_SHIFT))&FTU_INVCTRL_INV2EN_MASK)

#define FTU_INVCTRL_INV1EN_MASK        0x2u

#define FTU_INVCTRL_INV1EN_SHIFT       1u

#define FTU_INVCTRL_INV1EN_WIDTH       1u

#define FTU_INVCTRL_INV1EN(x)          (((uint32_t)(((uint32_t)(x))<<FTU_INVCTRL_INV1EN_SHIFT))&FTU_INVCTRL_INV1EN_MASK)

#define FTU_INVCTRL_INV0EN_MASK        0x1u

#define FTU_INVCTRL_INV0EN_SHIFT       0u

#define FTU_INVCTRL_INV0EN_WIDTH       1u

#define FTU_INVCTRL_INV0EN(x)          (((uint32_t)(((uint32_t)(x))<<FTU_INVCTRL_INV0EN_SHIFT))&FTU_INVCTRL_INV0EN_MASK)

/* INVCTRL Reg Mask */

#define FTU_INVCTRL_MASK               0x0000000Fu



/* SWOCTRL Bit Fields */

#define FTU_SWOCTRL_CHNOCV_MASK        0xFF00u

#define FTU_SWOCTRL_CHNOCV_SHIFT       8u

#define FTU_SWOCTRL_CHNOCV_WIDTH       8u

#define FTU_SWOCTRL_CHNOCV(x)          (((uint32_t)(((uint32_t)(x))<<FTU_SWOCTRL_CHNOCV_SHIFT))&FTU_SWOCTRL_CHNOCV_MASK)

#define FTU_SWOCTRL_CHNOC_MASK         0xFFu

#define FTU_SWOCTRL_CHNOC_SHIFT        0u

#define FTU_SWOCTRL_CHNOC_WIDTH        8u

#define FTU_SWOCTRL_CHNOC(x)           (((uint32_t)(((uint32_t)(x))<<FTU_SWOCTRL_CHNOC_SHIFT))&FTU_SWOCTRL_CHNOC_MASK)

/* SWOCTRL Reg Mask */

#define FTU_SWOCTRL_MASK               0x0000FFFFu



/* PWMLOAD Bit Fields */

#define FTU_PWMLOAD_LDOK_MASK          0x200u

#define FTU_PWMLOAD_LDOK_SHIFT         9u

#define FTU_PWMLOAD_LDOK_WIDTH         1u

#define FTU_PWMLOAD_LDOK(x)            (((uint32_t)(((uint32_t)(x))<<FTU_PWMLOAD_LDOK_SHIFT))&FTU_PWMLOAD_LDOK_MASK)

#define FTU_PWMLOAD_CHNSEL_MASK        0xFFu

#define FTU_PWMLOAD_CHNSEL_SHIFT       0u

#define FTU_PWMLOAD_CHNSEL_WIDTH       8u

#define FTU_PWMLOAD_CHNSEL(x)          (((uint32_t)(((uint32_t)(x))<<FTU_PWMLOAD_CHNSEL_SHIFT))&FTU_PWMLOAD_CHNSEL_MASK)

/* PWMLOAD Reg Mask */

#define FTU_PWMLOAD_MASK               0x000002FFu



/* PAIRDEADTIME Bit Fields */

#define FTU_PAIRDEADTIME_DTVALEX_MASK  0xF0000u

#define FTU_PAIRDEADTIME_DTVALEX_SHIFT 16u

#define FTU_PAIRDEADTIME_DTVALEX_WIDTH 4u

#define FTU_PAIRDEADTIME_DTVALEX(x)    (((uint32_t)(((uint32_t)(x))<<FTU_PAIRDEADTIME_DTVALEX_SHIFT))&FTU_PAIRDEADTIME_DTVALEX_MASK)

#define FTU_PAIRDEADTIME_DTPS_MASK     0xC0u

#define FTU_PAIRDEADTIME_DTPS_SHIFT    6u

#define FTU_PAIRDEADTIME_DTPS_WIDTH    2u

#define FTU_PAIRDEADTIME_DTPS(x)       (((uint32_t)(((uint32_t)(x))<<FTU_PAIRDEADTIME_DTPS_SHIFT))&FTU_PAIRDEADTIME_DTPS_MASK)

#define FTU_PAIRDEADTIME_DTVAL_MASK    0x3Fu

#define FTU_PAIRDEADTIME_DTVAL_SHIFT   0u

#define FTU_PAIRDEADTIME_DTVAL_WIDTH   6u

#define FTU_PAIRDEADTIME_DTVAL(x)      (((uint32_t)(((uint32_t)(x))<<FTU_PAIRDEADTIME_DTVAL_SHIFT))&FTU_PAIRDEADTIME_DTVAL_MASK)

/* PAIRDEADTIME0 Reg Mask */

#define FTU_PAIRDEADTIME_MASK          0x000F00FFu





/*!

 * @}

 */ /* end of group FTU_Register_Masks */



/*!

 * @}

 */ /* end of group FTU_Peripheral_Access_Layer */



#ifdef __cplusplus
}
#endif
#endif
