#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 25 22:03:21 2025
# Process ID: 21428
# Current directory: F:/vivadotest/tj_mp3/tj_mp3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23132 F:\vivadotest\tj_mp3\tj_mp3\tj_mp3.xpr
# Log file: F:/vivadotest/tj_mp3/tj_mp3/vivado.log
# Journal file: F:/vivadotest/tj_mp3/tj_mp3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 25 22:06:51 2025...
unter.v w ]
add_files F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/timeCounter.v
update_compile_order -fileset sources_1
close [ open F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/test_tb.v w ]
add_files F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/test_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -install_path D:/modelism/win32pe
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelism/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'tb_display7' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.sim/sim_1/behav'
Reading D:/modelism/tcl/vsim/pref.tcl

# 10.4c

# do {tb_display7_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 22:25:39 on Dec 25,2025
# vlog -64 -incr -work xil_defaultlib ../../../tj_mp3.srcs/sources_1/new/Divider.v ../../../tj_mp3.srcs/sources_1/new/display7.v ../../../tj_mp3.srcs/sim_1/new/display7_tb.v 
# -- Compiling module Divider
# -- Compiling module display7
# -- Compiling module tb_display7
# 
# Top level modules:
# 	tb_display7
# End time: 22:25:39 on Dec 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 22:25:39 on Dec 25,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 22:25:39 on Dec 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 939.176 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '11' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.sim/sim_1/behav'
Program launched (PID=14348)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 939.176 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/test_tb.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/test_tb.v:1]
[Thu Dec 25 22:27:43 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 25 22:28:21 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
set_property top display7 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/test_tb.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/test_tb.v:1]
[Thu Dec 25 22:33:03 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 25 22:33:26 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/display7.xdc]
Finished Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/display7.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1140.629 ; gain = 0.785
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1140.629 ; gain = 0.785
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.703 ; gain = 335.523
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 25 22:34:32 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
remove_files F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/test_tb.v
close [ open F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v w ]
add_files F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v:1]
[Thu Dec 25 22:44:51 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 25 22:45:13 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/display7.xdc]
Finished Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/display7.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1662.160 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1662.160 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 25 22:46:13 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
set_property top system_top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v:1]
[Thu Dec 25 22:47:08 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v:1]
[Thu Dec 25 22:47:46 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v:1]
[Thu Dec 25 22:49:11 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 25 22:49:37 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/system_top.xdc]
Finished Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/system_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1662.160 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1662.160 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 25 22:50:22 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7F6F2A
set_property PROGRAM.FILE {F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/system_top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/system_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v:1]
[Thu Dec 25 23:36:25 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 25 23:36:50 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/system_top.xdc]
Finished Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/system_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1755.273 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1755.273 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 25 23:37:34 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/system_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/timeCounter.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/timeCounter.v:1]
[Thu Dec 25 23:40:58 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 25 23:41:25 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/system_top.xdc]
Finished Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/system_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1780.855 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1780.855 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 25 23:42:25 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/system_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v:1]
[Thu Dec 25 23:46:56 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/timeCounter.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/timeCounter.v:1]
[Thu Dec 25 23:48:26 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v" into library work [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Top.v:1]
[Thu Dec 25 23:48:47 2025] Launched synth_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 25 23:49:20 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/system_top.xdc]
Finished Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/.Xil/Vivado-21428-LAPTOP-20AG6CL8/dcp/system_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1798.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1798.023 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 25 23:50:18 2025] Launched impl_1...
Run output will be captured here: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/system_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/impl_1/system_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B7F6F2A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 26 00:09:14 2025...
