macro_line|#ifndef __ALPHA_MCPCIA__H__
DECL|macro|__ALPHA_MCPCIA__H__
mdefine_line|#define __ALPHA_MCPCIA__H__
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;asm/compiler.h&gt;
multiline_comment|/*&n; * MCPCIA is the internal name for a core logic chipset which provides&n; * PCI access for the RAWHIDE family of systems.&n; *&n; * This file is based on:&n; *&n; * RAWHIDE System Programmer&squot;s Manual&n; * 16-May-96&n; * Rev. 1.4&n; *&n; */
multiline_comment|/*------------------------------------------------------------------------**&n;**                                                                        **&n;**  I/O procedures                                                        **&n;**                                                                        **&n;**      inport[b|w|t|l], outport[b|w|t|l] 8:16:24:32 IO xfers             **&n;**&t;inportbxt: 8 bits only                                            **&n;**      inport:    alias of inportw                                       **&n;**      outport:   alias of outportw                                      **&n;**                                                                        **&n;**      inmem[b|w|t|l], outmem[b|w|t|l] 8:16:24:32 ISA memory xfers       **&n;**&t;inmembxt: 8 bits only                                             **&n;**      inmem:    alias of inmemw                                         **&n;**      outmem:   alias of outmemw                                        **&n;**                                                                        **&n;**------------------------------------------------------------------------*/
multiline_comment|/* MCPCIA ADDRESS BIT DEFINITIONS&n; *&n; *  3 3 3 3|3 3 3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1 &n; *  9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0&n; * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+&n; * |1| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |0|0|0|&n; * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+ &n; *  |                                                                        &bslash;_/ &bslash;_/&n; *  |                                                                         |   |&n; *  +-- IO space, not cached.                                   Byte Enable --+   |&n; *                                                              Transfer Length --+&n; *&n; *&n; *&n; *   Byte      Transfer&n; *   Enable    Length    Transfer  Byte    Address&n; *   adr&lt;6:5&gt;  adr&lt;4:3&gt;  Length    Enable  Adder&n; *   ---------------------------------------------&n; *      00        00      Byte      1110   0x000&n; *      01        00      Byte      1101   0x020&n; *      10        00      Byte      1011   0x040&n; *      11        00      Byte      0111   0x060&n; *&n; *      00        01      Word      1100   0x008&n; *      01        01      Word      1001   0x028 &lt;= Not supported in this code.&n; *      10        01      Word      0011   0x048&n; *&n; *      00        10      Tribyte   1000   0x010&n; *      01        10      Tribyte   0001   0x030&n; *&n; *      10        11      Longword  0000   0x058&n; *&n; *      Note that byte enables are asserted low.&n; *&n; */
DECL|macro|MCPCIA_MEM_MASK
mdefine_line|#define MCPCIA_MEM_MASK 0x07ffffff /* SPARSE Mem region mask is 27 bits */
DECL|macro|MCPCIA_DMA_WIN_BASE_DEFAULT
mdefine_line|#define MCPCIA_DMA_WIN_BASE_DEFAULT    (2*1024*1024*1024U)
DECL|macro|MCPCIA_DMA_WIN_SIZE_DEFAULT
mdefine_line|#define MCPCIA_DMA_WIN_SIZE_DEFAULT    (2*1024*1024*1024U)
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SRM_SETUP)
DECL|macro|MCPCIA_DMA_WIN_BASE
mdefine_line|#define MCPCIA_DMA_WIN_BASE&t;&t;alpha_mv.dma_win_base
DECL|macro|MCPCIA_DMA_WIN_SIZE
mdefine_line|#define MCPCIA_DMA_WIN_SIZE&t;&t;alpha_mv.dma_win_size
macro_line|#else
DECL|macro|MCPCIA_DMA_WIN_BASE
mdefine_line|#define MCPCIA_DMA_WIN_BASE&t;&t;MCPCIA_DMA_WIN_BASE_DEFAULT
DECL|macro|MCPCIA_DMA_WIN_SIZE
mdefine_line|#define MCPCIA_DMA_WIN_SIZE&t;&t;MCPCIA_DMA_WIN_SIZE_DEFAULT
macro_line|#endif
DECL|macro|HOSE
mdefine_line|#define HOSE(h) (((unsigned long)(h)) &lt;&lt; 33)
multiline_comment|/*&n; *  General Registers&n; */
DECL|macro|MCPCIA_REV
mdefine_line|#define MCPCIA_REV(h)&t;&t;(IDENT_ADDR + 0xf9e0000000UL + HOSE(h))
DECL|macro|MCPCIA_WHOAMI
mdefine_line|#define MCPCIA_WHOAMI(h)&t;(IDENT_ADDR + 0xf9e0000040UL + HOSE(h))
DECL|macro|MCPCIA_PCI_LAT
mdefine_line|#define MCPCIA_PCI_LAT(h)&t;(IDENT_ADDR + 0xf9e0000080UL + HOSE(h))
DECL|macro|MCPCIA_CAP_CTRL
mdefine_line|#define MCPCIA_CAP_CTRL(h)&t;(IDENT_ADDR + 0xf9e0000100UL + HOSE(h))
DECL|macro|MCPCIA_HAE_MEM
mdefine_line|#define MCPCIA_HAE_MEM(h)&t;(IDENT_ADDR + 0xf9e0000400UL + HOSE(h))
DECL|macro|MCPCIA_HAE_IO
mdefine_line|#define MCPCIA_HAE_IO(h)&t;(IDENT_ADDR + 0xf9e0000440UL + HOSE(h))
macro_line|#if 0
mdefine_line|#define MCPCIA_IACK_SC(h)&t;(IDENT_ADDR + 0xf9e0000480UL + HOSE(h))
macro_line|#endif
DECL|macro|MCPCIA_HAE_DENSE
mdefine_line|#define MCPCIA_HAE_DENSE(h)&t;(IDENT_ADDR + 0xf9e00004c0UL + HOSE(h))
multiline_comment|/*&n; * Interrupt Control registers&n; */
DECL|macro|MCPCIA_INT_CTL
mdefine_line|#define MCPCIA_INT_CTL(h)&t;(IDENT_ADDR + 0xf9e0000500UL + HOSE(h))
DECL|macro|MCPCIA_INT_REQ
mdefine_line|#define MCPCIA_INT_REQ(h)&t;(IDENT_ADDR + 0xf9e0000540UL + HOSE(h))
DECL|macro|MCPCIA_INT_TARG
mdefine_line|#define MCPCIA_INT_TARG(h)&t;(IDENT_ADDR + 0xf9e0000580UL + HOSE(h))
DECL|macro|MCPCIA_INT_ADR
mdefine_line|#define MCPCIA_INT_ADR(h)&t;(IDENT_ADDR + 0xf9e00005c0UL + HOSE(h))
DECL|macro|MCPCIA_INT_ADR_EXT
mdefine_line|#define MCPCIA_INT_ADR_EXT(h)&t;(IDENT_ADDR + 0xf9e0000600UL + HOSE(h))
DECL|macro|MCPCIA_INT_MASK0
mdefine_line|#define MCPCIA_INT_MASK0(h)&t;(IDENT_ADDR + 0xf9e0000640UL + HOSE(h))
DECL|macro|MCPCIA_INT_MASK1
mdefine_line|#define MCPCIA_INT_MASK1(h)&t;(IDENT_ADDR + 0xf9e0000680UL + HOSE(h))
DECL|macro|MCPCIA_INT_ACK0
mdefine_line|#define MCPCIA_INT_ACK0(h)&t;(IDENT_ADDR + 0xf9f0003f00UL + HOSE(h))
DECL|macro|MCPCIA_INT_ACK1
mdefine_line|#define MCPCIA_INT_ACK1(h)&t;(IDENT_ADDR + 0xf9e0003f40UL + HOSE(h))
multiline_comment|/*&n; * Performance Monitor registers&n; */
DECL|macro|MCPCIA_PERF_MONITOR
mdefine_line|#define MCPCIA_PERF_MONITOR(h)&t;(IDENT_ADDR + 0xf9e0000300UL + HOSE(h))
DECL|macro|MCPCIA_PERF_CONTROL
mdefine_line|#define MCPCIA_PERF_CONTROL(h)&t;(IDENT_ADDR + 0xf9e0000340UL + HOSE(h))
multiline_comment|/*&n; * Diagnostic Registers&n; */
DECL|macro|MCPCIA_CAP_DIAG
mdefine_line|#define MCPCIA_CAP_DIAG(h)&t;(IDENT_ADDR + 0xf9e0000700UL + HOSE(h))
DECL|macro|MCPCIA_TOP_OF_MEM
mdefine_line|#define MCPCIA_TOP_OF_MEM(h)&t;(IDENT_ADDR + 0xf9e00007c0UL + HOSE(h))
multiline_comment|/*&n; * Error registers&n; */
DECL|macro|MCPCIA_MC_ERR0
mdefine_line|#define MCPCIA_MC_ERR0(h)&t;(IDENT_ADDR + 0xf9e0000800UL + HOSE(h))
DECL|macro|MCPCIA_MC_ERR1
mdefine_line|#define MCPCIA_MC_ERR1(h)&t;(IDENT_ADDR + 0xf9e0000840UL + HOSE(h))
DECL|macro|MCPCIA_CAP_ERR
mdefine_line|#define MCPCIA_CAP_ERR(h)&t;(IDENT_ADDR + 0xf9e0000880UL + HOSE(h))
DECL|macro|MCPCIA_PCI_ERR1
mdefine_line|#define MCPCIA_PCI_ERR1(h)&t;(IDENT_ADDR + 0xf9e0001040UL + HOSE(h))
multiline_comment|/*&n; * PCI Address Translation Registers.&n; */
DECL|macro|MCPCIA_SG_TBIA
mdefine_line|#define MCPCIA_SG_TBIA(h)&t;(IDENT_ADDR + 0xf9e0001300UL + HOSE(h))
DECL|macro|MCPCIA_HBASE
mdefine_line|#define MCPCIA_HBASE(h)&t;&t;(IDENT_ADDR + 0xf9e0001340UL + HOSE(h))
DECL|macro|MCPCIA_W0_BASE
mdefine_line|#define MCPCIA_W0_BASE(h)&t;(IDENT_ADDR + 0xf9e0001400UL + HOSE(h))
DECL|macro|MCPCIA_W0_MASK
mdefine_line|#define MCPCIA_W0_MASK(h)&t;(IDENT_ADDR + 0xf9e0001440UL + HOSE(h))
DECL|macro|MCPCIA_T0_BASE
mdefine_line|#define MCPCIA_T0_BASE(h)&t;(IDENT_ADDR + 0xf9e0001480UL + HOSE(h))
DECL|macro|MCPCIA_W1_BASE
mdefine_line|#define MCPCIA_W1_BASE(h)&t;(IDENT_ADDR + 0xf9e0001500UL + HOSE(h))
DECL|macro|MCPCIA_W1_MASK
mdefine_line|#define MCPCIA_W1_MASK(h)&t;(IDENT_ADDR + 0xf9e0001540UL + HOSE(h))
DECL|macro|MCPCIA_T1_BASE
mdefine_line|#define MCPCIA_T1_BASE(h)&t;(IDENT_ADDR + 0xf9e0001580UL + HOSE(h))
DECL|macro|MCPCIA_W2_BASE
mdefine_line|#define MCPCIA_W2_BASE(h)&t;(IDENT_ADDR + 0xf9e0001600UL + HOSE(h))
DECL|macro|MCPCIA_W2_MASK
mdefine_line|#define MCPCIA_W2_MASK(h)&t;(IDENT_ADDR + 0xf9e0001640UL + HOSE(h))
DECL|macro|MCPCIA_T2_BASE
mdefine_line|#define MCPCIA_T2_BASE(h)&t;(IDENT_ADDR + 0xf9e0001680UL + HOSE(h))
DECL|macro|MCPCIA_W3_BASE
mdefine_line|#define MCPCIA_W3_BASE(h)&t;(IDENT_ADDR + 0xf9e0001700UL + HOSE(h))
DECL|macro|MCPCIA_W3_MASK
mdefine_line|#define MCPCIA_W3_MASK(h)&t;(IDENT_ADDR + 0xf9e0001740UL + HOSE(h))
DECL|macro|MCPCIA_T3_BASE
mdefine_line|#define MCPCIA_T3_BASE(h)&t;(IDENT_ADDR + 0xf9e0001780UL + HOSE(h))
multiline_comment|/*&n; * Memory spaces:&n; */
DECL|macro|MCPCIA_CONF
mdefine_line|#define MCPCIA_CONF(h)&t;&t;(IDENT_ADDR + 0xf9c0000000UL + HOSE(h))
DECL|macro|MCPCIA_IO
mdefine_line|#define MCPCIA_IO(h)&t;&t;(IDENT_ADDR + 0xf980000000UL + HOSE(h))
DECL|macro|MCPCIA_SPARSE
mdefine_line|#define MCPCIA_SPARSE(h)&t;(IDENT_ADDR + 0xf800000000UL + HOSE(h))
DECL|macro|MCPCIA_DENSE
mdefine_line|#define MCPCIA_DENSE(h)&t;&t;(IDENT_ADDR + 0xf900000000UL + HOSE(h))
DECL|macro|_MCPCIA_IACK_SC
mdefine_line|#define _MCPCIA_IACK_SC(h)&t;(IDENT_ADDR + 0xf9f0003f00UL + HOSE(h))
DECL|macro|MCPCIA_HAE_ADDRESS
mdefine_line|#define MCPCIA_HAE_ADDRESS&t;MCPCIA_HAE_MEM(0)
DECL|macro|MCPCIA_IACK_SC
mdefine_line|#define MCPCIA_IACK_SC&t;&t;_MCPCIA_IACK_SC(0)
multiline_comment|/*&n; * Data structure for handling MCPCIA machine checks:&n; */
DECL|struct|el_MCPCIA_uncorrected_frame_mcheck
r_struct
id|el_MCPCIA_uncorrected_frame_mcheck
(brace
DECL|member|header
r_struct
id|el_common
id|header
suffix:semicolon
DECL|member|procdata
r_struct
id|el_common_EV5_uncorrectable_mcheck
id|procdata
suffix:semicolon
)brace
suffix:semicolon
macro_line|#ifdef __KERNEL__
macro_line|#ifndef __EXTERN_INLINE
DECL|macro|__EXTERN_INLINE
mdefine_line|#define __EXTERN_INLINE extern inline
DECL|macro|__IO_EXTERN_INLINE
mdefine_line|#define __IO_EXTERN_INLINE
macro_line|#endif
multiline_comment|/*&n; * Translate physical memory address as seen on (PCI) bus into&n; * a kernel virtual address and vv.&n; */
DECL|function|mcpcia_virt_to_bus
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_virt_to_bus
c_func
(paren
r_void
op_star
id|address
)paren
(brace
r_return
id|virt_to_phys
c_func
(paren
id|address
)paren
op_plus
id|MCPCIA_DMA_WIN_BASE
suffix:semicolon
)brace
DECL|function|mcpcia_bus_to_virt
id|__EXTERN_INLINE
r_void
op_star
id|mcpcia_bus_to_virt
c_func
(paren
r_int
r_int
id|address
)paren
(brace
r_return
id|phys_to_virt
c_func
(paren
id|address
op_minus
id|MCPCIA_DMA_WIN_BASE
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * I/O functions:&n; *&n; * MCPCIA, the RAWHIDE family PCI/memory support chipset for the EV5 (21164)&n; * and EV56 (21164a) processors, can use either a sparse address mapping&n; * scheme, or the so-called byte-word PCI address space, to get at PCI memory&n; * and I/O.&n; *&n; * Unfortunately, we can&squot;t use BWIO with EV5, so for now, we always use SPARSE.&n; */
DECL|macro|vucp
mdefine_line|#define vucp&t;volatile unsigned char *
DECL|macro|vusp
mdefine_line|#define vusp&t;volatile unsigned short *
DECL|macro|vip
mdefine_line|#define vip&t;volatile int *
DECL|macro|vuip
mdefine_line|#define vuip&t;volatile unsigned int *
DECL|macro|vulp
mdefine_line|#define vulp&t;volatile unsigned long *
macro_line|#if 0 /* BWIO */
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_bw_inb
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_return
id|__kernel_ldbu
c_func
(paren
op_star
(paren
id|vucp
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_IO
)paren
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_void
id|mcpcia_bw_outb
c_func
(paren
r_int
r_char
id|b
comma
r_int
r_int
id|addr
)paren
(brace
id|__kernel_stb
c_func
(paren
id|b
comma
op_star
(paren
id|vucp
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_IO
)paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_bw_inw
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_return
id|__kernel_ldwu
c_func
(paren
op_star
(paren
id|vusp
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_IO
)paren
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_void
id|mcpcia_bw_outw
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|addr
)paren
(brace
id|__kernel_stw
c_func
(paren
id|b
comma
op_star
(paren
id|vusp
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_IO
)paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_bw_inl
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_return
op_star
(paren
id|vuip
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_IO
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_void
id|mcpcia_bw_outl
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|addr
)paren
(brace
op_star
(paren
id|vuip
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_IO
)paren
op_assign
id|b
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#endif
DECL|function|mcpcia_inb
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_inb
c_func
(paren
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_int
id|result
op_assign
op_star
(paren
id|vip
)paren
(paren
(paren
id|addr
op_lshift
l_int|5
)paren
op_plus
id|MCPCIA_IO
c_func
(paren
id|hose
)paren
op_plus
l_int|0x00
)paren
suffix:semicolon
r_return
id|__kernel_extbl
c_func
(paren
id|result
comma
id|addr
op_amp
l_int|3
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_outb
id|__EXTERN_INLINE
r_void
id|mcpcia_outb
c_func
(paren
r_int
r_char
id|b
comma
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_int
r_int
id|w
suffix:semicolon
id|w
op_assign
id|__kernel_insbl
c_func
(paren
id|b
comma
id|addr
op_amp
l_int|3
)paren
suffix:semicolon
op_star
(paren
id|vuip
)paren
(paren
(paren
id|addr
op_lshift
l_int|5
)paren
op_plus
id|MCPCIA_IO
c_func
(paren
id|hose
)paren
op_plus
l_int|0x00
)paren
op_assign
id|w
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_inw
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_inw
c_func
(paren
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_int
id|result
op_assign
op_star
(paren
id|vip
)paren
(paren
(paren
id|addr
op_lshift
l_int|5
)paren
op_plus
id|MCPCIA_IO
c_func
(paren
id|hose
)paren
op_plus
l_int|0x08
)paren
suffix:semicolon
r_return
id|__kernel_extwl
c_func
(paren
id|result
comma
id|addr
op_amp
l_int|3
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_outw
id|__EXTERN_INLINE
r_void
id|mcpcia_outw
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_int
r_int
id|w
suffix:semicolon
id|w
op_assign
id|__kernel_inswl
c_func
(paren
id|b
comma
id|addr
op_amp
l_int|3
)paren
suffix:semicolon
op_star
(paren
id|vuip
)paren
(paren
(paren
id|addr
op_lshift
l_int|5
)paren
op_plus
id|MCPCIA_IO
c_func
(paren
id|hose
)paren
op_plus
l_int|0x08
)paren
op_assign
id|w
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_inl
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_inl
c_func
(paren
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_return
op_star
(paren
id|vuip
)paren
(paren
(paren
id|addr
op_lshift
l_int|5
)paren
op_plus
id|MCPCIA_IO
c_func
(paren
id|hose
)paren
op_plus
l_int|0x18
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_outl
id|__EXTERN_INLINE
r_void
id|mcpcia_outl
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
op_star
(paren
id|vuip
)paren
(paren
(paren
id|addr
op_lshift
l_int|5
)paren
op_plus
id|MCPCIA_IO
c_func
(paren
id|hose
)paren
op_plus
l_int|0x18
)paren
op_assign
id|b
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Memory functions.  64-bit and 32-bit accesses are done through&n; * dense memory space, everything else through sparse space.&n; * &n; * For reading and writing 8 and 16 bit quantities we need to &n; * go through one of the three sparse address mapping regions&n; * and use the HAE_MEM CSR to provide some bits of the address.&n; * The following few routines use only sparse address region 1&n; * which gives 1Gbyte of accessible space which relates exactly&n; * to the amount of PCI memory mapping *into* system address space.&n; * See p 6-17 of the specification but it looks something like this:&n; *&n; * 21164 Address:&n; * &n; *          3         2         1&n; * 9876543210987654321098765432109876543210&n; * 1ZZZZ0.PCI.QW.Address............BBLL                 &n; *&n; * ZZ = SBZ&n; * BB = Byte offset&n; * LL = Transfer length&n; *&n; * PCI Address:&n; *&n; * 3         2         1&n; * 10987654321098765432109876543210&n; * HHH....PCI.QW.Address........ 00&n; *&n; * HHH = 31:29 HAE_MEM CSR&n; * &n; */
macro_line|#if 0 /* BWIO */
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_bw_readb
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_return
id|__kernel_ldbu
c_func
(paren
op_star
(paren
id|vucp
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_MEM
)paren
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_bw_readw
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_return
id|__kernel_ldbw
c_func
(paren
op_star
(paren
id|vusp
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_MEM
)paren
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_bw_readl
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_return
op_star
(paren
id|vuip
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_MEM
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_bw_readq
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_return
op_star
(paren
id|vulp
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_MEM
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_void
id|mcpcia_bw_writeb
c_func
(paren
r_int
r_char
id|b
comma
r_int
r_int
id|addr
)paren
(brace
id|__kernel_stb
c_func
(paren
id|b
comma
op_star
(paren
id|vucp
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_MEM
)paren
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_void
id|mcpcia_bw_writew
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|addr
)paren
(brace
id|__kernel_stw
c_func
(paren
id|b
comma
op_star
(paren
id|vusp
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_MEM
)paren
)paren
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_void
id|mcpcia_bw_writel
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|addr
)paren
(brace
op_star
(paren
id|vuip
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_MEM
)paren
op_assign
id|b
suffix:semicolon
)brace
id|__EXTERN_INLINE
r_void
id|mcpcia_bw_writeq
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|addr
)paren
(brace
op_star
(paren
id|vulp
)paren
(paren
id|addr
op_plus
id|MCPCIA_BW_MEM
)paren
op_assign
id|b
suffix:semicolon
)brace
macro_line|#endif
DECL|function|mcpcia_srm_base
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_srm_base
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_int
r_int
id|mask
comma
id|base
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_if
c_cond
(paren
id|addr
op_ge
id|alpha_mv.sm_base_r1
op_logical_and
id|addr
op_le
id|alpha_mv.sm_base_r1
op_plus
id|MCPCIA_MEM_MASK
)paren
(brace
id|mask
op_assign
id|MCPCIA_MEM_MASK
suffix:semicolon
id|base
op_assign
id|MCPCIA_SPARSE
c_func
(paren
id|hose
)paren
suffix:semicolon
)brace
r_else
(brace
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;mcpcia: address 0x%lx not covered by HAE&bslash;n&quot;
comma
id|addr
)paren
suffix:semicolon
macro_line|#endif
r_return
l_int|0
suffix:semicolon
)brace
r_return
(paren
(paren
id|addr
op_amp
id|mask
)paren
op_lshift
l_int|5
)paren
op_plus
id|base
suffix:semicolon
)brace
DECL|function|mcpcia_srm_readb
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_srm_readb
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_int
r_int
id|result
comma
id|work
suffix:semicolon
r_if
c_cond
(paren
(paren
id|work
op_assign
id|mcpcia_srm_base
c_func
(paren
id|addr
)paren
)paren
op_eq
l_int|0
)paren
r_return
l_int|0xff
suffix:semicolon
id|work
op_add_assign
l_int|0x00
suffix:semicolon
multiline_comment|/* add transfer length */
id|result
op_assign
op_star
(paren
id|vip
)paren
id|work
suffix:semicolon
r_return
id|__kernel_extbl
c_func
(paren
id|result
comma
id|addr
op_amp
l_int|3
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_srm_readw
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_srm_readw
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_int
r_int
id|result
comma
id|work
suffix:semicolon
r_if
c_cond
(paren
(paren
id|work
op_assign
id|mcpcia_srm_base
c_func
(paren
id|addr
)paren
)paren
op_eq
l_int|0
)paren
r_return
l_int|0xffff
suffix:semicolon
id|work
op_add_assign
l_int|0x08
suffix:semicolon
multiline_comment|/* add transfer length */
id|result
op_assign
op_star
(paren
id|vip
)paren
id|work
suffix:semicolon
r_return
id|__kernel_extwl
c_func
(paren
id|result
comma
id|addr
op_amp
l_int|3
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_srm_writeb
id|__EXTERN_INLINE
r_void
id|mcpcia_srm_writeb
c_func
(paren
r_int
r_char
id|b
comma
r_int
r_int
id|addr
)paren
(brace
r_int
r_int
id|work
op_assign
id|mcpcia_srm_base
c_func
(paren
id|addr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|work
)paren
(brace
id|work
op_add_assign
l_int|0x00
suffix:semicolon
multiline_comment|/* add transfer length */
op_star
(paren
id|vuip
)paren
id|work
op_assign
id|b
op_star
l_int|0x01010101
suffix:semicolon
)brace
)brace
DECL|function|mcpcia_srm_writew
id|__EXTERN_INLINE
r_void
id|mcpcia_srm_writew
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|addr
)paren
(brace
r_int
r_int
id|work
op_assign
id|mcpcia_srm_base
c_func
(paren
id|addr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|work
)paren
(brace
id|work
op_add_assign
l_int|0x08
suffix:semicolon
multiline_comment|/* add transfer length */
op_star
(paren
id|vuip
)paren
id|work
op_assign
id|b
op_star
l_int|0x00010001
suffix:semicolon
)brace
)brace
DECL|function|mcpcia_readb
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_readb
c_func
(paren
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_int
r_int
id|result
comma
id|msb
comma
id|work
comma
id|temp
suffix:semicolon
id|msb
op_assign
id|addr
op_amp
op_complement
id|MCPCIA_MEM_MASK
suffix:semicolon
id|temp
op_assign
id|addr
op_amp
id|MCPCIA_MEM_MASK
suffix:semicolon
id|set_hae
c_func
(paren
id|msb
)paren
suffix:semicolon
id|work
op_assign
(paren
(paren
id|temp
op_lshift
l_int|5
)paren
op_plus
id|MCPCIA_SPARSE
c_func
(paren
id|hose
)paren
op_plus
l_int|0x00
)paren
suffix:semicolon
id|result
op_assign
op_star
(paren
id|vip
)paren
id|work
suffix:semicolon
r_return
id|__kernel_extbl
c_func
(paren
id|result
comma
id|addr
op_amp
l_int|3
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_readw
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_readw
c_func
(paren
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_int
r_int
id|result
comma
id|msb
comma
id|work
comma
id|temp
suffix:semicolon
id|msb
op_assign
id|addr
op_amp
op_complement
id|MCPCIA_MEM_MASK
suffix:semicolon
id|temp
op_assign
id|addr
op_amp
id|MCPCIA_MEM_MASK
suffix:semicolon
id|set_hae
c_func
(paren
id|msb
)paren
suffix:semicolon
id|work
op_assign
(paren
(paren
id|temp
op_lshift
l_int|5
)paren
op_plus
id|MCPCIA_SPARSE
c_func
(paren
id|hose
)paren
op_plus
l_int|0x08
)paren
suffix:semicolon
id|result
op_assign
op_star
(paren
id|vip
)paren
id|work
suffix:semicolon
r_return
id|__kernel_extwl
c_func
(paren
id|result
comma
id|addr
op_amp
l_int|3
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_writeb
id|__EXTERN_INLINE
r_void
id|mcpcia_writeb
c_func
(paren
r_int
r_char
id|b
comma
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_int
r_int
id|msb
suffix:semicolon
id|msb
op_assign
id|addr
op_amp
op_complement
id|MCPCIA_MEM_MASK
suffix:semicolon
id|addr
op_and_assign
id|MCPCIA_MEM_MASK
suffix:semicolon
id|set_hae
c_func
(paren
id|msb
)paren
suffix:semicolon
op_star
(paren
id|vuip
)paren
(paren
(paren
id|addr
op_lshift
l_int|5
)paren
op_plus
id|MCPCIA_SPARSE
c_func
(paren
id|hose
)paren
op_plus
l_int|0x00
)paren
op_assign
id|b
op_star
l_int|0x01010101
suffix:semicolon
)brace
DECL|function|mcpcia_writew
id|__EXTERN_INLINE
r_void
id|mcpcia_writew
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_int
r_int
id|msb
suffix:semicolon
id|msb
op_assign
id|addr
op_amp
op_complement
id|MCPCIA_MEM_MASK
suffix:semicolon
id|addr
op_and_assign
id|MCPCIA_MEM_MASK
suffix:semicolon
id|set_hae
c_func
(paren
id|msb
)paren
suffix:semicolon
op_star
(paren
id|vuip
)paren
(paren
(paren
id|addr
op_lshift
l_int|5
)paren
op_plus
id|MCPCIA_SPARSE
c_func
(paren
id|hose
)paren
op_plus
l_int|0x08
)paren
op_assign
id|b
op_star
l_int|0x00010001
suffix:semicolon
)brace
DECL|function|mcpcia_readl
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_readl
c_func
(paren
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_return
op_star
(paren
id|vuip
)paren
(paren
id|addr
op_plus
id|MCPCIA_DENSE
c_func
(paren
id|hose
)paren
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_readq
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_readq
c_func
(paren
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
r_return
op_star
(paren
id|vulp
)paren
(paren
id|addr
op_plus
id|MCPCIA_DENSE
c_func
(paren
id|hose
)paren
)paren
suffix:semicolon
)brace
DECL|function|mcpcia_writel
id|__EXTERN_INLINE
r_void
id|mcpcia_writel
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
op_star
(paren
id|vuip
)paren
(paren
id|addr
op_plus
id|MCPCIA_DENSE
c_func
(paren
id|hose
)paren
)paren
op_assign
id|b
suffix:semicolon
)brace
DECL|function|mcpcia_writeq
id|__EXTERN_INLINE
r_void
id|mcpcia_writeq
c_func
(paren
r_int
r_int
id|b
comma
r_int
r_int
id|in_addr
)paren
(brace
r_int
r_int
id|addr
op_assign
id|in_addr
op_amp
l_int|0xffffffffUL
suffix:semicolon
r_int
r_int
id|hose
op_assign
(paren
id|in_addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
suffix:semicolon
op_star
(paren
id|vulp
)paren
(paren
id|addr
op_plus
id|MCPCIA_DENSE
c_func
(paren
id|hose
)paren
)paren
op_assign
id|b
suffix:semicolon
)brace
multiline_comment|/* Find the DENSE memory area for a given bus address.  */
DECL|function|mcpcia_dense_mem
id|__EXTERN_INLINE
r_int
r_int
id|mcpcia_dense_mem
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_return
id|MCPCIA_DENSE
c_func
(paren
(paren
id|addr
op_rshift
l_int|32
)paren
op_amp
l_int|3
)paren
suffix:semicolon
)brace
DECL|macro|vucp
macro_line|#undef vucp
DECL|macro|vusp
macro_line|#undef vusp
DECL|macro|vip
macro_line|#undef vip
DECL|macro|vuip
macro_line|#undef vuip
DECL|macro|vulp
macro_line|#undef vulp
macro_line|#ifdef __WANT_IO_DEF
DECL|macro|virt_to_bus
mdefine_line|#define virt_to_bus&t;mcpcia_virt_to_bus
DECL|macro|bus_to_virt
mdefine_line|#define bus_to_virt&t;mcpcia_bus_to_virt
macro_line|#if 0 /* BWIO */
macro_line|# define __inb&t;&t;mcpcia_bw_inb
macro_line|# define __inw&t;&t;mcpcia_bw_inw
macro_line|# define __inl&t;&t;mcpcia_bw_inl
macro_line|# define __outb&t;&t;mcpcia_bw_outb
macro_line|# define __outw&t;&t;mcpcia_bw_outw
macro_line|# define __outl&t;&t;mcpcia_bw_outl
macro_line|# define __readb&t;mcpcia_bw_readb
macro_line|# define __readw&t;mcpcia_bw_readw
macro_line|# define __writeb&t;mcpcia_bw_writeb
macro_line|# define __writew&t;mcpcia_bw_writew
macro_line|# define __readl&t;mcpcia_bw_readl
macro_line|# define __readq&t;mcpcia_bw_readq
macro_line|# define __writel&t;mcpcia_bw_writel
macro_line|# define __writeq&t;mcpcia_bw_writeq
macro_line|#else
DECL|macro|__inb
macro_line|# define __inb&t;&t;mcpcia_inb
DECL|macro|__inw
macro_line|# define __inw&t;&t;mcpcia_inw
DECL|macro|__inl
macro_line|# define __inl&t;&t;mcpcia_inl
DECL|macro|__outb
macro_line|# define __outb&t;&t;mcpcia_outb
DECL|macro|__outw
macro_line|# define __outw&t;&t;mcpcia_outw
DECL|macro|__outl
macro_line|# define __outl&t;&t;mcpcia_outl
macro_line|# ifdef CONFIG_ALPHA_SRM_SETUP
DECL|macro|__readb
macro_line|#  define __readb&t;mcpcia_srm_readb
DECL|macro|__readw
macro_line|#  define __readw&t;mcpcia_srm_readw
DECL|macro|__writeb
macro_line|#  define __writeb&t;mcpcia_srm_writeb
DECL|macro|__writew
macro_line|#  define __writew&t;mcpcia_srm_writew
macro_line|# else
DECL|macro|__readb
macro_line|#  define __readb&t;mcpcia_readb
DECL|macro|__readw
macro_line|#  define __readw&t;mcpcia_readw
DECL|macro|__writeb
macro_line|#  define __writeb&t;mcpcia_writeb
DECL|macro|__writew
macro_line|#  define __writew&t;mcpcia_writew
macro_line|# endif
DECL|macro|__readl
macro_line|# define __readl&t;mcpcia_readl
DECL|macro|__readq
macro_line|# define __readq&t;mcpcia_readq
DECL|macro|__writel
macro_line|# define __writel&t;mcpcia_writel
DECL|macro|__writeq
macro_line|# define __writeq&t;mcpcia_writeq
macro_line|#endif /* BWIO */
DECL|macro|dense_mem
mdefine_line|#define dense_mem&t;mcpcia_dense_mem
macro_line|#if 0 /* BWIO */
macro_line|# define inb(port) __inb((port))
macro_line|# define inw(port) __inw((port))
macro_line|# define inl(port) __inl((port))
macro_line|# define outb(x, port) __outb((x),(port))
macro_line|# define outw(x, port) __outw((x),(port))
macro_line|# define outl(x, port) __outl((x),(port))
macro_line|# define readb(addr) __readb((addr))
macro_line|# define readw(addr) __readw((addr))
macro_line|# define writeb(b, addr) __writeb((b),(addr))
macro_line|# define writew(b, addr) __writew((b),(addr))
macro_line|#else
DECL|macro|inb
macro_line|# define inb(port) &bslash;&n;  (__builtin_constant_p((port))?__inb(port):_inb(port))
DECL|macro|outb
macro_line|# define outb(x, port) &bslash;&n;  (__builtin_constant_p((port))?__outb((x),(port)):_outb((x),(port)))
macro_line|#endif /* BWIO */
DECL|macro|readl
mdefine_line|#define readl(a)&t;__readl((unsigned long)(a))
DECL|macro|readq
mdefine_line|#define readq(a)&t;__readq((unsigned long)(a))
DECL|macro|writel
mdefine_line|#define writel(v,a)&t;__writel((v),(unsigned long)(a))
DECL|macro|writeq
mdefine_line|#define writeq(v,a)&t;__writeq((v),(unsigned long)(a))
macro_line|#endif /* __WANT_IO_DEF */
macro_line|#ifdef __IO_EXTERN_INLINE
DECL|macro|__EXTERN_INLINE
macro_line|#undef __EXTERN_INLINE
DECL|macro|__IO_EXTERN_INLINE
macro_line|#undef __IO_EXTERN_INLINE
macro_line|#endif
macro_line|#endif /* __KERNEL__ */
macro_line|#endif /* __ALPHA_MCPCIA__H__ */
eof
