{"vcs1":{"timestamp_begin":1683058592.043640852, "rt":0.71, "ut":0.25, "st":0.12}}
{"vcselab":{"timestamp_begin":1683058592.822800038, "rt":0.49, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1683058593.372867968, "rt":0.24, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683058591.696151389}
{"VCS_COMP_START_TIME": 1683058591.696151389}
{"VCS_COMP_END_TIME": 1683058593.690187753}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 340968}}
{"stitch_vcselab": {"peak_mem": 238968}}
