$comment
	File created using the following command:
		vcd file parte1.msim.vcd -direction
$end
$date
	Tue Oct 01 15:46:20 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module parte1_vlg_vec_tst $end
$var reg 5 ! address [4:0] $end
$var reg 1 " clock $end
$var reg 4 # dataIn [3:0] $end
$var reg 1 $ wren $end
$var wire 1 % dataOut [3] $end
$var wire 1 & dataOut [2] $end
$var wire 1 ' dataOut [1] $end
$var wire 1 ( dataOut [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 wren~input_o $end
$var wire 1 1 clock~input_o $end
$var wire 1 2 clock~inputCLKENA0_outclk $end
$var wire 1 3 dataIn[0]~input_o $end
$var wire 1 4 address[0]~input_o $end
$var wire 1 5 address[1]~input_o $end
$var wire 1 6 address[2]~input_o $end
$var wire 1 7 address[3]~input_o $end
$var wire 1 8 address[4]~input_o $end
$var wire 1 9 dataIn[1]~input_o $end
$var wire 1 : dataIn[2]~input_o $end
$var wire 1 ; dataIn[3]~input_o $end
$var wire 1 < memoria|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 = memoria|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 > memoria|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 ? memoria|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 @ memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 A memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 B memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 C memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 D memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 E memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 F memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 G memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 H memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 I memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 J memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 K memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 L memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 M memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 N memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 O memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 P memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 Q memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 R memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 S memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
0"
b110 #
1$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
10
01
02
03
14
05
06
07
08
19
1:
0;
0?
0>
0=
0<
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
$end
#5000
1"
11
12
#5001
1R
1Q
1>
1=
1&
1'
#10000
b0 !
b10 #
b0 #
0$
0"
09
0:
04
00
01
02
#15000
1"
11
12
#15001
0R
0Q
0>
0=
0&
0'
#20000
b10 !
b1 #
1$
0"
13
15
10
01
02
#25000
1"
11
12
#25001
1S
1?
1(
#30000
b0 !
b0 #
0$
0"
03
05
00
01
02
#35000
1"
11
12
#35001
0S
0?
0(
#40000
0"
01
02
#45000
1"
11
12
#50000
0"
01
02
#55000
1"
11
12
#60000
0"
01
02
#65000
1"
11
12
#70000
0"
01
02
#75000
1"
11
12
#80000
0"
01
02
#85000
1"
11
12
#90000
0"
01
02
#95000
1"
11
12
#100000
0"
01
02
#105000
1"
11
12
#110000
0"
01
02
#115000
1"
11
12
#120000
0"
01
02
#125000
1"
11
12
#130000
0"
01
02
#135000
1"
11
12
#140000
0"
01
02
#145000
1"
11
12
#150000
0"
01
02
#155000
1"
11
12
#160000
0"
01
02
#165000
1"
11
12
#170000
0"
01
02
#175000
1"
11
12
#180000
0"
01
02
#185000
1"
11
12
#190000
0"
01
02
#195000
1"
11
12
#200000
0"
01
02
#205000
1"
11
12
#210000
0"
01
02
#215000
1"
11
12
#220000
0"
01
02
#225000
1"
11
12
#230000
0"
01
02
#235000
1"
11
12
#240000
0"
01
02
#245000
1"
11
12
#250000
0"
01
02
#255000
1"
11
12
#260000
0"
01
02
#265000
1"
11
12
#270000
0"
01
02
#275000
1"
11
12
#280000
0"
01
02
#285000
1"
11
12
#290000
0"
01
02
#295000
1"
11
12
#300000
0"
01
02
#305000
1"
11
12
#310000
0"
01
02
#315000
1"
11
12
#320000
0"
01
02
#325000
1"
11
12
#330000
0"
01
02
#335000
1"
11
12
#340000
0"
01
02
#345000
1"
11
12
#350000
0"
01
02
#355000
1"
11
12
#360000
0"
01
02
#365000
1"
11
12
#370000
0"
01
02
#375000
1"
11
12
#380000
0"
01
02
#385000
1"
11
12
#390000
0"
01
02
#395000
1"
11
12
#400000
0"
01
02
#405000
1"
11
12
#410000
0"
01
02
#415000
1"
11
12
#420000
0"
01
02
#425000
1"
11
12
#430000
0"
01
02
#435000
1"
11
12
#440000
0"
01
02
#445000
1"
11
12
#450000
0"
01
02
#455000
1"
11
12
#460000
0"
01
02
#465000
1"
11
12
#470000
0"
01
02
#475000
1"
11
12
#480000
0"
01
02
#485000
1"
11
12
#490000
0"
01
02
#495000
1"
11
12
#500000
0"
01
02
#505000
1"
11
12
#510000
0"
01
02
#515000
1"
11
12
#520000
0"
01
02
#525000
1"
11
12
#530000
0"
01
02
#535000
1"
11
12
#540000
0"
01
02
#545000
1"
11
12
#550000
0"
01
02
#555000
1"
11
12
#560000
0"
01
02
#565000
1"
11
12
#570000
0"
01
02
#575000
1"
11
12
#580000
0"
01
02
#585000
1"
11
12
#590000
0"
01
02
#595000
1"
11
12
#600000
0"
01
02
#605000
1"
11
12
#610000
0"
01
02
#615000
1"
11
12
#620000
0"
01
02
#625000
1"
11
12
#630000
0"
01
02
#635000
1"
11
12
#640000
0"
01
02
#645000
1"
11
12
#650000
0"
01
02
#655000
1"
11
12
#660000
0"
01
02
#665000
1"
11
12
#670000
0"
01
02
#675000
1"
11
12
#680000
0"
01
02
#685000
1"
11
12
#690000
0"
01
02
#695000
1"
11
12
#700000
0"
01
02
#705000
1"
11
12
#710000
0"
01
02
#715000
1"
11
12
#720000
0"
01
02
#725000
1"
11
12
#730000
0"
01
02
#735000
1"
11
12
#740000
0"
01
02
#745000
1"
11
12
#750000
0"
01
02
#755000
1"
11
12
#760000
0"
01
02
#765000
1"
11
12
#770000
0"
01
02
#775000
1"
11
12
#780000
0"
01
02
#785000
1"
11
12
#790000
0"
01
02
#795000
1"
11
12
#800000
0"
01
02
#805000
1"
11
12
#810000
0"
01
02
#815000
1"
11
12
#820000
0"
01
02
#825000
1"
11
12
#830000
0"
01
02
#835000
1"
11
12
#840000
0"
01
02
#845000
1"
11
12
#850000
0"
01
02
#855000
1"
11
12
#860000
0"
01
02
#865000
1"
11
12
#870000
0"
01
02
#875000
1"
11
12
#880000
0"
01
02
#885000
1"
11
12
#890000
0"
01
02
#895000
1"
11
12
#900000
0"
01
02
#905000
1"
11
12
#910000
0"
01
02
#915000
1"
11
12
#920000
0"
01
02
#925000
1"
11
12
#930000
0"
01
02
#935000
1"
11
12
#940000
0"
01
02
#945000
1"
11
12
#950000
0"
01
02
#955000
1"
11
12
#960000
0"
01
02
#965000
1"
11
12
#970000
0"
01
02
#975000
1"
11
12
#980000
0"
01
02
#985000
1"
11
12
#990000
0"
01
02
#995000
1"
11
12
#1000000
