module cam16x5(clk,clken,pattern,wrpos,wren,writeerase_,pos);
parameter outdata_reg_b = "CLOCK0";
input        clk,clken;
input  [4:0] pattern;
input  [3:0] wrpos;
input        wren,writeerase_;
output [15:0] pos;

	altsyncram	altsyncram_component (
				.clocken0 (clken),
				.wren_a (wren),
				.clock0 (clk),
				.address_a ({pattern,wrpos}),
				.address_b (pattern),
				.data_a (writeerase_),
				.q_b (pos));
	defparam
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.width_a = 1,
		altsyncram_component.widthad_a = 9,
		altsyncram_component.numwords_a = 512,
		altsyncram_component.width_b = 16,
		altsyncram_component.widthad_b = 5,
		altsyncram_component.numwords_b = 32,
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.width_byteena_a = 1,
		altsyncram_component.outdata_reg_b = outdata_reg_b,
		altsyncram_component.indata_aclr_a = "NONE",
		altsyncram_component.wrcontrol_aclr_a = "NONE",
		altsyncram_component.address_aclr_a = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.ram_block_type = "M512",
		altsyncram_component.intended_device_family = "Stratix";

endmodule
