#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri May 14 23:40:36 2021
# Process ID: 20308
# Log file: C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/pa.fromHdl.tcl}
# create_project -name HWD_Watch -dir "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Counter_0_9_U.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_0_4.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX4BIT_4_1.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX4BIT_2_1.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DIV2_1.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DIV20M_10K.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DIV10K_1000.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DIV1000_2.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_0_9_UR.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_0_9_U5.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_0_5_R.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_0_5.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_0_2_R.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter0_9_R.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter0_3.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Comparator_4Bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCD_4_7Segment.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCD_2_4_Selector.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Watch_Driver.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Segment_Driver.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Input_Handler.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Counter_0_9_U.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Counter_0_4.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/MUX4BIT_4_1.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/MUX4BIT_2_1.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/DIV2_1.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/DIV20M_10K.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/DIV10K_1000.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/DIV1000_2.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Counter_0_9_UR.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Counter_0_9_U5.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Counter_0_5_R.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Counter_0_5.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Counter_0_2_R.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Counter0_9_R.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Counter0_3.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Comparator_4Bit.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/BCD_4_7Segment.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/BCD_2_4_Selector.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Watch_Driver.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Segment_Driver.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/Input_Handler.vhd" into library work
Parsing VHDL file "C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/main.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/main.ucf]
Finished Parsing UCF File [C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 422d5f87
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 665.598 ; gain = 202.793
update_compile_order -fileset sim_1
startgroup
set_property package_pin P47 [get_ports ALARM_pb3_p47]
endgroup
startgroup
set_property package_pin P83 [get_ports BUZZER_p83]
endgroup
startgroup
set_property package_pin P123 [get_ports CLK_pb123]
endgroup
startgroup
set_property package_pin P26 [get_ports DOT_p26]
endgroup
startgroup
set_property package_pin P48 [get_ports H_pb4_p48]
endgroup
startgroup
set_property package_pin P51 [get_ports M_pb5_p51]
endgroup
startgroup
set_property package_pin P55 [get_ports S_pb6_p55]
endgroup
startgroup
set_property package_pin P45 [get_ports SNOOZE_pb1_p45]
endgroup
startgroup
set_property package_pin P30 [get_ports {SEG_p30334344[3]}]
endgroup
startgroup
set_property package_pin P33 [get_ports {SEG_p30334344[2]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {SEG_p30334344[1]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {SEG_p30334344[0]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {DATA_a41b40c35d34f29g27[6]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {DATA_a41b40c35d34f29g27[5]}]
endgroup
startgroup
set_property package_pin P34 [get_ports {DATA_a41b40c35d34f29g27[4]}]
endgroup
startgroup
set_property package_pin P35 [get_ports {DATA_a41b40c35d34f29g27[3]}]
endgroup
startgroup
set_property package_pin P40 [get_ports {DATA_a41b40c35d34f29g27[2]}]
endgroup
startgroup
set_property package_pin P41 [get_ports {DATA_a41b40c35d34f29g27[1]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {DATA_a41b40c35d34f29g27[4]}]
endgroup
startgroup
set_property package_pin P34 [get_ports {DATA_a41b40c35d34f29g27[3]}]
endgroup
startgroup
set_property package_pin P35 [get_ports {DATA_a41b40c35d34f29g27[2]}]
endgroup
startgroup
set_property package_pin P40 [get_ports {DATA_a41b40c35d34f29g27[1]}]
endgroup
startgroup
set_property package_pin P41 [get_ports {DATA_a41b40c35d34f29g27[0]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/Haruk/Documents/General Workspace/Xilinx/HWD_Watch\planAhead_pid20308.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri May 14 23:44:09 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
