{
  "author": {
    "email": "brunosmmm@gmail.com",
    "name": "Bruno Morais"
  },
  "data": {
    "complexity_factors": [
      "multi_file",
      "scope_keywords",
      "investigation"
    ],
    "perceived_complexity": 0.7,
    "priority": "critical",
    "tags": [
      "test-infrastructure",
      "assembler",
      "ghdl",
      "simulation",
      "python3"
    ],
    "text": "Phase 6: Test infrastructure \u2014 Port assembler to Python 3, fix assembler bugs (Message dead code, SGT regex, Verbosity reference), write directed test assembly programs, create self-checking VHDL test bench with assertions, set up GHDL simulation Makefile",
    "type": "todo"
  },
  "entity_id": "ann_012010_3e7cky057234",
  "lamport_clock": 9,
  "operation_id": "op_20260206_012010_d852f084",
  "operation_type": "annotation_create",
  "parent_operation": null,
  "timestamp": "2026-02-06T01:20:10.218060+00:00"
}