Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sun Nov 19 00:52:32 2017
| Host         : wyf running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file display_top_control_sets_placed.rpt
| Design       : display_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    16 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------+------------------+----------------+
|       Clock Signal      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------+------------------+----------------+
|  button_IBUF_BUFG       |               |                  |                1 |              1 |
|  my_clkdiv_190hz/out[0] |               |                  |                1 |              4 |
|  CLK_IBUF_BUFG          |               |                  |                5 |             19 |
+-------------------------+---------------+------------------+------------------+----------------+


