Analysis & Synthesis report for jogo_da_memoria
Mon May 21 17:27:06 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |game_control|kbdex_ctrl:kbdex_ctrl_inst|cmdstate
  9. State Machine - |game_control|kbdex_ctrl:kbdex_ctrl_inst|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: kbdex_ctrl:kbdex_ctrl_inst
 17. Parameter Settings for User Entity Instance: kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl
 18. Port Connectivity Checks: "bin2dec:print3"
 19. Port Connectivity Checks: "ascii_2_num:translate"
 20. Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|code2ascii:\G1:2:translate"
 21. Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|ff_t:caps_flop"
 22. Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|ff_d:shift_flop"
 23. Port Connectivity Checks: "kbdex_ctrl:kbdex_ctrl_inst"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 21 17:27:06 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; jogo_da_memoria                             ;
; Top-level Entity Name           ; game_control                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 139                                         ;
; Total pins                      ; 55                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; game_control       ; jogo_da_memoria    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                          ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+
; game_control.vhd                 ; yes             ; User VHDL File  ; /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd ;         ;
; bin2dec.vhd                      ; yes             ; User VHDL File  ; /home/ec2016/ra188115/Documents/MC613/Projeto/bin2dec.vhd      ;         ;
; ps2_iobase.vhd                   ; yes             ; User VHDL File  ; /home/ec2016/ra188115/Documents/MC613/Projeto/ps2_iobase.vhd   ;         ;
; kbdex_ctrl.vhd                   ; yes             ; User VHDL File  ; /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd   ;         ;
; kbd_alphanum.vhd                 ; yes             ; User VHDL File  ; /home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd ;         ;
; ff_t.vhd                         ; yes             ; User VHDL File  ; /home/ec2016/ra188115/Documents/MC613/Projeto/ff_t.vhd         ;         ;
; ff_d.vhd                         ; yes             ; User VHDL File  ; /home/ec2016/ra188115/Documents/MC613/Projeto/ff_d.vhd         ;         ;
; code2ascii.vhd                   ; yes             ; User VHDL File  ; /home/ec2016/ra188115/Documents/MC613/Projeto/code2ascii.vhd   ;         ;
; ascii_2_num.vhd                  ; yes             ; User VHDL File  ; /home/ec2016/ra188115/Documents/MC613/Projeto/ascii_2_num.vhd  ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 293            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 447            ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 130            ;
;     -- 5 input functions                    ; 63             ;
;     -- 4 input functions                    ; 85             ;
;     -- <=3 input functions                  ; 166            ;
;                                             ;                ;
; Dedicated logic registers                   ; 139            ;
;                                             ;                ;
; I/O pins                                    ; 55             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 115            ;
; Total fan-out                               ; 2415           ;
; Average fan-out                             ; 3.46           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+-------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name  ; Library Name ;
+-------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+--------------+--------------+
; |game_control                       ; 447 (29)            ; 139 (0)                   ; 0                 ; 0          ; 55   ; 0            ; |game_control                                                           ; game_control ; work         ;
;    |ascii_2_num:translate|          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|ascii_2_num:translate                                     ; ascii_2_num  ; work         ;
;    |bin2dec:print0|                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|bin2dec:print0                                            ; bin2dec      ; work         ;
;    |bin2dec:print1|                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|bin2dec:print1                                            ; bin2dec      ; work         ;
;    |bin2dec:print2|                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|bin2dec:print2                                            ; bin2dec      ; work         ;
;    |kbd_alphanum:kbd_alphanum_inst| ; 201 (51)            ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbd_alphanum:kbd_alphanum_inst                            ; kbd_alphanum ; work         ;
;       |code2ascii:\G1:0:translate|  ; 119 (119)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbd_alphanum:kbd_alphanum_inst|code2ascii:\G1:0:translate ; code2ascii   ; work         ;
;       |code2ascii:\G1:1:translate|  ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbd_alphanum:kbd_alphanum_inst|code2ascii:\G1:1:translate ; code2ascii   ; work         ;
;       |ff_d:shift_flop|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbd_alphanum:kbd_alphanum_inst|ff_d:shift_flop            ; ff_d         ; work         ;
;       |ff_t:caps_flop|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbd_alphanum:kbd_alphanum_inst|ff_t:caps_flop             ; ff_t         ; work         ;
;    |kbdex_ctrl:kbdex_ctrl_inst|     ; 190 (71)            ; 137 (59)                  ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbdex_ctrl:kbdex_ctrl_inst                                ; kbdex_ctrl   ; work         ;
;       |ps2_iobase:ps2_ctrl|         ; 119 (119)           ; 78 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl            ; ps2_iobase   ; work         ;
+-------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_control|kbdex_ctrl:kbdex_ctrl_inst|cmdstate                                                                                    ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+
; Name               ; cmdstate.CLEAR ; cmdstate.WAITACK1 ; cmdstate.SENDVAL ; cmdstate.SETLIGHTS ; cmdstate.WAITACK ; cmdstate.SEND ; cmdstate.SETCMD ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+
; cmdstate.SETCMD    ; 0              ; 0                 ; 0                ; 0                  ; 0                ; 0             ; 0               ;
; cmdstate.SEND      ; 0              ; 0                 ; 0                ; 0                  ; 0                ; 1             ; 1               ;
; cmdstate.WAITACK   ; 0              ; 0                 ; 0                ; 0                  ; 1                ; 0             ; 1               ;
; cmdstate.SETLIGHTS ; 0              ; 0                 ; 0                ; 1                  ; 0                ; 0             ; 1               ;
; cmdstate.SENDVAL   ; 0              ; 0                 ; 1                ; 0                  ; 0                ; 0             ; 1               ;
; cmdstate.WAITACK1  ; 0              ; 1                 ; 0                ; 0                  ; 0                ; 0             ; 1               ;
; cmdstate.CLEAR     ; 1              ; 0                 ; 0                ; 0                  ; 0                ; 0             ; 1               ;
+--------------------+----------------+-------------------+------------------+--------------------+------------------+---------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_control|kbdex_ctrl:kbdex_ctrl_inst|state                                                               ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+
; Name          ; state.CLRDP ; state.EXT1 ; state.EXT0 ; state.RELEASE ; state.CODE ; state.DECODE ; state.FETCH ; state.IDLE ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+
; state.IDLE    ; 0           ; 0          ; 0          ; 0             ; 0          ; 0            ; 0           ; 0          ;
; state.FETCH   ; 0           ; 0          ; 0          ; 0             ; 0          ; 0            ; 1           ; 1          ;
; state.DECODE  ; 0           ; 0          ; 0          ; 0             ; 0          ; 1            ; 0           ; 1          ;
; state.CODE    ; 0           ; 0          ; 0          ; 0             ; 1          ; 0            ; 0           ; 1          ;
; state.RELEASE ; 0           ; 0          ; 0          ; 1             ; 0          ; 0            ; 0           ; 1          ;
; state.EXT0    ; 0           ; 0          ; 1          ; 0             ; 0          ; 0            ; 0           ; 1          ;
; state.EXT1    ; 0           ; 1          ; 0          ; 0             ; 0          ; 0            ; 0           ; 1          ;
; state.CLRDP   ; 1           ; 0          ; 0          ; 0             ; 0          ; 0            ; 0           ; 1          ;
+---------------+-------------+------------+------------+---------------+------------+--------------+-------------+------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; n_pairs[1]                                          ; n_pairs[1]          ; yes                    ;
; n_pairs[2]                                          ; n_pairs[1]          ; yes                    ;
; n_pairs[3]                                          ; n_pairs[1]          ; yes                    ;
; n_pairs[0]                                          ; n_pairs[1]          ; yes                    ;
; t_cards[0]                                          ; t_cards[0]          ; yes                    ;
; t_cards[1]                                          ; t_cards[0]          ; yes                    ;
; t_cards[2]                                          ; t_cards[0]          ; yes                    ;
; t_cards[3]                                          ; t_cards[0]          ; yes                    ;
; n_players[0]                                        ; n_players[0]        ; yes                    ;
; n_players[1]                                        ; n_players[0]        ; yes                    ;
; n_players[2]                                        ; n_players[0]        ; yes                    ;
; n_players[3]                                        ; n_players[0]        ; yes                    ;
; next_state[0]                                       ; next_state[3]       ; yes                    ;
; next_state[1]                                       ; next_state[3]       ; yes                    ;
; kbdex_ctrl:kbdex_ctrl_inst|selbt                    ; GND                 ; yes                    ;
; kbdex_ctrl:kbdex_ctrl_inst|relbt                    ; GND                 ; yes                    ;
; kbdex_ctrl:kbdex_ctrl_inst|selE0                    ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                ;
+-------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                  ;
+-------------------------------------------------------------+---------------------------------------------------------------------+
; kbdex_ctrl:kbdex_ctrl_inst|key2code[8..12]                  ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|laststate[1,2]                   ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[4]                         ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|laststate[0]                     ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|key1code[8..12]                  ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|key0code[8..12]                  ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[4]     ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_clk~reg0 ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|key1code[14,15]                  ; Merged with kbdex_ctrl:kbdex_ctrl_inst|key1code[13]                 ;
; kbdex_ctrl:kbdex_ctrl_inst|key2code[14,15]                  ; Merged with kbdex_ctrl:kbdex_ctrl_inst|key2code[13]                 ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[5..7]  ; Merged with kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[3] ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[2]     ; Merged with kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[0] ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[5..7]                      ; Merged with kbdex_ctrl:kbdex_ctrl_inst|hdata[3]                     ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[2]                         ; Merged with kbdex_ctrl:kbdex_ctrl_inst|hdata[0]                     ;
; kbdex_ctrl:kbdex_ctrl_inst|siguplights                      ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[0]                         ; Merged with kbdex_ctrl:kbdex_ctrl_inst|hdata[3]                     ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[1]                         ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[1]     ; Stuck at GND due to stuck port data_in                              ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[3]     ; Merged with kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[0] ;
; Total Number of Removed Registers = 38                      ;                                                                     ;
+-------------------------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+-------------------------------------+---------------------------+---------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register                  ;
+-------------------------------------+---------------------------+---------------------------------------------------------+
; kbdex_ctrl:kbdex_ctrl_inst|hdata[4] ; Stuck at GND              ; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[4] ;
;                                     ; due to stuck port data_in ;                                                         ;
; kbdex_ctrl:kbdex_ctrl_inst|hdata[1] ; Stuck at GND              ; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|hdata[1] ;
;                                     ; due to stuck port data_in ;                                                         ;
+-------------------------------------+---------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 139   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 97    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 80    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Inverted Register Statistics                                            ;
+---------------------------------------------------------------+---------+
; Inverted Register                                             ; Fan out ;
+---------------------------------------------------------------+---------+
; kbdex_ctrl:kbdex_ctrl_inst|sigsending                         ; 9       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|sigclkreleased ; 3       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[8]      ; 3       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[6]      ; 3       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[3]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[2]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[0]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[8]      ; 3       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[6]      ; 3       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[3]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[2]      ; 2       ;
; kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[0]      ; 2       ;
; Total number of inverted registers = 12                       ;         ;
+---------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[7] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|fcount[0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|rcount[0] ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |game_control|Mux4                                                     ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |game_control|Mux8                                                     ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |game_control|Mux18                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|nstate.CODE                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|Selector13                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |game_control|kbdex_ctrl:kbdex_ctrl_inst|Selector12                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kbdex_ctrl:kbdex_ctrl_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; clkfreq        ; 50000 ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; clkfreq        ; 50000 ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------+
; Port Connectivity Checks: "bin2dec:print3" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; sw[2..0] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ascii_2_num:translate"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; numeric[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|code2ascii:\G1:2:translate"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; key_ascii ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|ff_t:caps_flop"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; t      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; clear  ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbd_alphanum:kbd_alphanum_inst|ff_d:shift_flop"                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; q_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; clear  ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "kbdex_ctrl:kbdex_ctrl_inst" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; en     ; Input ; Info     ; Stuck at VCC               ;
; resetn ; Input ; Info     ; Stuck at VCC               ;
; lights ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 139                         ;
;     CLR               ; 25                          ;
;     CLR SLD           ; 21                          ;
;     ENA               ; 29                          ;
;     ENA CLR           ; 51                          ;
;     plain             ; 13                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 451                         ;
;     arith             ; 50                          ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 398                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 85                          ;
;         5 data inputs ; 63                          ;
;         6 data inputs ; 130                         ;
; boundary_port         ; 55                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon May 21 17:26:56 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jogo_da_memoria -c jogo_da_memoria
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file game_control.vhd
    Info (12022): Found design unit 1: game_control-rtl File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 22
    Info (12023): Found entity 1: game_control File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file bin2dec.vhd
    Info (12022): Found design unit 1: bin2dec-Behavior File: /home/ec2016/ra188115/Documents/MC613/Projeto/bin2dec.vhd Line: 8
    Info (12023): Found entity 1: bin2dec File: /home/ec2016/ra188115/Documents/MC613/Projeto/bin2dec.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram_block.vhd
    Info (12022): Found design unit 1: ram_block-direct File: /home/ec2016/ra188115/Documents/MC613/Projeto/ram_block.vhd Line: 15
    Info (12023): Found entity 1: ram_block File: /home/ec2016/ra188115/Documents/MC613/Projeto/ram_block.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-rtl File: /home/ec2016/ra188115/Documents/MC613/Projeto/ram.vhd Line: 14
    Info (12023): Found entity 1: ram File: /home/ec2016/ra188115/Documents/MC613/Projeto/ram.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ps2_iobase.vhd
    Info (12022): Found design unit 1: ps2_iobase-rtl File: /home/ec2016/ra188115/Documents/MC613/Projeto/ps2_iobase.vhd Line: 41
    Info (12023): Found entity 1: ps2_iobase File: /home/ec2016/ra188115/Documents/MC613/Projeto/ps2_iobase.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file kbdex_ctrl.vhd
    Info (12022): Found design unit 1: kbdex_ctrl-rtl File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 63
    Info (12023): Found entity 1: kbdex_ctrl File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file kbd_alphanum.vhd
    Info (12022): Found design unit 1: kbd_alphanum-rtl File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd Line: 14
    Info (12023): Found entity 1: kbd_alphanum File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ff_t.vhd
    Info (12022): Found design unit 1: ff_t-structural File: /home/ec2016/ra188115/Documents/MC613/Projeto/ff_t.vhd Line: 15
    Info (12023): Found entity 1: ff_t File: /home/ec2016/ra188115/Documents/MC613/Projeto/ff_t.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ff_d.vhd
    Info (12022): Found design unit 1: ff_d-structural File: /home/ec2016/ra188115/Documents/MC613/Projeto/ff_d.vhd Line: 15
    Info (12023): Found entity 1: ff_d File: /home/ec2016/ra188115/Documents/MC613/Projeto/ff_d.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file code2ascii.vhd
    Info (12022): Found design unit 1: code2ascii-tradution File: /home/ec2016/ra188115/Documents/MC613/Projeto/code2ascii.vhd Line: 12
    Info (12023): Found entity 1: code2ascii File: /home/ec2016/ra188115/Documents/MC613/Projeto/code2ascii.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bin2hex.vhd
    Info (12022): Found design unit 1: bin2hex-Behavior File: /home/ec2016/ra188115/Documents/MC613/Projeto/bin2hex.vhd Line: 9
    Info (12023): Found entity 1: bin2hex File: /home/ec2016/ra188115/Documents/MC613/Projeto/bin2hex.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ascii_2_num.vhd
    Info (12022): Found design unit 1: ascii_2_num-Behavior File: /home/ec2016/ra188115/Documents/MC613/Projeto/ascii_2_num.vhd Line: 9
    Info (12023): Found entity 1: ascii_2_num File: /home/ec2016/ra188115/Documents/MC613/Projeto/ascii_2_num.vhd Line: 4
Info (12127): Elaborating entity "game_control" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at game_control.vhd(12): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at game_control.vhd(13): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 13
Warning (10492): VHDL Process Statement warning at game_control.vhd(147): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 147
Warning (10492): VHDL Process Statement warning at game_control.vhd(149): signal "key_number" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 149
Warning (10492): VHDL Process Statement warning at game_control.vhd(150): signal "n_players" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 150
Warning (10492): VHDL Process Statement warning at game_control.vhd(154): signal "key_number" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 154
Warning (10492): VHDL Process Statement warning at game_control.vhd(155): signal "t_cards" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 155
Warning (10492): VHDL Process Statement warning at game_control.vhd(159): signal "key_number" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 159
Warning (10492): VHDL Process Statement warning at game_control.vhd(161): signal "t_cards" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 161
Warning (10492): VHDL Process Statement warning at game_control.vhd(163): signal "t_cards" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 163
Warning (10492): VHDL Process Statement warning at game_control.vhd(164): signal "n_pairs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 164
Warning (10492): VHDL Process Statement warning at game_control.vhd(167): signal "t_cards" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 167
Warning (10492): VHDL Process Statement warning at game_control.vhd(168): signal "n_pairs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 168
Warning (10492): VHDL Process Statement warning at game_control.vhd(171): signal "t_cards" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 171
Warning (10492): VHDL Process Statement warning at game_control.vhd(172): signal "n_pairs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 172
Warning (10631): VHDL Process Statement warning at game_control.vhd(144): inferring latch(es) for signal or variable "n_players", which holds its previous value in one or more paths through the process File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Warning (10631): VHDL Process Statement warning at game_control.vhd(144): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Warning (10631): VHDL Process Statement warning at game_control.vhd(144): inferring latch(es) for signal or variable "t_cards", which holds its previous value in one or more paths through the process File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Warning (10631): VHDL Process Statement warning at game_control.vhd(144): inferring latch(es) for signal or variable "n_pairs", which holds its previous value in one or more paths through the process File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Warning (10873): Using initial value X (don't care) for net "LEDR[5..0]" at game_control.vhd(18) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 18
Info (10041): Inferred latch for "n_pairs[0]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "n_pairs[1]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "n_pairs[2]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "n_pairs[3]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "t_cards[0]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "t_cards[1]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "t_cards[2]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "t_cards[3]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "next_state[0]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "next_state[1]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "next_state[2]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "next_state[3]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "n_players[0]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "n_players[1]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "n_players[2]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (10041): Inferred latch for "n_players[3]" at game_control.vhd(144) File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Info (12128): Elaborating entity "kbdex_ctrl" for hierarchy "kbdex_ctrl:kbdex_ctrl_inst" File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 83
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 125
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(148): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 148
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(150): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 150
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(152): signal "fetchdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 152
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(203): signal "sigfetch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 203
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(212): inferring latch(es) for signal or variable "selE0", which holds its previous value in one or more paths through the process File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 212
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(237): signal "key0en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 237
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(247): signal "key1en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 247
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(257): signal "key2en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 257
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(266): inferring latch(es) for signal or variable "relbt", which holds its previous value in one or more paths through the process File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 266
Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(276): inferring latch(es) for signal or variable "selbt", which holds its previous value in one or more paths through the process File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 276
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 293
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 293
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 293
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 294
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 294
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(295): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 295
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 297
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 299
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(306): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 306
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(307): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 307
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 309
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(311): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 311
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 314
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(315): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 315
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 317
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(319): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 319
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal "key0code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 324
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 324
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal "key1code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 326
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 326
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal "key2code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 328
Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal "datacode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 328
Info (10041): Inferred latch for "selbt" at kbdex_ctrl.vhd(276) File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 276
Info (10041): Inferred latch for "relbt" at kbdex_ctrl.vhd(266) File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 266
Info (10041): Inferred latch for "selE0" at kbdex_ctrl.vhd(212) File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 212
Info (12128): Elaborating entity "ps2_iobase" for hierarchy "kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl" File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbdex_ctrl.vhd Line: 114
Warning (10492): VHDL Process Statement warning at ps2_iobase.vhd(161): signal "sigsending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188115/Documents/MC613/Projeto/ps2_iobase.vhd Line: 161
Info (12128): Elaborating entity "kbd_alphanum" for hierarchy "kbd_alphanum:kbd_alphanum_inst" File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at kbd_alphanum.vhd(56): object "dp_on" assigned a value but never read File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd Line: 56
Info (12128): Elaborating entity "ff_d" for hierarchy "kbd_alphanum:kbd_alphanum_inst|ff_d:shift_flop" File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd Line: 72
Info (12128): Elaborating entity "ff_t" for hierarchy "kbd_alphanum:kbd_alphanum_inst|ff_t:caps_flop" File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd Line: 82
Info (12128): Elaborating entity "code2ascii" for hierarchy "kbd_alphanum:kbd_alphanum_inst|code2ascii:\G1:2:translate" File: /home/ec2016/ra188115/Documents/MC613/Projeto/kbd_alphanum.vhd Line: 96
Info (12128): Elaborating entity "ascii_2_num" for hierarchy "ascii_2_num:translate" File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 107
Info (12128): Elaborating entity "bin2dec" for hierarchy "bin2dec:print0" File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 120
Warning (13012): Latch next_state[0] has unsafe behavior File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal next_state[0] File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Warning (13012): Latch next_state[1] has unsafe behavior File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
    Warning (13013): Ports D and ENA on the latch are fed by the same signal next_state[0] File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 144
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_data~en" is converted into an equivalent circuit using register "kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_data~en_emulated" and latch "kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_data~1" File: /home/ec2016/ra188115/Documents/MC613/Projeto/ps2_iobase.vhd Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 12
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 12
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 12
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 12
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 12
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 12
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 12
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 13
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 13
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 13
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 13
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 13
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 13
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 13
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 14
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 14
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 14
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 14
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 14
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 14
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 18
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 18
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 18
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 18
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 18
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 18
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 18
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/ec2016/ra188115/Documents/MC613/Projeto/game_control.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 549 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 494 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 1186 megabytes
    Info: Processing ended: Mon May 21 17:27:06 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:21


