Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 00:03:27 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_mt_buffer_18_3_16_64_32/post_route_timing.rpt
| Design       : stage2_mt_buffer_18_3_16_64_32
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[12]/R
                                                              5.999         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[13]/R
                                                              5.999         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[4]/R
                                                              6.090         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[5]/R
                                                              6.090         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[6]/R
                                                              6.090         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[7]/R
                                                              6.090         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[10]/R
                                                              6.099         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[11]/R
                                                              6.099         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[8]/R
                                                              6.099         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[9]/R
                                                              6.099         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[0]/R
                                                              6.102         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[1]/R
                                                              6.102         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[2]/R
                                                              6.102         
counter_8_1_inst_out_enough/count_reg[5]/C
                               counter_8_1_inst_out_enough/count_reg[3]/R
                                                              6.102         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[12]/R
                                                              6.120         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[13]/R
                                                              6.120         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[12]/R
                                                              6.247         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[13]/R
                                                              6.247         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[0]/R
                                                              6.347         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[1]/R
                                                              6.347         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[2]/R
                                                              6.347         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[3]/R
                                                              6.347         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[10]/R
                                                              6.375         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[11]/R
                                                              6.375         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[8]/R
                                                              6.375         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[9]/R
                                                              6.375         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[0]/R
                                                              6.393         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[1]/R
                                                              6.393         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[2]/R
                                                              6.393         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[3]/R
                                                              6.393         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[10]/R
                                                              6.425         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[11]/R
                                                              6.425         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[8]/R
                                                              6.425         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[9]/R
                                                              6.425         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[4]/R
                                                              6.445         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[5]/R
                                                              6.445         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[6]/R
                                                              6.445         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[7]/R
                                                              6.445         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[4]/R
                                                              6.481         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[5]/R
                                                              6.481         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[6]/R
                                                              6.481         
counter_63_1_inst_out_count/count_reg[0]/C
                               counter_63_1_inst_out_count/count_reg[7]/R
                                                              6.481         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[0]/CE
                                                              7.091         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[1]/CE
                                                              7.091         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[2]/CE
                                                              7.091         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[3]/CE
                                                              7.091         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[12]/CE
                                                              7.185         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[13]/CE
                                                              7.185         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[10]/CE
                                                              7.197         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[11]/CE
                                                              7.197         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[8]/CE
                                                              7.197         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[9]/CE
                                                              7.197         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[4]/CE
                                                              7.200         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[5]/CE
                                                              7.200         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[6]/CE
                                                              7.200         
counter_63_1_inst_out_count/count_reg[12]/C
                               counter_8_1_inst_out_enough/count_reg[7]/CE
                                                              7.200         
counter_63_1_inst_out_count/count_reg[12]/C
                               is_output_enough_reg/D         7.234         
counter_63_1_inst_out_count/count_reg[0]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_1/ADDRARDADDR[6]
                                                              7.239         
is_buffer_full_reg/C           ram_288_0_64_inst/u_dual_port_ram/ram_reg_1/ADDRARDADDR[7]
                                                              7.308         
counter_63_1_inst_in/count_reg[2]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_1/ADDRARDADDR[8]
                                                              7.349         
counter_63_1_inst_out_count/count_reg[0]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_0/ADDRARDADDR[6]
                                                              7.519         
counter_63_1_inst_out_count/count_reg[0]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_2/ADDRARDADDR[6]
                                                              7.519         
is_output_enough_reg/C         is_buffer_full_reg/D           7.559         
counter_63_1_inst_in/count_reg[1]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_1/ADDRBWRADDR[7]
                                                              7.564         
is_buffer_full_reg/C           ram_288_0_64_inst/u_dual_port_ram/ram_reg_0/ADDRARDADDR[7]
                                                              7.588         
is_buffer_full_reg/C           ram_288_0_64_inst/u_dual_port_ram/ram_reg_2/ADDRARDADDR[7]
                                                              7.588         
counter_63_1_inst_in/count_reg[2]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_0/ADDRARDADDR[8]
                                                              7.629         
counter_63_1_inst_in/count_reg[2]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_2/ADDRARDADDR[8]
                                                              7.629         
counter_63_1_inst_out_count/count_reg[0]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_3/ADDRARDADDR[6]
                                                              7.799         
counter_63_1_inst_in/count_reg[1]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_0/ADDRBWRADDR[7]
                                                              7.844         
counter_63_1_inst_in/count_reg[1]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_2/ADDRBWRADDR[7]
                                                              7.844         
is_buffer_full_reg/C           ram_288_0_64_inst/u_dual_port_ram/ram_reg_3/ADDRARDADDR[7]
                                                              7.868         
counter_63_1_inst_in/count_reg[2]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_3/ADDRARDADDR[8]
                                                              7.909         
counter_63_1_inst_in/count_reg[2]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_1/ADDRBWRADDR[8]
                                                              7.938         
counter_63_1_inst_in/count_reg[0]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_1/ADDRBWRADDR[6]
                                                              8.031         
counter_63_1_inst_in/count_reg[1]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_3/ADDRBWRADDR[7]
                                                              8.124         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[13]/D
                                                              8.175         
counter_63_1_inst_in/count_reg[2]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_0/ADDRBWRADDR[8]
                                                              8.218         
counter_63_1_inst_in/count_reg[2]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_2/ADDRBWRADDR[8]
                                                              8.218         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[12]/D
                                                              8.246         
counter_63_1_inst_out_count/count_reg[2]/C
                               counter_63_1_inst_out_count/count_reg[13]/D
                                                              8.252         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[11]/D
                                                              8.260         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[9]/D
                                                              8.264         
counter_63_1_inst_in/count_reg[0]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_0/ADDRBWRADDR[6]
                                                              8.311         
counter_63_1_inst_in/count_reg[0]/C
                               ram_288_0_64_inst/u_dual_port_ram/ram_reg_2/ADDRBWRADDR[6]
                                                              8.311         
counter_8_1_inst_out_enough/count_reg[1]/C
                               counter_8_1_inst_out_enough/count_reg[13]/D
                                                              8.311         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[10]/D
                                                              8.313         
counter_63_1_inst_out_count/count_reg[2]/C
                               counter_63_1_inst_out_count/count_reg[12]/D
                                                              8.323         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[8]/D
                                                              8.335         
counter_63_1_inst_out_count/count_reg[2]/C
                               counter_63_1_inst_out_count/count_reg[11]/D
                                                              8.337         
counter_63_1_inst_out_count/count_reg[2]/C
                               counter_63_1_inst_out_count/count_reg[9]/D
                                                              8.341         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[7]/D
                                                              8.349         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[5]/D
                                                              8.353         
counter_8_1_inst_out_enough/count_reg[1]/C
                               counter_8_1_inst_out_enough/count_reg[12]/D
                                                              8.382         
counter_63_1_inst_out_count/count_reg[2]/C
                               counter_63_1_inst_out_count/count_reg[10]/D
                                                              8.390         
counter_8_1_inst_out_enough/count_reg[1]/C
                               counter_8_1_inst_out_enough/count_reg[11]/D
                                                              8.396         
counter_8_1_inst_out_enough/count_reg[1]/C
                               counter_8_1_inst_out_enough/count_reg[9]/D
                                                              8.400         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[6]/D
                                                              8.402         
counter_63_1_inst_out_count/count_reg[2]/C
                               counter_63_1_inst_out_count/count_reg[8]/D
                                                              8.412         
counter_63_1_inst_in/count_reg[1]/C
                               counter_63_1_inst_in/count_reg[4]/D
                                                              8.424         



