//
// Generated by Microsoft (R) HLSL Shader Compiler 9.30.9200.16384
//
//   using 3Dmigoto v1.2.45 on Thu Jul 15 15:26:02 2021
//
//
// Buffer Definitions: 
//
// Resource bind info for g_NvidiaExt
// {
//
//   struct NvShaderExtnStruct
//   {
//       
//       uint opcode;                   // Offset:    0
//       uint rid;                      // Offset:    4
//       uint sid;                      // Offset:    8
//       uint4 dst1u;                   // Offset:   12
//       uint4 padding0[3];             // Offset:   28
//       uint4 src0u;                   // Offset:   76
//       uint4 src1u;                   // Offset:   92
//       uint4 src2u;                   // Offset:  108
//       uint4 dst0u;                   // Offset:  124
//       uint markUavRef;               // Offset:  140
//       float padding1[28];            // Offset:  144
//
//   } $Element;                        // Offset:    0 Size:   256
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// floatZSampler                     texture  float4          2d             t0      1 
// g_NvidiaExt                           UAV  struct     r/w+cnt             u0      1 
// zBufferRoughWuint                     UAV    uint          2d             u1      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_0
dcl_globalFlags refactoringAllowed
dcl_resource_texture2d (float,float,float,float) t0
dcl_uav_structured_opc u0, 256
dcl_uav_typed_texture2d (uint,uint,uint,uint) u1
dcl_input vThreadGroupID.xy
dcl_input vThreadIDInGroup.xy
dcl_temps 3
dcl_thread_group 8, 8, 1
ishl r0.xy, vThreadIDInGroup.xyxx, l(1, 1, 0, 0)
imad r0.xy, vThreadGroupID.xyxx, l(16, 16, 0, 0), r0.xyxx
resinfo_indexable(texture2d)(float,float,float,float)_uint r1.xy, l(0), t0.xyzw
ult r1.xy, r1.xyxx, r0.xyxx
or r1.x, r1.y, r1.x
if_nz r1.x
  mov r1.xyzw, l(2.000000,2.000000,2.000000,2.000000)
else 
  mov r0.zw, l(0,0,0,0)
  ld_indexable(texture2d)(float,float,float,float) r1.x, r0.xyww, t0.xyzw
  iadd r2.xyzw, r0.xyww, l(0, 1, 0, 0)
  ld_indexable(texture2d)(float,float,float,float) r1.y, r2.xyzw, t0.yxzw
  iadd r2.xyzw, r0.xyww, l(1, 0, 0, 0)
  ld_indexable(texture2d)(float,float,float,float) r1.z, r2.xyzw, t0.yzxw
  iadd r0.xyzw, r0.xyzw, l(1, 1, 0, 0)
  ld_indexable(texture2d)(float,float,float,float) r1.w, r0.xyzw, t0.yzwx
endif 
min r0.xy, r1.ywyy, r1.xzxx
min r0.x, r0.y, r0.x
imm_atomic_alloc r1.x, u0
mov r0.yz, l(0,1,31,0)
store_structured u0.xyz, r1.x, l(76), r0.xyzx
store_structured u0.x, r1.x, l(0), l(4)
imm_atomic_alloc r1.x, u0
min r0.x, r0.x, r1.x
imm_atomic_alloc r1.x, u0
mov r0.yz, l(0,2,31,0)
store_structured u0.xyz, r1.x, l(76), r0.xyzx
store_structured u0.x, r1.x, l(0), l(4)
imm_atomic_alloc r1.x, u0
min r0.x, r0.x, r1.x
imm_atomic_alloc r1.x, u0
mov r0.yz, l(0,4,31,0)
store_structured u0.xyz, r1.x, l(76), r0.xyzx
store_structured u0.x, r1.x, l(0), l(4)
imm_atomic_alloc r1.x, u0
min r0.x, r0.x, r1.x
imm_atomic_alloc r1.x, u0
mov r0.yz, l(0,8,31,0)
store_structured u0.xyz, r1.x, l(76), r0.xyzx
store_structured u0.x, r1.x, l(0), l(4)
imm_atomic_alloc r1.x, u0
min r0.x, r0.x, r1.x
imm_atomic_alloc r1.x, u0
mov r0.yz, l(0,16,31,0)
store_structured u0.xyz, r1.x, l(76), r0.xyzx
store_structured u0.x, r1.x, l(0), l(4)
imm_atomic_alloc r1.x, u0
imm_atomic_alloc r2.x, u0
store_structured u0.x, r2.x, l(0), l(8)
imm_atomic_alloc r2.x, u0
if_z r2.x
  imad r0.yz, vThreadGroupID.xxyx, l(0, 8, 8, 0), vThreadIDInGroup.xxyx
  ubfe r0.yz, l(0, 27, 27, 0), l(0, 4, 4, 0), r0.yyzy
  min r0.x, r0.x, r1.x
  atomic_umin u1, r0.yzyy, r0.x
endif 
ret 
// Approximately 58 instruction slots used
