// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2022 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6897-clk.h>
#include <dt-bindings/power/mt6897-power.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_auxadc.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_adc.h>
#include <dt-bindings/mfd/mt6375.h>
#include <dt-bindings/power/mt6375-gauge.h>
#include <dt-bindings/power/mtk-charger.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/pinctrl/mt6897-pinfunc.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/memory/mt6897-larb-port.h>
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/gce/mt6897-gce.h>
#include <dt-bindings/mml/mml-mt6897.h>
#include <dt-bindings/clock/mmdvfs-clk.h>
#include <dt-bindings/reset/ti-syscon.h>

/ {
	model = "MT6897";
	compatible = "mediatek,MT6897";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
			i2c0 = &i2c0;
			i2c1 = &i2c1;
			i2c2 = &i2c2;
			i2c3 = &i2c3;
			i2c4 = &i2c4;
			i2c5 = &i2c5;
			i2c6 = &i2c6;
			i2c7 = &i2c7;
			i2c8 = &i2c8;
			i2c9 = &i2c9;
			i2c10 = &i2c10;
			i2c11 = &i2c11;
			i2c12 = &i2c12;
			i2c13 = &i2c13;
			y2r0 = &disp_y2r0;
			y2r2 = &disp1_y2r0;
			y2r4 = &ovl_y2r0;
			y2r5 = &ovl_y2r1;
			y2r6 = &ovl1_y2r0;
			y2r7 = &ovl1_y2r1;
			mml-wrot0 = &mml_wrot0;
			mml-wrot1 = &mml_wrot1;
			mml-wrot2 = &mml_wrot2;
			mml-wrot3 = &mml_wrot3;
			ovl3 = &disp_ovl0_2l;
			ovl4 = &disp_ovl1_2l;
			ovl5 = &disp_ovl2_2l;
			ovl6 = &disp_ovl3_2l;
			ovl11 = &disp1_ovl0_2l;
			ovl12 = &disp1_ovl1_2l;
			ovl13 = &disp1_ovl2_2l;
			ovl14 = &disp1_ovl3_2l;
			rsz0 = &disp_rsz0;
			rsz2 = &disp1_rsz0;
			rsz4 = &disp_rsz1;
			rsz5 = &disp1_rsz1;
			mdp-rsz0 = &mdp_rsz6;
			mdp-rsz1 = &mdp_rsz7;
			postmask0 = &disp_postmask0;
			postmask1 = &disp1_postmask0;
			dsc0 = &disp_dsc_wrap0;
			wdma0 = &disp_wdma1;
			wdma1 = &disp1_wdma1;
			wdma10 = &disp_wdma0;
			wdma11 = &disp_wdma2;
			wdma12 = &disp1_wdma0;
			wdma13 = &disp1_wdma2;
			tdshp0 = &disp_tdshp0;
			tdshp1 = &disp_tdshp1;
			tdshp2 = &disp1_tdshp0;
			tdshp3 = &disp1_tdshp1;
			color0 = &disp_color0;
			color1 = &disp1_color0;
			ccorr0 = &disp_ccorr0;
			ccorr1 = &disp_ccorr1;
			ccorr2 = &disp1_ccorr0;
			ccorr3 = &disp1_ccorr1;
			ccorr4 = &disp_ccorr2;
			ccorr5 = &disp_ccorr3;
			ccorr6 = &disp1_ccorr2;
			ccorr7 = &disp1_ccorr3;
			c3d0 = &disp_c3d0;
			c3d1 = &disp1_c3d0;
			aal0 = &disp_aal0;
			aal1 = &disp1_aal0;
			maal0 = &disp_mdp_aal0;
			maal1 = &disp1_mdp_aal0;
			gamma0 = &disp_gamma0;
			gamma1 = &disp1_gamma0;
			gamma2 = &disp_gamma1;
			gamma3 = &disp1_gamma1;
			dither0 = &disp_dither0;
			dither1 = &disp_dither1;
			dither2 = &disp1_dither0;
			dither3 = &disp1_dither1;
			chist0 = &disp_chist0;
			chist1 = &disp_chist1;
			chist2 = &disp1_chist0;
			chist3 = &disp1_chist1;
			spr0 = &disp_spr0;
			spr1 = &disp1_spr0;
			postalign0 = &disp_postalign0;
			postalign1 = &disp1_postalign0;
			oddmr0 = &disp_oddmr0;
			oddmr1 = &disp1_oddmr0;
			dsi0 = &dsi0;
			dsi1 = &dsi1;
			mutex0 = &disp_mutex0;
			mtksmmu0 = &disp_iommu;
			mtksmmu1 = &mdp_iommu;
			mtksmmu2 = &apu_iommu0;
			mtksmmu3 = &apu_iommu1;
			inlinerotate0 = &inlinerot0;
			inlinerotate1 = &inlinerot1;
			dli-async12 = &ovl_dli_async0;
			dli-async15 = &ovl1_dli_async0;
			dlo-async8 = &ovl_dlo_async0;
			dlo-async15 = &ovl1_dlo_async0;
			mmlsys-cfg = &mmlsys_config;
			mml-mutex = &mml_mutex0;
	};

	aov: aov {
		compatible = "mediatek,aov";
		status = "disable";
		op-mode = <0>;
	};

	cache-parity {
		compatible = "mediatek,mt6985-cache-parity";
		ecc-irq-support = <1>;
		arm-complex-ecc-hwirq = <40 41>;
		arm-dsu-ecc-hwirq = <48>;
		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 0 Fault IRQ */
			     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 1 Fault IRQ */
			     <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 2 Fault IRQ */
			     <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 3 Fault IRQ */
			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 4 Fault IRQ */
			     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 5 Fault IRQ */
			     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 6 Fault IRQ */
			     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 7 Fault IRQ */
			     <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH 0>, /* Complex 0 Fault IRQ */
			     <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH 0>, /* Complex 1 Fault IRQ */
			     <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH 0>; /* DSU Fault IRQ */
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 root=/dev/ram \
			    nosoftlockup transparent_hugepage=never \
			    kasan.page_alloc.sample=1 \
			    allow_mismatched_32bit_el0 \
			    8250.nr_uarts=4 cgroup.memory=nosocket,nokmem \
			    androidboot.hardware=mt6897 disable_dma32=on \
			    vmalloc=400M swiotlb=noforce cma=64M \
			    firmware_class.path=/vendor/firmware";
		kaslr-seed = <0 0>;
		mkp_panic="on";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		/*TODO: check cpus node with Chip announcement wiki */

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a510";
			reg = <0x0000>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
						&system_mem &system_pll &system_bus
						&system_vcore &s2idle>;
			capacity-dmips-mhz = <338>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a510";
			reg = <0x0100>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
						&system_mem &system_pll &system_bus
						&system_vcore &s2idle>;
			capacity-dmips-mhz = <338>;
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a510";
			reg = <0x0200>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
						&system_mem &system_pll &system_bus
						&system_vcore &s2idle>;
			capacity-dmips-mhz = <338>;
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a510";
			reg = <0x0300>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
						&system_mem &system_pll &system_bus
						&system_vcore &s2idle>;
			capacity-dmips-mhz = <338>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a715";
			reg = <0x0400>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_m &clusteroff_m &mcusysoff_m
						&system_mem &system_pll &system_bus
						&system_vcore &s2idle>;
			capacity-dmips-mhz = <1080>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a715";
			reg = <0x0500>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_m &clusteroff_m &mcusysoff_m
						&system_mem &system_pll &system_bus
						&system_vcore &s2idle>;
			capacity-dmips-mhz = <1080>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a715";
			reg = <0x0600>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_m &clusteroff_m &mcusysoff_m
						&system_mem &system_pll &system_bus
						&system_vcore &s2idle>;
			capacity-dmips-mhz = <1080>;
		};

		cpu7: cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a715";
			reg = <0x0700>;
			performance-domains = <&performance 2>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff_b
						&system_mem &system_pll &system_bus
						&system_vcore &s2idle>;
			capacity-dmips-mhz = <1024>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				doe_dvfs_cl0: doe {
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu4>;
				};
				core1 {
					cpu = <&cpu5>;
				};
				core2 {
					cpu = <&cpu6>;
				};
				doe_dvfs_cl1: doe {
				};
			};

			cluster2 {
				core0 {
					cpu = <&cpu7>;
				};
				doe_dvfs_cl2: doe {
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";
			cpuoff_l: cpuoff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <126>;
				exit-latency-us = <251>;
				min-residency-us = <5700>;
			};
			cpuoff_m: cpuoff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <77>;
				exit-latency-us = <179>;
				min-residency-us = <2520>;
			};
			cpuoff_b: cpuoff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <52>;
				exit-latency-us = <129>;
				min-residency-us = <1890>;
			};
			clusteroff_l: clusteroff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <143>;
				exit-latency-us = <420>;
				min-residency-us = <5700>;
			};
			clusteroff_m: clusteroff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <82>;
				exit-latency-us = <253>;
				min-residency-us = <3020>;
			};
			clusteroff_b: clusteroff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <46>;
				exit-latency-us = <150>;
				min-residency-us = <2460>;
			};
			mcusysoff_l: mcusysoff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <697>;
				exit-latency-us = <627>;
				min-residency-us = <5700>;
			};
			mcusysoff_m: mcusysoff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <563>;
				exit-latency-us = <486>;
				min-residency-us = <4100>;
			};
			mcusysoff_b: mcusysoff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <524>;
				exit-latency-us = <337>;
				min-residency-us = <4570>;
			};
			system_mem: system-mem {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x0201000f>;
				local-timer-stop;
				entry-latency-us = <697>;
				exit-latency-us = <886>;
				min-residency-us = <5700>;
			};
			system_pll: system-pll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x0201001f>;
				local-timer-stop;
				entry-latency-us = <697>;
				exit-latency-us = <936>;
				min-residency-us = <5700>;
			};
			system_bus: system-bus {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x0201007f>;
				local-timer-stop;
				entry-latency-us = <697>;
				exit-latency-us = <2686>;
				min-residency-us = <5700>;
			};
			system_vcore: system-vcore {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x020100ff>;
				local-timer-stop;
				entry-latency-us = <940>;
				exit-latency-us = <3500>;
				min-residency-us = <35200>;
			};
			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x020180ff>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};
	};

	/* ATF logger */
	atf_logger: atf-logger {
		compatible = "mediatek,tfa_debug";
	};

	dramc: dramc@10230000 {
		compatible = "mediatek,mt6897-dramc",
			     "mediatek,common-dramc";
		reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
			<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
			<0 0x10250000 0 0x2000>, /* DRAMC AO CHC */
			<0 0x10260000 0 0x2000>, /* DRAMC AO CHD */
			<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
			<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
			<0 0x10254000 0 0x1000>, /* DRAMC NAO CHC */
			<0 0x10264000 0 0x1000>, /* DRAMC NAO CHD */
			<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
			<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
			<0 0x10258000 0 0x2000>, /* DDRPHY AO CHC */
			<0 0x10268000 0 0x2000>, /* DDRPHY AO CHD */
			<0 0x10236000 0 0x2000>, /* DDRPHY NAO CHA */
			<0 0x10246000 0 0x2000>, /* DDRPHY NAO CHB */
			<0 0x10256000 0 0x2000>, /* DDRPHY NAO CHC */
			<0 0x10266000 0 0x2000>, /* DDRPHY NAO CHD */
			<0 0x10006000 0 0x1000>; /* SLEEP BASE */
		mr4-version = <0>;
		mr4-rg = <0x0090 0x0000ffff 0>;
		fmeter-version = <2>;
		crystal-freq = <26>;
		pll-id = <0x0e98 0x00200000 25>;
		shu-lv = <0x0e98 0x0000c000 14>;
		shu-of = <0x700>;
		sdmpcw = <0x0908 0x0007fff8 3>,
			 <0x0928 0x0007fff8 3>;
		prediv = <0x090c 0x0000fffc 14>,
			 <0x092c 0x0000fffc 14>;
		posdiv = <0x090c 0x00003800 11>,
			 <0x092c 0x00003800 11>;
		ckdiv4 = <0x153c 0x00000004 2>,
			 <0x153c 0x00000004 2>;
		pll-md = <0x0944 0x00000100 8>,
			 <0x0944 0x00000100 8>;
		cldiv2 = <0x0f34 0x00000002 1>,
			 <0x0f34 0x00000002 1>;
		fbksel = <0x0910 0x00000040 6>,
			 <0x0910 0x00000040 6>;
		dqsopen = <0x0d94 0x04000000 26>,
			 <0x0d94 0x04000000 26>;
		dqopen = <0x0d94 0x0001fffe 21>,
			 <0x0d94 0x0001fffe 21>;
		ckdiv4-ca = <0x148c 0x00000004 2>,
			    <0x148c 0x00000004 2>;
	};

	mcupm: mcupm@c070000 {
		compatible = "mediatek,mcupm";
		mbox-extend = <16>;
		reg = <0 0x0c070000 0 0x50000>,
			  <0 0x0c0bf600 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>;
		reg-names = "mcupm_base",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_send",
				"mbox0_recv";
		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7",
				  "mbox8",
				  "mbox9",
				  "mbox10",
				  "mbox11",
				  "mbox12",
				  "mbox13",
				  "mbox14",
				  "mbox15";
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	gic: interrupt-controller {
		/*TODO: please check interrupt controller again*/
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c400000 0 0x40000>, // distributor
		      <0 0x0c440000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;

		ppi-partitions {
			ppi_cluster0: interrupt-partition-0 {
				affinity = <&cpu0 &cpu1 &cpu2 &cpu3>;
			};
			ppi_cluster1: interrupt-partition-1 {
				affinity = <&cpu4 &cpu5 &cpu6 &cpu7>;
			};
		};
	};

	dbg-error-flag {
		compatible = "mediatek,dbg-error-flag";
		mediatek,error-flag = <&soc_dbg_error_flag>;
	};

	logstore: logstore {
		enabled = <1>;
		pmic-register = <0xa0d>;
	};

	bus-parity@c000900 {
			compatible = "mediatek,bus-parity";
			reg = <0 0x0c000900 0 0x20>,   /* MST_EMI0_CH0 */
			      <0 0x0c000920 0 0x20>,   /* MST_EMI0_CH1 */
			      <0 0x0c000940 0 0x20>,   /* MST_EMI1_CH0 */
			      <0 0x0c000960 0 0x20>,   /* MST_EMI1_CH1 */
			      <0 0x0c000980 0 0x20>,   /* MST_INFRA */
			      <0 0x0c0009a0 0 0x30>,   /* SLV_L3GIC */
			      <0 0x10270600 0 0x20>,   /* MCU2EMI_M0 */
			      <0 0x10270620 0 0x20>,   /* MCU2EMI_M1 */
			      <0 0x1030e600 0 0x20>,   /* MCU2SUBEMI_M0 */
			      <0 0x1030e620 0 0x20>,   /* MCU2SUBEMI_M1 */
			      <0 0x100017a8 0 0x14>,   /* MCU2IFR_REG */
			      <0 0x100017bc 0 0x8>,    /* INF_L3C2MCU */
			      <0 0x0c0009dc 0 0x4>;    /* BUS_PARITY_FAIL */

			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH 0>,	/* MCU */
				     <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH 0>;	/* Infra */
			interrupt-names = "mcu-bus-parity", "infra-bus-parity";

			mcu-names = "MST_EMI0_CH0", "MST_EMI0_CH1", "MST_EMI1_CH0", "MST_EMI1_CH1",
				    "MST_INFRA", "SLV_L3GIC";
			infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2SUBEMI_M0", "MCU2SUBEMI_M1",
				      "MCU2IFR", "INF_L3C2MCU";
			/* 0:master, 1:slave, 2:emi */
			mcu-types = <0 0 0 0 0 1>;
			infra-types = <2 2 2 2 1 0>;

			/* offset of MST_XXX_LOG_RD0/SLV_XXX_LOG_WD0 for mcu bpm */
			mcu-rd0wd0-offset = <0x0c 0x0c 0x0c 0x0c 0x0c 0x24>;

			/* shift of parity fail bit in BUS_PARITY_FAIL for mcu bpm */
			mcu-fail-bit-shift = <0 1 2 3 4 5>;
			mcu-data-len = <4 4 4 4 4 2>;
		};

	i2c0: i2c@11d00000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11d00000 0 0x1000>,
			<0 0x11300200 0 0x80>;
		interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_CLOCK_I2C0>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c1: i2c@11d01000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11d01000 0 0x1000>,
			<0 0x11300280 0 0x80>;
		interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_CLOCK_I2C1>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c2: i2c@11b70000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11b70000 0 0x1000>,
			<0 0x11300300 0 0x100>;
		interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C2>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c3: i2c@11f00000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11f00000 0 0x1000>,
			<0 0x11300400 0 0x80>;
		interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_n_clk CLK_IMPN_AP_CLOCK_I2C3>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c4: i2c@11b71000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11b71000 0 0x1000>,
			<0 0x11300480 0 0x100>;
		interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C4>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c5: i2c@11f01000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11f01000 0 0x1000>,
			<0 0x11300580 0 0x80>;
		interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_n_clk CLK_IMPN_AP_CLOCK_I2C5>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c6: i2c@11280000 {
		compatible = "mediatek,mt6897-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11280000 0 0x1000>,
			<0 0x11300600 0 0x80>;
		interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_CLOCK>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c7: i2c@11d02000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11d02000 0 0x1000>,
			<0 0x11300680 0 0x100>;
		interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_CLOCK_I2C7>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c8: i2c@11cc0000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11cc0000 0 0x1000>,
			<0 0x11300780 0 0x100>;
		interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_es_clk CLK_IMPES_AP_CLOCK_I2C8>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c9: i2c@11cc1000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11cc1000 0 0x1000>,
			<0 0x11300880 0 0x100>;
		interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_es_clk CLK_IMPES_AP_CLOCK_I2C9>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c10: i2c@11b72000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11b72000 0 0x1000>,
			<0 0x11300980 0 0x80>;
		interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C10>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c11: i2c@11b73000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11b73000 0 0x1000>,
			<0 0x11300a00 0 0x80>;
		interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C11>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c12: i2c@11cc2000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11cc2000 0 0x1000>,
			<0 0x11300a80 0 0x80>;
		interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_es_clk CLK_IMPES_AP_CLOCK_I2C12>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c13: i2c@11cc3000 {
		compatible = "mediatek,mt6897-i2c";
		reg = <0 0x11cc3000 0 0x1000>,
			<0 0x11300b00 0 0x80>;
		interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_es_clk CLK_IMPES_AP_CLOCK_I2C13>,
			<&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	pmu_a715: pmu-a715 {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster1>;
	};
	pmu_a510: pmu-a510 {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster0>;
	};
	dsu_pmu_0: dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH 0>;
		cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
			<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
	};

	camera-camsys-ccu {
		compatible = "mediatek,camera-camsys-ccu";
		mediatek,ccu-rproc = <&ccu_rproc>;
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
		nr-port = <1>;
		// en-wd0-port0;
	};

	pd_adapter: pd-adapter {
		compatible = "mediatek,pd_adapter";
		nr-port = <1>;
		force-cv;
		adapter-name = "pd_adapter";
	};

	mtk_ctd: mtk-ctd {
		compatible = "mediatek,mtk_ctd";
		nr-port = <1>;
		chg-name-port0 = "primary_chg";
		bc12-sel-port0 = <MTK_CTD_BY_SUBPMIC>;
		bc12-psy-port0 = <&mt6375_chg>;
	};

	subpmic_pmu_eint: subpmic-pmu-eint {

	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	uarthub: uarthub {
		compatible = "mediatek,mt6897-uarthub";
		uarthub-disable = <1>;
	};

	firmware: firmware {
		scmi: scmi {
			compatible = "arm,scmi";
			mboxes = <&tinysys_mbox 0>, <&tinysys_mbox 1>;
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			mbox-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;

			scmi_tinysys: protocol@80 {
				reg = <0x80>;
				scmi-qos = <1>;
				scmi-dispplatdbg = <2>;
				scmi-met = <3>;
				scmi-apmcupm = <4>;
				scmi-mminfra = <5>;
				scmi-gpupm = <6>;
				scmi-plt = <7>;
				scmi-smi = <8>;
				scmi-cm = <9>;
				scmi-slbc = <10>;
				scmi-ssc = <11>;
			};
		};
	};

	reserved_memory: reserved-memory {
		/*TODO: add reserved memory node here*/
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		dpmaif_resv_cache_mem: ccci-dpmaif-cache-memory {
			compatible = "mediatek,dpmaif-resv-cache-mem";
			size = <0 0x00190000>; /* 1638400 Bytes for 1rxq */
			alignment = <0 0x1000>;
			alloc-ranges = <0 0x40000000 0 0xf0000000>;
		};

		dpmaif_resv_nocache_mem: ccci-dpmaif-nocache-memory {
			compatible = "mediatek,dpmaif-resv-nocache-mem";
			no-map;
			size = <0 0x0050000>; /* 327680 Bytes */
			alignment = <0 0x1000>;
			alloc-ranges = <0 0x40000000 0 0xf0000000>;
		};

		ssmr_cma_mem: ssmr-reserved-cma-memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
		};

		mkp_mem: mkp-kernel-code-protection-memory {
			compatible = "mkp-kernel-protection";
			size = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x10000>;
		};
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0 0x6000000>;
		tui-size = <0 0x4000000>;
		wfd-region-based-size = <0 0x2000000>;
		prot-region-based-size = <0 0x2000000>;
		sapu-data-shm-size = <0 0x0>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	ffa: memory-ffa-enabled {
		compatible = "mediatek,memory-ffa-enabled";
	};

	page_based_v2: page-based-v2-enabled {
		compatible = "mediatek,page-based-v2-enabled";
	};

	mkp {
		compatible = "mediatek,mkp-drv";
		memory-region = <&mkp_mem>;
	};

	lastbus: lastbus {
		compatible = "mediatek,lastbus";
		enabled = <1>;
		sw-version = <1>;
		timeout-ms = <200>;
		timeout-type = <0>;
		timeout-warning = <0>;
		monitors {
			monitor1 {
				monitor-name = "debug_ctrl_ao_INFRA_AO";
				base = <0x10023000>;
				num-ports = <39>;
				bus-status-offset = <0x10>;
				bus-status-num = <4>;
				bus-freq-mhz = <78>;
			};
			monitor2 {
				monitor-name = "debug_ctrl_ao_INFRA_AO1";
				base = <0x1002b000>;
				num-ports = <62>;
				idle-masks = <0x14 0x02000000>,
					<0x20 0x80>;
				bus-status-offset = <0x24>;
				bus-status-num = <8>;
				bus-freq-mhz = <78>;
			};
			monitor3 {
				monitor-name = "debug_ctrl_ao_NEMI_AO";
				base = <0x10042000>;
				num-ports = <20>;
				idle-masks = <0xc 0x1ff80000>;
				bus-status-offset = <0x14>;
				bus-status-num = <5>;
				bus-freq-mhz = <728>;
			};
			monitor4 {
				monitor-name = "debug_ctrl_ao_SEMI_AO";
				base = <0x10028000>;
				num-ports = <20>;
				idle-masks = <0xc 0x1ff80000>;
				bus-status-offset = <0x14>;
				bus-status-num = <5>;
				bus-freq-mhz = <728>;
			};
			monitor5 {
				monitor-name = "debug_ctrl_ao_PERI_PAR_AO";
				base = <0x11037000>;
				num-ports = <22>;
				bus-status-offset = <0x10>;
				bus-status-num = <3>;
				bus-freq-mhz = <78>;
			};
			monitor6 {
				monitor-name = "debug_ctrl_ao_VLP_AO";
				base = <0x1c01d000>;
				num-ports = <14>;
				bus-status-offset = <0xc>;
				bus-status-num = <3>;
				bus-freq-mhz = <156>;
			};
			monitor7 {
				monitor-name = "debug_ctrl_ao_MM_AO";
				base = <0x1e825000>;
				num-ports = <25>;
				bus-status-offset = <0x10>;
				bus-status-num = <3>;
				bus-freq-mhz = <688>;
			};
		};
	};

	sspm: sspm@1c300000 {
		compatible = "mediatek,sspm";
		reg = <0 0x1c300000 0 0x3c000>,
			<0 0x1c340000 0 0x10000>,
			<0 0x1c380000 0 0x80>;

		reg-names = "sspm_base",
				"cfgreg",
				"mbox_share";

		interrupts = <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc";
		sspm-res-ram-start = <0x0>;
		sspm-res-ram-size = <0x110000>; /* 1M + 64K */

		/* share region define */
		sspm-share-region-base = <0x34000>; /* 208K */
		sspm-share-region-size = <0x8000>; /* 32K */
	};

	teeperf {
		compatible = "mediatek,teeperf";
		cpu-type = <1>; /* 1: CPU_V9_TYPE, 2: CPU_V8_TYPE */
		cpu-map = <1>; /* 1: CPU_4_3_1_MAP, 2: CPU_6_2_MAP */
	};

	/* Trustonic Mobicore SW IRQ number 183 = 32 + 151 */
	mobicore: mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <GIC_SPI 151 IRQ_TYPE_EDGE_RISING 0>;
	};

	/* Microtrust SW IRQ number 153(185 - 32) ~ 154(186 - 32) */
	utos: utos {
		compatible = "microtrust,utos";
		interrupts = <GIC_SPI 154 IRQ_TYPE_EDGE_RISING 0>;
	};

	utos-tester {
		compatible = "microtrust,tester-v1";
	};

	ssram1@1c350000 {
		compatible = "mmio-sram_1";
		reg = <0x0 0x1c350000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c350000 0x80>;

		scmi_tx_shmem: tiny-mbox@0 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x80>;
		};
	};

	ssram2@1c360000 {
		compatible = "mmio-sram_2";
		reg = <0x0 0x1c360000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c360000 0x80>;

		scmi_rx_shmem: tiny-mbox@1 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x80>;
		};
	};

	tinysys_mbox: tinysys-mbox@1c351000 {
		compatible = "mediatek,tinysys_mbox";
		reg = <0 0x1c351000 0 0x1000>,
			  <0 0x1c361000 0 0x1000>;
		/* for profiling */
		shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
		interrupts = <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <1>;
		/* for secure mode */
		secure-sspm-mbox-clr = <1>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	hwrng: hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = /bits/ 16 <0x26a>;
		quality = /bits/ 16 <900>;
	};

	security_ao: security-ao@1040d000 {
		compatible = "mediatek,security_ao";
		reg = <0 0x1040d000 0 0x1000>;
	};

	masp: masp@1040e000 {
		compatible = "mediatek,masp";
		reg = <0 0x1040e000 0 0x1000>;
		interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH 0>;
		/* GIC_IRQ ID(sej_axgpt_irq) - 32 = 359 - 32 = 327 */
	};

	mtk_apu_mem_code: mtk-apu-mem-code {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, apu_mem_code";
		status = "okay";
		type = <1>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_PORT_L44_APU_CODE>;
	};

	cpuhvfs: cpuhvfs@114400 {
		compatible = "mediatek,cpufreq-hybrid";
		reg = <0 0x00114400 0 0xc00>,
			<0 0x0011bc00 0 0x1400>,
			<0 0x00118000 0 0x800>,
			<0 0x00114f40 0 0xc0>;
		reg-names = "USRAM", "CSRAM", "ESRAM";
		cslog-range = <0x03d0>, <0x0fa0>;
		tbl-off = <4>, <76>, <148>, <220>;

		/* pll mcucfg */
		mcucfg-ver = <0>;
		apmixedsys = <&cpu_pll>;
		clk-div-base = <&cpu_mcucfg>;
		pll-con = <0x40c>, <0x80c>, <0xc0c>, <0x00c>;
		clk-div = <0x10c>, <0x118>, <0x124>, <0x100>;

		/* regulator */
		proc1-supply = <&mt6319_6_vbuck3>; //L
		proc2-supply = <&mt6319_7_vbuck1>; //M
		proc3-supply = <&mt6319_6_vbuck4>; //B
		proc4-supply = <&mt6319_6_vbuck3>; //DSU

		/* leakage info */
		// nvmem-cells = <&lkginfo>;
		// nvmem-cell-names = "lkginfo";
	};

	mgm: mgm {
		compatible = "arm,physical-memory-group-manager";
	};

	gpufreq_wrapper: gpufreq-wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		gpufreq-version = <2>;
		dual-buck = <0>;
		gpueb-support = <1>;
		gpufreq-bringup = <0>;
	};

	clk_ao: clk-ao {
		compatible = "simple-bus";
	};

	clkitg: clkitg {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	disable_unused: disable-unused {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	clkchk {
		compatible = "mediatek,mt6897-clkchk";
	};

	pdchk {
		compatible = "mediatek,mt6897-pdchk";
	};

	clocks {
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};
		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};
		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <588000000>;
		};
		ulposc2: ulposc2 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <330000000>;
		};
	};

	hwv: syscon@10320000 {
		compatible = "mediatek,mt6897-hwv", "syscon";
		reg = <0 0x10320000 0 0x2000>;
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediatek,mt6897-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	infracfg_ao_clk: syscon@10001000 {
		compatible = "mediatek,mt6897-infracfg_ao", "syscon";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	apmixedsys_clk: syscon@1000c000 {
		compatible = "mediatek,mt6897-apmixedsys", "syscon";
		reg = <0 0x1000c000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	ifr_bus: syscon@1002c000 {
		compatible = "mediatek,mt6897-ifr_bus", "syscon";
		reg = <0 0x1002c000 0 0x1000>;
	};

	nemi_bus: syscon@10270000 {
		compatible = "mediatek,mt6897-nemi_bus", "syscon";
		reg = <0 0x10270000 0 0x1000>;
	};

	semi_bus: syscon@1030e000 {
		compatible = "mediatek,mt6897-semi_bus", "syscon";
		reg = <0 0x1030e000 0 0x1000>;
	};

	ssr_top_clk: syscon@10400000 {
		compatible = "mediatek,mt6897-ssr_top", "syscon";
		reg = <0 0x10400000 0 0x1000>;
		#clock-cells = <1>;
	};

	pericfg_ao_clk: syscon@11036000 {
		compatible = "mediatek,mt6897-pericfg_ao", "syscon";
		reg = <0 0x11036000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	afe_clk: syscon@11050000 {
		compatible = "mediatek,mt6897-audiosys", "syscon";
		reg = <0 0x11050000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_c_clk: syscon@11281000 {
		compatible = "mediatek,mt6897-imp_iic_wrap_c", "syscon";
		reg = <0 0x11281000 0 0x1000>;
		#clock-cells = <1>;
	};

	ufscfg_ao_clk: syscon@112b8000 {
		compatible = "mediatek,mt6897-ufscfg_ao", "syscon", "simple-mfd";
		reg = <0 0x112b8000 0 0x1000>;
		#clock-cells = <1>;

		ufscfgao_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* 0: ufs mphy reset */
				0x48  8 0x4c  8 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				>;
		};
	};

	ufscfg_pdn_clk: syscon@112bb000 {
		compatible = "mediatek,mt6897-ufscfg_pdn", "syscon", "simple-mfd";
		reg = <0 0x112bb000 0 0x1000>;
		#clock-cells = <1>;

		ufscfgpdn_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* ufs ufschi/crypto/unipro reset */
				/* 0: unipro */
				0x48  0 0x4c  0 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 1: ufs-crypto */
				0x48  1 0x4c  1 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 2: ufshci */
				0x48  2 0x4c  2 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				>;
		};
	};

	pextpcfg_ao_clk: syscon@112e0000 {
		compatible = "mediatek,mt6897-pextpcfg_ao", "syscon";
		reg = <0 0x112e0000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_en_clk: syscon@11b74000 {
		compatible = "mediatek,mt6897-imp_iic_wrap_en", "syscon";
		reg = <0 0x11b74000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_es_clk: syscon@11cc4000 {
		compatible = "mediatek,mt6897-imp_iic_wrap_es", "syscon";
		reg = <0 0x11cc4000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_s_clk: syscon@11d03000 {
		compatible = "mediatek,mt6897-imp_iic_wrap_s", "syscon";
		reg = <0 0x11d03000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_n_clk: syscon@11f02000 {
		compatible = "mediatek,mt6897-imp_iic_wrap_n", "syscon";
		reg = <0 0x11f02000 0 0x1000>;
		#clock-cells = <1>;
	};

	gpusys: power-controller@13f91000 {
		compatible = "mediatek,mt6897-gpusys", "syscon";
		reg = <0 0x13f91000 0 0x1000>;
		#power-domain-cells = <1>;
		ifr-bus = <&ifr_bus>;
		nemi-bus = <&nemi_bus>;
		semi-bus = <&semi_bus>;
		gpu-eb-rpc = <&gpusys>;
		vlpcfg = <&vlpcfg_bus>;
	};

	mfgpll_pll_ctrl_clk: syscon@13fa0000 {
		compatible = "mediatek,mt6897-mfgpll_pll_ctrl", "syscon";
		reg = <0 0x13fa0000 0 0x0c00>;
		#clock-cells = <1>;
	};

	mfgscpll_pll_ctrl_clk: syscon@13fa0c00 {
		compatible = "mediatek,mt6897-mfgscpll_pll_ctrl", "syscon";
		reg = <0 0x13fa0c00 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys0_config_clk: syscon@14000000 {
		compatible = "mediatek,mt6897-dispsys0_config", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	dispsys1_config_clk: syscon@14200000 {
		compatible = "mediatek,mt6897-mmsys1", "syscon";
		reg = <0 0x14200000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	ovlsys0_config_clk: syscon@14400000 {
		compatible = "mediatek,mt6897-ovlsys0_config", "syscon";
		reg = <0 0x14400000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	ovlsys1_config_clk: syscon@14600000 {
		compatible = "mediatek,mt6897-ovlsys1_config", "syscon";
		reg = <0 0x14600000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	imgsys_main_clk: syscon@15000000 {
		compatible = "mediatek,mt6897-imgsys_main", "syscon";
		reg = <0 0x15000000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	dip_top_dip1_clk: syscon@15110000 {
		compatible = "mediatek,mt6897-dip_top_dip1", "syscon";
		reg = <0 0x15110000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	dip_nr1_dip1_clk: syscon@15130000 {
		compatible = "mediatek,mt6897-dip_nr1_dip1", "syscon";
		reg = <0 0x15130000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	dip_nr2_dip1_clk: syscon@15170000 {
		compatible = "mediatek,mt6897-dip_nr2_dip1", "syscon";
		reg = <0 0x15170000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	wpe1_dip1_clk: syscon@15220000 {
		compatible = "mediatek,mt6897-wpe1_dip1", "syscon";
		reg = <0 0x15220000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe2_dip1_clk: syscon@15520000 {
		compatible = "mediatek,mt6897-wpe2_dip1", "syscon";
		reg = <0 0x15520000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe3_dip1_clk: syscon@15620000 {
		compatible = "mediatek,mt6897-wpe3_dip1", "syscon";
		reg = <0 0x15620000 0 0x1000>;
		#clock-cells = <1>;
	};

	traw_dip1_clk: syscon@15710000 {
		compatible = "mediatek,mt6897-traw_dip1", "syscon";
		reg = <0 0x15710000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	img_vcore_d1a_clk: syscon@15780000 {
		compatible = "mediatek,mt6897-img_vcore_d1a", "syscon";
		reg = <0 0x15780000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_soc_gcon_base_clk: syscon@1600f000 {
		compatible = "mediatek,mt6897-vdecsys_soc", "syscon";
		reg = <0 0x1600f000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_gcon_base_clk: syscon@1602f000 {
		compatible = "mediatek,mt6897-vdecsys", "syscon";
		reg = <0 0x1602f000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_clk: syscon@17000000 {
		compatible = "mediatek,mt6897-vencsys", "syscon";
		reg = <0 0x17000000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_core1_clk: syscon@17800000 {
		compatible = "mediatek,mt6897-vencsys_c1", "syscon";
		reg = <0 0x17800000 0 0x1000>;
		#clock-cells = <1>;
	};

	scpsys: power-controller@1c001000 {
		compatible = "mediatek,mt6897-scpsys", "syscon";
		reg = <0 0x1c001000 0 0x1000>;
		#power-domain-cells = <1>;
		ifr-bus = <&ifr_bus>;
		nemi-bus = <&nemi_bus>;
		semi-bus = <&semi_bus>;
		gpu-eb-rpc = <&gpusys>;
		vlpcfg = <&vlpcfg_bus>;
		hw-voter-regmap = <&hwv>;
		clocks =/* AUDIO */
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			/* ADSP_AO */
			<&topckgen_clk CLK_TOP_ADSP_SEL>,
			/* ISP_MAIN */
			<&topckgen_clk CLK_TOP_IMG1_SEL>,
			<&topckgen_clk CLK_TOP_IPE_SEL>,
			/* VDE */
			<&topckgen_clk CLK_TOP_VDEC_SEL>,
			/* VEN */
			<&topckgen_clk CLK_TOP_VENC_SEL>,
			/* CAM_MAIN */
			<&topckgen_clk CLK_TOP_CAM_SEL>,
			<&topckgen_clk CLK_TOP_DPE_SEL>,
			/* CCU */
			<&topckgen_clk CLK_VLP_CK_CCUSYS_SEL>,
			<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
			/* MDP */
			<&topckgen_clk CLK_TOP_MDP0_SEL>,
			<&topckgen_clk CLK_TOP_MDP1_SEL>,
			/* DISP */
			<&topckgen_clk CLK_TOP_DISP0_SEL>,
			<&topckgen_clk CLK_TOP_DISP1_SEL>,
			/* OVL */
			<&topckgen_clk CLK_TOP_OVL0_SEL>,
			<&topckgen_clk CLK_TOP_OVL1_SEL>,
			/* MM_INFRA */
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			/* MM_PROC */
			<&topckgen_clk CLK_TOP_MMUP_SEL>,
			/* PEXTP */
			<&pextpcfg_ao_clk CLK_PEXTPCFG_AO_PEXTP_P0_MAC_REF>,
			/* AUDIO */
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_SLV_CK>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_MST_CK>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_INTBUS_CK>,
			/* IMGSYS */
			<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_GALS_DISP_CON_0>,
			<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_MAIN_CON_0>,
			<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_SUB0_CON_0>,
			<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_SUB1_CON_0>,
			<&imgsys_main_clk CLK_IMG_GALS>,
			<&imgsys_main_clk CLK_IMG_ADL_LARB>,
			<&imgsys_main_clk CLK_IMG_LARB9>,
			<&imgsys_main_clk CLK_IMG_IPE>,
			<&imgsys_main_clk CLK_IMG_LARB12>,
			<&imgsys_main_clk CLK_IMG_DIP0>,
			<&imgsys_main_clk CLK_IMG_WPE0>,
			<&imgsys_main_clk CLK_IMG_WPE1>,
			<&imgsys_main_clk CLK_IMG_WPE2>,
			<&imgsys_main_clk CLK_IMG_TRAW0>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_DIP1>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0>,
			/* VEN0 */
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
			/* VEN1 */
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC>,
			/* CAMSYS */
			/* cam_vcore */
			<&cam_vcore_clk CLK_CAM_VCORE_MM0_SUBCOMMON_DCM_DIS>,
			/* cam_main*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB13_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB14_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB27_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB29_CON_0>,
			/*mraw*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE_CON_0>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS>,
			/*suba*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA_CON_0>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
			<&camsys_rawa_clk CLK_CAM_RA_RAW2MM_GALS>,
			<&camsys_rawa_clk CLK_CAM_RA_YUV2RAW2MM_GALS>,
			<&camsys_yuva_clk CLK_CAM_YA_LARBX>,
			/*subb*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB_CON_0>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
			<&camsys_rawb_clk CLK_CAM_RB_RAW2MM_GALS>,
			<&camsys_rawb_clk CLK_CAM_RB_YUV2RAW2MM_GALS>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX>,
			/*subc*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBC_CON_0>,
			<&camsys_rawc_clk CLK_CAM_RC_LARBX>,
			<&camsys_rawc_clk CLK_CAM_RC_RAW2MM_GALS>,
			<&camsys_rawc_clk CLK_CAM_RC_YUV2RAW2MM_GALS>,
			<&camsys_yuvc_clk CLK_CAM_YC_LARBX>,
			/* CCU */
			<&ccu_main_clk CLK_CCU_LARB30_CON>,
			<&ccu_main_clk CLK_CCU_AHB_CON>,
			<&ccu_main_clk CLK_CCU2MM0_GALS_CON>,
			/* MDP0 */
			<&mdpsys0_config_clk CLK_MDP0_SMI0>,
			/* MDP1 */
			<&mdpsys1_config_clk CLK_MDP1_SMI0>,
			/* DISP0 */
			<&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>,
			/* DISP1 */
			<&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>,
			/* OVL0 */
			<&ovlsys0_config_clk CLK_OVLSYS0_SMI_SUB_COMMON0>,
			/* OVL1 */
			<&ovlsys1_config_clk CLK_OVLSYS1_SMI_SUB_COMMON0>,
			/* MM_INFRA */
			<&mminfra_config_clk CLK_MMINFRA_SMI>;
		clock-names = "audio", "adsp_ao", "isp", "ipe", "vde", "ven",
			"cam", "dpe", "ccu", "ccu_ahb", "mdp", "mdp1", "disp",
			"disp1", "ovl", "ovl1", "mm_infra", "mmup",
			"pextp-0", "audio-0", "audio-1", "audio-2",
			"isp-0", "isp-1", "isp-2", "isp-3", "isp-4",
			"isp-5", "isp-6", "isp-7", "isp-8",
			"dip1-0", "dip1-1", "dip1-2", "dip1-3", "dip1-4",
			"dip1-5", "dip1-6", "dip1-7", "dip1-8", "dip1-9", "dip1-10",
			"ven0-0", "ven0-1", "ven1-0",
			"ven1-1", "cam_vcore-0", "cam_main-0", "cam_main-1",
			"cam_main-2", "cam_main-3", "cam_main-4",
			"cam_main-5", "cam_main-6", "cam_main-7",
			"cam_mraw-0", "cam_mraw-1", "cam_mraw-2", "cam_mraw-3",
			"cam_mraw-4", "cam_mraw-5",
			"cam_suba-0", "cam_suba-1", "cam_suba-2", "cam_suba-3", "cam_suba-4",
			"cam_subb-0", "cam_subb-1", "cam_subb-2", "cam_subb-3", "cam_subb-4",
			"cam_subc-0", "cam_subc-1", "cam_subc-2", "cam_subc-3", "cam_subc-4",
			"cam_ccu-0", "cam_ccu-1", "cam_ccu-2",
			"mdp0-0", "mdp1-0", "disp0-0", "disp1-0",
			"ovl0-0", "ovl1-0", "mm_infra-0";
		isp-main-supply = <&mt6319_6_vbuck1>;
		cam-main-supply = <&mt6319_6_vbuck1>;
	};

	vlpcfg_bus: syscon@1c00c000 {
		compatible = "mediatek,mt6897-vlpcfg_bus", "syscon";
		reg = <0 0x1c00c000 0 0x1000>;
	};

	vlp_cksys_clk: syscon@1c013000 {
		compatible = "mediatek,mt6897-vlp_cksys", "syscon";
		reg = <0 0x1c013000 0 0x1000>;
		#clock-cells = <1>;
	};

	sspm_cfg_clk: syscon@1c343000 {
		compatible = "mediatek,mt6897-sspm_cfg", "syscon";
		reg = <0 0x1c343000 0 0x1000>;
		#clock-cells = <1>;
	};

	scp_clk: syscon@1cb21000 {
		compatible = "mediatek,mt6897-scp", "syscon";
		reg = <0 0x1cb21000 0 0x1000>;
		#clock-cells = <1>;
	};

	scp_iic_clk: syscon@1cbb8000 {
		compatible = "mediatek,mt6897-scp_iic", "syscon";
		reg = <0 0x1cbb8000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	scp_fast_iic_clk: syscon@1cbe1000 {
		compatible = "mediatek,mt6897-scp_fast_iic", "syscon";
		reg = <0 0x1cbe1000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_main_clk: syscon@1a000000 {
		compatible = "mediatek,mt6897-camsys_main", "syscon";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawa_clk: syscon@1a04f000 {
		compatible = "mediatek,mt6897-camsys_rawa", "syscon";
		reg = <0 0x1a04f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuva_clk: syscon@1a06f000 {
		compatible = "mediatek,mt6897-camsys_yuva", "syscon";
		reg = <0 0x1a06f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawb_clk: syscon@1a08f000 {
		compatible = "mediatek,mt6897-camsys_rawb", "syscon";
		reg = <0 0x1a08f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvb_clk: syscon@1a0af000 {
		compatible = "mediatek,mt6897-camsys_yuvb", "syscon";
		reg = <0 0x1a0af000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawc_clk: syscon@1a0cf000 {
		compatible = "mediatek,mt6897-camsys_rawc", "syscon";
		reg = <0 0x1a0cf000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvc_clk: syscon@1a0ef000 {
		compatible = "mediatek,mt6897-camsys_yuvc", "syscon";
		reg = <0 0x1a0ef000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_mraw_clk: syscon@1a170000 {
		compatible = "mediatek,mt6897-camsys_mraw", "syscon";
		reg = <0 0x1a170000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_ipe_clk: syscon@1a1d0000 {
		compatible = "mediatek,mt6897-camsys_ipe", "syscon";
		reg = <0 0x1a1d0000 0 0x1000>;
		#clock-cells = <1>;
	};

	ccu_main_clk: syscon@1b200000 {
		compatible = "mediatek,mt6897-ccu", "syscon";
		reg = <0 0x1b200000 0 0x1000>;
		#clock-cells = <1>;
	};

	cam_vcore_clk: syscon@1b204000 {
		compatible = "mediatek,mt6897-cam_vcore", "syscon";
		reg = <0 0x1b204000 0 0x1000>;
		#clock-cells = <1>;
	};
	vmmspm: vmmspm {
		compatible = "mediatek,vmm_spm_7sp";
		reg = <0 0x1c001000 0 0x1000>;
		reg-names = "SPM_BASE";

		vmm-pmic-supply = <&mt6319_6_vbuck1>;
	};
	mminfra_config_clk: syscon@1e800000 {
		compatible = "mediatek,mt6897-mminfra_config", "syscon";
		reg = <0 0x1e800000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	mdpsys0_config_clk: syscon@1f000000 {
		compatible = "mediatek,mt6897-mdpsys0_config", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys1_config_clk: syscon@1f800000 {
		compatible = "mediatek,mt6897-mdpsys1", "syscon";
		reg = <0 0x1f800000 0 0x1000>;
		#clock-cells = <1>;
	};

	flashlight_core: flashlight-core {
		compatible = "mediatek,flashlight_core";
		low-battery-level = <2>;
		battery-percent-level = <1>;
		battery-oc-level = <2>;
	};

	mtk_composite_v4l2_1: mtk-composite-v4l2-1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
	};

	mtk_composite_v4l2_2: mtk-composite-v4l2-2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
	};

	ccipll_pll_ctrl_clk: syscon@c030000 {
		compatible = "mediatek,mt6897-ccipll_pll_ctrl", "syscon";
		reg = <0 0xc030000 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_ll_pll_ctrl_clk: syscon@c030400 {
		compatible = "mediatek,mt6897-armpll_ll_pll_ctrl", "syscon";
		reg = <0 0xc030400 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_bl_pll_ctrl_clk: syscon@c030800 {
		compatible = "mediatek,mt6897-armpll_bl_pll_ctrl", "syscon";
		reg = <0 0xc030800 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_b_pll_ctrl_clk: syscon@c030c00 {
		compatible = "mediatek,mt6897-armpll_b_pll_ctrl", "syscon";
		reg = <0 0xc030c00 0 0x1000>;
		#clock-cells = <1>;
	};

	qos:qos@11bb00 {
		compatible = "mediatek,mt6893-qos";
			reg = <0 0x0011bb00 0 0x100>,
			<0 0x0011b9c0 0 0x140>;
			reg-names = "sram", "share_sram";
		mediatek,enable = <1>;
	};

	cm_mgr: cm-mgr@c100000 {
		compatible = "mediatek,mt6897-cm_mgr";
		reg = <0 0xc100000 0 0x9000>;
		reg-names = "cm_mgr_base";
		interconnects = <&dvfsrc MT6873_MASTER_MCU_1 &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "cm-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>,
				<&dvfsrc_freq_opp1>,
				<&dvfsrc_freq_opp2>,
				<&dvfsrc_freq_opp3>,
				<&dvfsrc_freq_opp4>,
				<&dvfsrc_freq_opp5>,
				<&dvfsrc_freq_opp6>,
				<&dvfsrc_freq_opp7>,
				<&dvfsrc_freq_opp8>;

		cm-mgr-enable = <1>;
		cm-mgr-arch = "v1p";

		cm-mgr-num-array = <7>;
		cm-mgr,cp-down  = <100 100 100 100 100 100 100>;
		cm-mgr,cp-up = <100 100 100 100 100 100 100>;
		cm-mgr,dt-down = <0 0 0 0 0 0 0>;
		cm-mgr,dt-up = <0 0 0 0 0 0 0>;
		cm-mgr,vp-down = <100 100 100 100 100 100 100>;
		cm-mgr,vp-up = <100 100 100 100 100 100 100>;

		use-cpu-to-dram-map = "enable";
		use-cpu-to-dram-map-new = "enable";
		cm-mgr-cpu-opp-to-dram = <1 1 8 8 8 8 8 8
					8 8 8 8 8 8 8 8
					8 8 8 8 8 8 8 8
					8 8 8 8 8 8 8 8>;
	};

	fpsgo: fpsgo {
		compatible = "mediatek,fpsgo";
		interconnects = <&dvfsrc MT6873_MASTER_MCU_1 &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "fpsgo-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>;
		cpu-limit = <2>;
		gcc-enable = <1>;
		fbt-cpu-mask = <255 128 15 127 240 112>;
		sbe-resceue-enable = <1>;
	};

	ptppll_pll_ctrl_clk: syscon@c034000 {
		compatible = "mediatek,mt6897-ptppll_pll_ctrl", "syscon";
		reg = <0 0xc034000 0 0x1000>;
		#clock-cells = <1>;
	};

	efuse: efuse@11e80000 {
		compatible = "mediatek,devinfo";
		#address-cells = <1>;
		#size-cells = <1>;

		efuse_segment: segment@78 {
			reg = <0x78 0x4>;
		};
		u2_phy_data: u2-phy-data@1cc {
			reg = <0x1cc 0x4>;
		};
		cpu_version: cpu-data@234 {
			reg = <0x234 0x4>;
		};
		csi_efuse0: csi-data0@1d4 {
			reg = <0x1d4 0x4>;
		};
		csi_efuse1: csi-data1@1d8 {
			reg = <0x1d8 0x4>;
		};
		csi_efuse2: csi-data2@1dc {
			reg = <0x1dc 0x4>;
		};
		csi_efuse3: csi-data3@140 {
			reg = <0x140 0x4>;
		};
		csi_efuse4: csi-data4@144 {
			reg = <0x144 0x4>;
		};
		csi_efuse5: csi-data5@148 {
			reg = <0x148 0x4>;
		};
		lkginfo: lkg@218 {
			reg = <0x218 0x18>;
		};
		lvts_e_data1: data1@310 {
			reg = <0x310 0x38>;
		};

		lvts_e_data2: data2@2d4 {
			reg = <0x2d4 0x28>;
		};

		lvts_e_data3: data3@364 {
			reg = <0x364 0x4>;
		};

		lvts_e_data4: data4@2fc {
			reg = <0x2fc 0x10>;
		};
	};

	tboard_thermistor1: thermal-ntc1@1cc03554 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc03554 0 0x4>; /* TIA DATA T0 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor2: thermal-ntc2@1cc03558 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc03558 0 0x4>; /* TIA DATA T1 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor3: thermal-ntc3@1cc0355c {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc0355c 0 0x4>; /* TIA DATA T2 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tsx_thermistor: thermal-ntc6@1cc0354c {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc0354c 0 0x4>;
		temperature-lookup-table = <
			(-40000) 5319893
			(-39000) 4921450
			(-38000) 4555864
			(-37000) 4220193
			(-36000) 3911778
			(-35000) 3628214
			(-34000) 3367324
			(-33000) 3127136
			(-32000) 2905864
			(-31000) 2701885
			(-30000) 2513730
			(-29000) 2340060
			(-28000) 2179662
			(-27000) 2031430
			(-26000) 1894358
			(-25000) 1767530
			(-24000) 1650110
			(-23000) 1541338
			(-22000) 1440519
			(-21000) 1347016
			(-20000) 1260250
			(-19000) 1179692
			(-18000) 1104854
			(-17000) 1035294
			(-16000) 970604
			(-15000) 910412
			(-14000) 854374
			(-13000) 802177
			(-12000) 753533
			(-11000) 708176
			(-10000) 665864
			(-9000)  626371
			(-8000)  589493
			(-7000)  555039
			(-6000)  522835
			(-5000)  492719
			(-4000)  464542
			(-3000)  438167
			(-2000)  413469
			(-1000)  390328
			0        368639
			1000     348299
			2000     329218
			3000     311309
			4000     294493
			5000     278697
			6000     263852
			7000     249896
			8000     236769
			9000     224418
			10000    212791
			11000    201843
			12000    191528
			13000    181808
			14000    172643
			15000    163999
			16000    155844
			17000    148146
			18000    140877
			19000    134011
			20000    127523
			21000    121390
			22000    115591
			23000    110105
			24000    104914
			25000    100000
			26000    95347
			27000    90939
			28000    86762
			29000    82803
			30000    79049
			31000    75488
			32000    72109
			33000    68902
			34000    65857
			35000    62965
			36000    60218
			37000    57607
			38000    55125
			39000    52765
			40000    50520
			41000    48384
			42000    46351
			43000    44415
			44000    42572
			45000    40816
			46000    39143
			47000    37548
			48000    36028
			49000    34578
			50000    33195
			51000    31875
			52000    30615
			53000    29412
			54000    28264
			55000    27167
			56000    26119
			57000    25117
			58000    24159
			59000    23243
			60000    22368
			61000    21530
			62000    20728
			63000    19961
			64000    19226
			65000    18523
			66000    17849
			67000    17203
			68000    16584
			69000    15991
			70000    15423
			71000    14878
			72000    14355
			73000    13853
			74000    13372
			75000    12910
			76000    12466
			77000    12040
			78000    11631
			79000    11238
			80000    10861
			81000    10498
			82000    10149
			83000    9814
			84000    9491
			85000    9181
			86000    8883
			87000    8596
			88000    8319
			89000    8053
			90000    7797
			91000    7551
			92000    7313
			93000    7084
			94000    6864
			95000    6651
			96000    6446
			97000    6249
			98000    6059
			99000    5875
			100000   5698
			101000   5527
			102000   5362
			103000   5203
			104000   5050
			105000   4901
			106000   4758
			107000   4620
			108000   4486
			109000   4357
			110000   4233
			111000   4112
			112000   3996
			113000   3883
			114000   3774
			115000   3669
			116000   3567
			117000   3469
			118000   3374
			119000   3281
			120000   3192
			121000   3106
			122000   3022
			123000   2941
			124000   2863
			125000   2787>;
	};

	wifi_cooler: wifi-cooler {
		compatible = "mediatek,wifi-level-cooler";
		#cooling-cells = <2>;
	};

	charger_cooler: charger-cooler {
		compatible = "mediatek,mt6375-charger-cooler";
		#cooling-cells = <2>;
	};

	backlight_cooler: backlight-cooler {
		compatible = "mediatek,backlight-cooler";
		backlight-names = "lcd-backlight";
		#cooling-cells = <2>;
	};

	therm_intf: therm-intf@114000 {
		compatible = "mediatek,therm_intf";
		reg = <0 0x00114000 0 0x400>;
		reg-names = "therm_sram";
	};

	mt6363_temp: mt6363-temp {
		compatible = "mediatek,mt6363-pmic-temp";
		io-channels =
			<&pmic_adc AUXADC_CHIP_TEMP>,
			<&pmic_adc AUXADC_VCORE_TEMP>,
			<&pmic_adc AUXADC_VPROC_TEMP>,
			<&pmic_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6363_ts1",
			"pmic6363_ts2",
			"pmic6363_ts3",
			"pmic6363_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6363_thermal_efuse>;
		nvmem-cell-names = "mt6363_e_data";
	};

	mt6368_temp: mt6368-temp {
		compatible = "mediatek,mt6368-pmic-temp";
		io-channels =
			<&mt6368_adc AUXADC_CHIP_TEMP>,
			<&mt6368_adc AUXADC_VCORE_TEMP>,
			<&mt6368_adc AUXADC_VPROC_TEMP>,
			<&mt6368_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6368_ts1",
			"pmic6368_ts2",
			"pmic6368_ts3",
			"pmic6368_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6368_thermal_efuse>;
		nvmem-cell-names = "mt6368_e_data";
	};

	thermal_zones: thermal-zones {
		soc_max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 0>;

			trips {
				soc_max_crit: so-max-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		cpu-medium-core4-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 1>;
			trips {
				cpu_medium_core4_1_crit: cpu-medium-core4-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core4-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 2>;
			trips {
				cpu_medium_core4_2_crit: cpu-medium-core4-2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core5-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 3>;
			trips {
				cpu_medium_core5_1_crit: cpu-medium-core5-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core5-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 4>;
			trips {
				cpu_medium_core5_2_crit: cpu-medium-core5-2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 5>;
			trips {
				cpu_little_core2_crit: cpu-little-core2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 6>;
			trips {
				cpu_little_core3_crit: cpu-little-core3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core6-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 7>;
			trips {
				cpu_medium_core6_1_crit: cpu-medium-core6-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core6-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 8>;
			trips {
				cpu_medium_core6_2_crit: cpu-medium-core6-2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 9>;
			trips {
				cpu_dsu1_crit: cpu-dsu1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 10>;
			trips {
				cpu_little_core0_crit: cpu-little-core0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 11>;
			trips {
				cpu_little_core1_crit: cpu-little-core1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 12>;
			trips {
				cpu_dsu2_crit: cpu-dsu2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core7-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 13>;
			trips {
				cpu_big_core7_1_crit: cpu-big-core7-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core7-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 14>;
			trips {
				cpu_big_core7_2_crit: cpu-big-core7-2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 15>;
			trips {
				cpu_dsu3_crit: cpu-dsu3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 16>;
			trips {
				cpu_dsu4_crit: cpu-dsu4-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 17>;
			trips {
				soc_top1_crit: soc-top1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 18>;
			trips {
				soc_top2_crit: soc-top2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 19>;
			trips {
				soc_top3_crit: soc-top3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top4{
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 20>;
			trips {
				soc_top4_crit: soc-top4-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 21>;
			trips {
				soc_bot1_crit: soc-bot1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 22>;
			trips {
				soc_bot2_crit: soc-bot2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 23>;
			trips {
				soc_bot3_crit: soc-bot3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 24>;
			trips {
				soc_bot4_crit: soc-bot4-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		md1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 25>;
			trips {
				md1_crit: md1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		md2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 26>;
			trips {
				md2_crit: md2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		md3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 27>;
			trips {
				md3_crit: md3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		md4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 28>;
			trips {
				md4_crit: md4-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		apu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 29>;
			trips {
				apu1_crit: apu1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		apu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 30>;
			trips {
				apu2_crit: apu2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		gpu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 31>;
			trips {
				gpu1_crit: gpu1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		gpu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 32>;
			trips {
				gpu2_crit: gpu2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		ap_ntc: ap_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor1>;

			trips {
				ap_ntc_crit: ap-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		consys {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&consys>;

			trips {
				consys_crit: consys-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		ltepa_ntc: ltepa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor2>;

			trips {
				ltepa_ntc_crit: ltepa-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		nrpa_ntc: nrpa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor3>;

			trips {
				nrpa_ntc_crit: nrpa-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		tsx_ntc: tsx-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tsx_thermistor>;

			trips {
				tsx_ntc_crit: tsx-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vio18 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 0>;

			trips {
				pmic6363_vio18_crit: pmic6363-vio18-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vs1-vs3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 1>;

			trips {
				pmic6363_vs1_vs3_crit: pmic6363-vs1-vs3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-bk3-bk7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 2>;

			trips {
				pmic6363_bk3_bk7_crit: pmic6363-bk3-bk7-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vs2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 3>;

			trips {
				pmic6363_vs2_crit: pmic6363-vs2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6368-buck1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 0>;

			trips {
				pmic6368_buck1_crit: pmic6368-buck1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6368-vpa {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 1>;

			trips {
				pmic6368_vpa_crit: pmic6368-vpa-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6368-vcn33-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 2>;

			trips {
				pmic6368_vcn33_1_crit: pmic6368-vcn33-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6368-vrf18-aif {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 3>;

			trips {
				pmic6368_vrf18_aif_crit: pmic6368-vrf18-aif-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};

		vtskin-max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 0>;
			trips {
				vtskin_max_crit: vtskin-max-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 1>;
			trips {
				vtskin1_crit: vtskin1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 2>;
			trips {
				vtskin2_crit: vtskin2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 3>;
			trips {
				vtskin3_crit: vtskin3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 4>;
			trips {
				vtskin4_crit: vtskin4-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin5 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 5>;
			trips {
				vtskin5_crit: vtskin5-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin6 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 6>;
			trips {
				vtskin6_crit: vtskin6-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};

	};

	opp_table_disp: opp-table-disp {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <243000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <688000000>;
			opp-microvolt = <750000>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <688000001>;
			opp-microvolt = <800000>;
		};
	};

	disp_sec: disp-sec {
		compatible = "mediatek,disp-sec";
		sw-sync-token-tzmp-disp-wait = <CMDQ_SYNC_TOKEN_TZMP_DISP_WAIT>;
		sw-sync-token-tzmp-disp-set = <CMDQ_SYNC_TOKEN_TZMP_DISP_SET>;
		mboxes = <&gce_sec 8 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_4>;
	};

	opp_table_mdp: opp-table-mdp {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <243000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <688000000>;
			opp-microvolt = <750000>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <688000001>;
			opp-microvolt = <800000>;
		};
	};

	opp_table_mminfra: opp-table-mminfra {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <343000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <688000000>;
			opp-microvolt = <750000>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <688000001>;
			opp-microvolt = <800000>;
		};
	};

	opp_table_venc: opp-table-venc {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <250000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <624000001>;
			opp-microvolt = <750000>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <688000000>;
			opp-microvolt = <800000>;
		};
	};

	opp_table_vdec: opp-table-vdec {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <436000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <594000000>;
			opp-microvolt = <725000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <660000000>;
			opp-microvolt = <750000>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <660000001>;
			opp-microvolt = <800000>;
		};
	};

	opp_table_cam: opp-table-cam {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <688000000>;
			opp-microvolt = <700000>;
		};
	};

	opp_table_img: opp-table-img {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <660000000>;
			opp-microvolt = <700000>;
		};
	};

	opp_table_vote: opp-table-vote {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <1>;
			opp-microvolt = <1>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <2>;
			opp-microvolt = <2>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <3>;
			opp-microvolt = <3>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <4>;
			opp-microvolt = <4>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <5>;
			opp-microvolt = <5>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <6>;
			opp-microvolt = <6>;
		};
	};

	apusys-apummu {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,rv-apummu";
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_PORT_L44_APU_CODE>;
	};

	remoteproc_ccd: remoteproc-ccd {
		compatible = "mediatek,ccd";
		iommus = <&disp_iommu M4U_L16_P0_CQI_R1_U0>,
			<&disp_iommu M4U_L16_P1_RAWI_R2_U0>,
			<&disp_iommu M4U_L16_P2_RAWI_R3_U0>,
			<&disp_iommu M4U_L16_P4_RAWI_R5_U0>,
			<&disp_iommu M4U_L16_P5_IMGO_R1_U0>,
			<&disp_iommu M4U_L16_P7_FPRI_R1_U0>,
			<&disp_iommu M4U_L16_P8_BPCI_R1_U0>,
			<&disp_iommu M4U_L16_P10_LSCI_R1_U0>,
			<&disp_iommu M4U_L16_P11_UFEO_R1_U0>,
			<&disp_iommu M4U_L16_P12_LTMSO_R1_U0>,
			<&disp_iommu M4U_L16_P13_DRZB2NO_R1_U0>,
			<&disp_iommu M4U_L16_P14_AFO_R1_U0>,
			<&disp_iommu M4U_L16_P15_AAO_R1_U0>;
		msg-dev {
			mtk,rpmsg-name = "mtk_ccd_msgdev";
		};
	};

	disp_ssc0_smi_2x1_sub_comm: disp-ssc0-smi-2x1-sub-comm@1e809000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e809000 0 0x1000>;
		mediatek,common-id = <3>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	disp_ssc1_smi_2x1_sub_comm: disp-ssc1-smi-2x1-sub-comm@1e80a000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e80a000 0 0x1000>;
		mediatek,common-id = <4>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	mdp_ssc4_smi_2x1_sub_comm: mdp-ssc4-smi-2x1-sub-comm@1e817000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e817000 0 0x1000>;
		mediatek,common-id = <5>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	mdp_ssc5_smi_2x1_sub_comm: mdp-ssc5-smi-2x1-sub-comm@1e818000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e818000 0 0x1000>;
		mediatek,common-id = <6>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	mmsram_smi_2x1_sub_comm3: mmsram-smi-2x1-sub-comm3@1e80d000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e80d000 0 0x1000>;
		mediatek,common-id = <7>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	mmsram_smi_2x1_sub_comm4: mmsram-smi-2x1-sub-comm4@1e80e000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e80e000 0 0x1000>;
		mediatek,common-id = <8>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_disp_common: smi-disp-comm@1e801000 {
		compatible = "mediatek,mt6897-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x1e801000 0 0x1000>;
		mediatek,smi-supply = <&disp_ssc0_smi_2x1_sub_comm &disp_ssc1_smi_2x1_sub_comm>;
		mediatek,common-id = <0>;
		mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		operating-points-v2 = <&opp_table_mminfra>;
		smi-common;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_mdp_common: smi-mdp-comm@1e80f000 {
		compatible = "mediatek,mt6897-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x1e80f000 0 0x1000>;
		mediatek,smi-supply = <&mdp_ssc4_smi_2x1_sub_comm &mdp_ssc5_smi_2x1_sub_comm>;
		mediatek,common-id = <1>;
		mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		operating-points-v2 = <&opp_table_mminfra>;
		smi-common;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_sysram_common: smi-sysram-comm@1e80b000 {
		compatible = "mediatek,mt6897-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x1e80b000 0 0x1000>;
		mediatek,smi-supply = <&mmsram_smi_2x1_sub_comm3 &mmsram_smi_2x1_sub_comm4>;
		mediatek,common-id = <2>;
		smi-common;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_mdp_2x1_subcommon: smi-mdp-2x1-subcommon@1e80c000 {
		compatible = "mediatek,mt6897-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e80c000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common>;
		mediatek,common-id = <9>;
		mediatek,dump-with-comm = <1>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_disp1_dram_sub_comm1: smi-disp1-dram-sub-comm1@1421e000 {
		compatible = "mediatek,mt6897-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1421e000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common>;
		mediatek,common-id = <11>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_disp1_sram_sub_comm1: smi-disp1-sram-sub-comm1@1421f000 {
		compatible = "mediatek,mt6897-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1421f000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common>;
		mediatek,common-id = <12>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_disp_dram_sub_comm0: smi-disp-dram-sub-comm0@1401e000 {
		compatible = "mediatek,mt6897-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1401e000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common>;
		mediatek,common-id = <13>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_DIS0_SHUTDOWN>;
		clocks = <&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>,
				<&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>,
				<&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>,
				<&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_disp_sram_sub_comm0: smi-disp-sram-sub-comm0@1401f000 {
		compatible = "mediatek,mt6897-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1401f000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common>;
		mediatek,common-id = <14>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_DIS0_SHUTDOWN>;
		clocks = <&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>,
				<&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>,
				<&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>,
				<&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_ovl_sram_sub_comm0: smi-ovl-sram-sub-comm0@1440e000 {
		compatible = "mediatek,mt6897-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1440e000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_sram_sub_comm0>;
		mediatek,common-id = <22>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys0_config_clk CLK_OVLSYS0_SMI_SUB_COMMON0>,
				<&ovlsys0_config_clk CLK_OVLSYS0_SMI_SUB_COMMON0>,
				<&ovlsys0_config_clk CLK_OVLSYS0_SMI_SUB_COMMON0>,
				<&ovlsys0_config_clk CLK_OVLSYS0_SMI_SUB_COMMON0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_ovl1_sram_sub_comm1: smi-ovl1-sram-sub-comm1@1460e000 {
		compatible = "mediatek,mt6897-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1460e000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp1_sram_sub_comm1>;
		mediatek,common-id = <23>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_OVL1_SHUTDOWN>;
		clocks = <&ovlsys1_config_clk CLK_OVLSYS1_SMI_SUB_COMMON0>,
				<&ovlsys1_config_clk CLK_OVLSYS1_SMI_SUB_COMMON0>,
				<&ovlsys1_config_clk CLK_OVLSYS1_SMI_SUB_COMMON0>,
				<&ovlsys1_config_clk CLK_OVLSYS1_SMI_SUB_COMMON0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb0: smi-larb0@1440c000 {
		compatible = "mediatek,smi_larb0",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1440c000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common &smi_ovl_sram_sub_comm0>;
		mediatek,larb-id = <0>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys0_config_clk CLK_OVLSYS0_SMI_SUB_COMMON0>,
				<&ovlsys0_config_clk CLK_OVLSYS0_SMI_SUB_COMMON0>;
		clock-names = "apb", "smi";
	};

	smi_larb1: smi-larb1@1440d000 {
		compatible = "mediatek,smi_larb1",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1440d000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm0 &smi_ovl_sram_sub_comm0>;
		mediatek,larb-id = <1>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys0_config_clk CLK_OVLSYS0_SMI_SUB_COMMON0>,
				<&ovlsys0_config_clk CLK_OVLSYS0_SMI_SUB_COMMON0>;
		clock-names = "apb", "smi";
	};

	smi_larb20: smi-larb20@1460c000 {
		compatible = "mediatek,smi_larb20",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1460c000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common &smi_ovl1_sram_sub_comm1>;
		mediatek,larb-id = <20>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_OVL1_SHUTDOWN>;
		clocks = <&ovlsys1_config_clk CLK_OVLSYS1_SMI_SUB_COMMON0>,
				<&ovlsys1_config_clk CLK_OVLSYS1_SMI_SUB_COMMON0>;
		clock-names = "apb", "smi";
	};

	smi_larb21: smi-larb21@1460d000 {
		compatible = "mediatek,smi_larb21",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1460d000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp1_dram_sub_comm1 &smi_ovl1_sram_sub_comm1>;
		mediatek,larb-id = <21>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_OVL1_SHUTDOWN>;
		clocks = <&ovlsys1_config_clk CLK_OVLSYS1_SMI_SUB_COMMON0>,
				<&ovlsys1_config_clk CLK_OVLSYS1_SMI_SUB_COMMON0>;
		clock-names = "apb", "smi";
	};

	smi_larb32: smi-larb32@1401d000 {
		compatible = "mediatek,smi_larb32",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1401d000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm0 &smi_disp_sram_sub_comm0>;
		mediatek,larb-id = <32>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_DIS0_SHUTDOWN>;
		clocks = <&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>,
				<&dispsys0_config_clk CLK_DISPSYS0_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb33: smi-larb33@1421d000 {
		compatible = "mediatek,smi_larb33",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1421d000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp1_dram_sub_comm1 &smi_disp1_sram_sub_comm1>;
		mediatek,larb-id = <33>;
		init-power-on;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>,
				<&dispsys1_config_clk CLK_DISPSYS1_SMI_SUB_COMM0>;
		clock-names = "apb", "smi";
	};

	smi_larb2: smi-larb2@1f002000 {
		compatible = "mediatek,smi_larb2",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1f002000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common &smi_sysram_common>;
		mediatek,larb-id = <2>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MDP0_SHUTDOWN>;
		clocks = <&mdpsys0_config_clk CLK_MDP0_SMI0>,
				<&mdpsys0_config_clk CLK_MDP0_SMI0>;
		clock-names = "apb", "smi";
	};

	smi_larb3: smi-larb3@1f802000 {
		compatible = "mediatek,smi_larb3",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1f802000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_2x1_subcommon &smi_sysram_common>;
		mediatek,larb-id = <3>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MDP1_SHUTDOWN>;
		clocks = <&mdpsys1_config_clk CLK_MDP1_SMI0>,
				<&mdpsys1_config_clk CLK_MDP1_SMI0>;
		clock-names = "apb", "smi";
	};

	smi_larb4: smi-larb4@1602e000 {
		compatible = "mediatek,smi_larb4",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1602e000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common>;
		mediatek,larb-id = <4>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_VDE1>;
	};

	smi_larb5: smi-larb5@1600d000 {
		compatible = "mediatek,smi_larb5",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1600d000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common>;
		mediatek,larb-id = <5>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_VDE0>;
	};

	smi_larb7: smi-larb7@17010000 {
		compatible = "mediatek,smi_larb7",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17010000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common &smi_sysram_common>;
		mediatek,larb-id = <7>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_VEN0>;
		clocks = <&venc_gcon_clk CLK_VEN1_CKE0_LARB>,
				<&venc_gcon_clk CLK_VEN1_CKE1_VENC>;
		clock-names = "apb", "smi";
	};

	smi_larb8: smi-larb8@17810000 {
		compatible = "mediatek,smi_larb8",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17810000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common &smi_sysram_common>;
		mediatek,larb-id = <8>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_VEN1>;
		clocks = <&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB>,
				<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC>;
		clock-names = "apb", "smi";
	};

	smi_img_vcore_sub_comm0: smi-img-vcore-sub-comm0@15781000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15781000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common>;
		mediatek,common-id = <29>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_SUB0_CON_0>,
				<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_MAIN_CON_0>,
				<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_GALS_DISP_CON_0>;
		clock-names = "apb", "smi", "gals0";
	};

	smi_img_vcore_sub_comm1: smi-img-vcore-sub-comm1@15782000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15782000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common>;
		mediatek,common-id = <30>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_SUB1_CON_0>,
				<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_MAIN_CON_0>,
				<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_GALS_DISP_CON_0>;
		clock-names = "apb", "smi", "gals0";
	};

	smi_img_sub_comm0: smi-img-sub-comm0@15002000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15002000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm0>;
		mediatek,common-id = <24>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON0>;
		clock-names = "apb", "smi";
	};

	smi_img_sub_comm1: smi-img-sub-comm1@15003000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15003000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm1>;
		mediatek,common-id = <25>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON1>;
		clock-names = "apb", "smi";
	};

	smi_img_sub_comm2: smi-img-sub-comm2@15008000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15008000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common>;
		mediatek,common-id = <26>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON2>;
		clock-names = "apb", "smi";
	};

	smi_img_sub_comm3: smi-img-sub-comm3@15009000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15009000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm0>;
		mediatek,common-id = <27>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk  CLK_IMG_SUB_COMMON3>;
		clock-names = "apb", "smi";
	};

	smi_img_sub_comm4: smi-img-sub-comm4@1500a000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1500a000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm1>;
		mediatek,common-id = <28>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON4>;
		clock-names = "apb", "smi";
	};

	smi_larb9: smi-larb9@15001000 {
		compatible = "mediatek,smi_larb9",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15001000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm4>;
		mediatek,larb-id = <9>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_LARB9>;
		clock-names = "apb";
	};

	smi_larb11: smi-larb11@15230000 {
		compatible = "mediatek,smi_larb11",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15230000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1>;
		mediatek,larb-id = <11>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS_RX_WPE0>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_GALS0>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb22: smi-larb22@15530000 {
		compatible = "mediatek,smi_larb22",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15530000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm0>;
		mediatek,larb-id = <22>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS_RX_WPE1>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_GALS0>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb23: smi-larb23@15630000 {
		compatible = "mediatek,smi_larb23",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15630000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm4>;
		mediatek,larb-id = <23>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS_RX_WPE2>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_GALS0>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_WPE>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb12: smi-larb12@15340000 {
		compatible = "mediatek,smi_larb12",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15340000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm2 &smi_img_sub_comm3>;
		mediatek,larb-id = <12>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_IPE>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE1>,
				<&imgsys_main_clk CLK_IMG_LARB12>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3";
	};

	smi_larb15: smi-larb15@15140000 {
		compatible = "mediatek,smi_larb15",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15140000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1>;
		mediatek,larb-id = <15>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS1>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_DIP_NR1>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3", "gals4";
	};

	smi_larb18: smi-larb18@15006000 {
		compatible = "mediatek,smi_larb18",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15006000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1 &smi_img_sub_comm2>;
		mediatek,larb-id = <18>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_ADL_LARB>;
		clock-names = "apb";
	};

	smi_larb28: smi-larb28@15720000 {
		compatible = "mediatek,smi_larb28",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15720000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm0>;
		mediatek,larb-id = <28>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0>,
				<&traw_dip1_clk CLK_TRAW_DIP1_GALS>,
				<&traw_dip1_clk CLK_TRAW_DIP1_TRAW>,
				<&traw_dip1_clk CLK_TRAW_DIP1_LARB28>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb38: smi-larb38@15190000 {
		compatible = "mediatek,smi_larb38",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15190000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm3>;
		mediatek,larb-id = <38>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_cam_sub_comm0: smi-cam-sub-comm0@1a005000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1a005000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common>;
		mediatek,common-id = <16>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>;
		clock-names = "apb";
	};

	smi_cam_sub_comm2: smi-cam-sub-comm2@1a006000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1a006000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common>;
		mediatek,common-id = <19>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>;
		clock-names = "apb";
	};

	smi_cam_vcore_sub_comm: smi-cam-vcore-sub-comm@1b203000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1b203000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common>;
		mediatek,common-id = <31>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_VCORE>;
		clocks = <&cam_vcore_clk CLK_CAM_VCORE_MM0_SUBCOMMON_DCM_DIS>;
		clock-names = "apb";
	};

	smi_ccu_sub_comm0: smi-ccu-sub-comm0@1b202000 {
		compatible = "mediatek,mt6897-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1b202000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common>;
		mediatek,common-id = <32>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_CCU>;
		clocks = <&ccu_main_clk CLK_CCU2MM0_GALS_CON>;
		clock-names = "apb";
	};

	smi_larb13: smi-larb13@1a001000 {
		compatible = "mediatek,smi_larb13",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a001000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 &smi_cam_sub_comm2>;
		mediatek,larb-id = <13>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB13_CON_0>;
		clock-names = "apb";
	};

	smi_larb14: smi-larb14@1a002000 {
		compatible = "mediatek,smi_larb14",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a002000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 &smi_cam_vcore_sub_comm>;
		mediatek,larb-id = <14>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB14_CON_0>;
		clock-names = "apb";
	};

	smi_larb16: smi-larb16@1a026000 {
		compatible = "mediatek,smi_larb16",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a026000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0>;
		mediatek,larb-id = <16>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBA>;
		clocks = <&camsys_rawa_clk CLK_CAM_RA_LARBX>;
		clock-names = "apb";
	};

	smi_larb36: smi-larb36@1a028000 {
		compatible = "mediatek,smi_larb36",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a028000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2>;
		mediatek,larb-id = <36>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBB>;
		clocks = <&camsys_rawb_clk CLK_CAM_RB_LARBX>;
		clock-names = "apb";
	};

	smi_larb37: smi-larb37@1a02a000 {
		compatible = "mediatek,smi_larb37",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02a000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0>;
		mediatek,larb-id = <37>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBC>;
		clocks = <&camsys_rawc_clk CLK_CAM_RC_LARBX>;
		clock-names = "apb";
	};

	smi_larb17: smi-larb17@1a027000 {
		compatible = "mediatek,smi_larb17",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a027000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2>;
		mediatek,larb-id = <17>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBA>;
		clocks = <&camsys_yuva_clk CLK_CAM_YA_LARBX>;
		clock-names = "apb";
	};

	smi_larb34: smi-larb34@1a029000 {
		compatible = "mediatek,smi_larb34",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a029000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0>;
		mediatek,larb-id = <34>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBB>;
		clocks = <&camsys_yuvb_clk CLK_CAM_YB_LARBX>;
		clock-names = "apb";
	};

	smi_larb35: smi-larb35@1a02b000 {
		compatible = "mediatek,smi_larb35",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02b000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2>;
		mediatek,larb-id = <35>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBC>;
		clocks = <&camsys_yuvc_clk CLK_CAM_YC_LARBX>;
		clock-names = "apb";
	};

	smi_larb19: smi-larb19@1a02e000 {
		compatible = "mediatek,smi_larb19",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02e000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0>;
		mediatek,larb-id = <19>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>;
		clock-names = "apb";
	};

	smi_larb25: smi-larb25@1a02c000 {
		compatible = "mediatek,smi_larb25",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02c000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0>;
		mediatek,larb-id = <25>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&camsys_mraw_clk CLK_CAM_MR_LARBX>;
		clock-names = "apb";
	};

	smi_larb26: smi-larb26@1a02d000 {
		compatible = "mediatek,smi_larb26",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02d000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2>;
		mediatek,larb-id = <26>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&camsys_mraw_clk CLK_CAM_MR_LARBX>;
		clock-names = "apb";
	};

	smi_larb27: smi-larb27@1a003000 {
		compatible = "mediatek,smi_larb27",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a003000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2>;
		mediatek,larb-id = <27>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB27_CON_0>;
		clock-names = "apb";
	};

	smi_larb29: smi-larb29@1a004000 {
		compatible = "mediatek,smi_larb29",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a004000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 &smi_cam_sub_comm2>;
		mediatek,larb-id = <29>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29_CON_0>;
		clock-names = "apb";
	};

	smi_larb30: smi-larb30@1b201000 {
		compatible = "mediatek,smi_larb30",
			"mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1b201000 0 0x1000>;
		mediatek,smi-supply = <&smi_ccu_sub_comm0>;
		mediatek,larb-id = <30>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_CCU>;
		clocks = <&ccu_main_clk CLK_CCU_LARB30_CON>;
		clock-names = "apb";
	};

	mm_m0_rsi_regs: smi-mm-m0-rsi-regs@1e807000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e807000 0 0x1000>;
		mediatek,rsi-id = <0>;
		mediatek,dump-with-comm = <0>;
	};

	mm_m1_rsi_regs: smi-mm-m1-rsi-regs@1e808000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e808000 0 0x1000>;
		mediatek,rsi-id = <1>;
		mediatek,dump-with-comm = <0>;
	};

	mdp_m0_rsi_regs: smi-mdp-m0-rsi-regs@1e815000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e815000 0 0x1000>;
		mediatek,rsi-id = <2>;
		mediatek,dump-with-comm = <1>;
	};

	mdp_m1_rsi_regs: smi-mdp-m1-rsi-regs@1e816000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e816000 0 0x1000>;
		mediatek,rsi-id = <3>;
		mediatek,dump-with-comm = <1>;
	};

	smi_pd_ovl0: smi-pd-ovl0 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common &smi_disp_dram_sub_comm0
				&smi_disp_sram_sub_comm0>;
		mediatek,suspend-check-port = <0x1 0x1 0x2>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_OVL0_SHUTDOWN>;
		init-power-on;
		suspend-check;
	};

	smi_pd_ovl1: smi-pd-ovl1 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_mdp_common &smi_disp1_dram_sub_comm1
				&smi_disp1_sram_sub_comm1>;
		mediatek,suspend-check-port = <0x2 0x1 0x2>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_OVL1_SHUTDOWN>;
		init-power-on;
		suspend-check;
	};

	smi_pd_disp0: smi-pd-disp0 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_mdp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x1 0x2>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_DIS0_SHUTDOWN>;
		init-power-on;
		suspend-check;
	};

	smi_pd_dis1: smi-pd-dis1 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x2 0x4>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_DIS1_SHUTDOWN>;
		init-power-on;
		suspend-check;
	};

	smi_pd_mdp0: smi-pd-mdp0 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x4 0x80>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MDP0_SHUTDOWN>;
		suspend-check;
	};

	smi_pd_mdp1: smi-pd-mdp1 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_mdp_2x1_subcommon &smi_sysram_common>;
		mediatek,suspend-check-port = <0x1 0x10>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MDP1_SHUTDOWN>;
		suspend-check;
	};

	smi_pd_venc0: smi-pd-venc0 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x10 0x20>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_VEN0>;
		suspend-check;
	};

	smi_pd_venc1: smi-pd-venc1 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_mdp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x10 0x40>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_VEN1>;
		suspend-check;
	};

	smi_pd_vdec0: smi-pd-vdec0 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common>;
		mediatek,suspend-check-port = <0x8>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_VDE0>;
		suspend-check;
	};

	smi_pd_vdec1: smi-pd-vdec1 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_mdp_common>;
		mediatek,suspend-check-port = <0x8>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_VDE1>;
		suspend-check;
	};

	smi_pd_img_vcore: smi-pd-img-vcore {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common
					&smi_mdp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x20 0x20 0x1>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_VCORE>;
		suspend-check;
	};

	smi_pd_img_main: smi-pd-img-main {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common
					&smi_mdp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x20 0x20 0x1>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
		suspend-check;
	};

	smi_pd_img_dip: smi-pd-img-dip {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_img_sub_comm0 &smi_img_sub_comm1
					&smi_img_sub_comm3 &smi_img_sub_comm4>;
		mediatek,suspend-check-port = <0x7 0x3 0x5 0x3>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_DIP1>;
		suspend-check;
	};

	smi_pd_cam_vcore: smi-pd-cam-vcore {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common
					&smi_mdp_common &smi_sysram_common>;
		mediatek,suspend-check-port = <0x40 0xc0 0x8>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_VCORE>;
		suspend-check;
	};

	smi_pd_cam_main: smi-pd-cam-main {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_disp_common
					&smi_mdp_common &smi_sysram_common &smi_cam_vcore_sub_comm>;
		mediatek,suspend-check-port = <0x40 0x40 0x8 0x2>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
		suspend-check;
	};

	smi_pd_cam_suba: smi-pd-cam-suba {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_cam_sub_comm0 &smi_cam_sub_comm2>;
		mediatek,suspend-check-port = <0x1 0x4>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBA>;
		suspend-check;
	};

	smi_pd_cam_subb: smi-pd-cam-subb {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_cam_sub_comm0 &smi_cam_sub_comm2>;
		mediatek,suspend-check-port = <0x4 0x2>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBB>;
		suspend-check;
	};

	smi_pd_cam_subc: smi-pd-cam-subc {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_cam_sub_comm0 &smi_cam_sub_comm2>;
		mediatek,suspend-check-port = <0x2 0x8>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBC>;
		suspend-check;
	};

	smi_pd_cam_mraw: smi-pd-cam-mraw {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_cam_sub_comm0 &smi_cam_sub_comm2>;
		mediatek,suspend-check-port = <0x18 0x10>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
		suspend-check;
	};

	smi_pd_cam_ccu: smi-pd-cam-ccu {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <&smi_cam_vcore_sub_comm>;
		mediatek,suspend-check-port = <0x1>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_CCU>;
		suspend-check;
	};

	smi-dbg {
		compatible = "mediatek,mtk-smi-dbg";
		mediatek-larb-supply = <&smi_larb0 &smi_larb1 &smi_larb20 &smi_larb21 &smi_larb32
					&smi_larb33 &smi_larb2 &smi_larb3 &smi_larb4 &smi_larb5
					&smi_larb7 &smi_larb8 &smi_larb9 &smi_larb11 &smi_larb22
					&smi_larb23 &smi_larb12 &smi_larb15 &smi_larb18 &smi_larb28
					&smi_larb38 &smi_larb13 &smi_larb14 &smi_larb16 &smi_larb36
					&smi_larb37 &smi_larb17 &smi_larb34 &smi_larb35 &smi_larb19
					&smi_larb25 &smi_larb26 &smi_larb27 &smi_larb29>;
		mediatek-common-supply = <&disp_ssc0_smi_2x1_sub_comm &disp_ssc1_smi_2x1_sub_comm
					&mdp_ssc4_smi_2x1_sub_comm &mdp_ssc5_smi_2x1_sub_comm
					&mmsram_smi_2x1_sub_comm3 &mmsram_smi_2x1_sub_comm4
					&smi_disp_common &smi_mdp_common &smi_sysram_common
					&smi_mdp_2x1_subcommon &smi_disp1_dram_sub_comm1
					&smi_disp1_sram_sub_comm1 &smi_disp_dram_sub_comm0
					&smi_disp_sram_sub_comm0 &smi_ovl_sram_sub_comm0
					&smi_ovl1_sram_sub_comm1 &smi_img_vcore_sub_comm0
					&smi_img_vcore_sub_comm1 &smi_img_sub_comm0
					&smi_img_sub_comm1 &smi_img_sub_comm2 &smi_img_sub_comm3
					&smi_img_sub_comm4 &smi_cam_sub_comm0 &smi_cam_sub_comm2
					&smi_cam_vcore_sub_comm &smi_ccu_sub_comm0>;
	};

	mmqos-wrapper {
			compatible = "mediatek,mt6897-mmqos-wrapper";
	};
	mmqos: interconnect {
		compatible = "mediatek,mt6897-mmqos";
		#mtk-interconnect-cells = <1>;
		mediatek,larbs-supply = <&smi_larb0 &smi_larb1 &smi_larb2
					&smi_larb3 &smi_larb4 &smi_larb5
					&smi_larb7 &smi_larb8 &smi_larb9
					&smi_larb11 &smi_larb12 &smi_larb13
					&smi_larb14 &smi_larb15 &smi_larb16
					&smi_larb17 &smi_larb18 &smi_larb19
					&smi_larb20 &smi_larb21 &smi_larb22
					&smi_larb23 &smi_larb25 &smi_larb26
					&smi_larb27 &smi_larb28 &smi_larb29
					&smi_larb30 &smi_larb32 &smi_larb33
					&smi_larb34 &smi_larb35 &smi_larb36
					&smi_larb37 &smi_larb38>;
		mediatek,commons-supply = <&smi_disp_common>, <&smi_mdp_common>;
		mmqos-state = <0x1d>;
		mmqos-log-level = <0>;
		clocks = <&topckgen_clk CLK_TOP_MMINFRA_SEL>,
				<&topckgen_clk CLK_TOP_MMINFRA_SEL>;
		clock-names = "mm", "mdp";
		interconnects = <&dvfsrc MT6873_MASTER_MMSYS &dvfsrc MT6873_SLAVE_DDR_EMI>,
				<&dvfsrc MT6873_MASTER_HRT_MMSYS
				&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
		interconnect-names = "icc-bw", "icc-hrt-bw";
	};

	mmdvfs_clk: mmdvfs-clk {
		compatible = "mediatek,mtk-mmdvfs-v3";
		mmdvfs-free-run;
		#mmdvfs,clock-cells = <6>;
		mediatek,mmdvfs-clocks =
			<&mmdvfs_clk CLK_MMDVFS_DISP PWR_MMDVFS_VCORE 1
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_disp>,
			<&mmdvfs_clk CLK_MMDVFS_MDP PWR_MMDVFS_VCORE 2
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_mdp>,
			<&mmdvfs_clk CLK_MMDVFS_MML PWR_MMDVFS_VCORE 3
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_mdp>,
			<&mmdvfs_clk CLK_MMDVFS_SMI_COMMON0 PWR_MMDVFS_VCORE 4
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_mminfra>,
			<&mmdvfs_clk CLK_MMDVFS_SMI_COMMON1 PWR_MMDVFS_VCORE 4
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_mminfra>,
			<&mmdvfs_clk CLK_MMDVFS_VENC PWR_MMDVFS_VCORE 5
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_venc>,
			<&mmdvfs_clk CLK_MMDVFS_JPEGENC PWR_MMDVFS_VCORE 6
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_venc>,
			<&mmdvfs_clk CLK_MMDVFS_VDEC PWR_MMDVFS_VCORE 7
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_vdec>,
			<&mmdvfs_clk CLK_MMDVFS_VFMT PWR_MMDVFS_VCORE 8
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_vdec>,
			<&mmdvfs_clk CLK_MMDVFS_JPEGDEC PWR_MMDVFS_VCORE 6
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_venc>,
			<&mmdvfs_clk CLK_MMDVFS_IMG PWR_MMDVFS_VMM 9
				IPI_MMDVFS_VCP SPEC_MMDVFS_DVFSRC &opp_table_img>,
			<&mmdvfs_clk CLK_MMDVFS_IPE PWR_MMDVFS_VMM 9
				IPI_MMDVFS_VCP SPEC_MMDVFS_DVFSRC &opp_table_img>,
			<&mmdvfs_clk CLK_MMDVFS_CAM PWR_MMDVFS_VMM 10
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_cam>,
			<&mmdvfs_clk CLK_MMDVFS_CCU PWR_MMDVFS_VMM 10
				IPI_MMDVFS_VCP SPEC_MMDVFS_NORMAL &opp_table_cam>,
			<&mmdvfs_clk CLK_MMDVFS_AOV PWR_MMDVFS_VMM 11
				IPI_MMDVFS_VCP SPEC_MMDVFS_NORMAL &opp_table_cam>,
			<&mmdvfs_clk CLK_MMDVFS_VCORE PWR_MMDVFS_VCORE 12
				IPI_MMDVFS_VCP SPEC_MMDVFS_NORMAL &opp_table_vote>,
			<&mmdvfs_clk CLK_MMDVFS_VMM PWR_MMDVFS_VMM 13
				IPI_MMDVFS_VCP SPEC_MMDVFS_NORMAL &opp_table_vote>;
		mediatek,mmdvfs-clock-names =
			"disp", "mdp", "mml", "smi_common0", "smi_common1",
			"venc", "jpegenc", "vdec", "vfmt", "jpegdec",
			"img", "ipe", "cam", "ccu", "aov", "vcore", "vmm";
		//mediatek,ccu-rproc = <&ccu_rproc>;
		#clock-cells = <1>;
		clocks = <&mmdvfs_clk CLK_MMDVFS_VCORE>, <&mmdvfs_clk CLK_MMDVFS_VMM>,
			<&mmdvfs_clk CLK_MMDVFS_VFMT>, <&mmdvfs_clk CLK_MMDVFS_CAM>,
			<&mmdvfs_clk CLK_MMDVFS_IMG>;
		clock-names = "pwr_vcore", "pwr_vmm", "rst_vfmt", "rst_cam", "rst_img";
	};

	mmdvfs-v3-start {
		compatible = "mediatek,mmdvfs-v3-start";
	};

	mmdvfs {
		compatible = "mediatek,mmdvfs";
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		operating-points-v2 = <&opp_table_disp>;
		mediatek,support-mux = "disp0", "disp1", "disp2", "disp3",
			"mminfra", "mdp0", "mdp1", "venc";
		mediatek,mux-disp0 = "TOP_MAINPLL_D9",
			"TOP_MAINPLL_D6", "TOP_MMPLL_D6",
			"TOP_UNIVPLL_D4", "TOP_MMPLL_D4",
			"TOP_MMPLL_D4";
		mediatek,mux-disp1 = "TOP_MAINPLL_D9",
			"TOP_MAINPLL_D6", "TOP_MMPLL_D6",
			"TOP_UNIVPLL_D4", "TOP_MMPLL_D4",
			"TOP_MMPLL_D4";
		mediatek,mux-disp2 = "TOP_MAINPLL_D9",
			"TOP_MAINPLL_D6", "TOP_MMPLL_D6",
			"TOP_UNIVPLL_D4", "TOP_MMPLL_D4",
			"TOP_MMPLL_D4";
		mediatek,mux-disp3 = "TOP_MAINPLL_D9",
			"TOP_MAINPLL_D6", "TOP_MMPLL_D6",
			"TOP_UNIVPLL_D4", "TOP_MMPLL_D4",
			"TOP_MMPLL_D4";
		mediatek,mux-mminfra = "TOP_MAINPLL_D5_D2",
			"TOP_MMPLL_D4_D2", "TOP_MMPLL_D6",
			"TOP_UNIVPLL_D4", "TOP_MMPLL_D4",
			"TOP_MMPLL_D4";
		mediatek,mux-mdp0 = "TOP_MAINPLL_D9",
			"TOP_MAINPLL_D6", "TOP_MMPLL_D6",
			"TOP_UNIVPLL_D4", "TOP_MMPLL_D4",
			"TOP_MMPLL_D4";
		mediatek,mux-mdp1 = "TOP_MAINPLL_D9",
			"TOP_MAINPLL_D6", "TOP_MMPLL_D6",
			"TOP_UNIVPLL_D4", "TOP_MMPLL_D4",
			"TOP_MMPLL_D4";
		mediatek,mux-venc = "TOP_UNIVPLL_D5_D2",
			"TOP_UNIVPLL_D4_D2", "TOP_MMPLL_D6",
			"TOP_UNIVPLL_D4", "TOP_UNIVPLL_D4",
			"TOP_MMPLL_D4";
		clocks = <&topckgen_clk CLK_TOP_DISP0_SEL>,	/* 0 */
			<&topckgen_clk CLK_TOP_DISP1_SEL>,	/* 1 */
			<&topckgen_clk CLK_TOP_OVL0_SEL>,	/* 2 */
			<&topckgen_clk CLK_TOP_OVL1_SEL>,	/* 3 */
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,/* 4 */
			<&topckgen_clk CLK_TOP_MDP0_SEL>,	/* 5 */
			<&topckgen_clk CLK_TOP_MDP1_SEL>,	/* 6 */
			<&topckgen_clk CLK_TOP_VENC_SEL>,	/* 7 */
			<&topckgen_clk CLK_TOP_MAINPLL_D9>,	/* 8 */
			<&topckgen_clk CLK_TOP_MAINPLL_D6>,	/* 9 */
			<&topckgen_clk CLK_TOP_MMPLL_D6>,	/* 10 */
			<&topckgen_clk CLK_TOP_UNIVPLL_D4>,	/* 11 */
			<&topckgen_clk CLK_TOP_MMPLL_D4>,	/* 12 */
			<&topckgen_clk CLK_TOP_MAINPLL_D5_D2>,	/* 13 */
			<&topckgen_clk CLK_TOP_MMPLL_D4_D2>,	/* 14 */
			<&topckgen_clk CLK_TOP_UNIVPLL_D5_D2>,	/* 15 */
			<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>;	/* 16 */
		clock-names = "disp0",		/* 0 */
				"disp1",		/* 1 */
				"disp2",		/* 2 */
				"disp3",		/* 3 */
				"mminfra",		/* 4 */
				"mdp0",			/* 5 */
				"mdp1",			/* 6 */
				"venc",			/* 7 */
				"TOP_MAINPLL_D9",	/* 8 */
				"TOP_MAINPLL_D6",	/* 9 */
				"TOP_MMPLL_D6",		/* 10 */
				"TOP_UNIVPLL_D4",	/* 11 */
				"TOP_MMPLL_D4",		/* 12 */
				"TOP_MAINPLL_D5_D2",/* 13 */
				"TOP_MMPLL_D4_D2",	/* 14 */
				"TOP_UNIVPLL_D5_D2",/* 15 */
				"TOP_UNIVPLL_D4_D2";/* 16 */
	};

	mmdvfs_debug: mmdvfs-debug {
		compatible = "mediatek,mmdvfs-debug";
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		//disp-dev = <&dispsys_config>;
		force-step0 = <0>;	/* 0:opp0,  1:opp1, ... */
		release-step0 = <1>;	/* 0:disable,  1:enable */
		use-v3-pwr = <2>; /* OR operation of (1 << PWR_MMDVFS_XXX) */
		clocks = <&mmdvfs_clk CLK_MMDVFS_VCORE>, <&mmdvfs_clk CLK_MMDVFS_VMM>;
		clock-names = "vcore", "vmm";
		//vcore-supply = <&mt6363_vbuck5>;
		//vmm-pmic-supply = <&mt6319_6_vbuck3>;
		fmeter-id = /bits/ 8 <5 6 7 8 9 10 11 52 53 64 65 85>;
		fmeter-type = /bits/ 8 <2 2 2 2 2 2 2 2 2 2 2 2>;
		mediatek,mmdvfs-clk = <&mmdvfs_clk>;
		debug-version = <2>;
	};

	mdla {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, mdla-rv";
		core-num = <2>;
		version = <0x68970500>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_PORT_L44_APU_CODE>;
	};

	mvpu {
		compatible = "mediatek, mt6897-mvpu";
		core-num = <1>;
		version = <0x0>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		iommus = <&apu_iommu0 M4U_PORT_L44_APU_CODE>;
	};

	mminfra-debug@1e827000 {
		compatible = "mediatek,mminfra-debug";
		reg = <0 0x1e827000 0 0x90>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
		interrupts = <GIC_SPI 457 IRQ_TYPE_LEVEL_HIGH 0>;
		mminfra-gals-sel = <15 16 17 18 19 20>;
		mminfra-bkrs = <0>;
		bkrs-reg = <0x1e800250>;
		init-clk-on;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "clk0", "clk1", "clk2", "clk3";
	};

	camisp-l13-1 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <13>;
		iommus = <&disp_iommu M4U_L13_P0_CAMSV_B_CQI_E1>,
			<&disp_iommu M4U_L13_P1_CAMSV_B0_WDMA>;
	};

	camisp-l13-2 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <13>;
		iommus = <&mdp_iommu M4U_L13_P2_CAMSV_B1_WDMA>;
	};

	camisp-l14-1 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <14>;
		iommus = <&disp_iommu M4U_L14_P0_CAMSV_A_CQI_E1>,
			<&disp_iommu M4U_L14_P1_CAMSV_A0_WDMA>;
	};

	camisp-l14-2 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <14>;
		iommus = <&mdp_iommu M4U_L14_P2_CAMSV_A1_WDMA>;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		dma-ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;

		ccu_rproc: ccu_rproc@1b080000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,ccu_rproc";
			reg = <0 0x1b080000 0 0x9000>;
			interrupts = <GIC_SPI 516 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_CCU_AO>;
			mediatek,larbs = <&smi_larb30>;
			clocks = <&topckgen_clk CLK_TOP_CAM>,
					<&topckgen_clk CLK_TOP_CCU_AHB>,
					<&vlp_cksys_clk CLK_VLP_CK_CCUSYS>,
					<&vlp_cksys_clk CLK_VLP_CK_CCUTM>,
					<&ccu_main_clk CLK_CCU2MM0_GALS_CON>,
					<&ccu_main_clk CLK_CCU_LARB30_CON>,
					<&ccu_main_clk CLK_CCU_AHB_CON>,
					<&ccu_main_clk CLK_CCUSYS_CCU0_CON>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>,
					<&cam_vcore_clk CLK_CAM_VCORE_MM0_SUBCOMMON_DCM_DIS>;
			clock-names = "TOP_CAM",
					"TOP_CCU_AHB",
					"VLP_CCUSYS",
					"VLP_CCUTM",
					"CCU2MM0_GALS",
					"CCU_LARB",
					"CCU_AHB",
					"CCUSYS_CCU0",
					"CAM_CG",
					"CAM_VCORE_CG";
			mediatek,ccu_rproc1 = <&ccu_rproc1>;
			mediatek,cammainpwr = <&camisp>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_L30_P1_CCUO_0>,
				 <&mdp_iommu M4U_L30_P0_CCUI_0>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_L30_P1_CCUO_0)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_L30_P0_CCUI_0)
				&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"ccu_o",
				"ccu_i";
			secured = "yes";
			ccu_version = <73>;
			ccu_sramSize = <0x00010000>;
			ccu_sramOffset = <0x00040000>;
			ccu_dramSize = <0x00100000>;
			ccu_dramAddr = <0x80000000>;
			ccu_emiRegion = <20>;
		};

		ccu_rproc1: ccu_rproc1 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,ccu_rproc1";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_L30_P3_CCUO_1>,
				<&mdp_iommu M4U_L30_P2_CCUI_1>;
		};

		mtk_apu_mem_data: mtk-apu-mem-data {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek, apu_mem_data";
			status = "okay";
			type = <2>;
			mask = /bits/ 64 <0x00000003ffffffff>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&apu_iommu1 M4U_PORT_L44_APU_DATA>;
		};

		pda: pda@1a180000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,camera-pda";
			reg = <0 0x1a180000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&camsys_mraw_clk CLK_CAM_MR_PDA0>,
				<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>;
			clock-names = "camsys_mraw_pda0",
					"camsys_mraw_pda1",
					"mraw_larbx",
					"cam_main_cam2mm0_gals_cg_con",
					"cam_main_cam2mm1_gals_cg_con",
					"cam_main_cam_cg_con";
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
			mediatek,pda2 = <&pda2>;
			mediatek,larbs = <&smi_larb25>;
			iommus = <&disp_iommu M4U_L25_P4_PDAI_A_0>,
				<&disp_iommu M4U_L25_P5_PDAI_A_1>,
				<&disp_iommu M4U_L25_P6_PDAI_A_2>,
				<&disp_iommu M4U_L25_P7_PDAI_A_3>,
				<&disp_iommu M4U_L25_P8_PDAI_A_4>,
				<&disp_iommu M4U_L25_P9_PDAI_A_0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L25_P4_PDAI_A_0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P5_PDAI_A_1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P6_PDAI_A_2)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P7_PDAI_A_3)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P8_PDAI_A_4)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P9_PDAI_A_0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P4_PDAI_B_0)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P5_PDAI_B_1)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P6_PDAI_B_2)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P7_PDAI_B_3)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P8_PDAI_B_4)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P9_PDAI_B_0)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "l25_pdai_a0",
						"l25_pdai_a1",
						"l25_pdai_a2",
						"l25_pdai_a3",
						"l25_pdai_a4",
						"l25_pdao_a",
						"l26_pdai_b0",
						"l26_pdai_b1",
						"l26_pdai_b2",
						"l26_pdai_b3",
						"l26_pdai_b4",
						"l26_pdao_b";
		};

		pda2: pda2@1a181000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,camera-pda2";
			reg = <0 0x1a181000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&camsys_mraw_clk CLK_CAM_MR_PDA0>,
				<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>;
			clock-names = "camsys_mraw_pda0",
					"camsys_mraw_pda1",
					"mraw_larbx",
					"cam_main_cam2mm0_gals_cg_con",
					"cam_main_cam2mm1_gals_cg_con",
					"cam_main_cam_cg_con";
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
			mediatek,larbs = <&smi_larb26>;
			iommus = <&mdp_iommu M4U_L26_P4_PDAI_B_0>,
				<&mdp_iommu M4U_L26_P5_PDAI_B_1>,
				<&mdp_iommu M4U_L26_P6_PDAI_B_2>,
				<&mdp_iommu M4U_L26_P7_PDAI_B_3>,
				<&mdp_iommu M4U_L26_P8_PDAI_B_4>,
				<&mdp_iommu M4U_L26_P9_PDAI_B_0>;
		};

		drm: drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0 0x1000d000 0 0x1000>;
			ver = <2>;
		};

		dfd_mcu: dfd-mcu {
			compatible = "mediatek,dfd_mcu";
			enabled = <1>;
			hw-version = <35>;
			sw-version = <1>;
			dfd-timeout = <0x2710>;
			buf-length = <0x280000>;
			buf-addr-align = <0x400000>;
			buf-addr-max = <0xffffffff>;
			nr-max-core = <8>;
			nr-big-core = <4>;
			nr-rs-entry-little = <8>;
			nr-rs-entry-big = <16>;
			nr-header-row = <4>;
			chip-id-offset = <0x38>;
			check-pattern-offset = <0x20>;
			dfd-disable-efuse = <25 30>;
			dfd_cache: dfd-cache {
				enabled = <1>;
				dfd-timeout = <0x3e80>; /* 8 sec */
				buf-length = <0x280000>;
				tap-en = <0x200000>;
			};
		};

		dfd_soc: dfd-soc {
			compatible = "mediatek,dfd_soc";
			enabled = <1>;
			dfd-timeout = <0x1000>;
			buf-length = <0x300000>;
			buf-addr-align = <0x400000>;
			buf-addr-max = <0xffffffff>;
		};

		lkg: lkg@114400 {
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x00114400 0 0xc00>;
		};

		performance: performance-controller@11bc00 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0011bc10 0 0x120>,
					<0 0x0011bd30 0 0x120>,
					<0 0x0011be50 0 0x120>;
			reg-names = "performance-domain0",
						"performance-domain1",
						"performance-domain2";
			#performance-domain-cells = <1>;
		};

		eas_info: eas-info {
			compatible = "mediatek,eas-info";
			csram-base = <0x0011bc00>;
			/* L, M, B, CCI */
			offs-thermal-limit = <0x1208 0x120c 0x1210 0x1214>;
			offs-cap = <0xfa0>;
			/* EAS_5_5 : 550, EAS_5_5_1 : 551, EAS_6_1 : 600*/
			version = <550>;
		};

		cpu_mcucfg: mcusys-ao-cfg@c530000 {
			reg = <0 0x0c000000 0 0x10000>; /* 64KB */
		};

		cpu_pll: mcusys-pll1u-top@1000c000 {
			reg = <0 0x0c030000 0 0x1000>; /* 4KB */
		};

		apdma: dma-controller@11300b80 {
				compatible = "mediatek,mt6985-uart-dma";
				reg =   <0 0x11300b80 0 0x80>,
					<0 0x11300c00 0 0x80>,
					<0 0x11300c80 0 0x80>,
					<0 0x11300d00 0 0x80>,
					<0 0x11300d80 0 0x80>,
					<0 0x11300e00 0 0x80>,
					<0 0x11300e80 0 0x80>,
					<0 0x11300f00 0 0x80>;
				interrupts =    <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&pericfg_ao_clk CLK_PERAOP_DMA_BCLK>;
				clock-names = "apdma";
				dma-requests = <8>;
				#dma-cells = <1>;
		};

		uart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART0>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
			uart-line = <0>;
		};

		uart1: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART1>;
			clock-names = "baud", "bus";
			dmas = <&apdma 2 &apdma 3>;
			dma-names = "tx", "rx";
			uart-line = <1>;
		};

		uart2: serial@11003000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11003000 0 0x1000>;
			interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART2>;
			clock-names = "baud", "bus";
			dmas = <&apdma 4 &apdma 5>;
			dma-names = "tx", "rx";
			uart-line = <2>;
		};

		uart3: serial@11004000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11004000 0 0x1000>;
			interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART3>;
			clock-names = "baud", "bus";
			dmas = <&apdma 6 &apdma 7>;
			dma-names = "tx", "rx";
			uart-line = <3>;
		};

		watchdog: watchdog@1c00a000 {
			compatible = "mediatek,mt6897-wdt",
					"mediatek,mt6589-wdt",
					"syscon", "simple-mfd";
			reg = <0 0x1c00a000 0 0x100>;
			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0xf>;
				mode-charger = <BOOT_CHARGER>;
				mode-recovery = <BOOT_RECOVERY>;
				mode-bootloader = <BOOT_BOOTLOADER>;
				mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
				mode-kpoc = <BOOT_KPOC>;
				mode-ddr-reserve = <BOOT_DDR_RSVD>;
				mode-meta = <BOOT_META>;
				mode-rpmbpk = <BOOT_RPMBPK>;
			};
		};

		clkbuf_ctrl: clkbuf-ctrl {
			pmic-supply = <&mt6685_clkbuf>;

			compatible = "mediatek,mt6897-clkbuf";
			pmic = <&mt6685_clkbuf>;
			srclken-rc = <&srclken_rc>;
			pmif = <&spmi>;
		};

		srclken_rc: srclken-rc@1c00d000 {
			compatible = "mediatek,srclken-rc";
			reg = <0 0x1c00d000 0 0x100>,
			      <0 0x1c00d100 0 0x700>;

			suspend-1 {
				xo-buf = "XO-BBCK1";
				perms = <0x0>;
				sub-id = <0>;
			};
			md1 {
				sub-id = <1>;
			};
			md2 {
				sub-id = <2>;
			};
			md3 {
				sub-id = <3>;
			};
			md4 {
				xo-buf = "XO-RFCK2A";
				sub-id = <4>;
			};
			gps-1 {
				xo-buf = "XO-BBCK2";
				sub-id = <6>;
			};
			gps-2 {
				xo-buf = "XO-RFCK1A";
				sub-id = <6>;
			};
			pcie-bt-1 {
				xo-buf = "XO-BBCK2";
				sub-id = <7>;
			};
			pcie-bt-2 {
				xo-buf = "XO-RFCK1A";
				sub-id = <7>;
			};
			wf-1 {
				xo-buf = "XO-BBCK2";
				sub-id = <8>;
			};
			wf-2 {
				xo-buf = "XO-RFCK1A";
				sub-id = <8>;
			};
			conn-1 {
				xo-buf = "XO-BBCK2";
				sub-id = <9>;
			};
			conn-2 {
				xo-buf = "XO-RFCK1A";
				sub-id = <9>;
			};
			co-ant {
				sub-id = <10>;
			};
			nfc {
				xo-buf = "XO-BBCK4";
				sub-id = <11>;
			};
			ufs {
				xo-buf = "XO-RFCK1B";
				sub-id = <13>;
			};
		};

		systimer: systimer@1cc10000 {
			compatible = "mediatek,mt6897-timer",
					"mediatek,mt6765-timer";
			reg = <0 0x1cc10000 0 0x1000>;
			interrupts = <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		mem_mapped_systimer: mem-mapped-systimer@1cc13000 {
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			compatible = "mem-mapped-systimer";
			reg = <0 0x1cc13000 0 0x1000>; //CNTCTLBase frame
			clock-frequency = <13000000>;
			frame@1cc14000 {
				frame-number = <0>;
				interrupts = <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH 0>; //phys irq
				reg = <0 0x1cc14000 0 0x1000>; //CNTBase0
			};
		};

		dbg-cti@d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0 0x0d020000 0 0x10000>;
		};

		dbg-etr@d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0 0x0d030000 0 0x1000>;
		};

		dbg-dem@d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0 0x0d0a0000 0 0x10000>;
			interrupts = <GIC_SPI 268 IRQ_TYPE_NONE 0>;
		};

		bus-tracer@d040000 {
			compatible = "mediatek,bus_tracer-v1";
			reg = <0 0x0d040000 0 0x1000>, /* dem base */
				<0 0x0d01a000 0 0x1000>, /* dbgao base */
				<0 0x0d041000 0 0x3000>, /* funnel/rep/etr base */
				<0 0x0d044000 0 0x1000>, /* bus tracer etf base */
				<0 0x0d040800 0 0x100>, /* infra bus tracer base */
				<0 0x0d040900 0 0x100>; /* ap bus tracer base */

			/*
			 * index 0 for infra bus tracer
			 * index 1 for ap bus tracer
			 * enabled_tracer disabled by default
			 */
			mediatek,num-tracer = <2>;
			mediatek,enabled-tracer = <1 0>;
			mediatek,at-id = <0x10 0x30>;

			/* filters: disabled by default */
			/*
			 * mediatek,watchpoint-filter = <0x0 0x10010000 0xfffff000>;
			 * mediatek,bypass-filter = <0x14000000 0xffff0000>;
			 * mediatek,id-filter = <0x10 0x40>;
			 * mediatek,rw-filter = <0x0 0x1>;
			 */
		};

		tracker: tracker {
			compatible = "mediatek,tracker";
			timer-sep = <0>;
			subsys {
				tracker1 {
					sys-name = "AP";
					sys-base = <0x10208000>;
					entry-num = <64>;
					interrupts = <GIC_SPI 296 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "ap_tracker_irq";
				};
				tracker2 {
					sys-name = "INFRA";
					sys-base = <0x10314000>;
					entry-num = <32>;
					interrupts = <GIC_SPI 297 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "infra_tracker_irq";
				};
			};
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0 0x10000000 0 0x1000>;
		};

		infracfg-ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0 0x10001000 0 0x1000>;
		};

		lvts: lvts@10315000 {
			compatible = "mediatek,mt6897-lvts";
			#thermal-sensor-cells = <1>;
			reg = <0 0x10315000 0 0x1000>,
				  <0 0x10316000 0 0x1000>,
				  <0 0x19004000 0 0x1000>,
				  <0 0x13ff0000 0 0x1000>;
			interrupts = <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH 0>,
						 <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH 0>,
						 <GIC_SPI 635 IRQ_TYPE_LEVEL_HIGH 0>,
						 <GIC_SPI 592 IRQ_TYPE_LEVEL_HIGH 0>;

			nvmem-cells = <&lvts_e_data1 &lvts_e_data2 &lvts_e_data3 &lvts_e_data4>;
			nvmem-cell-names = "e_data1","e_data2","e_data3","e_data4";
		};

		vtskin: vtskin {
			compatible = "mediatek,mt6897-virtual-tskin";
			#thermal-sensor-cells = <1>;
		};

		soc_dbg_error_flag: soc-dbg-error-flag@d01a000 {
			compatible = "mediatek, soc-dbg-error-flag";
			reg = <0 0x0d01a000 0 0x1000>;
			interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "dbg-error-flag";
			/* error flag mask description */
			infra-lastbus-timeout-mask = <0x1>;
			peri-lastbus-timeout-mask = <0x2>;
			dram-md32-wdt-event-ch-a-mask = <0x4>;
			dram-md32-wdt-event-ch-b-mask = <0x8>;
			dram-md32-wdt-event-ch-c-mask = <0x10>;
			dram-md32-wdt-event-ch-d-mask = <0x20>;
			infra-smmu-irq-mask = <0x40>;
			infra-smmu-ns-irq-mask = <0x80>;
			ap-tracker-timeout-mask = <0x100>;
			infra-tracker-timeout-mask = <0x200>;
			vlp-tracker-timeout-mask = <0x400>;
			mcu-to-soc-dfd-event-mask = <0x800>;
			apu-smmu-irq-mask = <0x1000>;
			mfg-to-soc-dfd-event-mask = <0x2000>;
			mminfra-smmu-irq-mask = <0x4000>;
			mfg-to-emi-slv-parity-mask = <0x8000>;
			mcu2sub-emi-m1-parity-mask = <0x10000>;
			mcu2sub-emi-m0-parity-mask = <0x20000>;
			mcu2emi-m1-parity-mask = <0x40000>;
			mcu2emi-m0-parity-mask = <0x80000>;
			mcu2infra-reg-parity-mask = <0x100000>;
			infra-l3-cache2mcu-parity-mask = <0x200000>;
			emi-parity-cen-mask = <0x400000>;
			emi-parity-sub-cen-mask = <0x800000>;
			emi-parity-chan1-mask = <0x1000000>;
			emi-parity-chan2-mask = <0x2000000>;
			emi-parity-chan3-mask = <0x4000000>;
			emi-parity-chan4-mask = <0x8000000>;
			dramc-error-flag-ch-a-mask = <0x10000000>;
			dramc-error-flag-ch-b-mask = <0x20000000>;
			dramc-error-flag-ch-c-mask = <0x40000000>;
			dramc-error-flag-ch-d-mask = <0x80000000>;
		};

		gpio: gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0 0x10005000 0 0x1000>;
		};

		dcm: dcm@c000200 {
			compatible = "mediatek,mt6897-dcm";
			reg = <0 0xc000200 0 0xc0>,
				<0 0xc040000 0 0x1a0>,
				<0 0xc070000 0 0x30>,
				<0 0xc100000 0 0xe0>,
				<0 0xc18c000 0 0x220>,
				<0 0xc1ac000 0 0x220>,
				<0 0xc1c0000 0 0x220>,
				<0 0xc1d0000 0 0x220>,
				<0 0xc1e0000 0 0x220>,
				<0 0xc1f0000 0 0x220>,
				<0 0x1002c000 0 0xb10>,
				<0 0x11035000 0 0x30>,
				<0 0x1c017000 0 0xd0>;
			reg-names = "mcusys_par_wrap",
				"mcusys_cpc",
				"mcupm",
				"mpsys",
				"mcusys_complex0",
				"mcusys_complex1",
				"mcusys_cpu4",
				"mcusys_cpu5",
				"mcusys_cpu6",
				"mcusys_cpu7",
				"ifrbus_ao",
				"peri_ao_bcrm",
				"vlp_ao_bcrm";
		};

		pio: pinctrl@10005000 {
			compatible = "mediatek,mt6897-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
				<0 0x11b20000 0 0x1000>,
				<0 0x11c00000 0 0x1000>,
				<0 0x11d30000 0 0x1000>,
				<0 0x11d40000 0 0x1000>,
				<0 0x11d50000 0 0x1000>,
				<0 0x11ea0000 0 0x1000>,
				<0 0x11eb0000 0 0x1000>,
				<0 0x11f20000 0 0x1000>,
				<0 0x11f30000 0 0x1000>;
			reg-names = "gpio",
				"iocfg_rt",
				"iocfg_rm",
				"iocfg_bl",
				"iocfg_bm",
				"iocfg_br",
				"iocfg_lb",
				"iocfg_lt",
				"iocfg_tm",
				"iocfg_tl";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 232>;
			interrupt-controller;
			#interrupt-cells = <2>;
			mediatek,eint = <&eint>;
		};

		mtkfb: mtkfb {
			compatible = "mediatek,mtkfb";
		};

		/*
		 * 240~243 append for instance middle reserved pin,
		 * Or eint driver can't control each instance pin
		 */
		eint: apirq@11ce0000 {
			compatible = "mediatek,mt6983-eint";
			reg = <0 0x11ce0000 0 0x1000>,
					<0 0x11de0000 0 0x1000>,
					<0 0x11e90000 0 0x1000>,
					<0 0x11fe0000 0 0x1000>,
					<0 0x1c01e000 0 0x1000>;
			reg-name = "eint-e", "eint-s", "eint-w", "eint-n", "eint-c";
			interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,instance-num = <5>;
			mediatek,total-pin-number = <250>;
			mediatek,pins = <0 3 0 1>,<1 3 1 1>,<2 3 2 1>,<3 3 3 1>,
					<4 0 0 1>,<5 0 1 1>,<6 0 2 1>,<7 3 4 1>,
					<8 2 0 1>,<9 3 5 1>,<10 3 6 1>,<11 3 7 1>,
					<12 3 8 1>,<13 3 9 1>,<14 3 10 1>,<15 1 0 1>,
					<16 1 1 1>,<17 1 2 1>,<18 1 3 1>,<19 1 4 1>,
					<20 1 5 1>,<21 1 6 1>,<22 1 7 1>,<23 1 8 1>,
					<24 1 9 1>,<25 1 10 1>,<26 1 11 1>,<27 1 12 1>,
					<28 1 13 1>,<29 1 14 1>,<30 1 15 1>,<31 2 1 1>,
					<32 2 2 1>,<33 2 3 1>,<34 2 4 1>,<35 2 5 0>,
					<36 1 16 0>,<37 1 17 0>,<38 1 18 0>,<39 1 19 0>,
					<40 3 11 0>,<41 3 12 0>,<42 3 13 0>,<43 3 14 0>,
					<44 0 3 0>,<45 0 4 0>,<46 0 5 0>,<47 0 6 0>,
					<48 0 7 0>,<49 0 8 0>,<50 2 6 0>,<51 2 7 0>,
					<52 2 8 0>,<53 2 9 0>,<54 3 15 0>,<55 3 16 0>,
					<56 3 17 0>,<57 3 18 0>,<58 3 19 0>,<59 3 20 0>,
					<60 3 21 0>,<61 3 22 0>,<62 0 9 0>,<63 0 10 0>,
					<64 0 11 0>,<65 0 12 0>,<66 2 10 0>,<67 2 11 0>,
					<68 2 12 0>,<69 2 13 0>,<70 2 14 0>,<71 2 15 0>,
					<72 2 16 0>,<73 2 17 0>,<74 2 18 0>,<75 2 19 0>,
					<76 2 20 0>,<77 2 21 0>,<78 0 13 0>,<79 0 14 0>,
					<80 0 15 0>,<81 0 16 0>,<82 0 17 0>,<83 0 18 0>,
					<84 1 20 0>,<85 1 21 0>,<86 1 22 0>,<87 1 23 0>,
					<88 1 24 0>,<89 1 25 0>,<90 1 26 0>,<91 1 27 0>,
					<92 1 28 0>,<93 1 29 0>,<94 1 30 0>,<95 1 31 0>,
					<96 1 32 0>,<97 1 33 0>,<98 1 34 0>,<99 1 35 0>,
					<100 1 36 0>,<101 1 37 0>,<102 1 38 0>,<103 1 39 0>,
					<104 1 40 0>,<105 1 41 0>,<106 1 42 0>,<107 1 43 0>,
					<108 1 44 0>,<109 1 45 0>,<110 1 46 0>,<111 1 47 0>,
					<112 1 48 0>,<113 1 49 0>,<114 1 50 0>,<115 0 19 0>,
					<116 0 20 0>,<117 0 21 0>,<118 1 51 0>,<119 0 22 0>,
					<120 0 23 0>,<121 0 24 0>,<122 1 52 0>,<232 4 0 0>,
					<233 4 1 0>,<234 4 2 0>,<235 4 3 0>,<236 4 4 0>,
					<237 4 5 0>,<238 4 6 0>,<239 4 7 0>,<240 4 8 0>,
					<241 4 9 0>,<242 4 10 0>,<243 4 11 0>,<244 4 12 0>,
					<245 4 13 0>,<246 4 14 0>,<247 4 15 0>,<248 4 16 0>,
					<249 4 17 0>;
		};

		mrdump_ext_rst:mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
			mode = "IRQ";
			status = "okay";
		};

		spmi: spmi@1cc04000 {
			compatible = "mediatek,mt6897-spmi";
			reg = <0 0x1cc04000 0 0x0008ff>,
			      <0 0x1cc01000 0 0x000100>,
			      <0 0x1cc06000 0 0x0008ff>,
			      <0 0x1cc00000 0 0x000100>;
			reg-names = "pmif-m", "spmimst-m","pmif-p","spmimst-p";
			interrupts-extended = <&pio 248 IRQ_TYPE_LEVEL_HIGH>,
					<&gic GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH 0>,
					<&gic GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "rcs_irq","pmif_irq","spmi_nack_irq";
			interrupt-controller;
			#interrupt-cells = <1>;
			irq-event-en = <0xc0000000 0x0 0x0 0x1f8 0x0>;
			spmi-dev-mask = <0x03f0 0x0>;
			#address-cells = <2>;
			#size-cells = <0>;
		};

		spmi_pmif_mpu: spmi-pmif-mpu@1cc04900 {
			compatible = "mediatek,mt6897-spmi-pmif-mpu";
			reg = <0 0x1cc04900 0 0x000500>;
			reg-names = "pmif_mpu";
			mediatek,pmic-all-rgn-en = <0x4000010>;
			mediatek,pmic-all-rgn-en-2 = <0x30>;
			mediatek,kernel-enable-time = <0x3c>;
			disable = <0>;
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0 0x1000c000 0 0xe00>;
		};

		fhctl: fhctl@1000ce00 {
			/* Perms meaning:
			 * (Not defined): Default all perms
			 * 0x1: Driver hopping
			 * 0x2: Driver SSC
			 * 0x4: ADB hopping
			 * 0x8: ADB SSC
			 * 0x10: ADB dump debug
			 */
			mcupm-supply = <&mcupm>;
			gpueb-supply = <&gpueb>;

			compatible = "mediatek,mt6897-fhctl";
			reg = <0 0x1000ce00 0 0x200>, //AP FHCTL base
				<0 0x1000c000 0 0xe00>, //APMIX base
				<0 0x13fa0100 0 0x030>, //GPU0 EN
				<0 0x13fa0000 0 0x100>, //GPU APMIX
				<0 0x13fa0d00 0 0x030>,
				<0 0x13fa0c00 0 0x100>,
				<0 0x0c030100 0 0x030>,//mcupm EN
				<0 0x0c030000 0 0x100>,//mcupm APMIX
				<0 0x0c030500 0 0x030>,
				<0 0x0c030400 0 0x100>,
				<0 0x0c030900 0 0x030>,
				<0 0x0c030800 0 0x100>,
				<0 0x0c030d00 0 0x030>,
				<0 0x0c030c00 0 0x100>,
				<0 0x0c034100 0 0x030>,
				<0 0x0c034000 0 0x100>;
			map0 {
				domain = "top";
				method = "fhctl-ap";
				mpll {
					fh-id = <2>;
					perms = <0x1e>;
				};
				mmpll {
					fh-id = <3>;
					perms = <0x1e>;
				};
				mainpll {
					fh-id = <4>;
					perms = <0x1e>;
				};
				msdcpll {
					fh-id = <5>;
					perms = <0x1e>;
				};
				adsppll {
					fh-id = <6>;
					perms = <0x1e>;
				};
				imgpll {
					fh-id = <7>;
				};
				tvdpll {
					fh-id = <8>;
				};
			};
			map5 {
				domain = "gpu0";
				method = "fhctl-gpueb";
				mfg-ao-mfgpll {
					fh-id = <0>;
				};
			};
			map8 {
				domain = "gpu3";
				method = "fhctl-gpueb";
				mfgsc-ao-mfgscpll {
					fh-id = <0>;
				};
			};
			map9 {
				domain = "mcu0";
				method = "fhctl-mcupm";
				buspll {
					fh-id = <0>;
					perms = <0x1c>;
				};
			};
			map10 {
				domain = "mcu1";
				method = "fhctl-mcupm";
				cpu0pll {
					fh-id = <0>;
					perms = <0x1c>;
				};
			};
			map11 {
				domain = "mcu2";
				method = "fhctl-mcupm";
				cpu1pll {
					fh-id = <0>;
					perms = <0x1c>;
				};
			};
			map12 {
				domain = "mcu3";
				method = "fhctl-mcupm";
				cpu2pll {
					fh-id = <0>;
					perms = <0x1c>;
				};
			};
			map13 {
				domain = "mcu4";
				method = "fhctl-mcupm";
				ptppll {
					fh-id = <0>;
					perms = <0x1c>;
				};
			};
		};

		pmsr-apb@1000f000 {
			compatible = "mediatek,pmsr_apb";
			reg = <0 0x1000f000 0 0x800>;
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0 0x10011000 0 0x1000>;
		};

		mbist-ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0 0x10013000 0 0x1000>;
		};

		devapc-ao-mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0 0x1001c000 0 0x1000>;
		};

		devapc-ao-infra-peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10022000 0 0x1000>;
		};

		devapc-ao-infra-peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10023000 0 0x1000>;
		};

		bcrm-infra-ao1-apb@1002a000 {
			compatible = "mediatek,bcrm_infra_ao1_apb";
			reg = <0 0x1002a000 0 0x1000>;
		};

		debug-ctrl-infra-ao1-apb@1002b000 {
			compatible = "mediatek,debug_ctrl_infra_ao1_apb";
			reg = <0 0x1002b000 0 0x1000>;
		};

		sys-cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10204000 0 0x1000>;
			interrupts = <GIC_SPI 911 IRQ_TYPE_NONE 0>;
		};

		nth-emi-mbist-pdn-apb@10205000 {
			compatible = "mediatek,nth_emi_mbist_pdn_apb";
			reg = <0 0x10205000 0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6897-devapc";
			reg = <0 0x10207000 0 0x1000>, /* infra pd */
				<0 0x10274000 0 0x1000>, /* infra1 pd */
				<0 0x11020000 0 0x1000>, /* peri pd */
				<0 0x1c01c000 0 0x1000>, /* vlp pd */
				<0 0x1e019000 0 0x1000>, /* adsp pd */
				<0 0x1e826000 0 0x1000>, /* mminfra pd */
				<0 0x1eca4000 0 0x1000>, /* mmup pd */
				<0 0x13fa2000 0 0x1000>, /* gpu pd */
				<0 0x10030000 0 0x1000>, /* infra ao */
				<0 0x1103c000 0 0x1000>, /* peri ao */
				<0 0x1c018000 0 0x1000>, /* vlp ao */
				<0 0x1e01c000 0 0x1000>, /* adsp ao */
				<0 0x1e820000 0 0x1000>, /* mminfra ao */
				<0 0x1eca0000 0 0x1000>, /* mmup ao */
				<0 0x13fa1000 0 0x1000>, /* gpu ao */
				<0 0x1020e000 0 0x1000>, /* infracfg */
				<0 0x10033000 0 0x1000>, /* swp */
				<0 0x0010c000 0 0x1000>; /* sramrom */
			interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>, /* infra irq */
				<GIC_SPI 128 IRQ_TYPE_EDGE_RISING 0>, /* peri irq */
				<GIC_SPI 867 IRQ_TYPE_LEVEL_HIGH 0>, /* vlp irq */
				<GIC_SPI 748 IRQ_TYPE_LEVEL_HIGH 0>, /* adsp irq */
				<GIC_SPI 456 IRQ_TYPE_LEVEL_HIGH 0>, /* mminfra irq */
				<GIC_SPI 864 IRQ_TYPE_LEVEL_HIGH 0>, /* mmup irq */
				<GIC_SPI 591 IRQ_TYPE_LEVEL_HIGH 0>; /* gpu irq */
		};

		bus-dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0 0x10208000 0 0x1000>;
		};

		ap-ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0 0x10209000 0 0x1000>;
		};

		md-ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0 0x1020a000 0 0x1000>;
		};

		ap-ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md-ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};

		infra-mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0 0x1020d000 0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0 0x1020e000 0 0x1000>;
		};

		cq-dma@10212000 {
			compatible = "mediatek,cqdma";
			reg = <0 0x10212000 0 0x100>,
				<0 0x10212100 0 0x100>,
				<0 0x10212200 0 0x100>,
				<0 0x10212300 0 0x100>;
			interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-channels = <4>;
			dma-channel-mask = <63>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_CQ_DMA>;
			clock-names = "cqdma";
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0 0x10214000 0 0x1000>;
		};

		infra-bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0 0x10215000 0 0x1000>;
		};

		sub-infra-bcrm@10216000 {
			compatible = "mediatek,sub_infra_bcrm";
			reg = <0 0x10216000 0 0x1000>;
		};

		emi@10219000 {
			compatible = "mediatek,emi";
			reg = <0 0x10219000 0 0x1000>;
		};

		infracfg-mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0 0x1021c000 0 0x1000>;
		};

		infra-device-mpu@1021d000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021d000 0 0x1000>;
		};

		infra-device-mpu@1021e000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021e000 0 0x1000>;
		};

		infra-device-mpu@10225000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x10225000 0 0x1000>;
		};

		emi-mpu@10226000 {
			compatible = "mediatek,emi_mpu";
			reg = <0 0x10226000 0 0x1000>;
		};

		infra-dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022c000 0 0x1000>;
		};

		infra-dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022d000 0 0x1000>;
		};

		infra-dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022e000 0 0x1000>;
		};

		infra-dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022f000 0 0x1000>;
		};

		dramc-ch0-top0@10230000 {
			compatible = "mediatek,dramc_ch0_top0";
			reg = <0 0x10230000 0 0x2000>;
		};

		dramc-ch0-top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0 0x10232000 0 0x2000>;
		};

		dramc-ch0-top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0 0x10234000 0 0x1000>;
		};

		dramc-ch0-top3@10235000 {
			compatible = "mediatek,dramc_ch0_top3";
			reg = <0 0x10235000 0 0x1000>;
		};

		dramc-ch0-top4@10236000 {
			compatible = "mediatek,dramc_ch0_top4";
			reg = <0 0x10236000 0 0x2000>;
		};

		dramc-ch0-top5@10238000 {
			compatible = "mediatek,dramc_ch0_top5";
			reg = <0 0x10238000 0 0x2000>;
		};

		dramc-ch0-top6@1023a000 {
			compatible = "mediatek,dramc_ch0_top6";
			reg = <0 0x1023a000 0 0x2000>;
		};

		ap-ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0 0x1023c000 0 0x1000>;
		};

		md-ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0 0x1023d000 0 0x1000>;
		};

		ap-ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0 0x1023e000 0 0x1000>;
		};

		md-ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0 0x1023f000 0 0x1000>;
		};

		dramc-ch1-top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10240000 0 0x2000>;
		};

		dramc-ch1-top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10242000 0 0x2000>;
		};

		dramc-ch1-top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10244000 0 0x1000>;
		};

		dramc-ch1-top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10245000 0 0x1000>;
		};

		dramc-ch1-top4@10246000 {
			compatible = "mediatek,dramc_ch1_top4";
			reg = <0 0x10246000 0 0x2000>;
		};

		dramc-ch1-top5@10248000 {
			compatible = "mediatek,dramc_ch1_top5";
			reg = <0 0x10248000 0 0x2000>;
		};

		dramc-ch1-top6@1024a000 {
			compatible = "mediatek,dramc_ch1_top6";
			reg = <0 0x1024a000 0 0x2000>;
		};

		ap-ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0 0x1024c000 0 0x1000>;
		};

		md-ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		ipi-apb@1024e000 {
			compatible = "mediatek,ipi_apb";
			reg = <0 0x1024e000 0 0x2000>;
		};

		dramc-ch2-top0@10250000 {
			compatible = "mediatek,dramc_ch2_top0";
			reg = <0 0x10250000 0 0x2000>;
		};

		dramc-ch2-top1@10252000 {
			compatible = "mediatek,dramc_ch2_top1";
			reg = <0 0x10252000 0 0x2000>;
		};

		dramc-ch2-top2@10254000 {
			compatible = "mediatek,dramc_ch2_top2";
			reg = <0 0x10254000 0 0x1000>;
		};

		dramc-ch2-top3@10255000 {
			compatible = "mediatek,dramc_ch2_top3";
			reg = <0 0x10255000 0 0x1000>;
		};

		dramc-ch2-top4@10256000 {
			compatible = "mediatek,dramc_ch2_top4";
			reg = <0 0x10256000 0 0x2000>;
		};

		dramc-ch2-top5@10258000 {
			compatible = "mediatek,dramc_ch2_top5";
			reg = <0 0x10258000 0 0x2000>;
		};

		dramc-ch2-top6@1025a000 {
			compatible = "mediatek,dramc_ch2_top6";
			reg = <0 0x1025a000 0 0x2000>;
		};

		ap-ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0 0x1025c000 0 0x1000>;
		};

		md-ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		mm-vpu-m0-sub-common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x1025e000 0 0x1000>;
		};

		mm-vpu-m1-sub-common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1025f000 0 0x1000>;
		};

		dramc-ch3-top0@10260000 {
			compatible = "mediatek,dramc_ch3_top0";
			reg = <0 0x10260000 0 0x2000>;
		};

		dramc-ch3-top1@10262000 {
			compatible = "mediatek,dramc_ch3_top1";
			reg = <0 0x10262000 0 0x2000>;
		};

		dramc-ch3-top2@10264000 {
			compatible = "mediatek,dramc_ch3_top2";
			reg = <0 0x10264000 0 0x1000>;
		};

		dramc-ch3-top3@10265000 {
			compatible = "mediatek,dramc_ch3_top3";
			reg = <0 0x10265000 0 0x1000>;
		};

		dramc-ch3-top4@10266000 {
			compatible = "mediatek,dramc_ch3_top4";
			reg = <0 0x10266000 0 0x2000>;
		};

		dramc-ch3-top5@10268000 {
			compatible = "mediatek,dramc_ch3_top5";
			reg = <0 0x10268000 0 0x2000>;
		};

		dramc-ch3-top6@1026a000 {
			compatible = "mediatek,dramc_ch3_top6";
			reg = <0 0x1026a000 0 0x2000>;
		};

		infracfg-ao-mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10270000 0 0x1000>;
		};

		ssc-sub-infra-apb0@10309000 {
			compatible = "mediatek,ssc_sub_infra_apb0";
			reg = <0 0x10309000 0 0x1000>;
		};

		ssc-sub-infra-apb1@1030a000 {
			compatible = "mediatek,ssc_sub_infra_apb1";
			reg = <0 0x1030a000 0 0x1000>;
		};

		ssc-sub-infra-apb2@1030b000 {
			compatible = "mediatek,ssc_sub_infra_apb2";
			reg = <0 0x1030b000 0 0x1000>;
		};

		ssc-infra-apb2@1030c000 {
			compatible = "mediatek,ssc_infra_apb2";
			reg = <0 0x1030c000 0 0x1000>;
		};

		sys-cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10314000 0 0x1000>;
		};

		ptp-therm-ctrl-apb@10315000 {
			compatible = "mediatek,ptp_therm_ctrl_apb";
			reg = <0 0x10315000 0 0x1000>;
		};

		ptp-therm-ctrl2-apb@10316000 {
			compatible = "mediatek,ptp_therm_ctrl2_apb";
			reg = <0 0x10316000 0 0x1000>;
		};

		hwccf-apb@10320000 {
			compatible = "mediatek,hwccf_apb";
			reg = <0 0x10320000 0 0x2000>;
		};

		rsi-slb0-apb@10324000 {
			compatible = "mediatek,rsi_slb0_apb";
			reg = <0 0x10324000 0 0x1000>;
		};

		rsi-slb1-apb@10325000 {
			compatible = "mediatek,rsi_slb1_apb";
			reg = <0 0x10325000 0 0x1000>;
		};

		emi-m4-m-apb@10328000 {
			compatible = "mediatek,emi_m4_m_apb";
			reg = <0 0x10328000 0 0x1000>;
		};

		emi-m6-m-apb@10329000 {
			compatible = "mediatek,emi_m6_m_apb";
			reg = <0 0x10329000 0 0x1000>;
		};

		emi-m7-m-apb@1032a000 {
			compatible = "mediatek,emi_m7_m_apb";
			reg = <0 0x1032a000 0 0x1000>;
		};

		infra-bus-hre-apb@1032c000 {
			compatible = "mediatek,infra_bus_hre_apb";
			reg = <0 0x1032c000 0 0x1000>;
		};

		emi-mpu-apb@10330000 {
			compatible = "mediatek,emi_mpu_apb";
			reg = <0 0x10330000 0 0x5000>;
		};

		nemi-rsi-apb@10340000 {
			compatible = "mediatek,nemi_rsi_apb";
			reg = <0 0x10340000 0 0x1000>;
		};

		semi-rsi-apb@10341000 {
			compatible = "mediatek,semi_rsi_apb";
			reg = <0 0x10341000 0 0x1000>;
		};

		nemi-slb-apb@10342000 {
			compatible = "mediatek,nemi_slb_apb";
			reg = <0 0x10342000 0 0x1000>;
		};

		semi-slb-apb@10343000 {
			compatible = "mediatek,semi_slb_apb";
			reg = <0 0x10343000 0 0x1000>;
		};

		nemi-hre-emi-apb@10344000 {
			compatible = "mediatek,nemi_hre_emi_apb";
			reg = <0 0x10344000 0 0x1000>;
		};

		semi-hre-emi-apb@10345000 {
			compatible = "mediatek,semi_hre_emi_apb";
			reg = <0 0x10345000 0 0x1000>;
		};

		nemi-hre-emi-mpu-apb@10346000 {
			compatible = "mediatek,nemi_hre_emi_mpu_apb";
			reg = <0 0x10346000 0 0x1000>;
		};

		semi-hre-emi-mpu-apb@10347000 {
			compatible = "mediatek,semi_hre_emi_mpu_apb";
			reg = <0 0x10347000 0 0x1000>;
		};

		nemi-hre-emi-slb-apb@10348000 {
			compatible = "mediatek,nemi_hre_emi_slb_apb";
			reg = <0 0x10348000 0 0x1000>;
		};

		semi-hre-emi-slb-apb@10349000 {
			compatible = "mediatek,semi_hre_emi_slb_apb";
			reg = <0 0x10349000 0 0x1000>;
		};

		nemi-hre-smpu-apb@1034a000 {
			compatible = "mediatek,nemi_hre_smpu_apb";
			reg = <0 0x1034a000 0 0x1000>;
		};

		semi-hre-smpu-apb@1034b000 {
			compatible = "mediatek,semi_hre_smpu_apb";
			reg = <0 0x1034b000 0 0x1000>;
		};

		nemi-smpu0@10350000 {
			compatible = "mediatek,nemi_smpu0";
			reg = <0 0x10350000 0 0x1000>;
		};

		nemi-smpu1@10351000 {
			compatible = "mediatek,nemi_smpu1";
			reg = <0 0x10351000 0 0x1000>;
		};

		nemi-smpu2@10352000 {
			compatible = "mediatek,nemi_smpu2";
			reg = <0 0x10352000 0 0x1000>;
		};

		semi-smpu0@10354000 {
			compatible = "mediatek,semi_smpu0";
			reg = <0 0x10354000 0 0x1000>;
		};

		semi-smpu1@10355000 {
			compatible = "mediatek,semi_smpu1";
			reg = <0 0x10355000 0 0x1000>;
		};

		semi-smpu2@10356000 {
			compatible = "mediatek,semi_smpu2";
			reg = <0 0x10356000 0 0x1000>;
		};

		emi-2nd@10357000 {
			compatible = "mediatek,emi_2nd";
			reg = <0 0x10357000 0 0x1000>;
		};
		emicen: emicen@10219000 {
			compatible = "mediatek,mt6877-emicen",
				     "mediatek,common-emicen";
			reg = <0 0x10219000 0 0x1000>,
				<0 0x1021d000 0 0x1000>;
			mediatek,emi-reg = <&emichn>;
			a2d-hash = <0xb>;
			a2d-disph = <0xe>;
		};
		emichn: emichn@10235000 {
			compatible = "mediatek,mt6877-emichn",
				     "mediatek,common-emichn";
			reg = <0 0x10235000 0 0x1000>,
				<0 0x10245000 0 0x1000>,
				<0 0x10255000 0 0x1000>,
				<0 0x10265000 0 0x1000>;
		};
		emi-fake-eng@1026c000 {
			compatible = "mediatek,emi-fake-engine";
			reg = <0 0x1026c000 0 0x1000>,   /* FAKE_ENG_0 */
					<0 0x10310000 0 0x1000>, /* FAKE_ENG_1 */
					<0 0x1026d000 0 0x1000>, /* FAKE_ENG_2 */
					<0 0x10311000 0 0x1000>; /* FAKE_ENG_3 */
			mediatek,emi-reg = <&emicen>;
			pre-setting {
				setting1 {
					reg-name = "SLEEP_PROT_EN_8";
					addr = <0x1002c100>;
					mask-value = <0x1800>;
					set-value = <0x0>;
				};
				setting2 {
					reg-name = "SLEEP_PROT_EN_9";
					addr = <0x1002c120>;
					mask-value = <0x1800>;
					set-value = <0x0>;
				};
				setting3 {
					reg-name = "N_DCM_FR";
					addr = <0x10270300>;
					mask-value = <0x0>;
					set-value = <0xff>;
				};
				setting4 {
					reg-name = "S_DCM_FR";
					addr = <0x1030e300>;
					mask-value = <0x0>;
					set-value = <0xff>;
				};
			};
		};
		emiisu {
			compatible = "mediatek,mt6983-emiisu",
					"mediatek,common-emiisu";
			ctrl-intf = <1>;
		};
		emimpu: emimpu@10226000 {
			compatible = "mediatek,common-emimpu";
			reg = <0 0x10226000 0 0x1000>,
			      <0 0x10225000 0 0x1000>;
			mediatek,emi-reg = <&emicen>;
			interrupts = <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x1f0 0x80000000 1>,
				<0x160 0xffffffff 16>,
				<0x200 0x00000003 16>;
			clear-md = <0x1fc 0x80000000 1>;
		};
		nsmpu: nsmpu@10351000 {
			compatible = "mediatek,smpu";
			name = "nsmpu";
			reg = <0 0x10351000 0 0x1000>;
			interrupts = <GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH 0>;
			sr-cnt = <63>;
			aid-cnt = <256>;
			aid-num-per-set = <32>;
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28
				0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			clear = <0xe00 0x1 1>,
				<0xe00 0x0 1>,
				<0xe80 0x1 1>,
				<0xe80 0x0 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x0 0x2 0x9 0x2>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xffc0 0x4000 0x7 0xff81 0x8001>;
		};
		ssmpu: ssmpu@10355000{
			compatible = "mediatek,smpu";
			name = "ssmpu";
			reg = <0 0x10355000 0 0x1000>;
			interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28
				0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			clear = <0xe00 0x1 1>,
				<0xe00 0x0 1>,
				<0xe80 0x1 1>,
				<0xe80 0x0 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x0 0x2 0x9 0x2>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xffc0 0x4000 0x7 0xff81 0x8001>;
		};
		nkp: nkp@10351000 {
			compatible = "mediatek,smpu";
			name = "nkp";
			reg = <0 0x10351000 0 0x1000>;
			interrupts = <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xc04 0xc10 0xc14>;
			clear = <0x410 0x1 1>,
				<0x410 0x0 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x1 0xf 0x3 0xf>;
		};
		skp: skp@10355000 {
			compatible = "mediatek,smpu";
			name = "skp";
			reg = <0 0x10355000 0 0x1000>;
			interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xc04 0xc10 0xc14>;
			clear = <0x410 0x1 1>,
				<0x410 0x0 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x1 0xf 0x3 0xf>;
		};
		emislb: emislb@10342000 {
			compatible = "mediatek,common-emislb";
			reg = <0 0x10342000 0 0x1000>,
			      <0 0x10343000 0 0x1000>;
			interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xd14 0xd18 0xd1c 0xd20 0xd24>;
			clear = <0x680 0x80000000 1>;
			mpu-base-clear = <1>;
		};

		pwrap-partition-0@10400000 {
			compatible = "mediatek,pwrap_partition_0";
			reg = <0 0x10400000 0 0x100000>;
		};

		pwrap-partition-1@10400000 {
			compatible = "mediatek,pwrap_partition_1";
			reg = <0 0x10400000 0 0x1000>;
		};

		pwrap-partition-2@10401000 {
			compatible = "mediatek,pwrap_partition_2";
			reg = <0 0x10401000 0 0x1000>;
		};

		pwrap-partition-3@10402000 {
			compatible = "mediatek,pwrap_partition_3";
			reg = <0 0x10402000 0 0x1000>;
		};

		pwrap-partition-4@10403000 {
			compatible = "mediatek,pwrap_partition_4";
			reg = <0 0x10403000 0 0x1000>;
		};

		pwrap-partition-5@10404000 {
			compatible = "mediatek,pwrap_partition_5";
			reg = <0 0x10404000 0 0x1000>;
		};

		pwrap-partition-6@10405000 {
			compatible = "mediatek,pwrap_partition_6";
			reg = <0 0x10405000 0 0x1000>;
		};

		pwrap-partition-7@10406000 {
			compatible = "mediatek,pwrap_partition_7";
			reg = <0 0x10406000 0 0x1000>;
		};

		pwrap-partition-8@10480000 {
			compatible = "mediatek,pwrap_partition_8";
			reg = <0 0x10480000 0 0x10000>;
		};

		pwrap-partition-9@10490000 {
			compatible = "mediatek,pwrap_partition_9";
			reg = <0 0x10490000 0 0x10000>;
		};

		pwrap-partition-10@104a0000 {
			compatible = "mediatek,pwrap_partition_10";
			reg = <0 0x104a0000 0 0x20000>;
		};

		pwrap-partition-11@104c0000 {
			compatible = "mediatek,pwrap_partition_11";
			reg = <0 0x104c0000 0 0x40000>;
		};

		dramc-md32-s0-apb@10900000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0 0x10900000 0 0x40000>;
		};

		dramc-md32-s0-apb@10940000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0 0x10940000 0 0xc0000>;
		};

		dramc-md32-s1-apb@10a00000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0 0x10a00000 0 0x40000>;
		};

		dramc-md32-s1-apb@10a40000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0 0x10a40000 0 0xc0000>;
		};

		dramc-md32-s2-apb@10b00000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0 0x10b00000 0 0x40000>;
		};

		dramc-md32-s2-apb@10b40000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0 0x10b40000 0 0xc0000>;
		};

		dramc-md32-s3-apb@10c00000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0 0x10c00000 0 0x40000>;
		};

		dramc-md32-s3-apb@10c40000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0 0x10c40000 0 0xc0000>;
		};

		gic500@c000000 {
			compatible = "mediatek,gic500";
			reg = <0 0x0c000000 0 0x400000>;
		};

		gic-cpu@c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0 0x0c400000 0 0x40000>;
		};

		dfd@c600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x0c600000 0 0x100000>;
		};

		dbg-mdsys1@d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0 0x0d100000 0 0x100000>;
		};

		dpmaif:dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
				<0 0x1022d000 0 0x1000>, /*PD_UL*/
				<0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
				<0 0x1022e000 0 0x1000>; /*SRAM*/
			/* rxq0 irq: 179 307 339 */
			interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 852 IRQ_TYPE_LEVEL_HIGH 0>; /* rxq1 irq: 724 852 884 */
			mediatek,dpmaif-ver = <3>;
			mediatek,dpmaif-cap = <0x0000000c>;
			mediatek,plat-info = <6897>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_DPMAIF_MAIN>,
				<&infracfg_ao_clk CLK_IFRAO_CLDMA_BCLK>,
				<&infracfg_ao_clk CLK_IFRAO_RG_MMW_DPMAIF26M_CK>;
			clock-names = "infra-dpmaif-clk",
				    "infra-dpmaif-blk-clk",
				    "infra-dpmaif-rg-mmw-clk";
			interconnects = <&dvfsrc MT6873_MASTER_NETSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-mdspd-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>;
			net-spd-ver = <6>;
			hw-reset-ver = <1>;
			dpmaif-infracfg = <&infracfg_ao_clk>;
		};

		ccifdriver:ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
				<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			mediatek,sram-size = <512>;
			/* ccif hw reset version */
			mediatek,ccif-hw-reset-ver = <1>;
			/* ccif hw reset bit */
			mediatek,ccif-hw-reset-bit = <18>;
			/* DTS/GIC_ID: CCIF0 289/321; CCIF0 290/322 */
			interrupts = <GIC_SPI 289 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF1_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF1_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF4_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF5_MD>;

			clock-names = "infra-ccif-ap",
				"infra-ccif-md",
				"infra-ccif1-ap",
				"infra-ccif1-md",
				"infra-ccif4-md",
				"infra-ccif5-md";
		};

		mddriver:mddriver {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif-type = <6>;
			mediatek,ap-plat-info = <6897>;
			mediatek,md-generation = <6299>;
			/* 0x44: epon offset;*/
			/* 0x06: once a value[1] exist, means in l2sram */
			/* value[1] not exist means in mddbgsys. the value(6) has no meaningful */
			mediatek,offset-epon-md1 = <0x64 0x06>;
			mediatek,cldma-capability = <14>;
			/* bit0:srcclkena|bit1:srclken-o1-on|bit2:revert-sequencer*/
			/* bit3:pll-setting|bit4:md1-disable-sequencer */
			mediatek,power-flow-config = <0x2>;
			/* srclken-o1 set value |= 1<<12 */
			mediatek,srclken-o1 = <0x1000>;
			reg = <0 0x0d180000 0 0x2000>; /* l2sram base address */
			/* DTS/GIC_ID: MDWDT 304/336/; CCIF0 289/321; CCIF0 290/322 */
			interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH  0>,
					<GIC_SPI 289 IRQ_TYPE_LEVEL_HIGH  0>,
					<GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH  0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_MD>;
			ccci-infracfg = <&infracfg_ao_clk>;
			ccci-topckgen = <&topckgen_clk>;
			ccci-spmsleep = <&apccci_mdo1>;
		};

		pwm@11008000 {
			compatible = "mediatek,pwm";
			reg = <0 0x11008000 0 0x1000>;
			interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK1>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK2>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK3>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK4>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_HCLK>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_BCLK>;

			clock-names = "PWM1-main",
				"PWM2-main",
				"PWM3-main",
				"PWM4-main",
				"PWM-HCLK-main",
				"PWM-main";

			/* 1. pwm periclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x20>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <4>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <12>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <10>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <8>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <6>;
			/* 4. pwm version */
			mediatek,pwm-version = <0x3>;

			pwmsrcclk = <&pericfg_ao_clk>;
		};

		irtx_pwm:irtx-pwm {
			compatible = "mediatek,irtx-pwm";
			pwm-ch = <1>;
			pwm-data-invert = <0>;
			pwm-supply = "mt6378_vio28";
		};

		apccci_mdo1: md-power-o1@1c001000 {
			compatible = "mediatek,md_power_o1", "syscon";
			reg = <0 0x1c001000 0 0x1000>;
		};

		md_auxadc:md-auxadc {
			compatible = "mediatek,md_auxadc";
			/* io-channels = <&auxadc 6>;*/
			io-channel-names = "md-channel";
		};

		ccci_scp:ccci-scp {
			compatible = "mediatek,ccci_md_scp";
			reg = <0 0x1023c000 0 0x1000>, /*AP_CCIF2_BASE*/
			      <0 0x1023d000 0 0x1000>; /*MD_CCIF2_BASE*/
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF2_AP>,
				 <&infracfg_ao_clk CLK_IFRAO_CCIF2_MD>;
			clock-names = "infra-ccif2-ap",
				"infra-ccif2-md";
		};

		gpio_usage_mapping:gpio {
			compatible = "mediatek,gpio_usage_mapping";
		};

		md1_sim1_hot_plug_eint:MD1-SIM1-HOT-PLUG-EINT {
		};
		md1_sim2_hot_plug_eint:MD1-SIM2-HOT-PLUG-EINT {
		};

		usb_offload: usb-offload {
			compatible = "mediatek,usb-offload";
			xhci-host = <&usb_host>;
		};

		ssusb: usb0@11201000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6368_vusb>;
			interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				 <&u3port0 PHY_TYPE_USB3>;
			clocks = <&topckgen_clk CLK_TOP_USB_TOP>,
				<&topckgen_clk CLK_TOP_USB_XHCI>,
				<&pericfg_ao_clk CLK_PERAOP_SSUSB0_FRMCNT>;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,usb3-drd;
			mediatek,noise-still-tr;
			mediatek,gen1-txdeemph;
			mediatek,hwrscs-vers = <1>;
			mediatek,syscon-wakeup = <&pericfg_ao_clk 0x200 103>;
			wakeup-source;
			mediatek,uds = <&usb_dp_selector 19>;
			usb-role-switch;
			cdp-block;
			port {
				mtu3_drd_switch: endpoint {
					remote-endpoint = <&usb_role>;
				};
			};

			usb_host: xhci0@11200000 {
				compatible = "mediatek,mtk-xhci";
				reg = <0 0x11200000 0 0x1000>;
				reg-names = "mac";
				interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&clk26m>;
				clock-names = "sys_ck";
				mediatek,usb-offload = <&usb_offload>;
				status = "okay";
			};
		};

		mtk_leds: mtk-leds {
			backlight {
				label = "lcd-backlight";
				max-brightness = <2047>;
				min-brightness = <4>;
				max-hw-brightness = <2047>;
			};
		};

		regulator_vibrator: regulator-vibrator {
			compatible = "regulator-vibrator";
			label = "vibrator";
			min-volt = <2800000>;
			max-volt = <3500000>;
			vib-supply = <&mt6368_vibr>;
		};

		u3fpgaphy: u3fpgaphy {
			compatible = "mediatek,fpga-u3phy";
			mediatek,ippc = <0x11203e00>;
			#address-cells = <2>;
			#size-cells = <2>;
			fpga_i2c_physical_base = <0x11b70000>;
			status = "disabled";

			u3fpgaport0: u3fpgaport0 {
				chip-id= <0xa60931a>;
				port = <0>;
				pclk_phase = <23>;
				#phy-cells = <1>;
			};
		};

		u3phy: usb-phy0@11e40000 {
			compatible = "mediatek,xsphy", "mediatek,mt6897-xsphy";
			reg = <0 0x11e43000 0 0x200>;
			tx-chirpk-capable;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port0: usb2-phy0@11e40000 {
				reg = <0 0x11e40000 0 0x400>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				usb2jtag = <&infracfg_ao_clk 1>;
				usb2uart;
				nvmem-cells = <&u2_phy_data>, <&u2_phy_data>;
				nvmem-cell-names = "intr_cal", "term_cal";
				nvmem-cell-masks = <0x3f 0xf00>;
				mediatek,efuse-intr = <0x25>;
				mediatek,efuse-term = <0x8>;
				mediatek,eye-vrt = <0x2>;
				mediatek,eye-vrt-host = <0x2>;
				mediatek,rx-sqth = <0x5>;
				mediatek,discth = <0xb>;
				mediatek,pll-fbksel = <0x0>;
				mediatek,pll-posdiv = <0x0>;
				mediatek,lpm-parameter = <0x19 0x1e 0x1e>;
			};

			u3port0: usb3-phy0@11e43000 {
				reg = <0 0x11e43400 0 0x500>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
			};
		};

		typec_mux_switch: typec-mux-switch {
			compatible = "mediatek,typec_mux_switch";
			status = "okay";
		};

		usb_dp_selector: usb-dp-selector@10005600 {
			compatible = "mediatek,usb_dp_selector";
			reg = <0 0x10005600 0 0x4>;
			reg-names = "usb_dp_reg";
			mediatek,uds-ver = <2>;
			status = "okay";
		};

		pciephy: phy@11100000 {
			compatible = "mediatek,mt6897-pcie-phy",
				     "mediatek,mt8195-pcie-phy";
			#address-cells = <2>;
			#size-cells = <2>;
			#phy-cells = <0>;
			reg = <0 0x11100000 0 0x10000>,
			      <0 0x11110000 0 0x10000>;
			reg-names = "phy-sif", "phy-ckm";
			status = "disabled";

			power-domains = <&scpsys MT6897_POWER_DOMAIN_PEXTP_PHY0>;
			clocks = <&pextpcfg_ao_clk CLK_PEXTPCFG_AO_PEXTP_P0_PHY_REF_CK>;
			clock-names = "pipe_clk";
		};

		pcie: pcie@112f0000 {
			device_type = "pci";
			compatible =  "mediatek,mt6897-pcie",
				      "mediatek,mt6985-pcie";
			reg = <0 0x112f0000 0 0x4000>;
			reg-names = "pcie-mac";
			#address-cells = <3>;
			#size-cells = <2>;
			interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH 0>;
			bus-range = <0x00 0xff>;
			ranges = <0x81000000 0x00 0x30000000 0x00
				  0x30000000 0x00 0x00400000>,
				 <0x82000000 0x00 0x30400000 0x00
				  0x30400000 0x00 0x07c00000>;
			status = "disabled";
			linux,pci-domain = <0>;
			mediatek,peri-reset-dis;

			clocks = <&pextpcfg_ao_clk CLK_PEXTPCFG_AO_PEXTP_P0_MAC_REF>,
				 <&pextpcfg_ao_clk CLK_PEXTPCFG_AO_PEXTP_P0_MAC_PL_PCLK>,
				 <&pextpcfg_ao_clk CLK_PEXTPCFG_AO_PEXTP_P0_MAC_TL>,
				 <&pextpcfg_ao_clk CLK_PEXTPCFG_AO_PEXTP_P0_MAC_AXI>,
				 <&pextpcfg_ao_clk CLK_PEXTPCFG_AO_PEXTP_P0_MAC_AHB_APB>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_PEXTP_MAC0>;
			power-domain-names = "pd_mac";

			phys = <&pciephy>;
			phy-names = "pcie-phy";

			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &pcie_intc 0>,
					<0 0 0 2 &pcie_intc 1>,
					<0 0 0 3 &pcie_intc 2>,
					<0 0 0 4 &pcie_intc 3>;
			pcie_intc: interrupt-controller {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		keypad: kp@1c00e000 {
			compatible = "mediatek,kp";
			reg = <0 0x1c00e000 0 0x1000>;
			interrupts = <GIC_SPI 138 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,mt6897-mmc";
			reg = <0 0x11240000 0 0x1000>,
			      <0 0x11e00000 0 0x1000>;
			interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
					 <&pericfg_ao_clk CLK_PERAOP_MSDC1_FCLK>,
					 <&pericfg_ao_clk CLK_PERAOP_MSDC1_HCLK>,
					 <&pericfg_ao_clk CLK_PERAOP_MSDC1>;
			clock-names = "source", "axi_cg", "hclk", "source_cg";
			status = "disabled";
		};

		mmc2: mmc@11242000 {
			compatible = "mediatek,mt6897-mmc";
			reg = <0 0x11242000 0 0x1000>,
			      <0 0x11c30000 0 0x1000>;
			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_2_SEL>,
					 <&pericfg_ao_clk CLK_PERAOP_MSDC2_FCLK>,
					 <&pericfg_ao_clk CLK_PERAOP_MSDC2_HCLK>,
					 <&pericfg_ao_clk CLK_PERAOP_MSDC2>;
			clock-names = "source", "axi_cg", "hclk", "source_cg";
			status = "disabled";
		};

		adspsys: adspsys@1e000000 {
			compatible = "mediatek,mt6897-adspsys";
			status = "okay";
			reg = <0 0x1e000000 0 0x6000>, /* CFG */
				<0 0x1e00b000 0 0xb000>, /* CFG 2 */
				<0 0x1002c904 0 0x4>, /* IFRBUS_AO HRT CFG */
				<0 0x1e006000 0 0x100>, /* MBOX0 base */
				<0 0x1e006100 0 0x4>, /* MBOX0 set */
				<0 0x1e00610c 0 0x4>, /* MBOX0 clr */
				<0 0x1e007000 0 0x100>, /* MBOX1 base */
				<0 0x1e007100 0 0x4>, /* MBOX1 set */
				<0 0x1e00710c 0 0x4>, /* MBOX1 clr */
				<0 0x1e008000 0 0x100>, /* MBOX2 base */
				<0 0x1e008100 0 0x4>, /* MBOX2 set */
				<0 0x1e00810c 0 0x4>, /* MBOX2 clr */
				<0 0x1e009000 0 0x100>, /* MBOX3 base */
				<0 0x1e009100 0 0x4>, /* MBOX3 set */
				<0 0x1e00910c 0 0x4>; /* MBOX3 clr */
			reg-names = "cfg", "cfg2", "cfg_hrt",
				"mbox0_base", "mbox0_set", "mbox0_clr",
				"mbox1_base", "mbox1_set", "mbox1_clr",
				"mbox2_base", "mbox2_set", "mbox2_clr",
				"mbox3_base", "mbox3_set", "mbox3_clr";

			interrupts = <GIC_SPI 739 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX0 */
				<GIC_SPI 740 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX1 */
				<GIC_SPI 741 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX2 */
				<GIC_SPI 742 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX3 */
				<GIC_SPI 749 IRQ_TYPE_LEVEL_HIGH 0>; /* DEBUG_CTRL */
			interrupt-names = "mbox0",
				"mbox1",
				"mbox2",
				"mbox3",
				"debug_ctrl";
			#mbox-cells = <1>;
			hrt-ctrl-bits = <0x60000000>;

			power-domains = <&scpsys MT6897_POWER_DOMAIN_ADSP_TOP_DORMANT>;
			clocks = <&topckgen_clk CLK_TOP_ADSP_SEL>,
				 <&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				 <&topckgen_clk CLK_TOP_ADSPPLL>;
			clock-names = "clk_top_adsp_sel",
				      "clk_top_clk26m",
				      "clk_top_adsppll";
			interconnects = <&dvfsrc MT6873_MASTER_HRT_ADSP
					 &dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-hrt-bw";

			core-num = <2>;    /* core number */
			adsp-rsv-ipidma-a = <0x100000>;
			adsp-rsv-ipidma-b = <0x100000>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x80000>;
			adsp-rsv-c2c = <0x40000>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x80000>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x400>;
			adsp-rsv-xhci = <0x80000>;
			adsp-rsv-audio = <0x5c0000>;
		};

		adsp_core0: adsp-core0@1e050000 {
			compatible = "mediatek,mt6897-adsp_core_0";
			status = "okay";
			reg = <0 0x1e050000 0 0x9000>, /* ITCM */
				<0 0x1e020000 0 0x8000>; /* DTCM */
			system = <0 0x50000000 0 0x900000>;
			interrupts = <GIC_SPI 733 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 735 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 737 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 0>, /*channel 0*/
				<&adspsys 1>; /*channel 1*/
			feature-control-bits = /bits/ 64 <0x00000000a8e78fff>;
		};

		adsp_core1: adsp-core1@1e0c0000 {
			compatible = "mediatek,mt6897-adsp_core_1";
			status = "okay";
			reg = <0 0x1e0c0000 0 0x9000>, /* ITCM */
				<0 0x1e090000 0 0x8000>; /* DTCM */
			system = <0 0x50a00000 0 0x900000>;
			interrupts = <GIC_SPI 734 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 736 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 738 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 2>, /*channel 2*/
				<&adspsys 3>; /*channel 3*/
			feature-control-bits = /bits/ 64 <0x000000005118700f>;
		};

		gce: gce@1e980000 {
			compatible = "mediatek,mt6897-gce";
			reg = <0 0x1e980000 0 0x4000>;
			interrupts = <GIC_SPI 455 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default-tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_HW_TRACE_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_MML_MML_STOP>;
			iommus-supply = <&mdp_iommu>;
			mboxes = <&gce 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				<&gce 14 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_HIGHEST>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
			mediatek,smi = <&smi_mdp_2x1_subcommon &mmsram_smi_2x1_sub_comm4>;
			prebuilt-enable;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "gce","gce-timer";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L43_GCE_DM>;
			dma-mask-bit = <35>;
		};

		gce_sec: gce-mbox-sec@1e980000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e980000 0 0x4000>;
			virtio-supply = <&trusty_virtio>;
			#mbox-cells = <3>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
			mboxes = <&gce 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>;
			clock-names = "gce";
			dma-mask-bit = <35>;
		};

		gce_m: gce@1e990000 {
			compatible = "mediatek,mt6897-gce";
			reg = <0 0x1e990000 0 0x4000>;
			interrupts = <GIC_SPI 454 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default-tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_HW_TRACE_LOCK>;
			iommus-supply = <&mdp_iommu>;
			mboxes = <&gce_m 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				<&gce_m 14 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_HIGHEST>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
			mediatek,smi = <&smi_mdp_2x1_subcommon &mmsram_smi_2x1_sub_comm4>;
			prebuilt-enable;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "gce","gce-timer";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L43_GCE_MM>;
			dma-mask-bit = <35>;
		};

		gce_m_sec: gce-mbox-m-sec@1e990000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e990000 0 0x4000>;
			#mbox-cells = <3>;
			virtio-supply = <&trusty_virtio>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
			mboxes = <&gce_m 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_M>;
			clock-names = "gce";
			dma-mask-bit = <35>;
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <&gce_m>;
			cmdq-supply = <&gce_m_sec>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce_m 12 0 CMDQ_THR_PRIO_1>,
				 <&gce 12 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				 <&gce_m 25 0 CMDQ_THR_PRIO_1>,
				 <&gce_m_sec 9 0 CMDQ_THR_PRIO_1>;
			gce-event-names = "token_user_0";
			gce-events = <&gce CMDQ_SYNC_TOKEN_USER_0>;
			token-user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token-gpr-set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
		};

		mminfra-imax {
			compatible = "mediatek,mminfra-imax";
			reg = <0 0x14400000 0 0x1000>, /* dispsys */
				<0 0x14600000 0 0x1000>, /* dispsys1 */
				<0 0x1f000000 0 0x1000>, /* mdpsys */
				<0 0x1f800000 0 0x1000>, /* mdpsys1 */
				<0 0x1440c000 0 0x1000>, /* disp_larb_0 */
				<0 0x1440d000 0 0x1000>, /* disp_larb_1 */
				<0 0x1460c000 0 0x1000>, /* disp_larb_2 */
				<0 0x1460d000 0 0x1000>, /* disp_larb_3 */
				<0 0x1f002000 0 0x1000>, /* mdp_larb_0 */
				<0 0x1f802000 0 0x1000>; /* mdp_larb_1 */
			disp-larb0-fake-port = <7>;
			disp-larb1-fake-port = <7>;
			disp-larb2-fake-port = <7>;
			disp-larb3-fake-port = <7>;
			mdp-larb0-fake-port = <10>;
			mdp-larb1-fake-port = <10>;

			mm-sram-base = <0x0f000000>;

			reg-names = "dispsys",
				"dispsys1",
				"mdpsys",
				"mdpsys1",
				"disp_larb_0",
				"disp_larb_1",
				"disp_larb_2",
				"disp_larb_3",
				"mdp_larb_0",
				"mdp_larb_1";
		};

		peri-imp-iic-wrap@11b70000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11b70000 0 0x10000>;
		};

		peri-efusec@11c10000 {
			compatible = "mediatek,peri_efusec";
			reg = <0 0x11c10000 0 0x10000>;
		};

		peri-io-cfg-rm@11c20000 {
			compatible = "mediatek,peri_io_cfg_rm";
			reg = <0 0x11c20000 0 0x10000>;
		};

		peri-io-rb@11c30000 {
			compatible = "mediatek,peri_io_rb";
			reg = <0 0x11c30000 0 0x10000>;
		};

		peri-io-cfg-rt@11c50000 {
			compatible = "mediatek,peri_io_cfg_rt";
			reg = <0 0x11c50000 0 0x10000>;
		};

		peri-msdc1-pad-macro@11c70000 {
			compatible = "mediatek,peri_msdc1_pad_macro";
			reg = <0 0x11c70000 0 0x10000>;
		};

		peri-csi-top-ao@11c80000 {
			compatible = "mediatek,peri_csi_top_ao";
			reg = <0 0x11c80000 0 0x10000>;
		};

		peri-csi-top-ao@11c90000 {
			compatible = "mediatek,peri_csi_top_ao";
			reg = <0 0x11c90000 0 0x10000>;
		};

		peri-imp-iic-wrap@11cb0000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11cb0000 0 0x10000>;
		};

		peri-imp-iic-wrap@11d00000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11d00000 0 0x10000>;
		};

		peri-io-cfg-bm@11d10000 {
			compatible = "mediatek,peri_io_cfg_bm";
			reg = <0 0x11d10000 0 0x10000>;
		};

		peri-imp-iic-wrap@11d20000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11d20000 0 0x10000>;
		};

		peri-io-bl@11d30000 {
			compatible = "mediatek,peri_io_bl";
			reg = <0 0x11d30000 0 0x10000>;
		};

		peri-io-br@11d40000 {
			compatible = "mediatek,peri_io_br";
			reg = <0 0x11d40000 0 0x10000>;
		};

		peri-imp-iic-wrap@11e00000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11e00000 0 0x10000>;
		};

		peri-io-cfg-lt@11e10000 {
			compatible = "mediatek,peri_io_cfg_lt";
			reg = <0 0x11e10000 0 0x10000>;
		};

		peri-io-cfg-lm@11e20000 {
			compatible = "mediatek,peri_io_cfg_lm";
			reg = <0 0x11e20000 0 0x10000>;
		};

		peri-usbsif-top@11e30000 {
			compatible = "mediatek,peri_usbsif_top";
			reg = <0 0x11e30000 0 0x10000>;
		};

		peri-usbsif-top@11e40000 {
			compatible = "mediatek,peri_usbsif_top";
			reg = <0 0x11e40000 0 0x10000>;
		};

		peri-mipi-tx-cfg@11e50000 {
			compatible = "mediatek,peri_mipi_tx_cfg";
			reg = <0 0x11e50000 0 0x10000>;
		};

		peri-mipi-tx-cfg@11e60000 {
			compatible = "mediatek,peri_mipi_tx_cfg";
			reg = <0 0x11e60000 0 0x10000>;
		};

		peri-io-cfg-lb@11e70000 {
			compatible = "mediatek,peri_io_cfg_lb";
			reg = <0 0x11e70000 0 0x10000>;
		};

		peri-pextp-phy-top@11e90000 {
			compatible = "mediatek,peri_pextp_phy_top";
			reg = <0 0x11e90000 0 0x10000>;
		};

		peri-xtp-ckm-top@11ea0000 {
			compatible = "mediatek,peri_xtp_ckm_top";
			reg = <0 0x11ea0000 0 0x10000>;
		};

		peri-io-cfg-rt@11eb0000 {
			compatible = "mediatek,peri_io_cfg_rt";
			reg = <0 0x11eb0000 0 0x10000>;
		};

		peri-imp-iic-wrap@11f00000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11f00000 0 0x10000>;
		};

		peri-efusec@11f10000 {
			compatible = "mediatek,peri_efusec";
			reg = <0 0x11f10000 0 0x10000>;
		};

		peri-io-cfg-tr@11f20000 {
			compatible = "mediatek,peri_io_cfg_tr";
			reg = <0 0x11f20000 0 0x10000>;
		};

		peri-io-cfg-tm@11f30000 {
			compatible = "mediatek,peri_io_cfg_tm";
			reg = <0 0x11f30000 0 0x10000>;
		};

		peri-io-cfg-tl@11f40000 {
			compatible = "mediatek,peri_io_cfg_tl";
			reg = <0 0x11f40000 0 0x10000>;
		};

		peri-msdc0-pad-macro@11f50000 {
			compatible = "mediatek,peri_msdc0_pad_macro";
			reg = <0 0x11f50000 0 0x10000>;
		};

		peri-ufs-glb-dig@11fa0000 {
			compatible = "mediatek,peri_ufs_glb_dig";
			reg = <0 0x11fa0000 0 0x1000>;
		};

		peri-ufs-glb-ana@11fa1000 {
			compatible = "mediatek,peri_ufs_glb_ana";
			reg = <0 0x11fa1000 0 0x1000>;
		};

		peri-ufs-glb-mib@11fa2000 {
			compatible = "mediatek,peri_ufs_glb_mib";
			reg = <0 0x11fa2000 0 0x1000>;
		};

		peri-ufs-glb-pll@11fa3000 {
			compatible = "mediatek,peri_ufs_glb_pll";
			reg = <0 0x11fa3000 0 0x1000>;
		};

		peri-ufs-glb-cdr@11fa4000 {
			compatible = "mediatek,peri_ufs_glb_cdr";
			reg = <0 0x11fa4000 0 0x1000>;
		};

		peri-ufs-ln-dig-tx@11fa8000 {
			compatible = "mediatek,peri_ufs_ln_dig_tx";
			reg = <0 0x11fa8000 0 0x1000>;
		};

		peri-ufs-ln-ana-tx@11fa9000 {
			compatible = "mediatek,peri_ufs_ln_ana_tx";
			reg = <0 0x11fa9000 0 0x1000>;
		};

		peri-ufs-ln-dig-rx@11faa000 {
			compatible = "mediatek,peri_ufs_ln_dig_rx";
			reg = <0 0x11faa000 0 0x1000>;
		};

		peri-ufs-ln-ana-rx@11fab000 {
			compatible = "mediatek,peri_ufs_ln_ana_rx";
			reg = <0 0x11fab000 0 0x1000>;
		};

		spi0: spi0@11010000 {
			compatible = "mediatek,mt6985-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x11010000 0 0x100>;
			interrupts = <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI0_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI0_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi1: spi1@11011000 {
			compatible = "mediatek,mt6985-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <3>, <0>;
			reg = <0 0x11011000 0 0x100>;
			interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI1_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI1_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi2: spi2@11012000 {
			compatible = "mediatek,mt6985-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <3>, <0>;
			reg = <0 0x11012000 0 0x100>;
			interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI2_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI2_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi3: spi3@11013000 {
			compatible = "mediatek,mt6985-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <4>, <0>;
			reg = <0 0x11013000 0 0x100>;
			interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI3_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI3_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi4: spi4@11014000 {
			compatible = "mediatek,mt6985-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <4>, <0>;
			reg = <0 0x11014000 0 0x100>;
			interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI4_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI4_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi5: spi5@11015000 {
			compatible = "mediatek,mt6985-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <3>, <3>;
			reg = <0 0x11015000 0 0x100>;
			interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI5_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI5_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi6: spi6@11016000 {
			compatible = "mediatek,mt6985-spi";
			mediatek,pad-select = <1>;
			mediatek,tickdly = <3>, <3>;
			reg = <0 0x11016000 0 0x100>;
			interrupts = <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI6_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI6_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi7: spi7@11017000 {
			compatible = "mediatek,mt6985-spi";
			mediatek,pad-select = <1>;
			mediatek,tickdly = <2>, <2>;
			reg = <0 0x11017000 0 0x100>;
			interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI7_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI7_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		ufsphy: ufsphy@112a0000 {
			compatible = "mediatek,mt8183-ufsphy";
			#phy-cells = <0>;
			mphy-ver = <1>;
			ranges;
			reg = <0 0x112a0000 0 0x10000>;
			bootmode = <&chosen>;
		};

		ufshci: ufshci@112b0000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x112b0000 0 0x2300>;
			phys = <&ufsphy>;

			interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks =
				<&topckgen_clk CLK_TOP_U_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,
				<&topckgen_clk CLK_TOP_MMPLL_D6>,
				<&topckgen_clk CLK_TOP_AES_UFSFDE_SEL>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,
				<&ufscfg_ao_clk CLK_UFSCFG_AO_UNIPRO_TX_SYMBOLCLK>,
				<&ufscfg_ao_clk CLK_UFSCFG_AO_UNIPRO_RX_SYMBOLCLK0>,
				<&ufscfg_ao_clk CLK_UFSCFG_AO_UNIPRO_RX_SYMBOLCLK1>,
				<&ufscfg_ao_clk CLK_UFSCFG_AO_UNIPRO_SYSCLK>,
				<&ufscfg_pdn_clk CLK_UFSCFG_UFSHCI_UFS>,
				<&ufscfg_pdn_clk CLK_UFSCFG_UFSHCI_AES>;

			clock-names =
				"ufs_sel",
				"ufs_sel_min_src",
				"ufs_sel_max_src",
				"ufs_fde",
				"ufs_fde_min_src",
				"ufs_fde_max_src",
				"unipro_tx_sym",
				"unipro_rx_sym0",
				"unipro_rx_sym1",
				"unipro_sysclk",
				"ufshci_ufs",
				"ufshci_aes";

			freq-table-hz =
				<273000000 458333313>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>;

			/* for clock scaling bind vcore */
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			/* 0.65V for clock scale up */
			clk-scale-up-vcore-min = <650000>;

			vcc-supply = <&mt6363_vemc>;
			vccq-supply = <&mt6319_8_vbuck3>;

			resets =	<&ufscfgpdn_rst 0>,
					<&ufscfgpdn_rst 1>,
					<&ufscfgpdn_rst 2>;
			reset-names =	"unipro_rst",
					"crypto_rst",
					"hci_rst";
			bootmode = <&chosen>;

			mediatek,ufs-qos;
			mediatek,ufs-pmc-via-fastauto;
			mediatek,ufs-mphy-debug;
			mediatek,ufs-tx-skew-fix;
			/*
			 * Control mtcmos with rtff flow by ufs driver,
			 * Instead of scpsys by PM flow.
			 */
			mediatek,ufs-rtff-mtcmos;
		};

		gpu_protected_memory_allocator: protected-memory-allocator@13c2f000 {
			compatible = "arm,protected-memory-allocator";
			reg = <0 0x13c2f000 0 0x1000>;
			reg-names = "gpueb_base";
			gpr-offset = <0xd1c>;
			gpr-id = <6>;
			gmpu-table-size = <0x00400000>;
			protected-reserve-size = <0x200000>;
		};

		mali: mali@13000000 {
			compatible = "mediatek,mali", "arm,mali-valhall";
			reg = <0 0x13000000 0 0x480000>;
			physical-memory-group-manager = <&mgm>;
			interrupts =
				<GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 588 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names =
				"JOB",
				"MMU",
				"GPU",
				"EVENT",
				"PWR";
			system-coherency = <0>;
			protected-memory-allocator = <&gpu_protected_memory_allocator>;
			operating-points-v2 = <&gpu_mali_opp>;
			#cooling-cells = <2>;
			ged-supply = <&ged>;
			firmware-idle-hysteresis-time-ms = <5>;
			pending-submission-mode = <1>;
			gpu-frame-base-optimize = <0>;
		};

		gpu_mali_opp: opp-table0 {
			compatible = "operating-points-v2";
			opp00 {
				opp-hz = /bits/ 64 <1400000000>;
				opp-microvolt = <931250>;
			};
			opp01 {
				opp-hz = /bits/ 64 <1383000000>;
				opp-microvolt = <918750>;
			};
			opp02 {
				opp-hz = /bits/ 64 <1367000000>;
				opp-microvolt = <918750>;
			};
			opp03 {
				opp-hz = /bits/ 64 <1351000000>;
				opp-microvolt = <912500>;
			};
			opp04 {
				opp-hz = /bits/ 64 <1335000000>;
				opp-microvolt = <906250>;
			};
			opp05 {
				opp-hz = /bits/ 64 <1319000000>;
				opp-microvolt = <900000>;
			};
			opp06 {
				opp-hz = /bits/ 64 <1303000000>;
				opp-microvolt = <893750>;
			};
			opp07 {
				opp-hz = /bits/ 64 <1287000000>;
				opp-microvolt = <887500>;
			};
			opp08 {
				opp-hz = /bits/ 64 <1271000000>;
				opp-microvolt = <881250>;
			};
			opp09 {
				opp-hz = /bits/ 64 <1255000000>;
				opp-microvolt = <875000>;
			};
			opp10 {
				opp-hz = /bits/ 64 <1238000000>;
				opp-microvolt = <868750>;
			};
			opp11 {
				opp-hz = /bits/ 64 <1222000000>;
				opp-microvolt = <862500>;
			};
			opp12 {
				opp-hz = /bits/ 64 <1206000000>;
				opp-microvolt = <856250>;
			};
			opp13 {
				opp-hz = /bits/ 64 <1190000000>;
				opp-microvolt = <850000>;
			};
			opp14 {
				opp-hz = /bits/ 64 <1174000000>;
				opp-microvolt = <843750>;
			};
			opp15 {
				opp-hz = /bits/ 64 <1158000000>;
				opp-microvolt = <837500>;
			};
			opp16 {
				opp-hz = /bits/ 64 <1142000000>;
				opp-microvolt = <831250>;
			};
			opp17 {
				opp-hz = /bits/ 64 <1126000000>;
				opp-microvolt = <825000>;
			};
			opp18 {
				opp-hz = /bits/ 64 <1110000000>;
				opp-microvolt = <818750>;
			};
			opp19 {
				opp-hz = /bits/ 64 <1093000000>;
				opp-microvolt = <812500>;
			};
			opp20 {
				opp-hz = /bits/ 64 <1077000000>;
				opp-microvolt = <806250>;
			};
			opp21 {
				opp-hz = /bits/ 64 <1061000000>;
				opp-microvolt = <800000>;
			};
			opp22 {
				opp-hz = /bits/ 64 <1045000000>;
				opp-microvolt = <793750>;
			};
			opp23 {
				opp-hz = /bits/ 64 <1029000000>;
				opp-microvolt = <787500>;
			};
			opp24 {
				opp-hz = /bits/ 64 <1013000000>;
				opp-microvolt = <781250>;
			};
			opp25 {
				opp-hz = /bits/ 64 <997000000>;
				opp-microvolt = <775000>;
			};
			opp26 {
				opp-hz = /bits/ 64 <981000000>;
				opp-microvolt = <768750>;
			};
			opp27 {
				opp-hz = /bits/ 64 <965000000>;
				opp-microvolt = <762500>;
			};
			opp28 {
				opp-hz = /bits/ 64 <948000000>;
				opp-microvolt = <756250>;
			};
			opp29 {
				opp-hz = /bits/ 64 <932000000>;
				opp-microvolt = <750000>;
			};
			opp30 {
				opp-hz = /bits/ 64 <916000000>;
				opp-microvolt = <750000>;
			};
			opp31 {
				opp-hz = /bits/ 64 <900000000>;
				opp-microvolt = <743750>;
			};
			opp32 {
				opp-hz = /bits/ 64 <884000000>;
				opp-microvolt = <737500>;
			};
			opp33 {
				opp-hz = /bits/ 64 <868000000>;
				opp-microvolt = <731250>;
			};
			opp34 {
				opp-hz = /bits/ 64 <852000000>;
				opp-microvolt = <725000>;
			};
			opp35 {
				opp-hz = /bits/ 64 <836000000>;
				opp-microvolt = <718750>;
			};
			opp36 {
				opp-hz = /bits/ 64 <820000000>;
				opp-microvolt = <712500>;
			};
			opp37 {
				opp-hz = /bits/ 64 <800000000>;
				opp-microvolt = <706250>;
			};
			opp38 {
				opp-hz = /bits/ 64 <780000000>;
				opp-microvolt = <693750>;
			};
			opp39 {
				opp-hz = /bits/ 64 <760000000>;
				opp-microvolt = <687500>;
			};
			opp40 {
				opp-hz = /bits/ 64 <740000000>;
				opp-microvolt = <681250>;
			};
			opp41 {
				opp-hz = /bits/ 64 <720000000>;
				opp-microvolt = <675000>;
			};
			opp42 {
				opp-hz = /bits/ 64 <701000000>;
				opp-microvolt = <668750>;
			};
			opp43 {
				opp-hz = /bits/ 64 <681000000>;
				opp-microvolt = <656250>;
			};
			opp44 {
				opp-hz = /bits/ 64 <661000000>;
				opp-microvolt = <650000>;
			};
			opp45 {
				opp-hz = /bits/ 64 <641000000>;
				opp-microvolt = <643750>;
			};
			opp46 {
				opp-hz = /bits/ 64 <621000000>;
				opp-microvolt = <637500>;
			};
			opp47 {
				opp-hz = /bits/ 64 <601000000>;
				opp-microvolt = <631250>;
			};
			opp48 {
				opp-hz = /bits/ 64 <582000000>;
				opp-microvolt = <618750>;
			};
			opp49 {
				opp-hz = /bits/ 64 <562000000>;
				opp-microvolt = <612500>;
			};
			opp50 {
				opp-hz = /bits/ 64 <542000000>;
				opp-microvolt = <606250>;
			};
			opp51 {
				opp-hz = /bits/ 64 <522000000>;
				opp-microvolt = <600000>;
			};
			opp52 {
				opp-hz = /bits/ 64 <502000000>;
				opp-microvolt = <593750>;
			};
			opp53 {
				opp-hz = /bits/ 64 <483000000>;
				opp-microvolt = <587500>;
			};
			opp54 {
				opp-hz = /bits/ 64 <463000000>;
				opp-microvolt = <575000>;
			};
			opp55 {
				opp-hz = /bits/ 64 <443000000>;
				opp-microvolt = <568750>;
			};
			opp56 {
				opp-hz = /bits/ 64 <423000000>;
				opp-microvolt = <562500>;
			};
			opp57 {
				opp-hz = /bits/ 64 <403000000>;
				opp-microvolt = <556250>;
			};
			opp58 {
				opp-hz = /bits/ 64 <383000000>;
				opp-microvolt = <550000>;
			};
			opp59 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <537500>;
			};
			opp60 {
				opp-hz = /bits/ 64 <344000000>;
				opp-microvolt = <531250>;
			};
			opp61 {
				opp-hz = /bits/ 64 <324000000>;
				opp-microvolt = <525000>;
			};
			opp62 {
				opp-hz = /bits/ 64 <304000000>;
				opp-microvolt = <518750>;
			};
			opp63 {
				opp-hz = /bits/ 64 <284000000>;
				opp-microvolt = <512500>;
			};
			opp64 {
				opp-hz = /bits/ 64 <265000000>;
				opp-microvolt = <500000>;
			};
		};

		gpu-fdvfs@112000 {
			compatible = "mediatek,gpu_fdvfs";
			reg = <0 0x112000 0 0x400>;
			fdvfs-policy-support = <0>;
			gpu-freq-notify-support = <1>;
		};

		gpu_qos: gpu-qos@112000 {
			compatible = "mediatek,gpu_qos";
			qos-sysram-support = <1>;
			reg = <0 0x112000 0 0x20>;
			qos-mode = <0>;
			qos-value = <0>;
		};

		gpueb: gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <1>;
			gpueb-logger-support = <0>;
			mbox-count = <1>;
			mbox-size = <160>; /* 160 slot * 4 = 640 byte */
			slot-size = <4>;   /* 1 slot = 4 bytes */
			ts-mbox = <0>; /* mbox for timersync */

			/* id, mbox, send_size */
			send-table =
				<0 0 4>,
				<1 0 6>,
				<2 0 3>,
				<3 0 6>,
				<4 0 9>,
				<5 0 4>,
				<6 0 6>,
				<7 0 6>,
				<8 0 1>,
				<9 0 4>,
				<10 0 3>;
			send-name-table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"CH_IPIR_C_MET", /* = IPIS_C_MET on gpueb side */
				"CH_IPIS_C_MET", /* = IPIR_C_MET on gpueb side */
				"IPI_ID_BRISKET";

			/* id, mbox, recv_size, recv_opt, cb_ctx_opt */
			recv-table =
				<0 0 4 0 0>,
				<1 0 6 1 1>,
				<2 0 1 0 1>,
				<3 0 1 0 1>,
				<4 0 1 1 1>,
				<5 0 4 1 1>,
				<6 0 1 1 1>,
				<7 0 6 1 1>,
				<8 0 4 0 1>,
				<9 0 1 1 1>,
				<10 0 3 1 1>;
			recv-name-table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"CH_IPIR_C_MET", /* = IPIS_C_MET on gpueb side */
				"CH_IPIS_C_MET", /* = IPIR_C_MET on gpueb side */
				"IPI_ID_BRISKET";

			reg = <0 0x13c00000 0 0x30000>,
				<0 0x13c2fd1c 0 0x64>,
				<0 0x13c60000 0 0x2000>,
				<0 0x13c2fd80 0 0x280>,
				<0 0x13c62004 0 0x4>,
				<0 0x13c62074 0 0x4>,
				<0 0x13c62000 0 0x4>,
				<0 0x13c62078 0 0x4>;
			reg-names = "gpueb_base",
						"gpueb_gpr_base",
						"gpueb_reg_base",
						"mbox0_base",
						"mbox0_set",
						"mbox0_clr",
						"mbox0_send",
						"mbox0_recv";

			interrupts = <GIC_SPI 588 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0";

			gpueb-mem-table =
				<0 0x4000>,   /* 16KB */
				<1 0x180000>; /* 1.5MB */

			gpueb-mem-name-table =
				"MEM_ID_GPUFREQ", /* GPUFREQ */
				"MEM_ID_LOG";     /* LOGGER */
		};

		gpufreq: gpufreq@13fbf000 {
			compatible = "mediatek,gpufreq";
			reg =
				<0 0x13fbf000 0 0x1000>,  /* MFG_TOP_CONFIG */
				<0 0x13fa0000 0 0x400>,   /* MFG_PLL */
				<0 0x13fa0c00 0 0x400>,   /* MFGSC_PLL */
				<0 0x13f90000 0 0x10000>, /* MFG_RPC */
				<0 0x1c001000 0 0x1000>,  /* SLEEP */
				<0 0x10000000 0 0x1000>,  /* TOPCKGEN */
				<0 0x1021c000 0 0x1000>,  /* NTH_EMICFG */
				<0 0x1021e000 0 0x1000>,  /* STH_EMICFG */
				<0 0x10270000 0 0x1000>,  /* NTH_EMICFG_AO_MEM */
				<0 0x1030e000 0 0x1000>,  /* STH_EMICFG_AO_MEM */
				<0 0x1002c000 0 0x1000>,  /* IFRBUS_AO */
				<0 0x10023000 0 0x1000>,  /* INFRA_AO_DEBUG_CTRL */
				<0 0x1002b000 0 0x1000>,  /* INFRA_AO1_DEBUG_CTRL */
				<0 0x10042000 0 0x1000>,  /* NTH_EMI_AO_DEBUG_CTRL */
				<0 0x10028000 0 0x1000>,  /* STH_EMI_AO_DEBUG_CTRL */
				<0 0x11e80000 0 0x1000>,  /* EFUSE */
				<0 0x13fbc000 0 0x1000>,  /* MFG_SECURE */
				<0 0x1000d000 0 0x1000>,  /* DRM_DEBUG */
				<0 0x13fe0000 0 0x1000>,  /* MFG_IPS */
				<0 0x10219000 0 0x1000>,  /* EMI_REG */
				<0 0x1021d000 0 0x1000>,  /* SUB_EMI_REG */
				<0 0x1025e000 0 0x1000>,  /* NEMI_MI32_SMI_SUB */
				<0 0x1025f000 0 0x1000>,  /* NEMI_MI33_SMI_SUB */
				<0 0x10309000 0 0x1000>,  /* SEMI_MI32_SMI_SUB */
				<0 0x1030a000 0 0x1000>,  /* SEMI_MI33_SMI_SUB */
				<0 0x00118800 0 0x2000>;  /* SYSRAM_MFG_HISTORY */
			reg-names =
				"mfg_top_config",
				"mfg_pll",
				"mfgsc_pll",
				"mfg_rpc",
				"sleep",
				"topckgen",
				"nth_emicfg",
				"sth_emicfg",
				"nth_emicfg_ao_mem",
				"sth_emicfg_ao_mem",
				"ifrbus_ao",
				"infra_ao_debug_ctrl",
				"infra_ao1_debug_ctrl",
				"nth_emi_ao_debug_ctrl",
				"sth_emi_ao_debug_ctrl",
				"efuse",
				"mfg_secure",
				"drm_debug",
				"mfg_ips",
				"emi_reg",
				"sub_emi_reg",
				"nemi_mi32_smi_sub",
				"nemi_mi33_smi_sub",
				"semi_mi32_smi_sub",
				"semi_mi33_smi_sub",
				"sysram_mfg_history";
			vgpu-supply = <&mt6368_vbuck2>;
			vsram-supply = <&mt6363_vsram_mdfe>;
			gpufreq-wrapper-supply = <&gpufreq_wrapper>;
		};

		ged: ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <&gpufreq>;
		};

		dfd@13600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13600000 0 0x200000>;
		};

		dfd@13800000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13800000 0 0x200000>;
		};

		dispsys_config: dispsys-config@14000000 {
			compatible = "mediatek,mt6897-disp";
			mediatek,mml = <&mmlsys_config>;
			dispsys-num = <2>;
			ovlsys-num = <2>;
			reg = <0 0x14000000 0 0x1000>,
			      <0 0x14200000 0 0x1000>,
			      <0 0x14400000 0 0x1000>,
			      <0 0x14600000 0 0x1000>;
			#address-cells = <2>;
			#size-cells = <2>;
			mmqos-supply = <&mmqos>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L0_P2_DISP_OVL1_2L_RDMA1>;
			#clock-cells = <1>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_DIS0_SHUTDOWN>;
			pd-others = <&disp_mutex0>, <&disp_ovl0_2l>, <&disp1_ovl0_2l>;
			pd-names = "side_dispsys", "ovlsys", "side_ovlsys";
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISPSYS_CONFIG>,
			<&dispsys0_config_clk CLK_DISPSYS0_DISP_MUTEX0>,
			<&dispsys0_config_clk CLK_DISPSYS0_DISP_DLI_ASYNC0>,
			<&dispsys0_config_clk CLK_DISPSYS0_DISP_DLI_ASYNC1>,
			<&dispsys0_config_clk CLK_DISPSYS0_DISP_DLI_ASYNC2>,
			<&dispsys0_config_clk CLK_DISPSYS0_DISP_DLI_ASYNC3>,
			<&dispsys0_config_clk CLK_DISPSYS0_DISP_DLI_ASYNC4>,
			<&dispsys0_config_clk CLK_DISPSYS0_DISP_DLI_ASYNC5>,
			<&dispsys0_config_clk CLK_DISPSYS0_DISP_DLO_ASYNC0>,
			<&dispsys0_config_clk CLK_DISPSYS0_DISP_DLO_ASYNC1>,
			<&dispsys0_config_clk CLK_DISPSYS0_DISP_RELAY0>,
			<&dispsys0_config_clk CLK_DISPSYS0_26M_CLK>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISPSYS_CONFIG>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISP_MUTEX0>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISP_DLI_ASYNC0>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISP_DLI_ASYNC1>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISP_DLI_ASYNC2>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISP_DLI_ASYNC3>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISP_DLI_ASYNC4>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISP_DLI_ASYNC5>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISP_DLO_ASYNC0>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISP_DLO_ASYNC1>,
			<&dispsys1_config_clk CLK_DISPSYS1_DISP_RELAY0>,
			<&dispsys1_config_clk CLK_DISPSYS1_26M_CLK>,
			<&ovlsys0_config_clk CLK_OVLSYS0_CONFIG>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_MUTEX0>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLI_ASYNC0>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLI_ASYNC1>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLI_ASYNC2>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLO_ASYNC0>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLO_ASYNC1>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLO_ASYNC2>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLO_ASYNC3>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLO_ASYNC4>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLO_ASYNC5>,
			<&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLO_ASYNC6>,
			<&ovlsys1_config_clk CLK_OVLSYS1_CONFIG>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_MUTEX0>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLI_ASYNC0>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLI_ASYNC1>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLI_ASYNC2>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLO_ASYNC0>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLO_ASYNC1>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLO_ASYNC2>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLO_ASYNC3>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLO_ASYNC4>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLO_ASYNC5>,
			<&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLO_ASYNC6>;
			clock-num = <48>;
			operating-points-v2 = <&opp_table_disp>;
			mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&mmqos SLAVE_LARB(41) &mmqos SLAVE_COMMON(0)>,
					<&mmqos SLAVE_LARB(42) &mmqos SLAVE_COMMON(1)>,
					<&mmqos SLAVE_LARB(43) &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "disp_hrt_qos",
					"disp_hrt_by_larb",
					"disp_dp_hrt_by_larb";
			pre-define-bw = <0xffffffff>, <4200>, <0>;
			crtc-ovl-usage = <7>, <4>, <8>;

			nvmem-cells = <&efuse_segment>;
			nvmem-cell-names = "efuse_seg_disp_cell";

			default-emi-eff = <8800>;
			emi-eff-lp5-table =
				<1200 3410 4240 5920 6060 7540 6980 8300
				7450 8700 7930 8940 8240 8981 8380 9116>;

			/* define threads, see mt6873-gce.h */
			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 1 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 24 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 25 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 7 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>,
				<&gce 22 0 CMDQ_THR_PRIO_1>;
				// <&gce_sec 8 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_CFG3",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_TRIG_LOOP1",
				"CLIENT_TRIG_LOOP3",
				"CLIENT_EVENT_LOOP0",
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0",
				"CLIENT_PQ0";
				// "CLIENT_SEC_CFG0",
				// "CLIENT_SEC_CFG1",
				// "CLIENT_SEC_CFG2";

			/* define subsys, see mt6897-gce.h */
			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			/* define subsys, see mt6897-gce.h */
			gce-event-names =
				"disp_mutex0_eof",
				"disp_mutex1_eof",
				"disp_token_stream_dirty0",
				"disp_token_stream_dirty1",
				"disp_token_stream_dirty3",
				"disp_wait_dsi0_te",
				"disp_wait_dsi1_te",
				"disp_token_stream_eof0",
				"disp_token_stream_eof1",
				"disp_token_stream_eof3",
				"disp_dsi0_eof",
				"disp_dsi1_eof",
				"disp_token_esd_eof0",
				"disp_token_esd_eof1",
				"disp_token_esd_eof3",
				"disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				"disp_token_stream_block1",
				"disp_token_stream_block3",
				"disp_token_cabc_eof0",
				"disp_token_cabc_eof1",
				"disp_token_cabc_eof3",
				"disp_wdma0_eof2",
				"disp_wait_dp_intf0_te",
				"disp_dp_intf0_eof",
				"disp_mutex2_eof",
				"disp_ovlsys_wdma2_eof2",
				"disp_dsi0_sof0",
				"disp_dsi1_sof0",
				"disp_token_vfp_period0",
				"disp_token_disp_va_start0",
				"disp_token_disp_va_end0",
				"disp_token_disp_va_start2",
				"disp_token_disp_va_end2",
				"disp_token_disp_te0",
				"disp_token_disp_prefetch_te0",
				"disp_gpio_te0",
				"disp_gpio_te1",
				"disp_dsi0_targetline0",
				"disp_dsi1_targetline0",
				"disp_ovlsys_wdma0_eof0",
				"disp_ovlsys_wdma0_eof2",
				"disp_token_disp_v_idle_power_on0",
				"disp_token_disp_check_trigger_merge0",
				"disp_ovlsys_wdma1_eof0";

			gce-events =
				<&gce CMDQ_EVENT_OVLSYS_STREAM_DONE_ENG_EVENT_0>,
				<&gce CMDQ_EVENT_DISPSYS_DP_INTF_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_1>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_3>,
				<&gce CMDQ_EVENT_DISPSYS_DSI_TE>,
				<&gce CMDQ_EVENT_DISPSYS1_DSI_TE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF_3>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_DSI0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISPSYS1_DISP_DSI0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF_3>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_MDP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_WDMA1_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_1>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_3>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF_3>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_WDMA1_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_DP_INTF0_SOF>,
				<&gce CMDQ_EVENT_DISPSYS1_DP_INTF_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISPSYS1_DP_INTF_FRAME_DONE>,
				<&gce CMDQ_EVENT_OVLSYS1_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_DSI0_SOF>,
				<&gce CMDQ_EVENT_DISPSYS1_DISP_DSI0_SOF>,
				<&gce CMDQ_SYNC_TOKEN_VFP_PERIOD>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_TE_0>,
				<&gce CMDQ_SYNC_TOKEN_PREFETCH_TE_0>,
				<&gce CMDQ_EVENT_GCE_EVENT_DSI0_TE_I>,
				<&gce CMDQ_EVENT_GCE_EVENT_DSI1_TE_I>,
				<&gce CMDQ_EVENT_DISPSYS_DSI_TARGET_LINE>,
				<&gce CMDQ_EVENT_DISPSYS1_DSI_TARGET_LINE>,
				<&gce CMDQ_EVENT_OVLSYS_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_OVLSYS_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_VIDLE_POWER_ON>,
				<&gce CMDQ_SYNC_TOKEN_CHECK_TRIGGER_MERGE>,
				<&gce CMDQ_EVENT_OVLSYS_DISP_WDMA2_FRAME_DONE>;

			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_MMQOS_SUPPORT",
				"MTK_DRM_OPT_MMDVFS_SUPPORT",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_IDLEMGR_ASYNC",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_ODDMR_OD_AEE",
				"MTK_DRM_OPT_ODDMR_DMR_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_VDS_PATH_SWITCH",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER",
				"MTK_DRM_OPT_LFR",
				"MTK_DRM_OPT_SF_PF",
				"MTK_DRM_OPT_DYN_MIPI_CHANGE",
				"MTK_DRM_OPT_PRIM_DUAL_PIPE",
				"MTK_DRM_OPT_MSYNC2_0",
				"MTK_DRM_OPT_MML_PRIMARY",
				"MTK_DRM_OPT_MML_SUPPORT_CMD_MODE",
				"MTK_DRM_OPT_MML_PQ",
				"MTK_DRM_OPT_MML_IR",
				"MTK_DRM_OPT_DUAL_TE",
				"MTK_DRM_OPT_RES_SWITCH",
				"MTK_DRM_OPT_PREFETCH_TE",
				"MTK_DRM_OPT_VIDLE_APSRC_OFF",
				"MTK_DRM_OPT_VIDLE_DSI_PLL_OFF",
				"MTK_DRM_OPT_CHECK_TRIGGER_MERGE",
				"MTK_DRM_OPT_VIRTUAL_DISP",
				"MTK_DRM_OPT_OVL_BW_MONITOR",
				"MTK_DRM_OPT_GPU_CACHE",
				"MTK_DRM_OPT_SPHRT",
				"MTK_DRM_OPT_SDPA_OVL_SWITCH",
				"MTK_DRM_OPT_HRT_BY_LARB",
				"MTK_DRM_OPT_RES_SWITCH_ON_AP",
				"MTK_DRM_OPT_TILE_OVERHEAD";

			helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
				<1>, /*MTK_DRM_OPT_USE_CMDQ*/
				<1>, /*MTK_DRM_OPT_USE_M4U*/
				<1>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
				<1>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<1>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ASYNC*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<1>, /*MTK_DRM_OPT_USE_PQ*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<1>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<0>, /*MTK_DRM_OPT_ODDMR_OD_AEE*/
				<0>, /*MTK_DRM_OPT_ODDMR_DMR_AEE*/
				<1>, /*MTK_DRM_OPT_HRT*/
				<1>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<1>, /*MTK_DRM_OPT_AOD*/
				<1>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<1>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<1>, /*MTK_DRM_OPT_CLEAR_LAYER*/
				<1>, /*MTK_DRM_OPT_LFR*/
				<0>, /*MTK_DRM_OPT_SF_PF*/
				<0>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
				<1>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
				<1>, /*MTK_DRM_OPT_MSYNC2_0*/
				<1>, /*MTK_DRM_OPT_MML_PRIMARY*/
				<1>, /*MTK_DRM_OPT_MML_SUPPORT_CMD_MODE*/
				<1>, /*MTK_DRM_OPT_MML_PQ*/
				<1>, /*MTK_DRM_OPT_MML_IR*/
				<0>, /*MTK_DRM_OPT_DUAL_TE*/
				<1>, /*MTK_DRM_OPT_RES_SWITCH*/
				<0>, /*MTK_DRM_OPT_PREFETCH_TE*/
				<0>, /*MTK_DRM_OPT_VIDLE_APSRC_OFF*/
				<0>, /*MTK_DRM_OPT_VIDLE_DSI_PLL_OFF*/
				<0>, /*MTK_DRM_OPT_CHECK_TRIGGER_MERGE*/
				<1>, /*MTK_DRM_OPT_VIRTUAL_DISP*/
				<1>, /*MTK_DRM_OPT_OVL_BW_MONITOR*/
				<0>, /*MTK_DRM_OPT_GPU_CACHE*/
				<1>, /*MTK_DRM_OPT_SPHRT*/
				<1>, /*MTK_DRM_OPT_SDPA_OVL_SWITCH*/
				<1>, /*MTK_DRM_OPT_HRT_BY_LARB*/
				<1>, /*MTK_DRM_OPT_RES_SWITCH_ON_AP*/
				<1>; /*MTK_DRM_OPT_TILE_OVERHEAD*/
		};

		dp_intf: disp-dp-intf0@1400b000 {
			compatible = "mediatek,dp_intf",
					"mediatek,mt6897-dp-intf";
			reg = <0 0x1400b000 0 0x1000>;
			interrupts = <GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_DP_INTF0>,
				<&dispsys0_config_clk CLK_DISPSYS0_DP_CLK>,
				<&topckgen_clk CLK_TOP_DP_SEL>,
				<&topckgen_clk CLK_TOP_TVDPLL_D4>,
				<&topckgen_clk CLK_TOP_TVDPLL_D8>,
				<&topckgen_clk CLK_TOP_TVDPLL_D16>,
				<&topckgen_clk CLK_TOP_TVDPLL>;
			clock-names = "hf_fmm_ck",
					"hf_fdp_ck",
					"MUX_DP",
					"TVDPLL_D4",
					"TVDPLL_D8",
					"TVDPLL_D16",
					"DPI_CK";
			phys = <&dp_tx>;
			phy-names = "dp_tx";
		};

		dp_tx: dp-tx@11e10000 {
			compatible = "mediatek,mt6897-dp_tx",
					"mediatek,dp_tx";
			reg = <0 0x11e10000 0 0x5000>;
			mediatek,vs-voter = <&pmic 0x149a 0x20 1>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_DP_TX>;
			interrupts = <GIC_SPI 792 IRQ_TYPE_LEVEL_HIGH 0>;
			#phy-cells = <0>;
			dptx,phy-params = <0x221c1814 0x24241e18 0x0000302a
					0x0e080400 0x000c0600 0x00000006>;
		};

		disp_mutex0: disp-mutex0@14001000 {
			compatible = "mediatek,disp_mutex0",
						"mediatek,mt6897-disp-mutex";
			mediatek,mml = <&mmlsys_config>;
			dispsys-num = <2>;
			ovlsys-num = <2>;
			reg = <0 0x14001000 0 0x1000>,
			      <0 0x14201000 0 0x1000>,
			      <0 0x14401000 0 0x1000>,
			      <0 0x14601000 0 0x1000>;
			interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_DIS1_SHUTDOWN>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_MUTEX0>,
					<&dispsys1_config_clk CLK_DISPSYS1_DISP_MUTEX0>,
					<&ovlsys0_config_clk CLK_OVLSYS0_DISP_MUTEX0>,
					<&ovlsys1_config_clk CLK_OVLSYS1_DISP_MUTEX0>;
		};

		dsi0: dsi@1400d000 {
			compatible = "mediatek,dsi0",
					"mediatek,mt6897-dsi";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_DSI0>,
			<&dispsys0_config_clk CLK_DISPSYS0_DSI_CLK>,
			<&mipi_tx_config0>;
			clock-names = "engine", "digital", "hs";
		};

		dsi1: dsi@1420d000 {
			compatible = "mediatek,dsi1",
					"mediatek,mt6897-dsi";
			reg = <0 0x1420d000 0 0x1000>;
			interrupts = <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&mipi_tx_config1>;
			phy-names = "dphy";
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_DSI0>,
			<&dispsys1_config_clk CLK_DISPSYS1_DSI_CLK>,
			<&mipi_tx_config1>;
			clock-names = "engine", "digital", "hs";
			status = "disabled";
		};

		ovlsys-config@14400000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0 0x14400000 0 0x1000>;
		};

		disp_ovl0_2l: disp-ovl0@14402000 {
			compatible = "mediatek,disp_ovl0",
					"mediatek,mt6897-disp-ovl";
			reg = <0 0x14402000 0 0x1000>;
			interrupts = <GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_OVL0_SHUTDOWN>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_OVL0_2L>;
			mediatek,larb = <&smi_larb0 M4U_L0_P1_DISP_OVL0_2L_RDMA0>,
					<&smi_larb1 M4U_L1_P0_DISP_OVL0_2L_RDMA1>;
			iommus = <&disp_iommu M4U_L0_P1_DISP_OVL0_2L_RDMA0>,
				<&disp_iommu M4U_L0_P0_DISP_OVL0_2L_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L0_P1_DISP_OVL0_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L0_P1_DISP_OVL0_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L0_P1_DISP_OVL0_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos",
						"DDP_COMPONENT_OVL0_2L_fbdc_qos",
						"DDP_COMPONENT_OVL0_2L_hrt_qos";
		};

		disp_ovl1_2l: disp-ovl1@14403000 {
			compatible = "mediatek,disp_ovl1",
					"mediatek,mt6897-disp-ovl";
			reg = <0 0x14403000 0 0x1000>;
			interrupts = <GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_OVL1_2L>;
			mediatek,larb = <&smi_larb1 M4U_L1_P2_DISP_OVL1_2L_RDMA0>,
					<&smi_larb0 M4U_L0_P2_DISP_OVL1_2L_RDMA1>;
			iommus = <&disp_iommu M4U_L1_P2_DISP_OVL1_2L_RDMA0>,
				<&disp_iommu M4U_L1_P1_DISP_OVL1_2L_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L1_P2_DISP_OVL1_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L1_P2_DISP_OVL1_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L1_P2_DISP_OVL1_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos",
						"DDP_COMPONENT_OVL1_2L_fbdc_qos",
						"DDP_COMPONENT_OVL1_2L_hrt_qos";
		};

		disp_ovl2_2l: disp-ovl2@14404000 {
			compatible = "mediatek,disp_ovl2",
					"mediatek,mt6897-disp-ovl";
			reg = <0 0x14404000 0 0x1000>;
			interrupts = <GIC_SPI 389 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_OVL2_2L>;
			mediatek,larb = <&smi_larb0 M4U_L0_P4_DISP_OVL2_2L_RDMA0>,
					<&smi_larb1 M4U_L1_P3_DISP_OVL2_2L_RDMA1>;
			iommus = <&disp_iommu M4U_L0_P4_DISP_OVL2_2L_RDMA0>,
				<&disp_iommu M4U_L0_P3_DISP_OVL2_2L_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L0_P4_DISP_OVL2_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L0_P4_DISP_OVL2_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L0_P4_DISP_OVL2_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL2_2L_qos",
						"DDP_COMPONENT_OVL2_2L_fbdc_qos",
						"DDP_COMPONENT_OVL2_2L_hrt_qos";
		};

		disp_ovl3_2l: disp-ovl3@14405000 {
			compatible = "mediatek,disp_ovl3",
					"mediatek,mt6897-disp-ovl";
			reg = <0 0x14405000 0 0x1000>;
			interrupts = <GIC_SPI 390 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_OVL3_2L>;
			mediatek,larb = <&smi_larb1 M4U_L1_P5_DISP_OVL3_2L_RDMA0>,
					<&smi_larb0 M4U_L0_P5_DISP_OVL3_2L_RDMA1>;
			iommus = <&disp_iommu M4U_L1_P5_DISP_OVL3_2L_RDMA0>,
				<&disp_iommu M4U_L1_P4_DISP_OVL3_2L_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L1_P5_DISP_OVL3_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L1_P5_DISP_OVL3_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L1_P5_DISP_OVL3_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_OVL3_2L_qos",
						"DDP_COMPONENT_OVL3_2L_fbdc_qos",
						"DDP_COMPONENT_OVL3_2L_hrt_qos";
		};

		disp1_ovl0_2l: disp1-ovl0@14602000 {
			compatible = "mediatek,disp1_ovl0",
					"mediatek,mt6897-disp-ovl";
			reg = <0 0x14602000 0 0x1000>;
			interrupts = <GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_OVL1_SHUTDOWN>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_OVL0_2L>;
			mediatek,larb = <&smi_larb20 M4U_L20_P1_DISP1_OVL0_2L_RDMA0>,
					<&smi_larb21 M4U_L21_P0_DISP1_OVL0_2L_RDMA1>;
			iommus = <&disp_iommu M4U_L20_P1_DISP1_OVL0_2L_RDMA0>,
					<&disp_iommu M4U_L20_P0_DISP1_OVL0_2L_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L20_P1_DISP1_OVL0_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L20_P1_DISP1_OVL0_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L20_P1_DISP1_OVL0_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_OVL4_2L_qos",
						"DDP_COMPONENT_OVL4_2L_fbdc_qos",
						"DDP_COMPONENT_OVL4_2L_hrt_qos";
		};

		disp1_ovl1_2l: disp1-ovl1@14603000 {
			compatible = "mediatek,disp1_ovl1",
					"mediatek,mt6897-disp-ovl";
			reg = <0 0x14603000 0 0x1000>;
			interrupts = <GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_OVL1_2L>;
			mediatek,larb = <&smi_larb21 M4U_L21_P2_DISP1_OVL1_2L_RDMA0>,
					<&smi_larb20 M4U_L20_P2_DISP1_OVL1_2L_RDMA1>;
			iommus = <&disp_iommu M4U_L21_P2_DISP1_OVL1_2L_RDMA0>,
					<&disp_iommu M4U_L21_P1_DISP1_OVL1_2L_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L21_P2_DISP1_OVL1_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L21_P2_DISP1_OVL1_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L21_P2_DISP1_OVL1_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL5_2L_qos",
						"DDP_COMPONENT_OVL5_2L_fbdc_qos",
						"DDP_COMPONENT_OVL5_2L_hrt_qos";
		};

		disp1_ovl2_2l: disp1-ovl2@14604000 {
			compatible = "mediatek,disp1_ovl2",
					"mediatek,mt6897-disp-ovl";
			reg = <0 0x14604000 0 0x1000>;
			interrupts = <GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_OVL2_2L>;
			mediatek,larb = <&smi_larb20 M4U_L20_P4_DISP1_OVL2_2L_RDMA0>,
					<&smi_larb21 M4U_L21_P3_DISP1_OVL2_2L_RDMA1>;
			iommus = <&disp_iommu M4U_L20_P4_DISP1_OVL2_2L_RDMA0>,
					<&disp_iommu M4U_L20_P3_DISP1_OVL2_2L_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L20_P4_DISP1_OVL2_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L20_P4_DISP1_OVL2_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L20_P4_DISP1_OVL2_2L_RDMA0)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_OVL6_2L_qos",
						"DDP_COMPONENT_OVL6_2L_fbdc_qos",
						"DDP_COMPONENT_OVL6_2L_hrt_qos";
		};

		disp1_ovl3_2l: disp1-ovl3@14605000 {
			compatible = "mediatek,disp1_ovl3",
					"mediatek,mt6897-disp-ovl";
			reg = <0 0x14605000 0 0x1000>;
			interrupts = <GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_OVL3_2L>;
			mediatek,larb = <&smi_larb21 M4U_L21_P5_DISP1_OVL3_2L_RDMA0>,
					<&smi_larb20 M4U_L20_P5_DISP1_OVL3_2L_RDMA1>;
			iommus = <&disp_iommu M4U_L21_P5_DISP1_OVL3_2L_RDMA0>,
					<&disp_iommu M4U_L21_P4_DISP1_OVL3_2L_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L21_P5_DISP1_OVL3_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L21_P5_DISP1_OVL3_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L21_P5_DISP1_OVL3_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL7_2L_qos",
						"DDP_COMPONENT_OVL7_2L_fbdc_qos",
						"DDP_COMPONENT_OVL7_2L_hrt_qos";
		};

		disp_dsc_wrap0: disp-dsc-wrap0@1400c000 {
			compatible = "mediatek,disp_dsc_wrap0",
					"mediatek,mt6897-disp-dsc";
			reg = <0 0x1400c000 0 0x1000>;
			interrupts = <GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_DSC_WRAP0>;
		};

		dsi_te:dsi-te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
		};

		disp_wdma0: disp-wdma0@14408000 {
			compatible = "mediatek,disp_wdma0",
						"mediatek,mt6897-disp-wdma";
			reg = <0 0x14408000 0 0x1000>;
			interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_DISP_WDMA0>;
			fifo-size-1plane = <679>;
			fifo-size-2plane = <448>;
			fifo-size-uv-2plane = <224>;
			fifo-size-3plane = <445>;
			fifo-size-uv-3plane = <110>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			iommus = <&disp_iommu M4U_L0_P6_DISP_WDMA0>;
		};

		disp_wdma1: disp-wdma1@1401c000 {
			compatible = "mediatek,disp_wdma1",
						"mediatek,mt6897-disp-wdma";
			reg = <0 0x1401c000 0 0x1000>;
			interrupts = <GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_WDMA1>;
			fifo-size-1plane = <906>;
			fifo-size-2plane = <599>;
			fifo-size-uv-2plane = <229>;
			fifo-size-3plane = <596>;
			fifo-size-uv-3plane = <148>;
			mediatek,larb = <&smi_larb32>;
			mediatek,smi-id = <32>;
			iommus = <&disp_iommu M4U_L32_P5_DISP_WDMA1>;
		};

		disp_wdma2: disp-wdma2@1440a000 {
			compatible = "mediatek,disp_wdma2",
						"mediatek,mt6897-disp-wdma";
			reg = <0 0x1440a000 0 0x1000>;
			interrupts = <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_DISP_WDMA2>;
			fifo-size-1plane = <109>;
			fifo-size-2plane = <0>;
			fifo-size-uv-2plane = <0>;
			fifo-size-3plane = <0>;
			fifo-size-uv-3plane = <0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			iommus = <&disp_iommu M4U_L1_P6_DISP_WDMA2>;
		};

		disp1_wdma0: disp1-wdma0@14608000 {
			compatible = "mediatek,disp1_wdma0",
						"mediatek,mt6897-disp-wdma";
			reg = <0 0x14608000 0 0x1000>;
			interrupts = <GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_DISP_WDMA0>;
			fifo-size-1plane = <679>;
			fifo-size-2plane = <448>;
			fifo-size-uv-2plane = <224>;
			fifo-size-3plane = <445>;
			fifo-size-uv-3plane = <110>;
			mediatek,larb = <&smi_larb20>;
			mediatek,smi-id = <20>;
			iommus = <&disp_iommu M4U_L20_P6_DISP1_WDMA0>;
		};

		disp1_wdma1: disp1-wdma1@1421c000 {
			compatible = "mediatek,disp1_wdma1",
						"mediatek,mt6897-disp-wdma";
			reg = <0 0x1421c000 0 0x1000>;
			interrupts = <GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_WDMA1>;
			fifo-size-1plane = <906>;
			fifo-size-2plane = <599>;
			fifo-size-uv-2plane = <229>;
			fifo-size-3plane = <596>;
			fifo-size-uv-3plane = <148>;
			mediatek,larb = <&smi_larb33>;
			mediatek,smi-id = <33>;
			iommus = <&disp_iommu M4U_L33_P5_DISP_WDMA1>;
		};

		disp1_wdma2: disp1-wdma2@1460a000 {
			compatible = "mediatek,disp1_wdma2",
						"mediatek,mt6897-disp-wdma";
			reg = <0 0x1460a000 0 0x1000>;
			interrupts = <GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_DISP_WDMA2>;
			fifo-size-1plane = <109>;
			fifo-size-2plane = <0>;
			fifo-size-uv-2plane = <0>;
			fifo-size-3plane = <0>;
			fifo-size-uv-3plane = <0>;
			mediatek,larb = <&smi_larb21>;
			mediatek,smi-id = <21>;
			iommus = <&disp_iommu M4U_L21_P6_DISP1_WDMA2>;
		};

		disp_rsz0: disp-rsz0@14016000 {
			compatible = "mediatek,disp_rsz0",
					"mediatek,mt6897-disp-rsz";
			reg = <0 0x14016000 0 0x1000>;
			interrupts = <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_RSZ0>;
		};

		disp1_rsz0: disp1-rsz0@14216000 {
			compatible = "mediatek,disp1_rsz0",
					"mediatek,mt6897-disp-rsz";
			reg = <0 0x14216000 0 0x1000>;
			interrupts = <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_RSZ0>;
		};

		disp_rsz1: disp-rsz1@14406000 {
			compatible = "mediatek,disp_rsz1",
					"mediatek,mt6897-disp-rsz";
			reg = <0 0x14406000 0 0x1000>;
			interrupts = <GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_DISP_RSZ1>;
		};

		disp1_rsz1: disp1-rsz1@14606000 {
			compatible = "mediatek,disp1_rsz1",
					"mediatek,mt6897-disp-rsz";
			reg = <0 0x14606000 0 0x1000>;
			interrupts = <GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_DISP_RSZ1>;
		};

		disp_y2r0: disp-y2r0@14000000 {
			compatible = "mediatek,disp_y2r0",
				     "mediatek,mt6897-disp-y2r";
			reg = <0 0x14000000 0 0x1000>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_Y2R0>;
		};

		disp1_y2r0: disp1-y2r0@14200000 {
			compatible = "mediatek,disp1_y2r0",
				     "mediatek,mt6897-disp-y2r";
			reg = <0 0x14200000 0 0x1000>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_Y2R0>;
		};

		ovl_y2r0: ovl-y2r0@14400000 {
			compatible = "mediatek,ovl_y2r0",
				     "mediatek,mt6897-disp-y2r";
			reg = <0 0x14400000 0 0x1000>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_DISP_Y2R0>;
		};

		ovl_y2r1: ovl-y2r1@14400000 {
			compatible = "mediatek,ovl_y2r1",
				     "mediatek,mt6897-disp-y2r";
			reg = <0 0x14400000 0 0x1000>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_DISP_Y2R1>;
		};

		ovl1_y2r0: ovl1-y2r0@14600000 {
			compatible = "mediatek,ovl1_y2r0",
				     "mediatek,mt6897-disp-y2r";
			reg = <0 0x14600000 0 0x1000>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_DISP_Y2R0>;
		};

		ovl1_y2r1: ovl1-y2r1@14600000 {
			compatible = "mediatek,ovl1_y2r1",
				     "mediatek,mt6897-disp-y2r";
			reg = <0 0x14600000 0 0x1000>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_DISP_Y2R1>;
		};

		mdp_rsz6: mdp-rsz6@14407000 {
			compatible = "mediatek,mdp_rsz",
					"mediatek,mt6897-disp-mdp-rsz";
			reg = <0 0x14407000 0 0x1000>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_MDP_RSZ0>;
		};

		mdp_rsz7: mdp-rsz7@14607000 {
			compatible = "mediatek,mdp_rsz",
					"mediatek,mt6897-disp-mdp-rsz";
			reg = <0 0x14607000 0 0x1000>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_MDP_RSZ0>;
		};

		disp_tdshp0: disp-tdshp@14018000 {
			compatible = "mediatek,disp_tdshp0",
						"mediatek,mt6897-disp-tdshp";
			reg = <0 0x14018000 0 0x1000>;
			interrupts = <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_TDSHP0>;
			mtk-tdshp-clarity-support = <1>;
		};

		disp_tdshp1: disp-tdshp@14019000 {
			compatible = "mediatek,disp_tdshp1",
						"mediatek,mt6897-disp-tdshp";
			reg = <0 0x14019000 0 0x1000>;
			interrupts = <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_TDSHP1>;
			mtk-tdshp-clarity-support = <1>;
		};

		disp1_tdshp0: disp-tdshp@14218000 {
			compatible = "mediatek,disp1_tdshp0",
						"mediatek,mt6897-disp-tdshp";
			reg = <0 0x14218000 0 0x1000>;
			interrupts = <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_TDSHP0>;
			mtk-tdshp-clarity-support = <1>;
		};

		disp1_tdshp1: disp-tdshp@14219000 {
			compatible = "mediatek,disp1_tdshp1",
						"mediatek,mt6897-disp-tdshp";
			reg = <0 0x14219000 0 0x1000>;
			interrupts = <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_TDSHP1>;
			mtk-tdshp-clarity-support = <1>;
		};

		disp_color0: disp-color@14008000 {
			compatible = "mediatek,disp_color0",
						"mediatek,mt6897-disp-color";
			reg = <0 0x14008000 0 0x1000>;
			interrupts = <GIC_SPI 362 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_COLOR0>;
		};

		disp1_color0: disp-color@14208000 {
			compatible = "mediatek,disp1_color0",
						"mediatek,mt6897-disp-color";
			reg = <0 0x14208000 0 0x1000>;
			interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_COLOR0>;
		};

		disp_ccorr0: disp-ccorr@14004000 {
			compatible = "mediatek,disp_ccorr0",
						"mediatek,mt6897-disp-ccorr";
			reg = <0 0x14004000 0 0x1000>;
			interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_CCORR0>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-linear = <0>;
		};

		disp_ccorr1: disp-ccorr@14005000 {
			compatible = "mediatek,disp_ccorr1",
						"mediatek,mt6897-disp-ccorr";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_CCORR1>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-linear = <1>;
		};

		disp_ccorr2: disp-ccorr@14021000 {
			compatible = "mediatek,disp_ccorr2",
						"mediatek,mt6897-disp-ccorr";
			reg = <0 0x14021000 0 0x1000>;
			interrupts = <GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_CCORR2>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-linear = <0>;
		};

		disp_ccorr3: disp-ccorr@14022000 {
			compatible = "mediatek,disp_ccorr3",
						"mediatek,mt6897-disp-ccorr";
			reg = <0 0x14022000 0 0x1000>;
			interrupts = <GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_CCORR3>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-linear = <1>;
		};

		disp1_ccorr0: disp-ccorr@14204000 {
			compatible = "mediatek,disp1_ccorr0",
						"mediatek,mt6897-disp-ccorr";
			reg = <0 0x14204000 0 0x1000>;
			interrupts = <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_CCORR0>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-linear = <0>;
		};

		disp1_ccorr1: disp-ccorr@14205000 {
			compatible = "mediatek,disp1_ccorr1",
						"mediatek,mt6897-disp-ccorr";
			reg = <0 0x14205000 0 0x1000>;
			interrupts = <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_CCORR1>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-linear = <1>;
		};

		disp1_ccorr2: disp-ccorr@14221000 {
			compatible = "mediatek,disp1_ccorr2",
						"mediatek,mt6897-disp-ccorr";
			reg = <0 0x14221000 0 0x1000>;
			interrupts = <GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_CCORR2>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-linear = <0>;
		};

		disp1_ccorr3: disp-ccorr@14222000 {
			compatible = "mediatek,disp1_ccorr3",
						"mediatek,mt6897-disp-ccorr";
			reg = <0 0x14222000 0 0x1000>;
			interrupts = <GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_CCORR3>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-linear = <1>;
		};

		disp_c3d0: disp-c3d@14003000 {
			compatible = "mediatek,disp_c3d0",
						"mediatek,mt6897-disp-c3d";
			reg = <0 0x14003000 0 0x1000>;
			interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_C3D0>;
		};

		disp1_c3d0: disp-c3d@14203000 {
			compatible = "mediatek,disp1_c3d0",
						"mediatek,mt6897-disp-c3d";
			reg = <0 0x14203000 0 0x1000>;
			interrupts = <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_C3D0>;
		};

		disp_mdp_aal0: disp-mdp-aal@1400f000 {
			compatible = "mediatek,disp_mdp_aal0",
						"mediatek,mt6897-dmdp-aal";
			reg = <0 0x1400f000 0 0x1000>;
			interrupts = <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_MDP_AAL0>;
			clock-names = "DRE3_AAL0";
		};

		disp1_mdp_aal0: disp-mdp-aal@1420f000 {
			compatible = "mediatek,disp1_mdp_aal0",
						"mediatek,mt6897-dmdp-aal";
			reg = <0 0x1420f000 0 0x1000>;
			interrupts = <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_MDP_AAL0>;
			clock-names = "DRE3_AAL1";
		};

		disp_aal0: disp-aal@14002000 {
			compatible = "mediatek,disp_aal0",
						"mediatek,mt6897-disp-aal";
			reg = <0 0x14002000 0 0x1000>;
			interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_AAL0>;
			aal-dre3 = <&disp_mdp_aal0>;
			mtk-aal-support = <1>;
			mtk-dre30-support = <1>;
			mtk-aal-clarity-support = <1>;
		};

		disp1_aal0: disp-aal@14202000 {
			compatible = "mediatek,disp1_aal0",
						"mediatek,mt6897-disp-aal";
			reg = <0 0x14202000 0 0x1000>;
			interrupts = <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_AAL0>;
			aal-dre3 = <&disp1_mdp_aal0>;
			mtk-aal-support = <1>;
			mtk-dre30-support = <1>;
			mtk-aal-clarity-support = <1>;
		};

		disp_gamma0: disp-gamma@1400e000 {
			compatible = "mediatek,disp_gamma0",
						"mediatek,mt6897-disp-gamma";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_GAMMA0>;
			gamma-data-mode = <2>;
			color-protect-red = <0>;
			color-protect-green = <0>;
			color-protect-blue = <0>;
			color-protect-white = <0>;
			color-protect-black = <0>;
			color-protect-lsb = <0>;
		};

		disp_gamma1: disp-gamma@14023000 {
			compatible = "mediatek,disp_gamma1",
						"mediatek,mt6897-disp-gamma";
			reg = <0 0x14023000 0 0x1000>;
			interrupts = <GIC_SPI 385 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_GAMMA1>;
			gamma-data-mode = <2>;
			color-protect-red = <0>;
			color-protect-green = <0>;
			color-protect-blue = <0>;
			color-protect-white = <0>;
			color-protect-black = <0>;
			color-protect-lsb = <0>;
		};

		disp1_gamma0: disp-gamma@1420e000 {
			compatible = "mediatek,disp1_gamma0",
						"mediatek,mt6897-disp-gamma";
			reg = <0 0x1420e000 0 0x1000>;
			interrupts = <GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_GAMMA0>;
			gamma-data-mode = <2>;
			color-protect-red = <0>;
			color-protect-green = <0>;
			color-protect-blue = <0>;
			color-protect-white = <0>;
			color-protect-black = <0>;
			color-protect-lsb = <0>;
		};

		disp1_gamma1: disp-gamma@14223000 {
			compatible = "mediatek,disp1_gamma1",
						"mediatek,mt6897-disp-gamma";
			reg = <0 0x14223000 0 0x1000>;
			interrupts = <GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_GAMMA1>;
			gamma-data-mode = <2>;
			color-protect-red = <0>;
			color-protect-green = <0>;
			color-protect-blue = <0>;
			color-protect-white = <0>;
			color-protect-black = <0>;
			color-protect-lsb = <0>;
		};

		disp_dither0: disp-dither@14009000 {
			compatible = "mediatek,disp_dither0",
						"mediatek,mt6897-disp-dither";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_DITHER0>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_dither1: disp-dither@1400a000 {
			compatible = "mediatek,disp_dither1",
						"mediatek,mt6897-disp-dither";
			reg = <0 0x1400a000 0 0x1000>;
			interrupts = <GIC_SPI 364 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_DITHER1>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp1_dither0: disp-dither@14209000 {
			compatible = "mediatek,disp1_dither0",
						"mediatek,mt6897-disp-dither";
			reg = <0 0x14209000 0 0x1000>;
			interrupts = <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_DITHER0>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp1_dither1: disp-dither@1420a000 {
			compatible = "mediatek,disp1_dither1",
						"mediatek,mt6897-disp-dither";
			reg = <0 0x1420a000 0 0x1000>;
			interrupts = <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_DITHER1>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_chist0: disp-chist0@14006000 {
			compatible = "mediatek,disp_chist0",
						"mediatek,mt6897-disp-chist";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_CHIST0>;
		};

		disp_chist1: disp-chist1@14007000 {
			compatible = "mediatek,disp_chist1",
						"mediatek,mt6897-disp-chist";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_CHIST1>;
		};

		disp1_chist0: disp1-chist0@14206000 {
			compatible = "mediatek,disp1_chist0",
						"mediatek,mt6897-disp-chist";
			reg = <0 0x14206000 0 0x1000>;
			interrupts = <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_CHIST0>;
		};

		disp1_chist1: disp1-chist1@14207000 {
			compatible = "mediatek,disp1_chist1",
						"mediatek,mt6897-disp-chist";
			reg = <0 0x14207000 0 0x1000>;
			interrupts = <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_CHIST1>;
		};

		disp_spr0: disp-spr@14017000 {
			compatible = "mediatek,disp_spr0",
				"mediatek,mt6897-disp-spr";
			reg = <0 0x14017000 0 0x1000>;
			interrupts = <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_SPR0>;
		};

		disp1_spr0: disp-spr@14217000 {
			compatible = "mediatek,disp1_spr0",
					"mediatek,mt6897-disp-spr";
			reg = <0 0x14217000 0 0x1000>;
			interrupts = <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_SPR0>;
		};

		disp_postalign0: disp-postalign0 {
			compatible = "mediatek,disp_postalign0",
						"mediatek,mt6897-disp-postalign";
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_POSTALIGN0>;
		};

		disp1_postalign0: disp1-postalign0 {
			compatible = "mediatek,disp1_postalign0",
						"mediatek,mt6897-disp-postalign";
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_POSTALIGN0>;
		};

		disp_oddmr0: disp-oddmr0@14013000 {
			compatible = "mediatek,disp_oddmr0",
				"mediatek,mt6897-disp-oddmr";
			reg = <0 0x14013000 0 0x2000>;
			interrupts = <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_ODDMR0>;
			mediatek,larb-oddmr-dmrr = <0>;
			mediatek,larb-oddmr-odr = <1>;
			mediatek,larb-oddmr-odw = <2>;
			mediatek,larb = <&smi_larb32 M4U_L32_P2_DISP_ODDMR0_DMRR>,
					<&smi_larb32 M4U_L32_P3_DISP_ODDMR0_ODR>,
					<&smi_larb32 M4U_L32_P4_DISP_ODDMR0_ODW>;
			iommus = <&disp_iommu M4U_L32_P2_DISP_ODDMR0_DMRR>,
				<&disp_iommu M4U_L32_P3_DISP_ODDMR0_ODR>,
				<&disp_iommu M4U_L32_P4_DISP_ODDMR0_ODW>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L32_P2_DISP_ODDMR0_DMRR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P3_DISP_ODDMR0_ODR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P4_DISP_ODDMR0_ODW)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P2_DISP_ODDMR0_DMRR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P3_DISP_ODDMR0_ODR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P4_DISP_ODDMR0_ODW)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_ODDMR0_DMRR",
						"DDP_COMPONENT_ODDMR0_ODR",
						"DDP_COMPONENT_ODDMR0_ODW",
						"DDP_COMPONENT_ODDMR0_DMRR_HRT",
						"DDP_COMPONENT_ODDMR0_ODR_HRT",
						"DDP_COMPONENT_ODDMR0_ODW_HRT";
		};

		disp1_oddmr0: disp1-oddmr0@14213000 {
			compatible = "mediatek,disp1_oddmr0",
				"mediatek,mt6897-disp-oddmr";
			reg = <0 0x14213000 0 0x2000>;
			interrupts = <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_ODDMR0>;
			mediatek,larb-oddmr-dmrr = <0>;
			mediatek,larb-oddmr-odr = <1>;
			mediatek,larb-oddmr-odw = <2>;
			mediatek,larb = <&smi_larb33 M4U_L33_P2_DISP_ODDMR0_DMRR>,
					<&smi_larb33 M4U_L33_P3_DISP_ODDMR0_ODR>,
					<&smi_larb33 M4U_L33_P4_DISP_ODDMR0_ODW>;
			iommus = <&disp_iommu M4U_L33_P2_DISP_ODDMR0_DMRR>,
				<&disp_iommu M4U_L33_P3_DISP_ODDMR0_ODR>,
				<&disp_iommu M4U_L33_P4_DISP_ODDMR0_ODW>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L33_P2_DISP_ODDMR0_DMRR)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P3_DISP_ODDMR0_ODR)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P4_DISP_ODDMR0_ODW)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P2_DISP_ODDMR0_DMRR)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P3_DISP_ODDMR0_ODR)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P4_DISP_ODDMR0_ODW)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_ODDMR1_DMRR",
						"DDP_COMPONENT_ODDMR1_ODR",
						"DDP_COMPONENT_ODDMR1_ODW",
						"DDP_COMPONENT_ODDMR1_DMRR_HRT",
						"DDP_COMPONENT_ODDMR1_ODR_HRT",
						"DDP_COMPONENT_ODDMR1_ODW_HRT";
		};

		disp_postmask0: disp-postmask0@14015000 {
			compatible = "mediatek,disp_postmask0",
						"mediatek,mt6897-disp-postmask";
			reg = <0 0x14015000 0 0x1000>;
			interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_POSTMASK0>;
			mediatek,larb = <&smi_larb32>;
			mediatek,smi-id = <32>;
			iommus = <&disp_iommu M4U_L32_P0_DISP_POSTMASK0>;
		};

		disp1_postmask0: disp1-postmask0@14215000 {
			compatible = "mediatek,disp1_postmask0",
						"mediatek,mt6897-disp-postmask";
			reg = <0 0x14215000 0 0x1000>;
			interrupts = <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_DISPSYS1_DISP_POSTMASK0>;
			mediatek,larb = <&smi_larb33>;
			mediatek,smi-id = <33>;
			iommus = <&disp_iommu M4U_L33_P0_DISP_POSTMASK0>;
		};

		inlinerot0: inlinerot@1440b000 {
			compatible = "mediatek,inlinerot",
				     "mediatek,mt6897-disp-inlinerotate";
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_INLINEROT>;
			reg = <0 0x1440b000 0 0x1000>;
		};

		inlinerot1: inlinerot@1460b000 {
			compatible = "mediatek,inlinerot",
				     "mediatek,mt6897-disp-inlinerotate";
			clocks =  <&ovlsys1_config_clk CLK_OVLSYS1_INLINEROT>;
			reg = <0 0x1460b000 0 0x1000>;
		};

		ovl_dli_async0: ovl-dli-async0@14400000 {
			compatible = "mediatek,ovl_dli_async0",
				     "mediatek,mt6897-disp-dli-async";
			reg = <0 0x14400000 0 0x1000>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLI_ASYNC0>;
		};

		ovl1_dli_async0: ovl1-dli-async0@14600000 {
			compatible = "mediatek,ovl1_dli_async0",
				     "mediatek,mt6897-disp-dli-async";
			reg = <0 0x14600000 0 0x1000>;
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLI_ASYNC0>;
		};

		ovl_dlo_async0: ovl-dlo-async0@14400000 {
			compatible = "mediatek,ovl_dlo_async0",
				     "mediatek,mt6897-disp-dlo-async";
			reg = <0 0x14400000 0 0x1000>;
			clocks = <&ovlsys0_config_clk CLK_OVLSYS0_DISP_DLO_ASYNC0>;
		};

		ovl1_dlo_async0: ovl1-dlo-async0@14600000 {
			compatible = "mediatek,ovl1_dlo_async0",
				     "mediatek,mt6897-disp-dlo-async";
			clocks = <&ovlsys1_config_clk CLK_OVLSYS1_DISP_DLO_ASYNC0>;
			reg = <0 0x14600000 0 0x1000>;
		};

		i2c@14220000 {
			compatible = "mediatek,i2c";
			reg = <0 0x14220000 0 0x1000>;
		};

		hcp: hcp@15001000 {
			compatible = "mediatek,hcp7sp";
			//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15001000 0 0x4000>;
			iommus = <&mdp_iommu M4U_L15_P0_VIPI_D1>;
		};

		imgsys_cmdq: imgsys-cmdq@15002000 {
			compatible = "mediatek,imgsys-cmdq-7sp";
			//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15002000 0 0x4000>;
			iommus = <&mdp_iommu M4U_L15_P0_VIPI_D1>;
		};

		imgsys_fw: imgsys-fw@15000000 {
			compatible = "mediatek,imgsys-isp7sp";
			//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15000000 0 0x4000>,	/* 0 IMGSYS_TOP */
					<0 0x15700000 0 0x10000>,	/* 1 IMGSYS_TRAW */
					<0 0x15040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
					<0 0x15100000 0 0x10000>,	/* 3 IMGSYS_DIP */
					<0 0x15150000 0 0x10000>,	/* 4 IMGSYS_DIP_NR */
					<0 0x15160000 0 0x10000>,	/* 5 IMGSYS_DIP_NR2 */
					<0 0x15210000 0 0x10000>,	/* 6 IMGSYS_PQDIP_A */
					<0 0x15510000 0 0x10000>,	/* 7 IMGSYS_PQDIP_B */
					<0 0x15200000 0 0x10000>,	/* 8 IMGSYS_WPE_EIS */
					<0 0x15500000 0 0x10000>,	/* 9 IMGSYS_WPE_TNR */
					<0 0x15600000 0 0x10000>,	/* 10 IMGSYS_WPE_LITE */
					<0 0x15220000 0 0x00100>,	/* 11 IMGSYS_WPE1_DIP1 */
					<0 0x15320000 0 0x10000>,	/* 12 IMGSYS_ME */
					<0 0x00000000 0 0x01500>,	/* 13 IMGSYS_ADL_A */
					<0 0x00000000 0 0x01500>,	/* 14 IMGSYS_ADL_B */
					<0 0x15520000 0 0x00100>,	/* 15 IMGSYS_WPE2_DIP1 */
					<0 0x15620000 0 0x00100>,	/* 16 IMGSYS_WPE3_DIP1 */
					<0 0x15110000 0 0x00100>,	/* 17 IMGSYS_DIP_TOP */
					<0 0x15130000 0 0x00100>,	/* 18 IMGSYS_DIP_TOP_NR */
					<0 0x15170000 0 0x00100>,	/* 19 IMGSYS_DIP_TOP_NR2 */
					<0 0x15710000 0 0x00100>,	/* 20 IMGSYS_TRAW_DIP1 */
					<0 0x15330000 0 0x10000>;	/* 21 IMGSYS_ME_MMG */
			mediatek,hcp = <&hcp>;
			mediatek,larbs = <&smi_larb9>,
					<&smi_larb11>,
					<&smi_larb15>,
					<&smi_larb22>,
					<&smi_larb23>,
					<&smi_larb28>,
					<&smi_larb38>,
					<&smi_larb18>,
					<&smi_larb12>;
			mediatek,imgsys-cmdq = <&imgsys_cmdq>;
			iommus = <&disp_iommu M4U_L28_P0_IMGI_T1_A>;
			imgsys-supply = <&gce_m_sec>;
			mboxes = <&gce_m 0 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 1 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 2 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 3 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 4 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 5 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 16 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 17 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 18 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 19 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 22 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 23 3000 CMDQ_THR_PRIO_1>,
					<&gce_m 28 3000 CMDQ_THR_PRIO_1>,
					<&gce_m 29 3000 CMDQ_THR_PRIO_1>,
					<&gce_m_sec 10 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
					<&gce_m_sec 12 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
				traw-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0>;
				traw-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1>;
				traw-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2>;
				traw-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3>;
				traw-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4>;
				traw-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5>;
				traw-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_6>;
				traw-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_7>;
				traw-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_8>;
				traw-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_9>;
				ltraw-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0>;
				ltraw-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1>;
				ltraw-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2>;
				ltraw-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3>;
				ltraw-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4>;
				ltraw-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5>;
				ltraw-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_6>;
				ltraw-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_7>;
				ltraw-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_8>;
				ltraw-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_9>;
				dip-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0>;
				dip-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1>;
				dip-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2>;
				dip-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3>;
				dip-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4>;
				dip-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5>;
				dip-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_6>;
				dip-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_7>;
				dip-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_8>;
				dip-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_9>;
				pqa-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0>;
				pqa-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1>;
				pqa-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2>;
				pqa-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3>;
				pqa-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4>;
				pqa-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5>;
				pqa-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_6>;
				pqa-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_7>;
				pqa-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_8>;
				pqa-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_9>;
				pqb-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0>;
				pqb-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1>;
				pqb-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2>;
				pqb-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3>;
				pqb-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4>;
				pqb-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5>;
				pqb-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_6>;
				pqb-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_7>;
				pqb-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_8>;
				pqb-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_9>;
				wpe-eis-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_0>;
				wpe-eis-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_1>;
				wpe-eis-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_2>;
				wpe-eis-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_3>;
				wpe-eis-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_4>;
				wpe-eis-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_5>;
				wpe-eis-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_6>;
				wpe-eis-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_7>;
				wpe-eis-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_8>;
				wpe-eis-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_9>;
				wpe-tnr-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_0>;
				wpe-tnr-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_1>;
				wpe-tnr-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_2>;
				wpe-tnr-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_3>;
				wpe-tnr-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_4>;
				wpe-tnr-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_5>;
				wpe-tnr-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_6>;
				wpe-tnr-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_7>;
				wpe-tnr-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_8>;
				wpe-tnr-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_9>;
				wpe-lite-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_0>;
				wpe-lite-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_1>;
				wpe-lite-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_2>;
				wpe-lite-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_3>;
				wpe-lite-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_4>;
				wpe-lite-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_5>;
				wpe-lite-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_6>;
				wpe-lite-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_7>;
				wpe-lite-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_8>;
				wpe-lite-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_9>;
				me-done =
					/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
				adl-tile-done =
					/bits/ 16 <CMDQ_EVENT_IMG_ADL_TILE_DONE_EVENT>;
				wpe-eis-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
				wpe-tnr-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR>;
				wpe-lite-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
				traw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
				ltraw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
				dip-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
				pqdip-a-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
				pqdip-b-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
				me-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IPESYS_ME>;
				apu-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_APUSYS_APU>;
				vss-traw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_TRAW>;
				vss-ltraw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_LTRAW>;
				vss-dip-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_DIP>;
				sw-sync-token-pool-1 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
				sw-sync-token-pool-2 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
				sw-sync-token-pool-3 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
				sw-sync-token-pool-4 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
				sw-sync-token-pool-5 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
				sw-sync-token-pool-6 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
				sw-sync-token-pool-7 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
				sw-sync-token-pool-8 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
				sw-sync-token-pool-9 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
				sw-sync-token-pool-10 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
				sw-sync-token-pool-11 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
				sw-sync-token-pool-12 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
				sw-sync-token-pool-13 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
				sw-sync-token-pool-14 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
				sw-sync-token-pool-15 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
				sw-sync-token-pool-16 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
				sw-sync-token-pool-17 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
				sw-sync-token-pool-18 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
				sw-sync-token-pool-19 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
				sw-sync-token-pool-20 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
				sw-sync-token-pool-21 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
				sw-sync-token-pool-22 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
				sw-sync-token-pool-23 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
				sw-sync-token-pool-24 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
				sw-sync-token-pool-25 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
				sw-sync-token-pool-26 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
				sw-sync-token-pool-27 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
				sw-sync-token-pool-28 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
				sw-sync-token-pool-29 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
				sw-sync-token-pool-30 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
				sw-sync-token-pool-31 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
				sw-sync-token-pool-32 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
				sw-sync-token-pool-33 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
				sw-sync-token-pool-34 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
				sw-sync-token-pool-35 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
				sw-sync-token-pool-36 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
				sw-sync-token-pool-37 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
				sw-sync-token-pool-38 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
				sw-sync-token-pool-39 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
				sw-sync-token-pool-40 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
				sw-sync-token-pool-41 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_41>;
				sw-sync-token-pool-42 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_42>;
				sw-sync-token-pool-43 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_43>;
				sw-sync-token-pool-44 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_44>;
				sw-sync-token-pool-45 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_45>;
				sw-sync-token-pool-46 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_46>;
				sw-sync-token-pool-47 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_47>;
				sw-sync-token-pool-48 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_48>;
				sw-sync-token-pool-49 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_49>;
				sw-sync-token-pool-50 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_50>;
				sw-sync-token-pool-51 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_51>;
				sw-sync-token-pool-52 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_52>;
				sw-sync-token-pool-53 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_53>;
				sw-sync-token-pool-54 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_54>;
				sw-sync-token-pool-55 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_55>;
				sw-sync-token-pool-56 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_56>;
				sw-sync-token-pool-57 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_57>;
				sw-sync-token-pool-58 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_58>;
				sw-sync-token-pool-59 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_59>;
				sw-sync-token-pool-60 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_60>;
				sw-sync-token-pool-61 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_61>;
				sw-sync-token-pool-62 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_62>;
				sw-sync-token-pool-63 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_63>;
				sw-sync-token-pool-64 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_64>;
				sw-sync-token-pool-65 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_65>;
				sw-sync-token-pool-66 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_66>;
				sw-sync-token-pool-67 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_67>;
				sw-sync-token-pool-68 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_68>;
				sw-sync-token-pool-69 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_69>;
				sw-sync-token-pool-70 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_70>;
				sw-sync-token-pool-71 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_71>;
				sw-sync-token-pool-72 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_72>;
				sw-sync-token-pool-73 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_73>;
				sw-sync-token-pool-74 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_74>;
				sw-sync-token-pool-75 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_75>;
				sw-sync-token-pool-76 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_76>;
				sw-sync-token-pool-77 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_77>;
				sw-sync-token-pool-78 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_78>;
				sw-sync-token-pool-79 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_79>;
				sw-sync-token-pool-80 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_80>;
				sw-sync-token-pool-81 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_81>;
				sw-sync-token-pool-82 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_82>;
				sw-sync-token-pool-83 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_83>;
				sw-sync-token-pool-84 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_84>;
				sw-sync-token-pool-85 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_85>;
				sw-sync-token-pool-86 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_86>;
				sw-sync-token-pool-87 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_87>;
				sw-sync-token-pool-88 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_88>;
				sw-sync-token-pool-89 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_89>;
				sw-sync-token-pool-90 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_90>;
				sw-sync-token-pool-91 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_91>;
				sw-sync-token-pool-92 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_92>;
				sw-sync-token-pool-93 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_93>;
				sw-sync-token-pool-94 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_94>;
				sw-sync-token-pool-95 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_95>;
				sw-sync-token-pool-96 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_96>;
				sw-sync-token-pool-97 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_97>;
				sw-sync-token-pool-98 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_98>;
				sw-sync-token-pool-99 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_99>;
				sw-sync-token-pool-100 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_100>;
				sw-sync-token-pool-101 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_101>;
				sw-sync-token-pool-102 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_102>;
				sw-sync-token-pool-103 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_103>;
				sw-sync-token-pool-104 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_104>;
				sw-sync-token-pool-105 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_105>;
				sw-sync-token-pool-106 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_106>;
				sw-sync-token-pool-107 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_107>;
				sw-sync-token-pool-108 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_108>;
				sw-sync-token-pool-109 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_109>;
				sw-sync-token-pool-110 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_110>;
				sw-sync-token-pool-111 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_111>;
				sw-sync-token-pool-112 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_112>;
				sw-sync-token-pool-113 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_113>;
				sw-sync-token-pool-114 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_114>;
				sw-sync-token-pool-115 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_115>;
				sw-sync-token-pool-116 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_116>;
				sw-sync-token-pool-117 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_117>;
				sw-sync-token-pool-118 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_118>;
				sw-sync-token-pool-119 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_119>;
				sw-sync-token-pool-120 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_120>;
				sw-sync-token-pool-121 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_121>;
				sw-sync-token-pool-122 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_122>;
				sw-sync-token-pool-123 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_123>;
				sw-sync-token-pool-124 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_124>;
				sw-sync-token-pool-125 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_125>;
				sw-sync-token-pool-126 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_126>;
				sw-sync-token-pool-127 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_127>;
				sw-sync-token-pool-128 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_128>;
				sw-sync-token-pool-129 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_129>;
				sw-sync-token-pool-130 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_130>;
				sw-sync-token-pool-131 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_131>;
				sw-sync-token-pool-132 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_132>;
				sw-sync-token-pool-133 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_133>;
				sw-sync-token-pool-134 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_134>;
				sw-sync-token-pool-135 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_135>;
				sw-sync-token-pool-136 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_136>;
				sw-sync-token-pool-137 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_137>;
				sw-sync-token-pool-138 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_138>;
				sw-sync-token-pool-139 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_139>;
				sw-sync-token-pool-140 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_140>;
				sw-sync-token-pool-141 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_141>;
				sw-sync-token-pool-142 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_142>;
				sw-sync-token-pool-143 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_143>;
				sw-sync-token-pool-144 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_144>;
				sw-sync-token-pool-145 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_145>;
				sw-sync-token-pool-146 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_146>;
				sw-sync-token-pool-147 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_147>;
				sw-sync-token-pool-148 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_148>;
				sw-sync-token-pool-149 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_149>;
				sw-sync-token-pool-150 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_150>;
				sw-sync-token-pool-151 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_151>;
				sw-sync-token-pool-152 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_152>;
				sw-sync-token-pool-153 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_153>;
				sw-sync-token-pool-154 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_154>;
				sw-sync-token-pool-155 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_155>;
				sw-sync-token-pool-156 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_156>;
				sw-sync-token-pool-157 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_157>;
				sw-sync-token-pool-158 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_158>;
				sw-sync-token-pool-159 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_159>;
				sw-sync-token-pool-160 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_160>;
				sw-sync-token-pool-161 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_161>;
				sw-sync-token-pool-162 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_162>;
				sw-sync-token-pool-163 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_163>;
				sw-sync-token-pool-164 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_164>;
				sw-sync-token-pool-165 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_165>;
				sw-sync-token-pool-166 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_166>;
				sw-sync-token-pool-167 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_167>;
				sw-sync-token-pool-168 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_168>;
				sw-sync-token-pool-169 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_169>;
				sw-sync-token-pool-170 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_170>;
				sw-sync-token-pool-171 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_171>;
				sw-sync-token-pool-172 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_172>;
				sw-sync-token-pool-173 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_173>;
				sw-sync-token-pool-174 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_174>;
				sw-sync-token-pool-175 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_175>;
				sw-sync-token-pool-176 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_176>;
				sw-sync-token-pool-177 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_177>;
				sw-sync-token-pool-178 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_178>;
				sw-sync-token-pool-179 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_179>;
				sw-sync-token-pool-180 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_180>;
				sw-sync-token-pool-181 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_181>;
				sw-sync-token-pool-182 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_182>;
				sw-sync-token-pool-183 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_183>;
				sw-sync-token-pool-184 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_184>;
				sw-sync-token-pool-185 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_185>;
				sw-sync-token-pool-186 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_186>;
				sw-sync-token-pool-187 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_187>;
				sw-sync-token-pool-188 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_188>;
				sw-sync-token-pool-189 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_189>;
				sw-sync-token-pool-190 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_190>;
				sw-sync-token-pool-191 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_191>;
				sw-sync-token-pool-192 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_192>;
				sw-sync-token-pool-193 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_193>;
				sw-sync-token-pool-194 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_194>;
				sw-sync-token-pool-195 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_195>;
				sw-sync-token-pool-196 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_196>;
				sw-sync-token-pool-197 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_197>;
				sw-sync-token-pool-198 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_198>;
				sw-sync-token-pool-199 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_199>;
				sw-sync-token-pool-200 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_200>;
				sw-sync-token-pool-201 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_201>;
				sw-sync-token-pool-202 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_202>;
				sw-sync-token-pool-203 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_203>;
				sw-sync-token-pool-204 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_204>;
				sw-sync-token-pool-205 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_205>;
				sw-sync-token-pool-206 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_206>;
				sw-sync-token-pool-207 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_207>;
				sw-sync-token-pool-208 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_208>;
				sw-sync-token-pool-209 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_209>;
				sw-sync-token-pool-210 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_210>;
				sw-sync-token-pool-211 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_211>;
				sw-sync-token-pool-212 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_212>;
				sw-sync-token-pool-213 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_213>;
				sw-sync-token-pool-214 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_214>;
				sw-sync-token-pool-215 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_215>;
				sw-sync-token-pool-216 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_216>;
				sw-sync-token-pool-217 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_217>;
				sw-sync-token-pool-218 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_218>;
				sw-sync-token-pool-219 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_219>;
				sw-sync-token-pool-220 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_220>;
				sw-sync-token-pool-221 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_221>;
				sw-sync-token-pool-222 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_222>;
				sw-sync-token-pool-223 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_223>;
				sw-sync-token-pool-224 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_224>;
				sw-sync-token-pool-225 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_225>;
				sw-sync-token-pool-226 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_226>;
				sw-sync-token-pool-227 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_227>;
				sw-sync-token-pool-228 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_228>;
				sw-sync-token-pool-229 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_229>;
				sw-sync-token-pool-230 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_230>;
				sw-sync-token-pool-231 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_231>;
				sw-sync-token-pool-232 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_232>;
				sw-sync-token-pool-233 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_233>;
				sw-sync-token-pool-234 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_234>;
				sw-sync-token-pool-235 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_235>;
				sw-sync-token-pool-236 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_236>;
				sw-sync-token-pool-237 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_237>;
				sw-sync-token-pool-238 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_238>;
				sw-sync-token-pool-239 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_239>;
				sw-sync-token-pool-240 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_240>;
				sw-sync-token-pool-241 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_241>;
				sw-sync-token-pool-242 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_242>;
				sw-sync-token-pool-243 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_243>;
				sw-sync-token-pool-244 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_244>;
				sw-sync-token-pool-245 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_245>;
				sw-sync-token-pool-246 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_246>;
				sw-sync-token-pool-247 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_247>;
				sw-sync-token-pool-248 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_248>;
				sw-sync-token-pool-249 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_249>;
				sw-sync-token-pool-250 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_250>;
				sw-sync-token-pool-251 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_251>;
				sw-sync-token-pool-252 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_252>;
				sw-sync-token-pool-253 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_253>;
				sw-sync-token-pool-254 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_254>;
				sw-sync-token-pool-255 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_255>;
				sw-sync-token-pool-256 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_256>;
				sw-sync-token-pool-257 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_257>;
				sw-sync-token-pool-258 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_258>;
				sw-sync-token-pool-259 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_259>;
				sw-sync-token-pool-260 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_260>;
				sw-sync-token-pool-261 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_261>;
				sw-sync-token-pool-262 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_262>;
				sw-sync-token-pool-263 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_263>;
				sw-sync-token-pool-264 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_264>;
				sw-sync-token-pool-265 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_265>;
				sw-sync-token-pool-266 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_266>;
				sw-sync-token-pool-267 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_267>;
				sw-sync-token-pool-268 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_268>;
				sw-sync-token-pool-269 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_269>;
				sw-sync-token-pool-270 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_270>;
				sw-sync-token-pool-271 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_271>;
				sw-sync-token-pool-272 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_272>;
				sw-sync-token-pool-273 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_273>;
				sw-sync-token-pool-274 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_274>;
				sw-sync-token-pool-275 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_275>;
				sw-sync-token-pool-276 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_276>;
				sw-sync-token-pool-277 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_277>;
				sw-sync-token-pool-278 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_278>;
				sw-sync-token-pool-279 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_279>;
				sw-sync-token-pool-280 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_280>;
				sw-sync-token-pool-281 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_281>;
				sw-sync-token-pool-282 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_282>;
				sw-sync-token-pool-283 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_283>;
				sw-sync-token-pool-284 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_284>;
				sw-sync-token-pool-285 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_285>;
				sw-sync-token-pool-286 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_286>;
				sw-sync-token-pool-287 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_287>;
				sw-sync-token-pool-288 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_288>;
				sw-sync-token-pool-289 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_289>;
				sw-sync-token-pool-290 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_290>;
				sw-sync-token-pool-291 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_291>;
				sw-sync-token-pool-292 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_292>;
				sw-sync-token-pool-293 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_293>;
				sw-sync-token-pool-294 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_294>;
				sw-sync-token-pool-295 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_295>;
				sw-sync-token-pool-296 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_296>;
				sw-sync-token-pool-297 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_297>;
				sw-sync-token-pool-298 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_298>;
				sw-sync-token-pool-299 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_299>;
				sw-sync-token-pool-300 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_300>;
				sw-sync-token-tzmp-isp-wait =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_WAIT>;
				sw-sync-token-tzmp-isp-set =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_SET>;
				sw-sync-token-tzmp-adl-wait =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ADL_WAIT>;
				sw-sync-token-tzmp-adl-set =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ADL_SET>;
#if 0
				sw-sync-token-camsys-pool-1 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_1>;
				sw-sync-token-camsys-pool-2 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_2>;
				sw-sync-token-camsys-pool-3 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_3>;
				sw-sync-token-camsys-pool-4 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_4>;
				sw-sync-token-camsys-pool-5 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_5>;
				sw-sync-token-camsys-pool-6 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_6>;
				sw-sync-token-camsys-pool-7 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_7>;
				sw-sync-token-camsys-pool-8 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_8>;
				sw-sync-token-camsys-pool-9 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_9>;
				sw-sync-token-camsys-pool-10 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_10>;
#endif
			clocks = <&imgsys_main_clk CLK_IMG_TRAW0>,
				<&imgsys_main_clk CLK_IMG_TRAW1>,
				<&imgsys_main_clk CLK_IMG_DIP0>,
				<&imgsys_main_clk CLK_IMG_WPE0>,
				<&imgsys_main_clk CLK_IMG_WPE1>,
				<&imgsys_main_clk CLK_IMG_WPE2>,
				<&imgsys_main_clk CLK_IMG_AVS>,
				<&imgsys_main_clk CLK_IMG_IPS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON0>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON1>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON3>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON4>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_DIP1>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE1>,
				<&imgsys_main_clk CLK_IMG_GALS>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS0>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS1>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS3>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_LARB>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_DIP_NR1>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_GALS0>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_GALS0>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_WPE>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_GALS0>,
				<&traw_dip1_clk CLK_TRAW_DIP1_TRAW>,
				<&traw_dip1_clk CLK_TRAW_DIP1_GALS>,
				<&imgsys_main_clk CLK_IMG_IPE>,
				<&imgsys_main_clk CLK_IMG_ME>,
				<&imgsys_main_clk CLK_IMG_MMG>,
				<&mmdvfs_clk CLK_MMDVFS_IMG>;
			clock-names = "IMGSYS_CG_IMG_TRAW0",
			      "IMGSYS_CG_IMG_TRAW1",
			      "IMGSYS_CG_IMG_DIP0",
			      "IMGSYS_CG_IMG_WPE0",
			      "IMGSYS_CG_IMG_WPE1",
			      "IMGSYS_CG_IMG_WPE2",
			      "IMGSYS_CG_IMG_AVS",
			      "IMGSYS_CG_IMG_IPS",
			      "IMGSYS_CG_SUB_COMMON0",
			      "IMGSYS_CG_SUB_COMMON1",
			      "IMGSYS_CG_SUB_COMMON2",
			      "IMGSYS_CG_SUB_COMMON3",
			      "IMGSYS_CG_SUB_COMMON4",
			      "IMGSYS_CG_GALS_RX_DIP0",
			      "IMGSYS_CG_GALS_RX_DIP1",
			      "IMGSYS_CG_GALS_RX_TRAW0",
			      "IMGSYS_CG_GALS_RX_WPE0",
			      "IMGSYS_CG_GALS_RX_WPE1",
			      "IMGSYS_CG_GALS_RX_WPE2",
			      "IMGSYS_CG_GALS_RX_IPE0",
			      "IMGSYS_CG_GALS_TX_IPE0",
			      "IMGSYS_CG_GALS_RX_IPE1",
			      "IMGSYS_CG_GALS_TX_IPE1",
			      "IMGSYS_CG_IMG_GALS",
			      "DIP_TOP_DIP_TOP",
			      "DIP_TOP_DIP_TOP_GALS0",
			      "DIP_TOP_DIP_TOP_GALS1",
			      "DIP_TOP_DIP_TOP_GALS2",
			      "DIP_TOP_DIP_TOP_GALS3",
			      "DIP_NR1_DIP1_LARB",
			      "DIP_NR1_DIP_NR1",
			      "DIP_NR2_DIP_NR",
			      "WPE1_CG_DIP1_WPE",
			      "WPE1_CG_DIP1_GALS0",
			      "WPE2_CG_DIP1_WPE",
			      "WPE2_CG_DIP1_GALS0",
			      "WPE3_CG_DIP1_WPE",
			      "WPE3_CG_DIP1_GALS0",
			      "TRAW_CG_DIP1_TRAW",
			      "TRAW_CG_DIP1_GALS",
			      "IMGSYS_CG_IMG_IPE",
			      "ME_CG",
			      "MMG_CG",
			      "mmdvfs_clk";
			operating-points-v2 = <&opp_table_img>;
#if 0
			dvfsrc-vmm-supply = <&vmm_proxy_label>;
#endif
			mediatek,imgsys-qos-sc-motr = <2>;
			mediatek,imgsys-qos-sc-nums = <2>;
			mediatek,imgsys-qos-sc-id = <29 30>;

			interconnects =
				<&mmqos SLAVE_LARB(28)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(22)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(9)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos SLAVE_LARB(15)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l10_common_r_0",
				"l22_common_w_0",
				"l9_common_r_1",
				"l15_common_w_1";
		};

		aie: aie@15310000 {
			compatible = "mediatek,aie-isp7sp";
			reg = <0 0x15310000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			cmdqsec-supply = <&gce_m_sec>;
			mboxes = <&gce_m 20 0 CMDQ_THR_PRIO_1>,
					<&gce_m_sec 11 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
			mediatek,larb = <&smi_larb12>;
			//mediatek,aov = <&aov>;
			fdvt-frame-done = <CMDQ_EVENT_IMG_IMGSYS_IPE_FDVT0_DONE>;
			sw-sync-token-tzmp-aie-wait = <CMDQ_SYNC_TOKEN_TZMP_AIE_WAIT>;
			sw-sync-token-tzmp-aie-set = <CMDQ_SYNC_TOKEN_TZMP_AIE_SET>;
			iommus = <&mdp_iommu M4U_L12_P0_FDVT_RDA_0>,
				<&mdp_iommu M4U_L12_P1_FDVT_WRA_0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_ISP_MAIN>;
			clocks = <&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_SUB1_CON_0>,
				<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_SUB0_CON_0>,
				<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_MAIN_CON_0>,
				<&img_vcore_d1a_clk CLK_IMGV_IMG_VCORE_GALS_DISP_CON_0>,
				<&imgsys_main_clk CLK_IMG_FDVT>,
				<&imgsys_main_clk CLK_IMG_LARB12>,
				<&imgsys_main_clk CLK_IMG_IPE>;
			clock-names = "VCORE_SUB1_CON_0",
				"VCORE_SUB0_CON_0",
				"VCORE_MAIN_CON_0",
				"VCORE_GALS_DISP_CON_0",
				"IPE_FDVT",
				"IPE_SMI_LARB12",
				"IMG_IPE";
		};

		vcu: vcu@16000000 {
			compatible = "mediatek-vcu";
			mediatek,vcuid = <0>;
			mediatek,vcuname = "vcu";
			mediatek,vcp-support = <3>;
			reg = <0 0x16000000 0 0x40000>,	    /* VDEC_BASE */
				<0 0x17020000 0 0x10000>,  /* VENC_BASE */
				<0 0x17820000 0 0x10000>,  /* VENC_C1_BASE */
				<0 0x17000000 0 0x1000>,  /* VENC_C0_GCON_BASE */
				<0 0x17800000 0 0x1000>,  /* VENC_C1_GCON_BASE */
				<0 0x14006000 0 0x1000>,  /* DISP_WDMA0_BASE */
				<0 0x14106000 0 0x1000>;  /* DISP_WDMA1_BASE */
			iommus = <&disp_iommu M4U_L5_P0_HW_VDEC_LAT0_VLD_EXT>,
				<&disp_iommu M4U_L5_P1_HW_VDEC_LAT0_VLD2_EXT>,
				<&disp_iommu M4U_L5_P2_HW_VDEC_LAT0_AVC_MV_EXT>,
				<&disp_iommu M4U_L5_P3_HW_VDEC_LAT0_EXT_EXT_C>,
				<&disp_iommu M4U_L5_P4_HW_VDEC_LAT0_PRED_RD_EXT>,
				<&disp_iommu M4U_L5_P5_HW_VDEC_LAT0_TILE_EXT>,
				<&disp_iommu M4U_L5_P6_HW_VDEC_LAT0_WDMA_EXT>,
				<&disp_iommu M4U_L5_P7_HW_VDEC_UFO_ENC_EXT>,
				<&disp_iommu M4U_L5_P8_HW_VDEC_UFO_ENC_EXT_C>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		};

		vcu-iommu-venc {
			compatible =  "mediatek,vcu-io-venc";
			mediatek,vcuid = <0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L7_P0_VENC_RCPU_U0>,
				<&disp_iommu M4U_L7_P1_VENC_REC_U0>,
				<&disp_iommu M4U_L7_P2_VENC_BSDMA_U0>,
				<&disp_iommu M4U_L7_P3_VENC_SV_COMV_U0>,
				<&disp_iommu M4U_L7_P4_VENC_RD_COMV_U0>,
				<&disp_iommu M4U_L7_P5_VENC_NBM_RDMA_U0>,
				<&disp_iommu M4U_L7_P6_VENC_NBM_RDMA_LITE_U0>,
				<&disp_iommu M4U_L7_P10_VENC_SUB_W_LUMA_U0>,
				<&disp_iommu M4U_L7_P11_VENC_FCS_NBM_RDMA_U0>,
				<&disp_iommu M4U_L7_P12_VENC_EC_WPP_BSDMA_U0>,
				<&disp_iommu M4U_L7_P13_VENC_EC_WPP_RDMA_U0>,
				<&disp_iommu M4U_L7_P14_VENC_DB_SYSRAM_WDMA_U0>,
				<&disp_iommu M4U_L7_P15_VENC_DB_SYSRAM_RDMA_U0>,
				<&disp_iommu M4U_L7_P19_VENC_NBM_WDMA_U0>,
				<&disp_iommu M4U_L7_P20_VENC_NBM_WDMA_LITE_U0>,
				<&disp_iommu M4U_L7_P21_VENC_CUR_LUMA_U0>,
				<&disp_iommu M4U_L7_P22_VENC_CUR_CHROMA_U0>,
				<&disp_iommu M4U_L7_P23_VENC_REF_LUMA_U0>,
				<&disp_iommu M4U_L7_P24_VENC_REF_CHROMA_U0>,
				<&disp_iommu M4U_L7_P25_VENC_SUB_R_LUMA_U0>,
				<&disp_iommu M4U_L7_P26_VENC_FCS_NBM_WDMA_U0>,
				<&disp_iommu M4U_L7_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0>;
		};

		vdec@16000000 {
			compatible = "mediatek,mt6897-vcodec-dec";
			mediatek,platform = "platform:mt6897";
			mediatek,ipm = <2>;
			reg = <0 0x16000000 0 0x1000>,	/* VDEC_BASE */
				<0 0x1602f000 0 0x1000>,	/* VDEC_SYS */
				<0 0x16020000 0 0x1000>,	/* VDEC_VLD */
				<0 0x16021000 0 0x1000>,	/* VDEC_MC */
				<0 0x16023000 0 0x1000>,	/* VDEC_MV */
				<0 0x16025000 0 0x4000>,	/* VDEC_MISC */
				<0 0x16010000 0 0x1000>,	/* VDEC_LAT_MISC */
				<0 0x16011000 0 0x400>,		/* VDEC_LAT_VLD */
				<0 0x1600f000 0 0x1000>,	/* VDEC_SOC_GCON */
				<0 0x16004000 0 0x1000>,	/* VDEC_RACING_CTRL */
				<0 0x16012000 0 0x1000>,	/* VDEC_LAT_AVC_VLD */
				<0 0x16022000 0 0x1000>,    /* VDEC_AVC_VLD */
				<0 0x16015800 0 0x1000>;	/* VDEC_AV1_VLD */
			reg-names = "VDEC_BASE",
				"VDEC_SYS",
				"VDEC_VLD",
				"VDEC_MC",
				"VDEC_MV",
				"VDEC_MISC",
				"VDEC_LAT_MISC",
				"VDEC_LAT_VLD",
				"VDEC_SOC_GCON",
				"VDEC_RACING_CTRL",
				"VDEC_LAT_AVC_VLD",
				"VDEC_AVC_VLD",
				"VDEC_AV1_VLD";
			iommus = <&mdp_iommu M4U_L4_P0_HW_VDEC_MC_EXT>,
				<&mdp_iommu M4U_L4_P1_HW_VDEC_UFO_EXT>,
				<&mdp_iommu M4U_L4_P2_HW_VDEC_PP_EXT>,
				<&mdp_iommu M4U_L4_P3_HW_VDEC_UFO_EXT>,
				<&mdp_iommu M4U_L4_P4_HW_VDEC_PRED_RD_EXT>,
				<&mdp_iommu M4U_L4_P5_HW_VDEC_PRED_WR_EXT>,
				<&mdp_iommu M4U_L4_P6_HW_VDEC_PPWRAP_EXT>,
				<&mdp_iommu M4U_L4_P7_HW_VDEC_TILE_EXT>,
				<&mdp_iommu M4U_L4_P8_HW_VDEC_VLD_EXT>,
				<&mdp_iommu M4U_L4_P9_HW_VDEC_VLD2_EXT>,
				<&mdp_iommu M4U_L4_P10_HW_VDEC_AVC_MV_EXT>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mediatek,larbs = <&smi_larb4 &smi_larb5>;
			interrupts = <GIC_SPI 701 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 704 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_VDE0>,
				<&scpsys MT6897_POWER_DOMAIN_VDE1>;
			mediatek,vcu = <&vcu>;
			clocks = <&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN>,
					<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN>,
					<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>;
			clock-names = "SOC_MT_CG_SOC",
					"LAT_MT_CG_VDEC1",
					"CORE_MT_CG_VDEC0";
			mediatek,clock-parents = <4 3>;
			operating-points-v2 = <&opp_table_vdec>;
			vdec-mmdvfs-in-vcp = <1>;
			m4u-ports =
				<M4U_L4_P0_HW_VDEC_MC_EXT>,
				<M4U_L4_P1_HW_VDEC_UFO_EXT>,
				<M4U_L4_P2_HW_VDEC_PP_EXT>,
				<M4U_L4_P3_HW_VDEC_UFO_EXT>,
				<M4U_L4_P4_HW_VDEC_PRED_RD_EXT>,
				<M4U_L4_P5_HW_VDEC_PRED_WR_EXT>,
				<M4U_L4_P6_HW_VDEC_PPWRAP_EXT>,
				<M4U_L4_P7_HW_VDEC_TILE_EXT>,
				<M4U_L4_P8_HW_VDEC_VLD_EXT>,
				<M4U_L4_P9_HW_VDEC_VLD2_EXT>,
				<M4U_L4_P10_HW_VDEC_AVC_MV_EXT>,
				<M4U_L5_P0_HW_VDEC_LAT0_VLD_EXT>,
				<M4U_L5_P1_HW_VDEC_LAT0_VLD2_EXT>,
				<M4U_L5_P2_HW_VDEC_LAT0_AVC_MV_EXT>,
				<M4U_L5_P3_HW_VDEC_LAT0_EXT_EXT_C>,
				<M4U_L5_P4_HW_VDEC_LAT0_PRED_RD_EXT>,
				<M4U_L5_P5_HW_VDEC_LAT0_TILE_EXT>,
				<M4U_L5_P6_HW_VDEC_LAT0_WDMA_EXT>,
				<M4U_L5_P7_HW_VDEC_UFO_ENC_EXT>,
				<M4U_L5_P8_HW_VDEC_UFO_ENC_EXT_C>,
				<M4U_PORT_L43_VIDEO_UP0>,
				<M4U_PORT_L43_VIDEO_UP1>;
			m4u-port-names =
				"M4U_PORT_VDEC_MC",
				"M4U_PORT_VDEC_UFO",
				"M4U_PORT_VDEC_PP",
				"M4U_PORT_VDEC_UFO_ENC",
				"M4U_PORT_VDEC_PRED_RD",
				"M4U_PORT_VDEC_PRED_WR",
				"M4U_PORT_VDEC_PPWRAP",
				"M4U_PORT_VDEC_TILE",
				"M4U_PORT_VDEC_VLD",
				"M4U_PORT_VDEC_VLD2",
				"M4U_PORT_VDEC_AVC_MV",
				"M4U_PORT_VDEC_LAT0_VLD",
				"M4U_PORT_VDEC_LAT0_VLD2",
				"M4U_PORT_VDEC_LAT0_AVC_MV",
				"M4U_PORT_VDEC_LAT0_MC",
				"M4U_PORT_VDEC_LAT0_PRED_RD",
				"M4U_PORT_VDEC_LAT0_TILE",
				"M4U_PORT_VDEC_LAT0_WDMA",
				"M4U_PORT_VDEC_LAT0_UFO_ENC",
				"M4U_PORT_VDEC_LAT0_UFO_ENC_C",
				"M4U_PORT_VDEC_VIDEO_UP_NOR",
				"M4U_PORT_VDEC_VIDEO_UP_SEC";
			interconnects = <&mmqos SLAVE_LARB(4) &mmqos SLAVE_COMMON(1)>,
				<&mmqos SLAVE_LARB(5) &mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(46) &mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(47) &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "path_larb4", "path_larb5",
					"path_larb46", "path_larb47";
			throughput-op-rate-thresh = <120>;
			throughput-min = <218000000>;
			throughput-normal-max = <660000000>;
			interconnect-num = <4>;
			os-allow-bw = <1>;
			vdec-max-w = <4096>;
			bandwidth-table = // avg occupy measure from (4K60,416MHz) scale to 218MHz
				<4 0 414>,
				<5 0 141>,
				<46 1 322>,
				<47 1 22>;
		};

		venc@17020000 {
			compatible = "mediatek,mt6897-vcodec-enc";
			mediatek,platform = "platform:mt6897";
			mediatek,ipm = <2>;
			reg = <0 0x17020000 0 0x6000>,
				<0 0x17820000 0 0x6000>;
			reg-names = "VENC_SYS",
				"VENC_C1_SYS";
			iommus = <&mdp_iommu M4U_L8_P0_VENC_RCPU_U0>,
				<&mdp_iommu M4U_L8_P1_VENC_REC_U0>,
				<&mdp_iommu M4U_L8_P2_VENC_BSDMA_U0>,
				<&mdp_iommu M4U_L8_P3_VENC_SV_COMV_U0>,
				<&mdp_iommu M4U_L8_P4_VENC_RD_COMV_U0>,
				<&mdp_iommu M4U_L8_P5_VENC_NBM_RDMA_U0>,
				<&mdp_iommu M4U_L8_P6_VENC_NBM_RDMA_LITE_U0>,
				<&mdp_iommu M4U_L8_P10_VENC_SUB_W_LUMA_U0>,
				<&mdp_iommu M4U_L8_P11_VENC_FCS_NBM_RDMA_U0>,
				<&mdp_iommu M4U_L8_P12_VENC_EC_WPP_BSDMA_U0>,
				<&mdp_iommu M4U_L8_P13_VENC_EC_WPP_RDMA_U0>,
				<&mdp_iommu M4U_L8_P14_VENC_DB_SYSRAM_WDMA_U0>,
				<&mdp_iommu M4U_L8_P15_VENC_DB_SYSRAM_RDMA_U0>,
				<&mdp_iommu M4U_L8_P19_VENC_NBM_WDMA_U0>,
				<&mdp_iommu M4U_L8_P20_VENC_NBM_WDMA_LITE_U0>,
				<&mdp_iommu M4U_L8_P21_VENC_CUR_LUMA_U0>,
				<&mdp_iommu M4U_L8_P22_VENC_CUR_CHROMA_U0>,
				<&mdp_iommu M4U_L8_P23_VENC_REF_LUMA_U0>,
				<&mdp_iommu M4U_L8_P24_VENC_REF_CHROMA_U0>,
				<&mdp_iommu M4U_L8_P25_VENC_SUB_R_LUMA_U0>,
				<&mdp_iommu M4U_L8_P26_VENC_FCS_NBM_WDMA_U0>,
				<&mdp_iommu M4U_L8_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0>;
			mediatek,larbs = <&smi_larb7 &smi_larb8>;
			interrupts = <GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys  MT6897_POWER_DOMAIN_VEN0>,
						<&scpsys MT6897_POWER_DOMAIN_VEN1>;
			mediatek,vcu = <&vcu>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
				<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC>,
				<&mmdvfs_clk CLK_MMDVFS_VENC>;
			clock-names = "MT_CG_VENC0",
				"MT_CG_VENC1",
				"mmdvfs_clk";
			operating-points-v2 = <&opp_table_venc>;
			venc-mmdvfs-in-vcp = <0>;
			mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			port-arg-num = <3>;
			port-def = <0 M4U_L7_P0_VENC_RCPU_U0 0>,
				<0 M4U_L7_P1_VENC_REC_U0 0>,
				<0 M4U_L7_P2_VENC_BSDMA_U0 0>,
				<0 M4U_L7_P3_VENC_SV_COMV_U0 0>,
				<0 M4U_L7_P4_VENC_RD_COMV_U0 0>,
				<0 M4U_L7_P5_VENC_NBM_RDMA_U0 1>,
				<0 M4U_L7_P6_VENC_NBM_RDMA_LITE_U0 1>,
				<0 M4U_L7_P7_JPGENC_Y_RDMA_U0 0>,
				<0 M4U_L7_P8_JPGENC_C_RDMA_U0 0>,
				<0 M4U_L7_P9_JPGENC_Q_TABLE_U0 0>,
				<0 M4U_L7_P10_VENC_SUB_W_LUMA_U0 0>,
				<0 M4U_L7_P11_VENC_FCS_NBM_RDMA_U0 1>,
				<0 M4U_L7_P12_VENC_EC_WPP_BSDMA_U0 0>,
				<0 M4U_L7_P13_VENC_EC_WPP_RDMA_U0 2>,
				<0 M4U_L7_P14_VENC_DB_SYSRAM_WDMA_U0 1>,
				<0 M4U_L7_P15_VENC_DB_SYSRAM_RDMA_U0 1>,
				<0 M4U_L7_P16_JPGENC_BSDMA_U0 0>,
				<0 M4U_L7_P17_JPGDEC_WDMA_0_U0 0>,
				<0 M4U_L7_P18_JPGDEC_BSDMA_0_U0 0>,
				<0 M4U_L7_P19_VENC_NBM_WDMA_U0 1>,
				<0 M4U_L7_P20_VENC_NBM_WDMA_LITE_U0 1>,
				<0 M4U_L7_P21_VENC_CUR_LUMA_U0 0>,
				<0 M4U_L7_P22_VENC_CUR_CHROMA_U0 0>,
				<0 M4U_L7_P23_VENC_REF_LUMA_U0 0>,
				<0 M4U_L7_P24_VENC_REF_CHROMA_U0 0>,
				<0 M4U_L7_P25_VENC_SUB_R_LUMA_U0 0>,
				<0 M4U_L7_P26_VENC_FCS_NBM_WDMA_U0 1>,
				<0 M4U_L7_P27_JPGDEC_WDMA_1_U0 0>,
				<0 M4U_L7_P28_JPGDEC_BSDMA_1_U0 0>,
				<0 M4U_L7_P29_JPGDEC_HUFF_OFFSET_1_U0 0>,
				<0 M4U_L7_P30_JPGDEC_HUFF_OFFSET_0_U0 0>,
				<0 M4U_L7_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0 1>,
				<1 M4U_L8_P0_VENC_RCPU_U0 0>,
				<1 M4U_L8_P1_VENC_REC_U0 0>,
				<1 M4U_L8_P2_VENC_BSDMA_U0 0>,
				<1 M4U_L8_P3_VENC_SV_COMV_U0 0>,
				<1 M4U_L8_P4_VENC_RD_COMV_U0 0>,
				<1 M4U_L8_P5_VENC_NBM_RDMA_U0 1>,
				<1 M4U_L8_P6_VENC_NBM_RDMA_LITE_U0 1>,
				<1 M4U_L8_P7_JPGENC_Y_RDMA_U0 0>,
				<1 M4U_L8_P8_JPGENC_C_RDMA_U0 0>,
				<1 M4U_L8_P9_JPGENC_Q_TABLE_U0 0>,
				<1 M4U_L8_P10_VENC_SUB_W_LUMA_U0 0>,
				<1 M4U_L8_P11_VENC_FCS_NBM_RDMA_U0 1>,
				<1 M4U_L8_P12_VENC_EC_WPP_BSDMA_U0 0>,
				<1 M4U_L8_P13_VENC_EC_WPP_RDMA_U0 2>,
				<1 M4U_L8_P14_VENC_DB_SYSRAM_WDMA_U0 1>,
				<1 M4U_L8_P15_VENC_DB_SYSRAM_RDMA_U0 1>,
				<1 M4U_L8_P16_JPGENC_BSDMA_U0 0>,
				<1 M4U_L8_P17_JPGDEC_WDMA_0_U0 0>,
				<1 M4U_L8_P18_JPGDEC_BSDMA_0_U0 0>,
				<1 M4U_L8_P19_VENC_NBM_WDMA_U0 1>,
				<1 M4U_L8_P20_VENC_NBM_WDMA_LITE_U0 1>,
				<1 M4U_L8_P21_VENC_CUR_LUMA_U0 0>,
				<1 M4U_L8_P22_VENC_CUR_CHROMA_U0 0>,
				<1 M4U_L8_P23_VENC_REF_LUMA_U0 0>,
				<1 M4U_L8_P24_VENC_REF_CHROMA_U0 0>,
				<1 M4U_L8_P25_VENC_SUB_R_LUMA_U0 0>,
				<1 M4U_L8_P26_VENC_FCS_NBM_WDMA_U0 1>,
				<1 M4U_L8_P27_JPGDEC_WDMA_1_U0 0>,
				<1 M4U_L8_P28_JPGDEC_BSDMA_1_U0 0>,
				<1 M4U_L8_P29_JPGDEC_HUFF_OFFSET_1_U0 0>,
				<1 M4U_L8_P30_JPGDEC_HUFF_OFFSET_0_U0 0>,
				<1 M4U_L8_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0 1>;
			interconnects = <&mmqos SLAVE_LARB(7) &mmqos SLAVE_COMMON(0)>,
					<&mmqos SLAVE_LARB(8) &mmqos SLAVE_COMMON(1)>,
					<&mmqos SLAVE_LARB(44) &mmqos SLAVE_COMMON(0)>,
					<&mmqos SLAVE_LARB(45) &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "path_larb7", "path_larb8",
					"path_larb44", "path_larb45";
			interconnect-num = <4>;
			throughput-op-rate-thresh = <120>;
			throughput-min = <250000000>;
			throughput-normal-max = <624000000>;
			throughput-config-offset = <2>;
			throughput-table =
				/* H.264 */
				<875967048 3 1394 1394 250000000 52>, /* 720p */
				<875967048 4 996 996 250000000 77>, /* 1080p30 */
				<875967048 5 891 891 250000000 86>, /* 1080p60 */
				<875967048 12 477 477 250000000 161>, /* 4K30 */
				<875967048 16 414 414 458000000 153>, /* 4K60 */
				<875967048 17 472 472 624000000 300>, /* others, LP */
				<875967048 18 4495 4495 250000000 52>,  /* 720p30, HQ*/
				<875967048 19 1998 1998 250000000 77>,  /* 1080p30, HQ*/
				<875967048 20 1865 1865 250000000 86>,  /* 1080p60, HQ*/
				/* HEVC */
				<1129727304 1 1394 4495 250000000 100>, /* 720p */
				<1129727304 2 996 1998 250000000 100>, /* 1080p30 */
				<1129727304 4 891 996 250000000 137>, /* 1080p60 */
				<1129727304 9 477 891 250000000 211>, /* 4K30 */
				<1129727304 10 414 525 458000000 188>, /* 4K60 */
				<1129727304 11 472 388 458000000 314>, /* others */
				<1129727304 12 4495 4495 250000000 52>,  /* 720p30, HQ*/
				<1129727304 13 1998 1998 250000000 77>,  /* 1080pp30, HQ*/
				<1129727304 14 1865 1865 250000000 86>,  /* 1080p60, HQ*/
				/* H.265 */
				<892744264 1 1394 4495 250000000 100>, /* 720p */
				<892744264 2 996 1998 250000000 100>, /* 1080p30 */
				<892744264 4 891 996 250000000 137>, /* 1080p60 */
				<892744264 9 477 891 250000000 211>, /* 4K30 */
				<892744264 10 414 525 458000000 188>, /* 4K60 */
				<892744264 11 472 388 458000000 314>, /* others */
				<892744264 12 4495 4495 250000000 52>,  /* 720p30, HQ*/
				<892744264 13 1998 1998 250000000 77>,  /* 1080p30, HQ*/
				<892744264 14 1865 1865 250000000 86>,  /* 1080p60, HQ*/
				/* HEIF */
				<1179206984 1 1394 4495 250000000 100>, /* 720p */
				<1179206984 2 996 1998 250000000 100>, /* 1080p30 */
				<1179206984 4 891 996 250000000 137>, /* 1080p60 */
				<1179206984 9 477 891 250000000 211>, /* 4K30 */
				<1179206984 10 414 525 458000000 188>, /* 4K60 */
				<1179206984 11 472 388 458000000 314>, /* others */
				<1179206984 12 4495 4495 250000000 52>,  /* 720p30, HQ*/
				<1179206984 13 1998 1998 250000000 77>,  /* 1080p30, HQ*/
				<1179206984 14 1865 1865 250000000 86>;  /* 1080p60, HQ*/
			config-table = /* codec, mb/s, normal config, high quality config*/
				<875967048 108000 3 18>, /* H.264, */
				<875967048 244800 4 19>,
				<875967048 489600 5 20>,
				<875967048 1044480 12 20>,
				<875967048 1944000 16 20>,
				<875967048 4294967295 17 20>,
				<1129727304 108000 1 18>, /* HEVC */
				<1129727304 244800 2 19>,
				<1129727304 489600 4 20>,
				<1129727304 1044480 9 20>,
				<1129727304 1944000 10 20>,
				<1129727304 4294967295 11 20>,
				<892744264 108000 1 18>, /* H.265 */
				<892744264 244800 2 19>,
				<892744264 489600 4 20>,
				<892744264 1044480 9 20>,
				<892744264 1944000 10 20>,
				<892744264 4294967295 11 20>,
				<1179206984 108000 1 18>, /* HEIF */
				<1179206984 244800 2 19>,
				<1179206984 489600 4 20>,
				<1179206984 1044480 9 20>,
				<1179206984 1944000 10 20>,
				<1179206984 4294967295 11 20>;
			bandwidth-table =
				<7 0 335>,
				<8 0 335>,
				<44 1 193>,
				<45 1 193>;
			need-smi-monitor = <1>; /* enable smi bw monitor in kernel */
			commlarb-id = <6 6>; /* Monitor port of <comm0 comm1> */
			common-id = <0 1>; /* <DISP_COMM MDP_COMM> */
			monitor-id = <3 3>; /* Monitor id of <comm_0 comm_1> */
		};

		jpgenc@17030000 {
			compatible = "mediatek,mtk-jpgenc";
			reg = <0 0x17030000 0 0x10000>;
			interrupts = <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>;
			clock-names = "jpgenc";
			power-domains = <&scpsys  MT6897_POWER_DOMAIN_VEN0>;
			mediatek,larb = <&smi_larb7>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu  M4U_L7_P7_JPGENC_Y_RDMA_U0>,
				 <&disp_iommu M4U_L7_P8_JPGENC_C_RDMA_U0>,
				 <&disp_iommu M4U_L7_P9_JPGENC_Q_TABLE_U0>,
				 <&disp_iommu M4U_L7_P16_JPGENC_BSDMA_U0>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L7_P7_JPGENC_Y_RDMA_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L7_P8_JPGENC_C_RDMA_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L7_P9_JPGENC_Q_TABLE_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L7_P16_JPGENC_BSDMA_U0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_jpegenc_y_rdma",
				"path_jpegenc_c_rmda",
				"path_jpegenc_q_table",
				"path_jpegenc_bsdma";
			operating-points-v2 = <&opp_table_venc>;
			mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		jpgdec0@17040000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17040000 0 0x10000>,
				<0 0x17050000 0 0x10000>;
			interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&smi_larb7>;
			operating-points-v2 = <&opp_table_venc>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE3_JPGDEC>,
				<&venc_gcon_clk CLK_VEN1_CKE4_JPGDEC_C1>;
			clock-names = "MT_CG_VENC_JPGDEC",
						"MT_CG_VENC_JPGDEC_C1";
			power-domains = <&scpsys MT6897_POWER_DOMAIN_VEN0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			iommus = <&disp_iommu M4U_L7_P17_JPGDEC_WDMA_0_U0>,
				 <&disp_iommu M4U_L7_P18_JPGDEC_BSDMA_0_U0>,
				 <&disp_iommu M4U_L7_P27_JPGDEC_WDMA_1_U0>,
				 <&disp_iommu M4U_L7_P28_JPGDEC_BSDMA_1_U0>,
				 <&disp_iommu M4U_L7_P29_JPGDEC_HUFF_OFFSET_1_U0>,
				 <&disp_iommu M4U_L7_P30_JPGDEC_HUFF_OFFSET_0_U0>;
		};

		apusys_rv: apusys-rv@190e1000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,mt6897-apusys_rv";
			status = "okay";
			reg = <0 0x190e1000 0 0x1000>,
			      <0 0x19001000 0 0x1000>,
			      <0 0x19002000 0 0x10>,
			      <0 0x1903c000 0 0x8000>,
			      <0 0x19050000 0 0x10000>,
			      <0 0x190f2000 0 0x1000>,
			      <0 0x1d000000 0 0x40000>,
			      <0 0x0d298000 0 0x10000>;
			reg-names = "apu_mbox",
			    "md32_sysctrl",
			    "apu_wdt",
			    "apu_sctrl_reviser",
			    "md32_cache_dump",
			    "apu_ao_ctl",
			    "md32_tcm",
			    "md32_debug_apb";
			mediatek,apusys-power = <&apu_top_3>;
			apu-iommu0 = <&apu_iommu0>;
			apu-iommu1 = <&apu_iommu1>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			iommus = <&apu_iommu0 M4U_PORT_L44_APU_CODE>;
			interrupts = <GIC_SPI 616 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 636 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 637 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 615 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "apu_wdt",
					  "mbox0_irq",
					  "mbox1_irq",
					  "ce_exp_irq";
			up-code-buf-sz = <0x100000>;
			up-coredump-buf-sz = <0x160000>;
			ce-coredump-buf-sz = <0x010000>;
			regdump-buf-sz = <0x10000>;
			mdla-coredump-buf-sz = <0x0>;
			mvpu-coredump-buf-sz = <0x0>;
			mvpu-sec-coredump-buf-sz = <0x0>;
			apu-ctrl {
				compatible = "mediatek,apu-ctrl-rpmsg";
				mtk,rpmsg-name = "apu-ctrl-rpmsg";
			};
			apu-top-rpmsg {
				compatible = "mediatek,aputop-rpmsg";
				mtk,rpmsg-name = "apu_top_3_rpmsg";
			};
			apu-mdw-rpmsg {
				compatible = "mediatek,apu-mdw-rpmsg";
				mtk,rpmsg-name = "apu-mdw-rpmsg";
			};
			apu-apummu {
				compatible = "mediatek,apu-apummu-rpmsg";
				mtk,rpmsg-name = "apu-apummu-rpmsg";
			};
			apu-edma {
				compatible = "mediatek,apu-edma-rpmsg";
				mtk,rpmsg-name = "apu-edma-rpmsg";
			};
			apu-mnoc {
				compatible = "mediatek,apu-mnoc-rpmsg";
				mtk,rpmsg-name = "apu-mnoc-rpmsg";
			};
			mdla-tx-rpmsg {
				compatible = "mediatek,mdla-tx-rpmsg";
				mtk,rpmsg-name = "mdla-tx-rpmsg";
			};
			mdla-rx-rpmsg {
				compatible = "mediatek,mdla-rx-rpmsg";
				mtk,rpmsg-name = "mdla-rx-rpmsg";
			};
			mvpu-tx-rpmsg {
				compatible = "mediatek,mvpu-tx-rpmsg";
				mtk,rpmsg-name = "mvpu-tx-rpmsg";
			};
			mvpu-rx-rpmsg {
				compatible = "mediatek,mvpu-rx-rpmsg";
				mtk,rpmsg-name = "mvpu-rx-rpmsg";
			};
			aps-tx-rpmsg {
				compatible = "mediatek,aps-tx-rpmsg";
				mtk,rpmsg-name = "aps-tx-rpmsg";
			};
			aps-rx-rpmsg {
				compatible = "mediatek,aps-rx-rpmsg";
				mtk,rpmsg-name = "aps-rx-rpmsg";
			};
			sapu-lock-rpmsg {
				compatible = "mediatek,apu-lock-rv-rpmsg";
				mtk,rpmsg-name = "apu-lock-rv-rpmsg";
			};
			apu-scp-mdw-rpmsg {
				compatible = "mediatek,apu-scp-mdw-rpmsg";
				mtk,rpmsg-name = "apu-scp-mdw-rpmsg";
			};
			apu-scp-np-recover-rpmsg {
				compatible = "mediatek,apu-scp-np-recover-rpmsg";
				mtk,rpmsg-name = "apu-scp-np-recover-rpmsg";
			};
		};

		apusys_hw_logger: apusys-hw-logger@19024000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,apusys_hw_logger";
			status = "okay";
			reg = <0 0x19024000 0 0x1000>,
				<0 0x190e1000 0 0x1000>;
			reg-names = "apu_logtop",
					"apu_mbox";
			interrupts = <GIC_SPI 625 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "apu_logtop";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			iommus = <&apu_iommu1 M4U_PORT_L44_APU_CODE>;
			aov-log-buf-sz = <0x100000>;
			enable-interrupt = <0x1>;
			access-rcx-in-atf = <0x1>;
			interrupt-lbc-sz = <0x80000>;
		};

		jpgenc@17830000 {
			compatible = "mediatek,mtk-jpgenc_c1";
			reg = <0 0x17830000 0 0x10000>;
			interrupts = <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&venc_gcon_core1_clk CLK_VEN1_CKE2_JPGENC>;
			clock-names = "jpgenc_c1";
			power-domains = <&scpsys  MT6897_POWER_DOMAIN_VEN1>;
			mediatek,larb = <&smi_larb8>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu  M4U_L8_P7_JPGENC_Y_RDMA_U0>,
				 <&mdp_iommu M4U_L8_P8_JPGENC_C_RDMA_U0>,
				 <&mdp_iommu M4U_L8_P9_JPGENC_Q_TABLE_U0>,
				 <&mdp_iommu M4U_L8_P16_JPGENC_BSDMA_U0>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L8_P7_JPGENC_Y_RDMA_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L8_P8_JPGENC_C_RDMA_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L8_P9_JPGENC_Q_TABLE_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L8_P16_JPGENC_BSDMA_U0)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "path_jpegenc_y_rdma",
				"path_jpegenc_c_rmda",
				"path_jpegenc_q_table",
				"path_jpegenc_bsdma";
			operating-points-v2 = <&opp_table_venc>;
			mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		goodix_fp: fingerprint {
			compatible = "mediatek,goodix-fp";
		};

		apu_top_3: apu-top-3@190f0000 {
			compatible = "mt6897,apu_top_3";

			reg = <0 0x1c000000 0 0x1000>,		// sys_vlp
				<0 0x1c001000 0 0x1000>,	// sys_spm
				<0 0x19020000 0 0x1000>,	// apu_rcx
				<0 0x19040000 0 0x1000>,	// dummy acx for rcx_dal
				<0 0x190a0000 0 0x11000>,	// apu_are
				<0 0x190e0000 0 0x4000>,	// apu_vcore
				<0 0x190e1000 0 0x2000>,	// apu_md32_mbox
				<0 0x190f0000 0 0x1000>,	// apu_rpc
				<0 0x190f1000 0 0x1000>,	// apu_pcu
				<0 0x190f2000 0 0x1000>,	// apu_ao_ctl
				<0 0x190f3000 0 0x3000>,	// apu_acc
				<0 0x190f6000 0 0x3000>,        // apu_pll
				<0 0x190f7400 0 0x500>,          // rpc for rcx_dla
				<0 0x19100000 0 0x40000>,	// apu_acx0
				<0 0x19140000 0 0x1000>;	// apu_acx0_rpc_lite
			reg-names =
				"sys_vlp",
				"sys_spm",
				"apu_rcx",
				"apu_rcx_dla",
				"apu_are",
				"apu_vcore",
				"apu_md32_mbox",
				"apu_rpc",
				"apu_pcu",
				"apu_ao_ctl",
				"apu_acc",
				"apu_pll",
				"apu_rpctop_mdla",
				"apu_acx0",
				"apu_acx0_rpc_lite";
		};

		camisp: camisp@1a000000 {
			compatible = "mediatek,mt6897-camisp";
			reg = <0 0x1a000000 0 0x1000>,
				<0 0x1a0f0000 0 0x18c4>;
			reg-names = "base", "adl";
			mediatek,ccd = <&remoteproc_ccd>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
			interrupts =
				<GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH 0>, // adlrd_ipui_rdone
				<GIC_SPI 511 IRQ_TYPE_LEVEL_HIGH 0>; // adlrd
			operating-points-v2 = <&opp_table_cam>;
			clocks = <&mmdvfs_clk CLK_MMDVFS_CAM>;
			clock-names = "mmdvfs_clk";
			mboxes = <&gce_m 24 0 CMDQ_THR_PRIO_1>;
		};

		cam_raw_a: cam-raw-a@1a030000 {
			compatible = "mediatek,cam-raw";
			reg = <0 0x1a030000 0 0x8000>,
				  <0 0x1a038000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
			mediatek,larbs = <&smi_larb16>, <&smi_larb27>;
			interrupts = <GIC_SPI 486 IRQ_TYPE_LEVEL_HIGH 0>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLRD_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLWR_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA_CON_0>,
				<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
				<&camsys_rawa_clk CLK_CAM_RA_CAM>,
				<&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_adlrd_cgpdn",
				"camsys_adlwr_cgpdn",
				"camsys_cam2mm0_gals_cgpdn",
				"camsys_cam2mm1_gals_cgpdn",
				"camsys_cam2sys_gals_cgpdn",
				"camsys_cam2mm2_gals_cgpdn",
				"camsys_cam_suba_cgpdn",
				"camsys_rawa_larbx_cgpdn",
				"camsys_rawa_cam_cgpdn",
				"camsys_rawa_camtg_cgpdn",
				"topckgen_top_cam_sel",
				"vlpckgen_vlp_camtg_sel",
				"topckgen_top_camtm_sel";
			iommus = <&disp_iommu M4U_L16_P0_CQI_R1_U0>,
				<&disp_iommu M4U_L16_P1_RAWI_R2_U0>,
				<&disp_iommu M4U_L16_P2_RAWI_R3_U0>,
				<&disp_iommu M4U_L16_P4_RAWI_R5_U0>,
				<&disp_iommu M4U_L16_P5_IMGO_R1_U0>,
				<&disp_iommu M4U_L16_P7_FPRI_R1_U0>,
				<&disp_iommu M4U_L16_P8_BPCI_R1_U0>,
				<&disp_iommu M4U_L16_P10_LSCI_R1_U0>,
				<&disp_iommu M4U_L16_P11_UFEO_R1_U0>,
				<&disp_iommu M4U_L16_P12_LTMSO_R1_U0>,
				<&disp_iommu M4U_L16_P13_DRZB2NO_R1_U0>,
				<&disp_iommu M4U_L16_P14_AFO_R1_U0>,
				<&disp_iommu M4U_L16_P15_AAO_R1_U0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L16_P0_CQI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P1_RAWI_R2_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P2_RAWI_R3_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P4_RAWI_R5_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P5_IMGO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P7_FPRI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P8_BPCI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P10_LSCI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P11_UFEO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P12_LTMSO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P13_DRZB2NO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P14_AFO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P15_AAO_R1_U0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"cqi_r1",
				"rawi_r2",
				"rawi_r3",
				"rawi_r5",
				"imgo_r1",
				"fpri_r1",
				"bpci_r1",
				"lsci_r1",
				"ufeo_r1",
				"ltmso_r1",
				"drzb2no_r1",
				"afo_r1",
				"aao_r1";
		};

		cam-rms-a@1a040000 {
			compatible = "mediatek,cam-rms";
			reg = <0 0x1a040000 0 0x8000>,
				<0 0x1a048000 0 0x6000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
		};

		cam-yuv-a@1a050000 {
			compatible = "mediatek,cam-yuv";
			reg = <0 0x1a050000 0 0x8000>,
				  <0 0x1a058000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
			mediatek,larbs = <&smi_larb17>;
			interrupts = <GIC_SPI 487 IRQ_TYPE_LEVEL_HIGH 0>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys_yuva_clk CLK_CAM_YA_LARBX>,
				<&camsys_yuva_clk CLK_CAM_YA_CAM>,
				<&camsys_yuva_clk CLK_CAM_YA_CAMTG>;
			clock-names = "camsys_yuva_larbx_cgpdn",
				"camsys_yuva_cam_cgpdn",
				"camsys_yuva_camtg_cgpdn";
			iommus = <&disp_iommu M4U_L17_P0_YUVO_R1_U0>,
				<&disp_iommu M4U_L17_P1_YUVO_R3_U0>,
				<&disp_iommu M4U_L17_P2_YUVO_R2_U0>,
				<&disp_iommu M4U_L17_P3_YUVO_R5_U0>,
				<&disp_iommu M4U_L17_P4_RGBWI_R1_U0>,
				<&disp_iommu M4U_L17_P5_TCYSO_R1_U0>,
				<&disp_iommu M4U_L17_P6_DRZHNO_R3_U0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L17_P0_YUVO_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L17_P1_YUVO_R3_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L17_P2_YUVO_R2_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L17_P3_YUVO_R5_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L17_P4_RGBWI_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L17_P5_TCYSO_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L17_P6_DRZHNO_R3_U0)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"yuvo_r1",
				"yuvo_r3",
				"yuvo_r2",
				"yuvo_r5",
				"rgbwi_r1",
				"tcyso_r1",
				"drzhno_r3";
		};

		cam-raw-b@1a070000 {
			compatible = "mediatek,cam-raw";
			reg = <0 0x1a070000 0 0x8000>,
				  <0 0x1a078000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
			mediatek,larbs = <&smi_larb36>, <&smi_larb27>;
			interrupts = <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH 0>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLRD_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLWR_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB_CON_0>,
				<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
				<&camsys_rawb_clk CLK_CAM_RB_CAM>,
				<&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_adlrd_cgpdn",
				"camsys_adlwr_cgpdn",
				"camsys_cam2mm0_gals_cgpdn",
				"camsys_cam2mm1_gals_cgpdn",
				"camsys_cam2sys_gals_cgpdn",
				"camsys_cam2mm2_gals_cgpdn",
				"camsys_cam_subb_cgpdn",
				"camsys_rawb_larbx_cgpdn",
				"camsys_rawb_cam_cgpdn",
				"camsys_rawb_camtg_cgpdn",
				"topckgen_top_cam_sel",
				"vlpckgen_vlp_camtg_sel",
				"topckgen_top_camtm_sel";
			iommus = <&mdp_iommu M4U_L36_P0_CQI_R1_U0>,
				<&mdp_iommu M4U_L36_P1_RAWI_R2_U0>,
				<&mdp_iommu M4U_L36_P2_RAWI_R3_U0>,
				<&mdp_iommu M4U_L36_P4_RAWI_R5_U0>,
				<&mdp_iommu M4U_L36_P5_IMGO_R1_U0>,
				<&mdp_iommu M4U_L36_P7_FPRI_R1_U0>,
				<&mdp_iommu M4U_L36_P8_BPCI_R1_U0>,
				<&mdp_iommu M4U_L36_P10_LSCI_R1_U0>,
				<&mdp_iommu M4U_L36_P11_UFEO_R1_U0>,
				<&mdp_iommu M4U_L36_P12_LTMSO_R1_U0>,
				<&mdp_iommu M4U_L36_P13_DRZB2NO_R1_U0>,
				<&mdp_iommu M4U_L36_P14_AFO_R1_U0>,
				<&mdp_iommu M4U_L36_P15_AAO_R1_U0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L36_P0_CQI_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P1_RAWI_R2_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P2_RAWI_R3_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P4_RAWI_R5_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P5_IMGO_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P7_FPRI_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P8_BPCI_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P10_LSCI_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P11_UFEO_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P12_LTMSO_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P13_DRZB2NO_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P14_AFO_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L36_P15_AAO_R1_U0)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"cqi_r1",
				"rawi_r2",
				"rawi_r3",
				"rawi_r5",
				"imgo_r1",
				"fpri_r1",
				"bpci_r1",
				"lsci_r1",
				"ufeo_r1",
				"ltmso_r1",
				"drzb2no_r1",
				"afo_r1",
				"aao_r1";
		};

		cam-rms-b@1a080000 {
			compatible = "mediatek,cam-rms";
			reg = <0 0x1a080000 0 0x8000>,
				<0 0x1a088000 0 0x6000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
		};

		cam-yuv-b@1a090000 {
			compatible = "mediatek,cam-yuv";
			reg = <0 0x1a090000 0 0x8000>,
				  <0 0x1a098000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
			mediatek,larbs = <&smi_larb34>;
			interrupts = <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH 0>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys_yuvb_clk CLK_CAM_YB_LARBX>,
				<&camsys_yuvb_clk CLK_CAM_YB_CAM>,
				<&camsys_yuvb_clk CLK_CAM_YB_CAMTG>;
			clock-names = "camsys_yuvb_larbx_cgpdn",
				"camsys_yuvb_cam_cgpdn",
				"camsys_yuvb_camtg_cgpdn";
			iommus = <&disp_iommu M4U_L34_P0_YUVO_R1_U0>,
				<&disp_iommu M4U_L34_P1_YUVO_R3_U0>,
				<&disp_iommu M4U_L34_P2_YUVO_R2_U0>,
				<&disp_iommu M4U_L34_P3_YUVO_R5_U0>,
				<&disp_iommu M4U_L34_P4_RGBWI_R1_U0>,
				<&disp_iommu M4U_L34_P5_TCYSO_R1_U0>,
				<&disp_iommu M4U_L34_P6_DRZHNO_R3_U0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L34_P0_YUVO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L34_P1_YUVO_R3_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L34_P2_YUVO_R2_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L34_P3_YUVO_R5_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L34_P4_RGBWI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L34_P5_TCYSO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L34_P6_DRZHNO_R3_U0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"yuvo_r1",
				"yuvo_r3",
				"yuvo_r2",
				"yuvo_r5",
				"rgbwi_r1",
				"tcyso_r1",
				"drzhno_r3";
		};

		cam-raw-c@1a0b0000 {
			compatible = "mediatek,cam-raw";
			reg = <0 0x1a0b0000 0 0x8000>,
				  <0 0x1a0b8000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <2>;
			mediatek,larbs = <&smi_larb37>, <&smi_larb27>;
			interrupts = <GIC_SPI 490 IRQ_TYPE_LEVEL_HIGH 0>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBC>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLRD_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_ADLWR_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBC_CON_0>,
				<&camsys_rawc_clk CLK_CAM_RC_LARBX>,
				<&camsys_rawc_clk CLK_CAM_RC_CAM>,
				<&camsys_rawc_clk CLK_CAM_RC_CAMTG>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_adlrd_cgpdn",
				"camsys_adlwr_cgpdn",
				"camsys_cam2mm0_gals_cgpdn",
				"camsys_cam2mm1_gals_cgpdn",
				"camsys_cam2sys_gals_cgpdn",
				"camsys_cam2mm2_gals_cgpdn",
				"camsys_cam_subc_cgpdn",
				"camsys_rawc_larbx_cgpdn",
				"camsys_rawc_cam_cgpdn",
				"camsys_rawc_camtg_cgpdn",
				"topckgen_top_cam_sel",
				"vlpckgen_vlp_camtg_sel",
				"topckgen_top_camtm_sel";
			iommus = <&disp_iommu M4U_L37_P0_CQI_R1_U0>,
				<&disp_iommu M4U_L37_P1_RAWI_R2_U0>,
				<&disp_iommu M4U_L37_P2_RAWI_R3_U0>,
				<&disp_iommu M4U_L37_P4_RAWI_R5_U0>,
				<&disp_iommu M4U_L37_P5_IMGO_R1_U0>,
				<&disp_iommu M4U_L37_P7_FPRI_R1_U0>,
				<&disp_iommu M4U_L37_P8_BPCI_R1_U0>,
				<&disp_iommu M4U_L37_P10_LSCI_R1_U0>,
				<&disp_iommu M4U_L37_P11_UFEO_R1_U0>,
				<&disp_iommu M4U_L37_P12_LTMSO_R1_U0>,
				<&disp_iommu M4U_L37_P13_DRZB2NO_R1_U0>,
				<&disp_iommu M4U_L37_P14_AFO_R1_U0>,
				<&disp_iommu M4U_L37_P15_AAO_R1_U0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L37_P0_CQI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P1_RAWI_R2_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P2_RAWI_R3_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P4_RAWI_R5_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P5_IMGO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P7_FPRI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P8_BPCI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P10_LSCI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P11_UFEO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P12_LTMSO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P13_DRZB2NO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P14_AFO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L37_P15_AAO_R1_U0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"cqi_r1",
				"rawi_r2",
				"rawi_r3",
				"rawi_r5",
				"imgo_r1",
				"fpri_r1",
				"bpci_r1",
				"lsci_r1",
				"ufeo_r1",
				"ltmso_r1",
				"drzb2no_r1",
				"afo_r1",
				"aao_r1";
		};

		cam-rms-c@1a0c0000 {
			compatible = "mediatek,cam-rms";
			reg = <0 0x1a0c0000 0 0x8000>,
				<0 0x1a0c8000 0 0x6000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <2>;
		};

		cam-yuv-c@1a0d0000 {
			compatible = "mediatek,cam-yuv";
			reg = <0 0x1a0d0000 0 0x8000>,
				  <0 0x1a0d8000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <2>;
			mediatek,larbs = <&smi_larb35>;
			interrupts = <GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH 0>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_SUBC>;
			clocks = <&camsys_yuvc_clk CLK_CAM_YC_LARBX>,
				<&camsys_yuvc_clk CLK_CAM_YC_CAM>,
				<&camsys_yuvc_clk CLK_CAM_YC_CAMTG>;
			clock-names = "camsys_yuvc_larbx_cgpdn",
				"camsys_yuvc_cam_cgpdn",
				"camsys_yuvc_camtg_cgpdn";
			iommus = <&mdp_iommu M4U_L35_P0_YUVO_R1_U0>,
				<&mdp_iommu M4U_L35_P1_YUVO_R3_U0>,
				<&mdp_iommu M4U_L35_P2_YUVO_R2_U0>,
				<&mdp_iommu M4U_L35_P3_YUVO_R5_U0>,
				<&mdp_iommu M4U_L35_P4_RGBWI_R1_U0>,
				<&mdp_iommu M4U_L35_P5_TCYSO_R1_U0>,
				<&mdp_iommu M4U_L35_P6_DRZHNO_R3_U0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L35_P0_YUVO_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L35_P1_YUVO_R3_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L35_P2_YUVO_R2_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L35_P3_YUVO_R5_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L35_P4_RGBWI_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L35_P5_TCYSO_R1_U0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L35_P6_DRZHNO_R3_U0)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"yuvo_r1",
				"yuvo_r3",
				"yuvo_r2",
				"yuvo_r5",
				"rgbwi_r1",
				"tcyso_r1",
				"drzhno_r3";
		};

		camsv1@1a100000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a100000 0 0x1000>,
				<0 0x1a110000 0 0x1000>,
				<0 0x1a120000 0 0x1000>,
				<0 0x1a108000 0 0x1000>,
				<0 0x1a118000 0 0x1000>,
				<0 0x1a128000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <0>;
			mediatek,cammux-id = <0>;
			mediatek,larbs = <&smi_larb14>;
			mediatek,larb-node-names = "camisp-l14-1", "camisp-l14-2";
			interrupts = <GIC_SPI 519 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 520 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 521 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 537 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB14_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_A_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb14_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_a_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L14_P0_CAMSV_A_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P1_CAMSV_A0_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P1_CAMSV_A0_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P2_CAMSV_A1_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P2_CAMSV_A1_WDMA)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l14_cqi_a",
				"l14_imgo0_disp_a",
				"l14_imgo0_mdp_a",
				"l14_imgo1_disp_a",
				"l14_imgo1_mdp_a";
		};
		camsv2@1a101000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a101000 0 0x1000>,
				<0 0x1a111000 0 0x1000>,
				<0 0x1a121000 0 0x1000>,
				<0 0x1a109000 0 0x1000>,
				<0 0x1a119000 0 0x1000>,
				<0 0x1a129000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <1>;
			mediatek,cammux-id = <8>;
			mediatek,larbs = <&smi_larb13>;
			mediatek,larb-node-names = "camisp-l13-1", "camisp-l13-2";
			interrupts = <GIC_SPI 522 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 523 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 524 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 538 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB13_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_B_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb13_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_b_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L13_P0_CAMSV_B_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P1_CAMSV_B0_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P1_CAMSV_B0_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P2_CAMSV_B1_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P2_CAMSV_B1_WDMA)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l13_cqi_b",
				"l13_imgo0_disp_b",
				"l13_imgo0_mdp_b",
				"l13_imgo1_disp_b",
				"l13_imgo1_mdp_b";
		};
		camsv3@1a102000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a102000 0 0x1000>,
				<0 0x1a112000 0 0x1000>,
				<0 0x1a122000 0 0x1000>,
				<0 0x1a10a000 0 0x1000>,
				<0 0x1a11a000 0 0x1000>,
				<0 0x1a12a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <2>;
			mediatek,cammux-id = <16>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 525 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 526 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 527 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 539 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L29_P0_CAMSV_CQI_E2>,
				<&mdp_iommu M4U_L29_P4_CAMSV_E2_WDMA>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_C_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb29_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_c_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L29_P0_CAMSV_CQI_E2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P4_CAMSV_E2_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_c",
				"l29_imgo_c";
		};
		camsv4@1a103000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a103000 0 0x1000>,
				<0 0x1a113000 0 0x1000>,
				<0 0x1a123000 0 0x1000>,
				<0 0x1a10b000 0 0x1000>,
				<0 0x1a11b000 0 0x1000>,
				<0 0x1a12b000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <3>;
			mediatek,cammux-id = <24>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 528 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 540 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L29_P1_CAMSV_CQI_E3>,
				<&mdp_iommu M4U_L29_P5_CAMSV_E3_WDMA>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_D_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb29_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_d_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L29_P1_CAMSV_CQI_E3)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P5_CAMSV_E3_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_d",
				"l29_imgo_d";
		};
		camsv5@1a104000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a104000 0 0x1000>,
				<0 0x1a114000 0 0x1000>,
				<0 0x1a124000 0 0x1000>,
				<0 0x1a10c000 0 0x1000>,
				<0 0x1a11c000 0 0x1000>,
				<0 0x1a12c000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <4>;
			mediatek,cammux-id = <32>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 532 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 533 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 541 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L29_P2_CAMSV_CQI_E4>,
				<&mdp_iommu M4U_L29_P6_CAMSV_E4_WDMA>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_E_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb29_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_e_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L29_P2_CAMSV_CQI_E4)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P6_CAMSV_E4_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_e",
				"l29_imgo_e";
		};
		camsv6@1a105000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a105000 0 0x1000>,
				<0 0x1a115000 0 0x1000>,
				<0 0x1a125000 0 0x1000>,
				<0 0x1a10d000 0 0x1000>,
				<0 0x1a11d000 0 0x1000>,
				<0 0x1a12d000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <5>;
			mediatek,cammux-id = <33>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 534 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 536 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 542 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L29_P3_CAMSV_CQI_E5>,
				<&mdp_iommu M4U_L29_P7_CAMSV_E5_WDMA>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_larb29_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"cam_main_camsv_f_con",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L29_P3_CAMSV_CQI_E5)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P7_CAMSV_E5_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_f",
				"l29_imgo_f";
		};

		mraw1@1a130000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a130000 0 0x8000>,
					<0 0x1a138000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <0>;
			mediatek,cammux-id = <40>;
			mediatek,larbs = <&smi_larb25>;
			interrupts = <GIC_SPI 503 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L25_P0_MRAW0_CQ1_M1>,
				<&disp_iommu M4U_L25_P1_MRAW0_IMGBO_M1>,
				<&disp_iommu M4U_L25_P10_MRAW0_IMGBO_M1>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_mraw_cg_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"camsys_mraw_larbx",
						"camsys_mraw_gals",
						"camsys_mraw_camtg",
						"camsys_main_mraw0",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L25_P0_MRAW0_CQ1_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P1_MRAW0_IMGBO_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P10_MRAW0_IMGBO_M1)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l25_cqi_m1_0",
				"l25_imgbo_m1_0",
				"l25_imgo_m1_0";
		};
		mraw2@1a140000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a140000 0 0x8000>,
					<0 0x1a148000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <1>;
			mediatek,cammux-id = <41>;
			mediatek,larbs = <&smi_larb26>;
			interrupts = <GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L26_P0_MRAW1_CQ1_M1>,
				<&mdp_iommu M4U_L26_P1_MRAW1_IMGBO_M1>,
				<&mdp_iommu M4U_L26_P10_MRAW1_IMGBO_M1>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_mraw_cg_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"camsys_mraw_larbx",
						"camsys_mraw_gals",
						"camsys_mraw_camtg",
						"camsys_main_mraw1",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L26_P0_MRAW1_CQ1_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P1_MRAW1_IMGBO_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P10_MRAW1_IMGBO_M1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l26_cqi_m1_1",
				"l26_imgbo_m1_1",
				"l26_imgo_m1_1";
		};
		mraw3@1a150000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a150000 0 0x8000>,
					<0 0x1a158000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <2>;
			mediatek,cammux-id = <42>;
			mediatek,larbs = <&smi_larb25>;
			interrupts = <GIC_SPI 505 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L25_P2_MRAW2_CQ1_M1>,
				<&disp_iommu M4U_L25_P3_MRAW2_IMGBO_M1>,
				<&disp_iommu M4U_L25_P11_MRAW2_IMGBO_M1>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW2>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_mraw_cg_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"camsys_mraw_larbx",
						"camsys_mraw_gals",
						"camsys_mraw_camtg",
						"camsys_main_mraw2",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L25_P2_MRAW2_CQ1_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P3_MRAW2_IMGBO_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P11_MRAW2_IMGBO_M1)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l25_cqi_m1_2",
				"l25_imgbo_m1_2",
				"l25_imgo_m1_2";
		};
		mraw4@1a160000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a160000 0 0x8000>,
					<0 0x1a168000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <3>;
			mediatek,cammux-id = <43>;
			mediatek,larbs = <&smi_larb26>;
			interrupts = <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&mdp_iommu M4U_L26_P2_MRAW3_CQ1_M1>,
				<&mdp_iommu M4U_L26_P3_MRAW3_IMGBO_M1>,
				<&mdp_iommu M4U_L26_P11_MRAW3_IMGBO_M1>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW3>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&vlp_cksys_clk CLK_VLP_CK_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_mraw_cg_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_cam2sys_gals_con",
						"cam_main_cam2mm2_gals_con",
						"camsys_mraw_larbx",
						"camsys_mraw_gals",
						"camsys_mraw_camtg",
						"camsys_main_mraw3",
						"topckgen_top_cam_sel",
						"vlp_cksys_vlp_ck_camtg_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L26_P2_MRAW3_CQ1_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P3_MRAW3_IMGBO_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P11_MRAW3_IMGBO_M1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l26_cqi_m1_3",
				"l26_imgbo_m1_3",
				"l26_imgo_m1_3";
		};

		dvs: dvs@1a1a0000 {
			compatible = "mediatek,dvs";
			reg = <0 0x1a1a0000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
			//mediatek-larb-supply = <&smi_larb19>;
			iommus = <&mdp_iommu M4U_L19_P4_DVS_RDMA>,
							<&mdp_iommu  M4U_L19_P5_DVS_WDMA>,
							<&mdp_iommu  M4U_L19_P6_DVP_RDMA>,
							<&mdp_iommu  M4U_L19_P7_DVP_WDMA>,
							<&mdp_iommu  M4U_L19_P10_DVGF_R>,
							<&mdp_iommu  M4U_L19_P11_DVGF_W>;
			interrupts = <GIC_SPI 517 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			dvsdoneasyncshot = <CMDQ_EVENT_CAM_DPE_DVS_CMQ_EVENT>;
			clocks =
			<&topckgen_clk CLK_TOP_DPE_SEL>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE_CON_0>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS>;
			clock-names =
			"CLK_TOP_DPE_SEL",
			"CLK_CAM_MAIN_CON_0",
			"CLK_CAM_MRAW_CON_0",
			"CLK_CAM_DPE_CON_0",
			"CLK_CAM_LARBX",
			"CLK_CAM_GALS",
			"CLK_CAM_CAMTG",
			"CLK_CAM_MRAW0",
			"CLK_CAM_MRAW1",
			"CLK_CAM_MRAW2",
			"CLK_CAM_MRAW3",
			"CLK_CAM_PDA0",
			"CLK_CAM_PDA1",
			"IPE_LARB19",
			"CLK_CAMSYS_DPE",
			"CLK_CAMSYS_FUS",
			"CLK_CAMSYS_DHZE",
			"CLK_CAMSYS_CLAS";
		};

		dvp: dvp@1a1a0800 {
			compatible = "mediatek,dvp";
			reg = <0 0x1a1a0800 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
			//mediatek-larb-supply = <&smi_larb19>;
			iommus = <&mdp_iommu M4U_L19_P4_DVS_RDMA>,
							<&mdp_iommu  M4U_L19_P5_DVS_WDMA>,
							<&mdp_iommu  M4U_L19_P6_DVP_RDMA>,
							<&mdp_iommu  M4U_L19_P7_DVP_WDMA>,
							<&mdp_iommu  M4U_L19_P10_DVGF_R>,
							<&mdp_iommu  M4U_L19_P11_DVGF_W>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			interrupts = <GIC_SPI 518 IRQ_TYPE_LEVEL_HIGH 0>;
			dvpdoneasyncshot = <CMDQ_EVENT_CAM_DPE_DVP_CMQ_EVENT>;
			clocks =
			<&topckgen_clk CLK_TOP_DPE_SEL>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE_CON_0>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS>;
			clock-names =
			"CLK_TOP_DPE_SEL",
			"CLK_CAM_MAIN_CON_0",
			"CLK_CAM_MRAW_CON_0",
			"CLK_CAM_DPE_CON_0",
			"CLK_CAM_LARBX",
			"CLK_CAM_GALS",
			"CLK_CAM_CAMTG",
			"CLK_CAM_MRAW0",
			"CLK_CAM_MRAW1",
			"CLK_CAM_MRAW2",
			"CLK_CAM_MRAW3",
			"CLK_CAM_PDA0",
			"CLK_CAM_PDA1",
			"IPE_LARB19",
			"CLK_CAMSYS_DPE",
			"CLK_CAMSYS_FUS",
			"CLK_CAMSYS_DHZE",
			"CLK_CAMSYS_CLAS";
		};

		dvgf: dvgf@1a1a0c00 {
			compatible = "mediatek,dvgf";
			reg = <0 0x1a1a0c00 0 0x1000>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_CAM_MRAW>;
			//mediatek-larb-supply = <&smi_larb19>;
			iommus = <&mdp_iommu M4U_L19_P4_DVS_RDMA>,
							<&mdp_iommu  M4U_L19_P5_DVS_WDMA>,
							<&mdp_iommu  M4U_L19_P6_DVP_RDMA>,
							<&mdp_iommu  M4U_L19_P7_DVP_WDMA>,
							<&mdp_iommu  M4U_L19_P10_DVGF_R>,
							<&mdp_iommu  M4U_L19_P11_DVGF_W>;
			interrupts = <GIC_SPI 546 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			dvgfdoneasyncshot = <CMDQ_EVENT_CAM_DVGF_CMDQ_EVENT>;
			clocks =
			<&topckgen_clk CLK_TOP_DPE_SEL>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE_CON_0>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS>;
			clock-names =
			"CLK_TOP_DPE_SEL",
			"CLK_CAM_MAIN_CON_0",
			"CLK_CAM_MRAW_CON_0",
			"CLK_CAM_DPE_CON_0",
			"CLK_CAM_LARBX",
			"CLK_CAM_GALS",
			"CLK_CAM_CAMTG",
			"CLK_CAM_MRAW0",
			"CLK_CAM_MRAW1",
			"CLK_CAM_MRAW2",
			"CLK_CAM_MRAW3",
			"CLK_CAM_PDA0",
			"CLK_CAM_PDA1",
			"IPE_LARB19",
			"CLK_CAMSYS_DPE",
			"CLK_CAMSYS_FUS",
			"CLK_CAMSYS_DHZE",
			"CLK_CAMSYS_CLAS";
		};
		gps: gps@18c00000 {
			compatible = "mediatek,mt6897-gps";
			reg = <0 0x18000000 0 0x100000>,
				<0 0x18c00000 0 0x100000>,
				<0 0x1c000000 0 0x4>,
				<0 0x1cc03028 0 0x4>,
				<0 0x1cc03030 0 0x4>,
				<0 0x1cc030cc 0 0x28>;
			reg-names = "conn_infra_base", "conn_gps_base",
				"status_dummy_cr", "tia2_gps_on", "tia2_gps_rc_sel",
				"tia2_gps_debug";
			interrupts = <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 609 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 610 IRQ_TYPE_LEVEL_HIGH 0>;
			emi-connac-ver = <2>;
			emi-addr = <0>;
			emi-size = <0x100000>;
			emi-alignment = <0x100000>;
			emi-max-addr = <0xc0000000>;
			b13b14-status-addr = <0x1c000008>;
		};

		scp_clk_ctrl: scp-clk-ctrl@1cb21000 {
			compatible = "mediatek,scp-clk-ctrl", "syscon";
			reg = <0 0x1cb21000 0 0x1000>;
		};

		mdpsys_config: mdpsys-config@1f000000 {
			compatible = "mediatek,mdpsys_config";
			reg = <0 0x1f000000 0 0x1000>;
			#clock-cells = <1>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_APB_BUS>;
			clock-names = "MDP_APB_BUS";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			#address-cells = <2>;
			#size-cells = <2>;
			iommus = <&disp_iommu M4U_L2_P0_MDP_RDMA0>,
					<&disp_iommu M4U_L2_P1_MDP_RDMA1>,
					<&disp_iommu M4U_L2_P6_MDP_RDMA2>,
					<&disp_iommu M4U_L2_P7_MDP_RDMA3>,
					<&disp_iommu M4U_L2_P2_MDP_WROT0>,
					<&disp_iommu M4U_L2_P3_MDP_WROT1>;
			dma-mask-bit = <34>;
		};

		mdp: mdp@1f000000 {
			compatible = "mediatek,mdp";
			reg = <0 0x1f000000 0 0x1000>;
			thread-count = <24>;
			mboxes = <&gce 20 0 CMDQ_THR_PRIO_1>,
				<&gce 21 0 CMDQ_THR_PRIO_1>;
			mmsys-config = <&mdpsys_config>;
			mm-mutex   = <&mdp_mutex0>;
			mdp-rdma0  = <&mdp_rdma0>;
			mdp-rdma1  = <&mdp_rdma1>;
			mdp-rdma2  = <&mdp_rdma2>;
			mdp-rdma3  = <&mdp_rdma3>;
			mdp-rsz0   = <&mdp_rsz0>;
			mdp-rsz1   = <&mdp_rsz1>;
			mdp-birsz0 = <&mdp_birsz0>;
			mdp-birsz1 = <&mdp_birsz1>;
			mdp-wrot0  = <&mdp_wrot0>;
			mdp-wrot1  = <&mdp_wrot1>;
			mdp-tdshp0 = <&mdp_tdshp0>;
			mdp-tdshp1 = <&mdp_tdshp1>;
			mdp-aal0   = <&mdp_aal0>;
			mdp-aal1   = <&mdp_aal1>;
			mdp-color0 = <&mdp_color0>;
			mdp-color1 = <&mdp_color1>;
			mdp-hdr0   = <&mdp_hdr0>;
			mdp-hdr1   = <&mdp_hdr1>;
			mediatek,larb = <&smi_larb2>;
			mdp-rdma0-sof = <CMDQ_EVENT_MMLSYS_MDP_RDMA0_SOF>;
			mdp-rdma1-sof = <CMDQ_EVENT_MMLSYS_MDP_RDMA1_SOF>;
			mdp-wrot0-sof = <CMDQ_EVENT_MMLSYS_MDP_WROT0_SOF>;
			mdp-wrot1-sof = <CMDQ_EVENT_MMLSYS_MDP_WROT1_SOF>;
			mdp-rdma2-sof = <CMDQ_EVENT_MMLSYS_MDP_RDMA2_SOF>;
			mdp-rdma3-sof = <CMDQ_EVENT_MMLSYS_MDP_RDMA3_SOF>;
			mdp-wrot1-write-frame-done = <CMDQ_EVENT_MMLSYS_MDP_WROT1_FRAME_DONE>;
			mdp-wrot0-write-frame-done = <CMDQ_EVENT_MMLSYS_MDP_WROT0_FRAME_DONE>;
			mdp-tdshp1-frame-done = <CMDQ_EVENT_MMLSYS_MDP_TDSHP1_FRAME_DONE>;
			mdp-tdshp-frame-done = <CMDQ_EVENT_MMLSYS_MDP_TDSHP0_FRAME_DONE>;
			mdp-rsz1-frame-done = <CMDQ_EVENT_MMLSYS_MDP_RSZ1_FRAME_DONE>;
			mdp-rsz0-frame-done = <CMDQ_EVENT_MMLSYS_MDP_RSZ0_FRAME_DONE>;
			mdp-rdma3-frame-done = <CMDQ_EVENT_MMLSYS_MDP_RDMA3_FRAME_DONE>;
			mdp-rdma2-frame-done = <CMDQ_EVENT_MMLSYS_MDP_RDMA2_FRAME_DONE>;
			mdp-rdma1-frame-done = <CMDQ_EVENT_MMLSYS_MDP_RDMA1_FRAME_DONE>;
			mdp-rdma0-frame-done = <CMDQ_EVENT_MMLSYS_MDP_RDMA0_FRAME_DONE>;
			mdp-hdr1-frame-done = <CMDQ_EVENT_MMLSYS_MDP_HDR1_FRAME_DONE>;
			mdp-hdr0-frame-done = <CMDQ_EVENT_MMLSYS_MDP_HDR0_FRAME_DONE>;
			mdp-color1-frame-done = <CMDQ_EVENT_MMLSYS_MDP_COLOR1_FRAME_DONE>;
			mdp-color-frame-done = <CMDQ_EVENT_MMLSYS_MDP_COLOR0_FRAME_DONE>;
			mdp-birsz0-frame-done = <CMDQ_EVENT_MMLSYS_MDP_BIRSZ0_FRAME_DONE>;
			mdp-birsz1-frame-done = <CMDQ_EVENT_MMLSYS_MDP_BIRSZ1_FRAME_DONE>;
			mdp-aal1-frame-done = <CMDQ_EVENT_MMLSYS_MDP_AAL1_FRAME_DONE>;
			mdp-aal-frame-done = <CMDQ_EVENT_MMLSYS_MDP_AAL0_FRAME_DONE>;
			mdp-wrot1-rst-done = <CMDQ_EVENT_MMLSYS_MDP_WROT1_SW_RST_DONE_ENG_EVENT>;
			mdp-wrot0-rst-done = <CMDQ_EVENT_MMLSYS_MDP_WROT0_SW_RST_DONE_ENG_EVENT>;
			mdp-rdma3-rst-done = <CMDQ_EVENT_MMLSYS_MDP_RDMA3_SW_RST_DONE_ENG_EVENT>;
			mdp-rdma2-rst-done = <CMDQ_EVENT_MMLSYS_MDP_RDMA2_SW_RST_DONE_ENG_EVENT>;
			mdp-rdma1-rst-done = <CMDQ_EVENT_MMLSYS_MDP_RDMA1_SW_RST_DONE_ENG_EVENT>;
			mdp-rdma0-rst-done = <CMDQ_EVENT_MMLSYS_MDP_RDMA0_SW_RST_DONE_ENG_EVENT>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L2_P0_MDP_RDMA0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L2_P1_MDP_RDMA1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L2_P6_MDP_RDMA2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L2_P7_MDP_RDMA3)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L2_P2_MDP_WROT0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L2_P3_MDP_WROT1)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"mdp_rdma0",
				"mdp_rdma1",
				"mdp_rdma2",
				"mdp_rdma3",
				"mdp_wrot0",
				"mdp_wrot1";
			mdp-opp = <&opp_table_mdp>;
			operating-points-v2 = <&opp_table_mdp>;
			mdp-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			dre30-hist-sram-start = /bits/ 16 <1536>;
		};

		mdp_mutex0: mdp-mutex0@1f001000 {
			compatible = "mediatek,mdp_mutex0";
			reg = <0 0x1f001000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_MUTEX0>;
			clock-names = "MDP_MUTEX0";
		};

		mdp_rdma0: mdp-rdma0@1f003000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f003000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_RDMA0>;
			clock-names = "MDP_RDMA0";
		};

		mdp_rdma1: mdp-rdma1@1f004000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0 0x1f004000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_RDMA1>;
			clock-names = "MDP_RDMA1";
		};

		mdp_hdr0: mdp-hdr0@1f005000 {
			compatible = "mediatek,mdp_hdr0",
				"mediatek,mdp-tuning-mdp_hdr0";
			reg = <0 0x1f005000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_HDR0>;
			clock-names = "MDP_HDR0";
		};

		mdp_hdr1: mdp-hdr1@1f006000 {
			compatible = "mediatek,mdp_hdr1",
				"mediatek,mdp-tuning-mdp_hdr1";
			reg = <0 0x1f006000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_HDR1>;
			clock-names = "MDP_HDR1";
		};

		mdp_aal0: mdp-aal0@1f007000 {
			compatible = "mediatek,mdp_aal0",
				"mediatek,mdp-tuning-mdp_aal0";
			reg = <0 0x1f007000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_AAL0>;
			clock-names = "MDP_AAL0";
		};

		mdp_aal1: mdp-aal1@1f008000 {
			compatible = "mediatek,mdp_aal1",
				"mediatek,mdp-tuning-mdp_aal1";
			reg = <0 0x1f008000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_AAL1>;
			clock-names = "MDP_AAL1";
		};

		mdp_rsz0: mdp-rsz0@1f009000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f009000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_RSZ0>;
			clock-names = "MDP_RSZ0";
		};

		mdp_rsz1: mdp-rsz1@1f00a000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0 0x1f00a000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_RSZ1>;
			clock-names = "MDP_RSZ1";
		};

		mdp_tdshp0: mdp-tdshp0@1f00b000 {
			compatible = "mediatek,mdp_tdshp0",
				"mediatek,mdp-tuning-mdp_tdshp0";
			reg = <0 0x1f00b000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_TDSHP0>;
			clock-names = "MDP_TDSHP0";
		};

		mdp_tdshp1: mdp-tdshp1@1f00c000 {
			compatible = "mediatek,mdp_tdshp1",
				"mediatek,mdp-tuning-mdp_tdshp1";
			reg = <0 0x1f00c000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_TDSHP1>;
			clock-names = "MDP_TDSHP1";
		};

		mdp_color0: mdp-color0@1f00d000 {
			compatible = "mediatek,mdp_color0",
				"mediatek,mdp-tuning-mdp_color0";
			reg = <0 0x1f00d000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_COLOR0>;
			clock-names = "MDP_COLOR0";
		};

		mdp_color1: mdp-color1@1f00e000 {
			compatible = "mediatek,mdp_color1",
				"mediatek,mdp-tuning-mdp_color1";
			reg = <0 0x1f00e000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_COLOR1>;
			clock-names = "MDP_COLOR1";
		};

		mdp_wrot0: mdp-wrot0@1f00f000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f00f000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_WROT0>;
			clock-names = "MDP_WROT0";
		};

		mdp_wrot1: mdp-wrot1@1f010000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0 0x1f010000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_WROT1>;
			clock-names = "MDP_WROT1";
		};

		mdp_rdma2: mdp-rdma2@1f011000 {
			compatible = "mediatek,mdp_rdma2";
			reg = <0 0x1f011000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_RDMA2>;
			clock-names = "MDP_RDMA2";
		};

		mdp_rdma3: mdp-rdma3@1f012000 {
			compatible = "mediatek,mdp_rdma3";
			reg = <0 0x1f012000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_RDMA3>;
			clock-names = "MDP_RDMA3";
		};

		hre_top_mdpsys: hre-top-mdpsys@1f017000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f017000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_HRE_TOP_MDPSYS>;
			clock-names = "MDP_HRE_TOP_MDPSYS";
		};

		mdp_birsz0: mdp-birsz0@1f018000 {
			compatible = "mediatek,mdp_birsz0";
			reg = <0 0x1f018000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_BIRSZ0>;
			clock-names = "MDP_BIRSZ0";
		};

		mdp_birsz1: mdp-birsz1@1f019000 {
			compatible = "mediatek,mdp_birsz1";
			reg = <0 0x1f019000 0 0x1000>;
			clocks = <&mdpsys0_config_clk CLK_MDP0_MDP_BIRSZ1>;
			clock-names = "MDP_BIRSZ1";
		};

		mmlsys_config: mmlsys-config@1f800000 {
			compatible = "mediatek,mt6897-mml";
			reg = <0 0x1f800000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_APB_BUS>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLI_ASYNC0>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLI_ASYNC1>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC0>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC1>;
			clock-names = "apb_bus", "dli0", "dli1", "dlo0", "dlo1";
			/* as mml device */
			comp-count = <MML_ENGINE_TOTAL>;
			topology = "mt6897";
			mboxes = <&gce 16 400 CMDQ_THR_PRIO_1>,
				<&gce 17 500 CMDQ_THR_PRIO_1>,
				<&gce 18 400 CMDQ_THR_PRIO_1>,
				<&gce 19 500 CMDQ_THR_PRIO_1>;
			/* as mmlsys */
			comp-ids = <MML_MMLSYS>,
				<MML_DLI0>, <MML_DLI1>,
				<MML_DLI0_SEL>, <MML_DLI1_SEL>,
				<MML_PQ0_SOUT>, <MML_PQ1_SOUT>,
				<MML_DLO0_SOUT>, <MML_DLO1_SOUT>,
				<MML_DLO0>, <MML_DLO1>;
			comp-types = <MML_CT_SYS>,
				<MML_CT_DL_IN>, <MML_CT_DL_IN>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_DL_OUT>, <MML_CT_DL_OUT>;
			comp-names = "mmlsys",
				"dli0", "dli1",
				"dli0-sel", "dli1-sel",
				"pq0-sout", "pq1-sout",
				"dl0-sout", "dl1-sout",
				"dlo0", "dlo1";
			mmlsys-clock-names = "apb_bus";
			dli0-clock-names = "dli0";
			dli1-clock-names = "dli1";
			dlo0-clock-names = "dlo0";
			dlo1-clock-names = "dlo1";
			/* as dl component */
			dli0-dl-relay = /bits/ 16 <MML_DL_IN_RELAY0_SIZE>;
			dli1-dl-relay = /bits/ 16 <MML_DL_IN_RELAY1_SIZE>;
			dlo0-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY0_SIZE>;
			dlo1-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY1_SIZE>;
			/* as sys component */
			mux-pins = /bits/ 16 <
				0 MML_RDMA0      MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN
				1 MML_DLI0       MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN
				/* 2 MML_DLI2       MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN */
				/* 3 MML_ISP0       MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN */
				/* 4 MML_ISP0       MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN */
				0 MML_RDMA1      MML_DLI1_SEL  MML_MUX_SLIN MML_DLI1_SEL_IN
				1 MML_DLI1       MML_DLI1_SEL  MML_MUX_SLIN MML_DLI1_SEL_IN
				/* 2 MML_DLI3       MML_DLI1_SEL  MML_MUX_SLIN MML_DLI1_SEL_IN */
				/* 3 MML_ISP3       MML_DLI1_SEL  MML_MUX_SLIN MML_DLI1_SEL_IN */
				/* 4 MML_ISP0       MML_DLI1_SEL  MML_MUX_SLIN MML_DLI1_SEL_IN */
				0 MML_DLI0_SEL   MML_FG0      MML_MUX_MOUT MML_RDMA0_MOUT_EN
				1 MML_DLI0_SEL   MML_DLO0_SOUT MML_MUX_MOUT MML_RDMA0_MOUT_EN
				/* 2 MML_DLI0_SEL   MML_FG1      MML_MUX_MOUT MML_RDMA0_MOUT_EN */
				3 MML_DLI0_SEL   MML_RSZ2       MML_MUX_MOUT MML_RDMA0_MOUT_EN
				0 MML_DLI1_SEL   MML_FG1       MML_MUX_MOUT MML_RDMA1_MOUT_EN
				1 MML_DLI1_SEL   MML_DLO1_SOUT  MML_MUX_MOUT MML_RDMA1_MOUT_EN
				/* 2 MML_DLI1_SEL   MML_FG0       MML_MUX_MOUT MML_RDMA1_MOUT_EN */
				3 MML_DLI1_SEL   MML_RSZ3       MML_MUX_MOUT MML_RDMA1_MOUT_EN
				0 MML_DLI0_SEL   MML_FG0       MML_MUX_SLIN MML_PQ0_SEL_IN
				/* 1 MML_DLI1_SEL   MML_FG0       MML_MUX_SLIN MML_PQ0_SEL_IN */
				0 MML_DLI1_SEL   MML_FG1       MML_MUX_SLIN MML_PQ1_SEL_IN
				/* 1 MML_DLI0_SEL    MML_FG1      MML_MUX_SLIN MML_PQ1_SEL_IN */
				0 MML_DLI0_SEL   MML_DLO0_SOUT  MML_MUX_SLIN MML_WROT0_SEL_IN
				1 MML_PQ0_SOUT   MML_DLO0_SOUT  MML_MUX_SLIN MML_WROT0_SEL_IN
				/* 2 MML_PQ1_SOUT    MML_DLO0_SOUT MML_MUX_SLIN MML_WROT0_SEL_IN */
				0 MML_DLI1_SEL   MML_DLO1_SOUT  MML_MUX_SLIN MML_WROT1_SEL_IN
				1 MML_PQ1_SOUT   MML_DLO1_SOUT  MML_MUX_SLIN MML_WROT1_SEL_IN
				/* 2 MML_PQ0_SOUT  MML_DLO1_SOUT   MML_MUX_SLIN MML_WROT1_SEL_IN */
				0 MML_PQ0_SOUT   MML_DLO0_SOUT  MML_MUX_SOUT MML_PQ0_SOUT_SEL
				/* 1 MML_PQ0_SOUT   MML_DLO1_SOUT MML_MUX_SOUT MML_PQ0_SOUT_SEL */
				0 MML_PQ0_SOUT   MML_DLO1_SOUT  MML_MUX_SOUT MML_PQ1_SOUT_SEL
				/* 1 MML_PQ0_SOUT   MML_DLO0_SOUT MML_MUX_SOUT MML_PQ1_SOUT_SEL */
				0 MML_DLO0_SOUT  MML_WROT0      MML_MUX_SOUT MML_DLO0_SOUT_SEL
				1 MML_DLO0_SOUT  MML_DLO0       MML_MUX_SOUT MML_DLO0_SOUT_SEL
				/* 2 MML_DLO0_SOUT  MML_DLO2       MML_MUX_SOUT MML_DLO0_SOUT_SEL */
				0 MML_DLO1_SOUT  MML_WROT1      MML_MUX_SOUT MML_DLO1_SOUT_SEL
				1 MML_DLO1_SOUT  MML_DLO1       MML_MUX_SOUT MML_DLO1_SOUT_SEL
				/* 2 MML_DLO1_SOUT  MML_DLO3       MML_MUX_SOUT MML_DLO1_SOUT_SEL */
				0 MML_RDMA0      MML_WROT0      MML_MUX_MOUT MML_BYP0_MOUT_EN
				1 MML_RDMA0      MML_RSZ2       MML_MUX_MOUT MML_BYP0_MOUT_EN
				2 MML_RDMA0      MML_DLI0_SEL   MML_MUX_MOUT MML_BYP0_MOUT_EN
				0 MML_RDMA1      MML_WROT1      MML_MUX_MOUT MML_BYP1_MOUT_EN
				1 MML_RDMA1      MML_RSZ3       MML_MUX_MOUT MML_BYP1_MOUT_EN
				2 MML_RDMA1      MML_DLI1_SEL   MML_MUX_MOUT MML_BYP1_MOUT_EN
				0 MML_RDMA0      MML_WROT0      MML_MUX_SLIN MML_BYP0_SEL_IN
				1 MML_DLO0_SOUT  MML_WROT0      MML_MUX_SLIN MML_BYP0_SEL_IN
				0 MML_RDMA1      MML_WROT1      MML_MUX_SLIN MML_BYP1_SEL_IN
				1 MML_DLO1_SOUT  MML_WROT1      MML_MUX_SLIN MML_BYP1_SEL_IN
				0 MML_DLI0_SEL   MML_RSZ2       MML_MUX_SLIN MML_RSZ2_SEL_IN
				1 MML_RDMA0      MML_RSZ2       MML_MUX_SLIN MML_RSZ2_SEL_IN
				/* 2 IMG_DL0        MML_RSZ2       MML_MUX_SLIN MML_RSZ2_SEL_IN */
				/* 3 IMG_DL1        MML_RSZ2       MML_MUX_SLIN MML_RSZ2_SEL_IN */
				4 MML_AAL0       MML_RSZ2       MML_MUX_SLIN MML_RSZ2_SEL_IN
				0 MML_DLI1_SEL   MML_RSZ3       MML_MUX_SLIN MML_RSZ3_SEL_IN
				1 MML_RDMA1      MML_RSZ3       MML_MUX_SLIN MML_RSZ3_SEL_IN
				/* 2 IMG_DL1        MML_RSZ3       MML_MUX_SLIN MML_RSZ3_SEL_IN */
				/* 3 IMG_DL0        MML_RSZ3       MML_MUX_SLIN MML_RSZ3_SEL_IN */
				4 MML_AAL1       MML_RSZ3       MML_MUX_SLIN MML_RSZ3_SEL_IN
				0 MML_HDR0       MML_AAL0       MML_MUX_SOUT MML_HDR0_SOUT_SEL
				1 MML_HDR0       MML_COLOR0     MML_MUX_SOUT MML_HDR0_SOUT_SEL
				0 MML_HDR1       MML_AAL1       MML_MUX_SOUT MML_HDR1_SOUT_SEL
				1 MML_HDR1       MML_COLOR1     MML_MUX_SOUT MML_HDR1_SOUT_SEL
				0 MML_HDR0       MML_AAL0       MML_MUX_SLIN MML_AAL0_SEL_IN
				1 MML_COLOR0     MML_AAL0       MML_MUX_SLIN MML_AAL0_SEL_IN
				0 MML_HDR1       MML_AAL1       MML_MUX_SLIN MML_AAL1_SEL_IN
				1 MML_COLOR1     MML_AAL1       MML_MUX_SLIN MML_AAL1_SEL_IN
				0 MML_COLOR0     MML_PQ0_SOUT   MML_MUX_SOUT MML_TDSHP0_SOUT_SEL
				1 MML_TDSHP0     MML_PQ0_SOUT   MML_MUX_SOUT MML_TDSHP0_SOUT_SEL
				0 MML_COLOR1     MML_PQ1_SOUT   MML_MUX_SOUT MML_TDSHP1_SOUT_SEL
				1 MML_TDSHP1     MML_PQ1_SOUT   MML_MUX_SOUT MML_TDSHP1_SOUT_SEL
				0 MML_TDSHP0     MML_COLOR0     MML_MUX_SLIN MML_COLOR0_SEL_IN
				1 MML_HDR0       MML_COLOR0     MML_MUX_SLIN MML_COLOR0_SEL_IN
				0 MML_TDSHP1     MML_COLOR1     MML_MUX_SLIN MML_COLOR1_SEL_IN
				1 MML_HDR1       MML_COLOR1     MML_MUX_SLIN MML_COLOR1_SEL_IN
				0 MML_COLOR0     MML_PQ0_SOUT   MML_MUX_SOUT MML_COLOR0_SOUT_SEL
				1 MML_COLOR0     MML_AAL0       MML_MUX_SOUT MML_COLOR0_SOUT_SEL
				0 MML_COLOR1     MML_PQ1_SOUT   MML_MUX_SOUT MML_COLOR1_SOUT_SEL
				1 MML_COLOR1     MML_AAL1       MML_MUX_SOUT MML_COLOR1_SOUT_SEL
				0 MML_COLOR0     MML_PQ0_SOUT   MML_MUX_SLIN MML_TDSHP0_SEL_IN
				1 MML_TDSHP0     MML_PQ0_SOUT   MML_MUX_SLIN MML_TDSHP0_SEL_IN
				0 MML_COLOR1     MML_PQ1_SOUT   MML_MUX_SLIN MML_TDSHP1_SEL_IN
				1 MML_TDSHP1     MML_PQ1_SOUT   MML_MUX_SLIN MML_TDSHP1_SEL_IN
				0 MML_AAL0       MML_RSZ0       MML_MUX_MOUT MML_AAL0_MOUT_EN
				1 MML_AAL0       MML_RSZ2       MML_MUX_MOUT MML_AAL0_MOUT_EN
				0 MML_AAL1       MML_RSZ1       MML_MUX_MOUT MML_AAL1_MOUT_EN
				1 MML_AAL1       MML_RSZ3       MML_MUX_MOUT MML_AAL1_MOUT_EN>;
			dbg-reg-names =
				"MMLSYS_MISC", "CG_CON0", "CG_SET0", "CG_CLR0",
				"CG_CON1", "CG_SET1", "CG_CLR1",
				"SW0_RST_B", "SW1_RST_B", "MOUT_RST", "APU_DP_SEL",
				"EVENT_GCED_EN", "IN_LINE_READY_SEL", "SMI_LARB_GREQ",
				"BYPASS_MUX_SHADOW",
				"DLI0_SEL_IN", "DLI1_SEL_IN",
				"RDMA0_MOUT_EN", "RDMA1_MOUT_EN",
				"PQ0_SEL_IN", "PQ1_SEL_IN",
				"WROT0_SEL_IN", "WROT1_SEL_IN",
				"PQ0_SOUT_SEL", "PQ1_SOUT_SEL",
				"DLO0_SOUT_SEL", "DLO1_SOUT_SEL",
				"BYP0_MOUT_EN", "BYP1_MOUT_EN",
				"BYP0_SEL_IN", "BYP1_SEL_IN",
				"RSZ2_SEL_IN", "RSZ3_SEL_IN",
				"HDR0_SOUT_SEL", "HDR1_SOUT_SEL",
				"AAL0_SEL_IN", "AAL1_SEL_IN",
				"TDSHP0_SOUT_SEL", "TDSHP1_SOUT_SEL",
				"COLOR0_SEL_IN", "COLOR1_SEL_IN",
				"COLOR0_SOUT_SEL", "COLOR1_SOUT_SEL",
				"TDSHP0_SEL_IN", "TDSHP1_SEL_IN",
				"AAL0_MOUT_EN", "AAL1_MOUT_EN",
				"MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2",
				"DL_IN_RELAY0_SIZE", "DL_IN_RELAY1_SIZE",
				"DL_OUT_RELAY0_SIZE", "DL_OUT_RELAY1_SIZE",
				"DLI_ASYNC0_STATUS0", "DLI_ASYNC0_STATUS1",
				"DLI_ASYNC1_STATUS0", "DLI_ASYNC1_STATUS1",
				"DLO_ASYNC0_STATUS0", "DLO_ASYNC0_STATUS1",
				"DLO_ASYNC1_STATUS0", "DLO_ASYNC1_STATUS1",
				"DLI_ASYNC3_STATUS0", "DLI_ASYNC3_STATUS1",
				"DLO_ASYNC3_STATUS0", "DLO_ASYNC3_STATUS1",
				"DL_VALID0", "DL_VALID1", "DL_VALID2", "DL_VALID3",
				"DL_READY0", "DL_READY1", "DL_READY2", "DL_READY3",
				"RDMA0_AIDSEL", "RDMA1_AIDSEL",
				"WROT0_AIDSEL", "WROT1_AIDSEL",
				"FG0_AIDSEL", "FG1_AIDSEL", "AID_SEL_MODE";
			dbg-reg-offsets =
				<MMLSYS_MISC>, <MML_CG_CON0>, <MML_CG_SET0>, <MML_CG_CLR0>,
				<MML_CG_CON1>, <MML_CG_SET1>, <MML_CG_CLR1>,
				<MML_SW0_RST_B>, <MML_SW1_RST_B>, <MML_MOUT_RST>, <MML_APU_DP_SEL>,
				<MML_EVENT_GCED_EN>, <MML_IN_LINE_READY_SEL>, <MML_SMI_LARB_GREQ>,
				<MML_BYPASS_MUX_SHADOW>,
				<MML_DLI0_SEL_IN>, <MML_DLI1_SEL_IN>,
				<MML_RDMA0_MOUT_EN>, <MML_RDMA1_MOUT_EN>,
				<MML_PQ0_SEL_IN>, <MML_PQ1_SEL_IN>,
				<MML_WROT0_SEL_IN>, <MML_WROT1_SEL_IN>,
				<MML_PQ0_SOUT_SEL>, <MML_PQ1_SOUT_SEL>,
				<MML_DLO0_SOUT_SEL>, <MML_DLO1_SOUT_SEL>,
				<MML_BYP0_MOUT_EN>, <MML_BYP1_MOUT_EN>,
				<MML_BYP0_SEL_IN>, <MML_BYP1_SEL_IN>,
				<MML_RSZ2_SEL_IN>, <MML_RSZ3_SEL_IN>,
				<MML_HDR0_SOUT_SEL>, <MML_HDR1_SOUT_SEL>,
				<MML_AAL0_SEL_IN>, <MML_AAL1_SEL_IN>,
				<MML_TDSHP0_SOUT_SEL>, <MML_TDSHP1_SOUT_SEL>,
				<MML_COLOR0_SEL_IN>, <MML_COLOR1_SEL_IN>,
				<MML_COLOR0_SOUT_SEL>, <MML_COLOR1_SOUT_SEL>,
				<MML_TDSHP0_SEL_IN>, <MML_TDSHP1_SEL_IN>,
				<MML_AAL0_MOUT_EN>, <MML_AAL1_MOUT_EN>,
				<MML_MOUT_MASK0>, <MML_MOUT_MASK1>, <MML_MOUT_MASK2>,
				<MML_DL_IN_RELAY0_SIZE>, <MML_DL_IN_RELAY1_SIZE>,
				<MML_DL_OUT_RELAY0_SIZE>, <MML_DL_OUT_RELAY1_SIZE>,
				<MML_DLI_ASYNC0_STATUS0>, <MML_DLI_ASYNC0_STATUS1>,
				<MML_DLI_ASYNC1_STATUS0>, <MML_DLI_ASYNC1_STATUS1>,
				<MML_DLO_ASYNC0_STATUS0>, <MML_DLO_ASYNC0_STATUS1>,
				<MML_DLO_ASYNC1_STATUS0>, <MML_DLO_ASYNC1_STATUS1>,
				<MML_DLI_ASYNC3_STATUS0>, <MML_DLI_ASYNC3_STATUS1>,
				<MML_DLO_ASYNC3_STATUS0>, <MML_DLO_ASYNC3_STATUS1>,
				<MML_DL_VALID0>, <MML_DL_VALID1>, <MML_DL_VALID2>, <MML_DL_VALID3>,
				<MML_DL_READY0>, <MML_DL_READY1>, <MML_DL_READY2>, <MML_DL_READY3>,
				<MML_RDMA0_AIDSEL>, <MML_RDMA1_AIDSEL>,
				<MML_WROT0_AIDSEL>, <MML_WROT1_AIDSEL>,
				<MML_FG0_AIDSEL>, <MML_FG1_AIDSEL>, <MML_AID_SEL_MODE>;
			aid-sel-engine = <
				MML_RDMA0 MML_RDMA0_AIDSEL
				MML_RDMA1 MML_RDMA1_AIDSEL
				MML_RDMA2 MML_RDMA2_AIDSEL
				MML_RDMA3 MML_RDMA3_AIDSEL
				MML_WROT0 MML_WROT0_AIDSEL
				MML_WROT1 MML_WROT1_AIDSEL
				MML_WROT2 MML_WROT2_AIDSEL
				MML_WROT3 MML_WROT3_AIDSEL
				MML_FG0 MML_FG0_AIDSEL
				MML_FG1 MML_FG1_AIDSEL>;
			racing-enable;
			event-ir-mml-ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_MML_READY>;
			event-ir-disp-ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_DISP_READY>;
			event-ir-mml-stop = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_MML_STOP>;
			event-ir-eof = /bits/ 16 <CMDQ_EVENT_DISPSYS_DSI_TARGET_LINE>;
			event-racing-pipe0 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE0>;
			event-racing-pipe1 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1>;
			event-racing-pipe1-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1_NEXT>;
			event-apu-start = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_APU_START>;
			/* sys register offset */
			ready-sel = /bits/ 16 <MML_IN_LINE_READY_SEL>;
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P10_DISP_FAKE0)>;
			operating-points-v2 = <&opp_table_mdp>;
			mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			apu = <&apusys_rv>;
		};

		mml-test {
			compatible = "mediatek,mml-test";
			mediatek,mml = <&mmlsys_config>;
		};

		mml-ait {
			compatible = "mediatek,mml-ait";
			mediatek,mml = <&mmlsys_config>;
		};

		mml_mutex0: mml-mutex0@1f801000 {
			compatible = "mediatek,mt6897-mml_mutex";
			reg = <0 0x1f801000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_MUTEX0>;
			clock-names = "mutex0";
			comp-ids = <MML_MUTEX>;
			comp-names = "mutex0";
			mutex-comps = "rdma0", "rdma1", "hdr0", "hdr1", "aal0", "aal1",
				"rsz0", "rsz1", "tdshp0", "tdshp1", "color0", "color1",
				"wrot0", "wrot1", "rdma2", "rdma3",
				"dli-async0", "dli-async1", "dlo-async0", "dlo-async1",
				"rsz2", "rsz3", "wrot2", "wrot3",
				"birsz0", "birsz1", "fg0", "fg1";
			rdma0 = <MML_RDMA0 0 0>;
			rdma1 = <MML_RDMA1 0 1>;
			hdr0 = <MML_HDR0 0 2>;
			hdr1 = <MML_HDR1 0 3>;
			aal0 = <MML_AAL0 0 4>;
			aal1 = <MML_AAL1 0 5>;
			rsz0 = <MML_RSZ0 0 6>;
			rsz1 = <MML_RSZ1 0 7>;
			tdshp0 = <MML_TDSHP0 0 8>;
			tdshp1 = <MML_TDSHP1 0 9>;
			color0 = <MML_COLOR0 0 10>;
			color1 = <MML_COLOR1 0 11>;
			wrot0 = <MML_WROT0 0 12>;
			wrot1 = <MML_WROT1 0 13>;
			rdma2 = <MML_RDMA2 0 14>;
			rdma3 = <MML_RDMA3 0 15>;
			dli-async0 = <MML_DLI0 0 16>;
			dli-async1 = <MML_DLI1 0 17>;
			dlo-async0 = <MML_DLO0 0 18>;
			dlo-async1 = <MML_DLO1 0 19>;
			rsz2 = <MML_RSZ2 0 20>;
			rsz3 = <MML_RSZ3 0 21>;
			wrot2 = <MML_WROT2 0 22>;
			wrot3 = <MML_WROT3 0 23>;
			birsz0 = <MML_BIRSZ0 0 28>;
			birsz1 = <MML_BIRSZ1 0 29>;
			fg0 = <MML_FG0 1 0>;
			fg1 = <MML_FG1 1 1>;
			mutex-ids = <MML_RDMA0 0 MML_RDMA1 1 MML_DLI0 2 MML_DLI1 3>;
			/* for direct link dual pipe */
			event-pipe0-mml = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE0>;
			event-pipe1-mml = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1>;
		};

		mml_rdma0: mml-rdma0@1f803000 {
			compatible = "mediatek,mt6897-mml_rdma";
			reg = <0 0x1f803000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RDMA0>;
			clock-names = "rdma0";
			comp-ids = <MML_RDMA0>;
			comp-names = "rdma0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P0_MDP_RDMA0)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P0_MDP_RDMA0>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA0_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P0_MDP_RDMA0)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
			apudc-sel = <0x1400003c>;
		};

		mml_rdma1: mml-rdma1@1f804000 {
			compatible = "mediatek,mt6897-mml_rdma";
			reg = <0 0x1f804000 0 0x1000>;
			comp-ids = <MML_RDMA1>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RDMA1>;
			clock-names = "rdma1";
			comp-names = "rdma1";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P1_MDP_RDMA1)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P1_MDP_RDMA1>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA1_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P1_MDP_RDMA1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		mml_hdr0: mml-hdr0@1f805000 {
			compatible = "mediatek,mt6897-mml_hdr",
				"mediatek,mml-tuning-mml_hdr0";
			reg = <0 0x1f805000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_HDR0>;
			clock-names = "hdr0";
			comp-ids = <MML_HDR0>;
			comp-names = "hdr0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P10_DISP_FAKE0)>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_HDR0_FRAME_DONE>;
		};

		mml_hdr1: mml-hdr1@1f806000 {
			compatible = "mediatek,mt6897-mml_hdr",
				"mediatek,mml-tuning-mml_hdr1";
			reg = <0 0x1f806000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_HDR1>;
			clock-names = "hdr1";
			comp-ids = <MML_HDR1>;
			comp-names = "hdr1";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P10_DISP_FAKE0)>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_HDR1_FRAME_DONE>;
		};

		mml_aal0: mml-aal0@1f807000 {
			compatible = "mediatek,mt6897-mml_aal",
				"mediatek,mml-tuning-mml_aal0";
			reg = <0 0x1f807000 0 0x1000>;
			interrupts = <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_AAL0>;
			clock-names = "aal0";
			comp-ids = <MML_AAL0>;
			comp-names = "aal0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P10_DISP_FAKE0)>;
			sram-curve-base = /bits/ 32 <4608>;
			sram-his-base = /bits/ 32 <1536>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_AAL0_FRAME_DONE>;
		};

		mml_aal1: mml-aal1@1f808000 {
			compatible = "mediatek,mt6897-mml_aal",
				"mediatek,mml-tuning-mml_aal1";
			reg = <0 0x1f808000 0 0x1000>;
			interrupts = <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_AAL1>;
			clock-names = "aal1";
			comp-ids = <MML_AAL1>;
			comp-names = "aal1";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P10_DISP_FAKE0)>;
			sram-curve-base = /bits/ 32 <4608>;
			sram-his-base = /bits/ 32 <1536>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_AAL1_FRAME_DONE>;
		};

		mml_rsz0: mml-rsz0@1f809000 {
			compatible = "mediatek,mt6897-mml_rsz";
			reg = <0 0x1f809000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RSZ0>;
			clock-names = "rsz0";
			comp-ids = <MML_RSZ0>;
			comp-names = "rsz0";
		};

		mml_rsz1: mml-rsz1@1f80a000 {
			compatible = "mediatek,mt6897-mml_rsz";
			reg = <0 0x1f80a000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RSZ1>;
			clock-names = "rsz1";
			comp-ids = <MML_RSZ1>;
			comp-names = "rsz1";
		};

		mml_tdshp0: mml-tdshp0@1f80b000 {
			compatible = "mediatek,mt6897-mml_tdshp",
				"mediatek,mml-tuning-mml_tdshp0";
			reg = <0 0x1f80b000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_TDSHP0>;
			clock-names = "tdshp0";
			comp-ids = <MML_TDSHP0>;
			comp-names = "tdshp0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P10_DISP_FAKE0)>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_TDSHP0_FRAME_DONE>;
		};

		mml_tdshp1: mml-tdshp1@1f80c000 {
			compatible = "mediatek,mt6897-mml_tdshp",
				"mediatek,mml-tuning-mml_tdshp1";
			reg = <0 0x1f80c000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_TDSHP1>;
			clock-names = "tdshp1";
			comp-ids = <MML_TDSHP1>;
			comp-names = "tdshp1";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P10_DISP_FAKE0)>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_TDSHP1_FRAME_DONE>;
		};

		mml_color0: mml-color0@1f80d000 {
			compatible = "mediatek,mt6897-mml_color",
				"mediatek,mml-tuning-mml_color0";
			reg = <0 0x1f80d000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_COLOR0>;
			clock-names = "color0";
			comp-ids = <MML_COLOR0>;
			comp-names = "color0";
		};

		mml_color1: mml-color1@1f80e000 {
			compatible = "mediatek,mt6897-mml_color",
				"mediatek,mml-tuning-mml_color1";
			reg = <0 0x1f80e000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_COLOR1>;
			clock-names = "color1";
			comp-ids = <MML_COLOR1>;
			comp-names = "color1";
		};

		mml_wrot0: mml-wrot0@1f80f000 {
			compatible = "mediatek,mt6897-mml_wrot";
			reg = <0 0x1f80f000 0 0x1000>;
			interrupts = <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_WROT0>;
			clock-names = "wrot0";
			comp-ids = <MML_WROT0>;
			comp-names = "wrot0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P2_MDP_WROT0)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P2_MDP_WROT0>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT0_FRAME_DONE>;
			event-bufa = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFA>;
			event-bufb = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFB>;
			event-buf-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUF_NEXT>;
			inlinerot = <&inlinerot0>, <&inlinerot1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P2_MDP_WROT0)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		mml_wrot1: mml-wrot1@1f810000 {
			compatible = "mediatek,mt6897-mml_wrot";
			reg = <0 0x1f810000 0 0x1000>;
			interrupts = <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_WROT1>;
			clock-names = "wrot1";
			comp-ids = <MML_WROT1>;
			comp-names = "wrot1";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P3_MDP_WROT1)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P3_MDP_WROT1>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT1_FRAME_DONE>;
			event-bufa = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFA>;
			event-bufb = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFB>;
			event-buf-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUF_NEXT>;
			inlinerot = <&inlinerot0>, <&inlinerot1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P3_MDP_WROT1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		mml_rdma2: mml-rdma2@1f811000 {
			compatible = "mediatek,mt6897-mml_pq_rdma";
			reg = <0 0x1f811000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RDMA2>;
			clock-names = "rdma2";
			comp-ids = <MML_RDMA2>;
			comp-names = "rdma2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P6_MDP_RDMA2)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P6_MDP_RDMA2>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA2_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P6_MDP_RDMA2)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		mml_rdma3: mml-rdma3@1f812000 {
			compatible = "mediatek,mt6897-mml_pq_rdma";
			reg = <0 0x1f812000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RDMA3>;
			clock-names = "rdma3";
			comp-ids = <MML_RDMA3>;
			comp-names = "rdma3";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P7_MDP_RDMA3)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P7_MDP_RDMA3>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA3_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P7_MDP_RDMA3)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		mml_rsz2: mml-rsz2@1f813000 {
			compatible = "mediatek,mt6897-mml_rsz2";
			reg = <0 0x1f813000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RSZ2>;
			clock-names = "rsz2";
			comp-ids = <MML_RSZ2>;
			comp-names = "rsz2";
		};

		mml_rsz3: mml-rsz3@1f814000 {
			compatible = "mediatek,mt6897-mml_rsz2";
			reg = <0 0x1f814000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RSZ3>;
			clock-names = "rsz3";
			comp-ids = <MML_RSZ3>;
			comp-names = "rsz3";
		};

		mml_wrot2: mml-wrot2@1f815000 {
			compatible = "mediatek,mt6897-mml_wrot";
			reg = <0 0x1f815000 0 0x1000>;
			interrupts = <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_WROT2>;
			clock-names = "wrot2";
			comp-ids = <MML_WROT2>;
			comp-names = "wrot2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P8_MDP_WDMA2)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P8_MDP_WDMA2>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT2_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P8_MDP_WDMA2)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		mml_wrot3: mml-wrot3@1f816000 {
			compatible = "mediatek,mt6897-mml_wrot";
			reg = <0 0x1f816000 0 0x1000>;
			interrupts = <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_WROT3>;
			clock-names = "wrot3";
			comp-ids = <MML_WROT3>;
			comp-names = "wrot3";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P9_MDP_WDMA3)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P9_MDP_WDMA3>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT3_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P9_MDP_WDMA3)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		hre-top-mdpsys@1f817000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f817000 0 0x1000>;
		};

		mml_birsz0: mml-birsz0@1f818000 {
			compatible = "mediatek,mt6897-mml_birsz";
			reg = <0 0x1f818000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_BIRSZ0>;
			clock-names = "birsz0";
			comp-ids = <MML_BIRSZ0>;
			comp-names = "birsz0";
		};

		mml_birsz1: mml-birsz1@1f819000 {
			compatible = "mediatek,mt6897-mml_birsz";
			reg = <0 0x1f819000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_BIRSZ1>;
			clock-names = "birsz1";
			comp-ids = <MML_BIRSZ1>;
			comp-names = "birsz1";
		};

		mml_fg0: mml-fg0@1f81a000 {
			compatible = "mediatek,mt6897-mml_fg";
			reg = <0 0x1f81a000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_FG0>;
			clock-names = "fg0";
			comp-ids = <MML_FG0>;
			comp-names = "fg0";
		};

		mml_fg1: mml-fg1@1f81b000 {
			compatible = "mediatek,mt6897-mml_fg";
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_FG1>;
			clock-names = "fg1";
			reg = <0 0x1f81b000 0 0x1000>;
			comp-ids = <MML_FG1>;
			comp-names = "fg1";
		};

		mtkheap-page-prot {
			compatible = "mediatek,dmaheap-mtk-sec-page";
			heap-name = "mtk_prot_page-uncached";
			trusted-mem-type = <10>;
		};

		mtkheap-region-prot {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_prot_region";
			trusted-mem-type = <1>;
			region-heap-align-name = "mtk_prot_region-aligned";
			iommus = <&disp_iommu M4U_L0_P0_DISP_OVL0_2L_HDR>;
		};

		mtkheap-region-saup-data {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_sapu_data_shm_region";
			trusted-mem-type = <12>;
			region-heap-align-name = "mtk_sapu_data_shm_region-aligned";
			iommus = <&apu_iommu0 M4U_PORT_L44_APU_CODE>;
		};

		mtkheap-region-saup-engine {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_sapu_engine_shm_region";
			trusted-mem-type = <13>;
			region-heap-align-name = "mtk_sapu_engine_shm_region-aligned";
			iommus = <&apu_iommu0 M4U_PORT_L44_APU_CODE>;
		};

		mtkheap_page_svp: mtkheap-page-svp {
			compatible = "mediatek,dmaheap-mtk-sec-page";
			heap-name = "mtk_svp_page-uncached";
			trusted-mem-type = <9>;
			status = "disabled";
		};

		mtkheap_page_wfd: mtkheap-page-wfd {
			compatible = "mediatek,dmaheap-mtk-sec-page";
			heap-name = "mtk_wfd_page-uncached";
			trusted-mem-type = <11>;
			status = "disabled";
		};

		mtkheap_region_svp: mtkheap-region-svp {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_svp_region";
			trusted-mem-type = <0>;
			region-heap-align-name = "mtk_svp_region-aligned";
			iommus = <&disp_iommu M4U_L0_P0_DISP_OVL0_2L_HDR>;
			status = "disabled";
		};

		mtkheap_region_wfd: mtkheap-region-wfd {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_wfd_region";
			trusted-mem-type = <2>;
			region-heap-align-name = "mtk_wfd_region-aligned";
			iommus = <&disp_iommu M4U_L0_P0_DISP_OVL0_2L_HDR>;
			status = "disabled";
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6897-iommu-debug";
		};

		apu_iommu0_bank1: iommu@19011000 {
			compatible = "mediatek,common-apu-iommu0-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19011000 0 0x1000>;
			interrupts = <GIC_SPI 648 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank2: iommu@19012000 {
			compatible = "mediatek,common-apu-iommu0-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19012000 0 0x1000>;
			interrupts = <GIC_SPI 649 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank3: iommu@19013000 {
			compatible = "mediatek,common-apu-iommu0-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19013000 0 0x1000>;
			interrupts = <GIC_SPI 650 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank4: iommu@19014000 {
			compatible = "mediatek,common-apu-iommu0-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19014000 0 0x1000>;
			interrupts = <GIC_SPI 651 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0: iommu@19010000 {
			compatible = "mediatek,mt6897-apu-iommu0";
			reg = <0 0x19010000 0 0x1000>;
			table_id = <1>;
			mediatek,apu-power = <&apusys_rv>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_APU>;
			mediatek,iommu_banks = <&apu_iommu0_bank1 &apu_iommu0_bank2
						&apu_iommu0_bank3 &apu_iommu0_bank4>;
			interrupts = <GIC_SPI 647 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		apu_iommu1_bank1: iommu@19016000 {
			compatible = "mediatek,common-apu-iommu1-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19016000 0 0x1000>;
			interrupts = <GIC_SPI 653 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank2: iommu@19017000 {
			compatible = "mediatek,common-apu-iommu1-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19017000 0 0x1000>;
			interrupts = <GIC_SPI 654 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank3: iommu@19018000 {
			compatible = "mediatek,common-apu-iommu1-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19018000 0 0x1000>;
			interrupts = <GIC_SPI 655 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank4: iommu@19019000 {
			compatible = "mediatek,common-apu-iommu1-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19019000 0 0x1000>;
			interrupts = <GIC_SPI 656 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1: iommu@19015000 {
			compatible = "mediatek,mt6897-apu-iommu1";
			reg = <0 0x19015000 0 0x1000>;
			table_id = <1>;
			mediatek,apu-power = <&apusys_rv>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_APU>;
			mediatek,iommu_banks = <&apu_iommu1_bank1 &apu_iommu1_bank2
						&apu_iommu1_bank3 &apu_iommu1_bank4>;
			interrupts = <GIC_SPI 652 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		disp_iommu_bank1: iommu@1e803000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e803000 0 0x1000>;
			interrupts = <GIC_SPI 443 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank2: iommu@1e804000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e804000 0 0x1000>;
			interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank3: iommu@1e805000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e805000 0 0x1000>;
			interrupts = <GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank4: iommu@1e806000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e806000 0 0x1000>;
			interrupts = <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu: iommu@1e802000 {
			compatible = "mediatek,mt6897-disp-iommu";
			reg = <0 0x1e802000 0 0x1000>;
			table_id = <0>;
			mediatek,larbs = <&smi_larb0 &smi_larb2 &smi_larb5>,
					 <&smi_larb7 &smi_larb11 &smi_larb12>,
					 <&smi_larb13 &smi_larb14 &smi_larb16>,
					 <&smi_larb17 &smi_larb19 &smi_larb21>,
					 <&smi_larb25 &smi_larb28 &smi_larb29>,
					 <&smi_larb33 &smi_larb34 &smi_larb37>,
					 <&smi_larb38>;
			mediatek,iommu_banks = <&disp_iommu_bank1 &disp_iommu_bank2
						&disp_iommu_bank3 &disp_iommu_bank4>;
			interrupts = <GIC_SPI 442 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_SMI>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		mdp_iommu_bank1: iommu@1e811000 {
			compatible = "mediatek,common-mdp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e811000 0 0x1000>;
			interrupts = <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank2: iommu@1e812000 {
			compatible = "mediatek,common-mdp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e812000 0 0x1000>;
			interrupts = <GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank3: iommu@1e813000 {
			compatible = "mediatek,common-mdp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e813000 0 0x1000>;
			interrupts = <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank4: iommu@1e814000 {
			compatible = "mediatek,common-mdp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e814000 0 0x1000>;
			interrupts = <GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu: iommu@1e810000 {
			compatible = "mediatek,mt6897-mdp-iommu";
			reg = <0 0x1e810000 0 0x1000>;
			table_id = <0>;
			mediatek,larbs = <&smi_larb1 &smi_larb3 &smi_larb4>,
					 <&smi_larb8 &smi_larb9 &smi_larb11>,
					 <&smi_larb13 &smi_larb14 &smi_larb15>,
					 <&smi_larb17 &smi_larb18 &smi_larb20>,
					 <&smi_larb23 &smi_larb26 &smi_larb27>,
					 <&smi_larb29 &smi_larb30 &smi_larb32>,
					 <&smi_larb35 &smi_larb36>;
			mediatek,iommu_banks = <&mdp_iommu_bank1 &mdp_iommu_bank2
						&mdp_iommu_bank3 &mdp_iommu_bank4>;
			interrupts = <GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_SMI>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		dvfsrc: dvfsrc@1c00f000 {
			compatible = "mediatek,mt6897-dvfsrc";
			reg = <0 0x1c00f000 0 0x1000>,
				<0 0x1c001000 0 0x1000>;
			reg-names = "dvfsrc", "spm";
			#interconnect-cells = <1>;

			dvfsrc_vcore: dvfsrc-vcore {
				regulator-name = "dvfsrc-vcore";
				regulator-min-microvolt = <575000>;
				regulator-max-microvolt = <800000>;
				regulator-always-on;
			};

			dvfsrc_freq_opp8: opp8 {
				opp-peak-KBps = <0>;
			};
			dvfsrc_freq_opp7: opp7 {
				opp-peak-KBps = <4800000>;
			};
			dvfsrc_freq_opp6: opp6 {
				opp-peak-KBps = <9800000>;
			};
			dvfsrc_freq_opp5: opp5 {
				opp-peak-KBps = <11300000>;
			};
			dvfsrc_freq_opp4: opp4 {
				opp-peak-KBps = <13200000>;
			};
			dvfsrc_freq_opp3: opp3 {
				opp-peak-KBps = <19800000>;
			};
			dvfsrc_freq_opp2: opp2 {
				opp-peak-KBps = <26900000>;
			};
			dvfsrc_freq_opp1: opp1 {
				opp-peak-KBps = <35000000>;
			};
			dvfsrc_freq_opp0: opp0 {
				opp-peak-KBps = <40800000>;
			};

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				vcore-supply = <&mt6363_vbuck6>;
				rc-vcore-supply = <&dvfsrc_vcore>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
							&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				required-opps = <&dvfsrc_freq_opp0>,
						<&dvfsrc_freq_opp0>,
						<&dvfsrc_freq_opp1>,
						<&dvfsrc_freq_opp2>,
						<&dvfsrc_freq_opp3>,
						<&dvfsrc_freq_opp4>,
						<&dvfsrc_freq_opp5>,
						<&dvfsrc_freq_opp6>,
						<&dvfsrc_freq_opp7>;
			};

			dvfsrc-met {
				compatible = "mediatek,dvfsrc-met";
				rc-vcore-supply = <&dvfsrc_vcore>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
							&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-hrt-bw";
			};
		};

		seninf_top: seninf-top@1a00e000 {
			compatible = "mediatek,seninf-core";
			reg = <0 0x1a00e000 0 0x18000>,
				<0 0x11c80000 0 0x30000>;
			reg-names = "base", "ana-rx";
			interrupts = <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "seninf-irq",
				"tsrec-irq";

			/* description number of physical HW */
			seninf-num = <12>;
			mux-num = <13>;
			cam-mux-num = <43>;
			tsrec-num = <6>;

			/* description physical cam interface id for each group */
			mux-camsv-sat-range = <0 3>;
			mux-camsv-normal-range = <4 5>;
			mux-raw-range = <6 9>;
			mux-pdp-range = <10 12>;

			/* description camtg for each group */
			cammux-camsv-sat-range = <0 31>;
			cammux-camsv-normal-range = <32 33>;
			cammux-raw-range = <34 39>;
			cammux-pdp-range = <40 42>;

			/* for clock scaling bind vcore */
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			/*
			 * description phy vcore range <[0] [1]>
			 * step: 0-5, or modification by dvfs table.
			 * [0]: cphy-4d1c
			 * [1]: cphy-2d1c
			 * [2]: dphy-4d1c
			 * [3]: dphy-2d1c
			 * [4]: step-csi-clk
			 * [5]: step-voltage-4d1c (lowest)
			 * [6]: step-voltage-2d1c (lowest)
			 */
			cdphy-dvfs-step0 = <5820 4300>, <6240 6240>, <312>, <575000 575000>;
			cdphy-dvfs-step1 = <6000 4900>, <6500 6500>, <356>, <600000 600000>;
			cdphy-dvfs-step2 = <6000 5800>, <6500 6500>, <416>, <650000 650000>;
			cdphy-dvfs-step3 = <6000 6000>, <6500 6500>, <499>, <725000 725000>;

			power-domains =
						<&scpsys MT6897_POWER_DOMAIN_CAM_MAIN>,
						<&scpsys MT6897_POWER_DOMAIN_CSI_RX>;

			operating-points-v2 = <&opp_table_cam>;

			clocks =
				<&camsys_main_clk CLK_CAM_MAIN_SENINF_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG_CON_0>,
				<&topckgen_clk CLK_TOP_SENINF_SEL>,
				<&topckgen_clk CLK_TOP_SENINF1_SEL>,
				<&topckgen_clk CLK_TOP_SENINF2_SEL>,
				<&topckgen_clk CLK_TOP_SENINF3_SEL>,
				<&topckgen_clk CLK_TOP_SENINF4_SEL>,
				<&topckgen_clk CLK_TOP_SENINF5_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D7>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D5>,
				<&mmdvfs_clk CLK_MMDVFS_CAM>;

			clock-names = "clk_cam_seninf",
				"clk_cam_cam",
				"clk_cam_camtg",
				"clk_top_seninf",
				"clk_top_seninf1",
				"clk_top_seninf2",
				"clk_top_seninf3",
				"clk_top_seninf4",
				"clk_top_seninf5",
				"clk_top_camtm",
				"clk_top_ap_step0",
				"clk_top_ap_step1",
				"clk_top_ap_step2",
				"clk_top_ap_step3",
				"mmdvfs_mux";

			clk-fmeter-isp {
				fmeter-type = "CKGEN";
				fmeter-no = <85>;
			};

			clk-fmeter-csi0 {
				fmeter-type = "CKGEN";
				fmeter-no = <34>;
			};

			clk-fmeter-csi1 {
				fmeter-type = "CKGEN";
				fmeter-no = <35>;
			};

			clk-fmeter-csi2 {
				fmeter-type = "CKGEN";
				fmeter-no = <36>;
			};

			clk-fmeter-csi3 {
				fmeter-type = "CKGEN";
				fmeter-no = <37>;
			};

			clk-fmeter-csi4 {
				fmeter-type = "CKGEN";
				fmeter-no = <38>;
			};

			clk-fmeter-csi5 {
				fmeter-type = "CKGEN";
				fmeter-no = <39>;
			};
		};

		disp_merge0: disp-merge0@14011000 {
			compatible = "mediatek,disp_merge0",
				"mediatek,mt6897-disp-merge";
			reg = <0 0x14011000 0 0x1000>;
			interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys0_config_clk CLK_DISPSYS0_DISP_MERGE0>;
		};

		mipi_tx_config0: mipi-tx-config@11e50000 {
			compatible = "mediatek,mipi_tx_config0",
						"mediatek,mt6897-mipi-tx";
			reg = <0 0x11e50000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
		};

		mipi_tx_config1: mipi-tx-config@11e60000 {
			status = "disabled";
			compatible = "mediatek,mipi_tx_config1",
						"mediatek,mt6897-mipi-tx";
			reg = <0 0x11e60000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx1_pll";
		};

		vcp: vcp@1ec00000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,vcp";
			vcp-support = <1>;
			status = "okay";
			reg = <0 0x1ea00000 0 0x40000>, /* tcm */
				<0 0x1ec24000 0 0x1000>, /* cfg */
				<0 0x1ec30000 0 0x1000>, /* cfg core0 */
				<0 0x1ec40000 0 0x1000>, /* cfg core1 */
				<0 0x1ec52000 0 0x1000>, /* bus tracker dbg */
				<0 0x1ec60000 0 0x40000>, /* llc dbg */
				<0 0x1eca5000 0 0x4>, /* cfg_sec dbg */
				<0 0x1e820000 0 0x4>, /* mmu dbg */
				<0 0x1ecfb000 0 0x100>, /* mbox0 base */
				<0 0x1ecfb100 0 0x4>, /* mbox0 set */
				<0 0x1ecfb10c 0 0x4>, /* mbox0 clr */
				<0 0x1eca5020 0 0x4>, /* mbox0 init */
				<0 0x1ecfc000 0 0x100>, /* mbox1 base */
				<0 0x1ecfc100 0 0x4>, /* mbox1 set */
				<0 0x1ecfc10c 0 0x4>, /* mbox1 clr */
				<0 0x1eca5024 0 0x4>, /* mbox1 init */
				<0 0x1ecfd000 0 0x100>, /* mbox2 base */
				<0 0x1ecfd100 0 0x4>, /* mbox2 set */
				<0 0x1ecfd10c 0 0x4>, /* mbox2 clr */
				<0 0x1eca5028 0 0x4>, /* mbox2 init */
				<0 0x1ecfe000 0 0x100>, /* mbox3 base */
				<0 0x1ecfe100 0 0x4>, /* mbox3 set */
				<0 0x1ecfe10c 0 0x4>, /* mbox3 clr */
				<0 0x1eca502c 0 0x4>, /* mbox3 init */
				<0 0x1ecff000 0 0x100>, /* mbox4 base */
				<0 0x1ecff100 0 0x4>, /* mbox4 set */
				<0 0x1ecff10c 0 0x4>, /* mbox4 clr */
				<0 0x1eca5030 0 0x4>; /* mbox4 init */

			reg-names = "vcp_sram_base",
				"vcp_cfgreg",
				"vcp_cfgreg_core0",
				"vcp_cfgreg_core1",
				"vcp_bus_tracker",
				"vcp_l1creg",
				"vcp_cfgreg_sec",
				"vcp_cfgreg_mmu",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_init",
				"mbox1_base",
				"mbox1_set",
				"mbox1_clr",
				"mbox1_init",
				"mbox2_base",
				"mbox2_set",
				"mbox2_clr",
				"mbox2_init",
				"mbox3_base",
				"mbox3_set",
				"mbox3_clr",
				"mbox3_init",
				"mbox4_base",
				"mbox4_set",
				"mbox4_clr",
				"mbox4_init";

			interrupts = <GIC_SPI 857 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 858 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 859 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 860 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 861 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 862 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 863 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "wdt",
				"reserved",
				"mbox0",
				"mbox1",
				"mbox2",
				"mbox3",
				"mbox4";

			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L43_VIDEO_UP1>;
			mediatek,smi = <&mmsram_smi_2x1_sub_comm4 &smi_mdp_2x1_subcommon>;

			core-0 = "enable";
			vcp-hwvoter = "disable";
			vcp-sram-size = <0x00040000>;
			vcp-dram-size = <0x00800000>;
			core-nums = <1>;	/* core number */
			twohart = <1>;		/* two hart arch */
			fmeter-ck = <82>;	/* clk table fmeter f_fmmup_ck */
			fmeter-type = <2>;	/* fmeter type */
			mbox-count = <5>;
			vcp-ee-enable = <1>;
			/* id, mbox, send_size*/
			send-table =
				< 0 0 18>,/* IPI_OUT_VDEC_1 */
				< 2 1  2>,/* IPI_OUT_C_SLEEP_0 */
				< 3 1  1>,/* IPI_OUT_TEST_0 */
				< 9 1  2>,/* IPI_OUT_MMDVFS */
				<11 1  2>,/* IPI_OUT_MMQOS */
				<13 1  2>,/* IPI_OUT_MMDEBUG */
				<15 1  4>,/* IPI_OUT_C_VCP_HWVOTER_DEBUG */
				<16 2 18>,/* IPI_OUT_VENC_0 */
				<18 2  4>,/* IPI_OUT_VCP_MPOOL_0 */
				<20 3  2>,/* IPI_OUT_C_SLEEP_1 */
				<21 3  1>,/* IPI_OUT_TEST_1 */
				<22 3  6>,/* IPI_OUT_LOGGER_CTRL */
				<23 3  2>,/* IPI_OUT_VCPCTL_1 */
				<28 4  4>;/* IPI_OUT_VCP_MPOOL_1 */

			/* id, mbox, recv_size, recv_opt */
			recv-table =
				< 1 0 18 0>,/* IPI_IN_VDEC_1 */
				< 2 1  1 1>,/* IPI_OUT_C_SLEEP_0 */
				< 4 1 10 0>,/* IPI_IN_VCP_ERROR_INFO_0 */
				< 5 1  1 0>,/* IPI_IN_VCP_READY_0 */
				< 6 1  2 0>,/* IPI_IN_VCP_RAM_DUMP_0 */
				<10 1  2 0>,/* IPI_IN_MMDVFS */
				<12 1  2 0>,/* IPI_IN_MMQOS */
				<14 1  2 0>,/* IPI_IN_MMDEBUG */
				<15 1  4 1>,/* IPI_OUT_C_VCP_HWVOTER_DEBUG */
				<17 2 18 0>,/* IPI_IN_VENC_0 */
				<19 2  4 0>,/* IPI_IN_VCP_MPOOL_0 */
				<20 3  1 1>,/* IPI_OUT_C_SLEEP_1 */
				<24 3 10 0>,/* IPI_IN_VCP_ERROR_INFO_1 */
				<25 3  6 0>,/* IPI_IN_LOGGER_CTRL */
				<26 3  1 0>,/* IPI_IN_VCP_READY_1 */
				<27 3  2 0>,/* IPI_IN_VCP_RAM_DUMP_1 */
				<29 4  4 0>;/* IPI_IN_VCP_MPOOL_1 */

			vcp-secure-dump = <1>;   /* enable dump via secure world*/
			vcp-secure-dump-size = <0x200000>;
			vcp-secure-dump-offset = <0x600000>;
			vcp-sec-dump-key = "mediatek,me_vcp_reserved";

			memorydump = <0x40000>, /* l2tcm */
				<0x020000>, /* l1c */
				<0x003f00>, /* regdump */
				<0x000400>, /* trace buffer */
				<0x160000>; /* dram */

			vcp-mem-tbl = <0 0x78000>, /* VDEC_MEM_ID 480KB */
				<1 0x8000>, /* VENC_MEM_ID 32KB */
				<2 0x180000>, /* LOGGER 1MB 512KB*/
				<3 0x400>, /* VDEC_SET_PROP_MEM_ID 1KB */
				<4 0x400>, /* VENC_SET_PROP_MEM_ID 1KB */
				<5 0x400>, /* VDEC_VCP_LOG_INFO_ID 1KB */
				<6 0x400>, /* VENC_VCP_LOG_INFO_ID 1KB */
				<7 0x100000>, /* GCE_MEM_ID 256*4KB */
				<8 0x1000>, /* MMDVFS_MEM_ID 4KB */
				<9 0x1000>, /* MMQOS_MEM_ID 4KB */
				<10 0x0>; /* secure dump, its size is in secure_dump_size */

			power-domains = <&scpsys MT6897_POWER_DOMAIN_MM_PROC_DORMANT>;
			clocks = <&topckgen_clk CLK_TOP_MMUP_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D3>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>;
			clock-names = "mmup-sel", "mmup-clk", "mmup-26m";
		};

		vcp_io2: vcp-iommu-vdec {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible =  "mediatek,vcp-io-vdec";
			vcp-support = <2>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L43_VIDEO_UP1>;
		};

		vcp_io3: vcp-iommu-venc {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible =  "mediatek,vcp-io-venc";
			vcp-support = <3>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L43_VIDEO_UP1>;
		};

		vcp_io4: vcp-iommu-work {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,vcp-io-work";
			vcp-support = <4>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L43_VIDEO_UP1>;
		};

		vcp_io5: vcp-iommu-sec {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible =  "mediatek,vcp-io-sec";
			vcp-support = <7>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L43_VIDEO_UP0>;
		};

		aod_scp: aod-scp {
			compatible = "mediatek,aod_scp";
			dsi0 = <&dsi0 0x1000>;
			dsc0 = <&disp_dsc_wrap0 0x1000>;
			mipitx0 = <&mipi_tx_config0 0x1000>;
		};
	};

	scp_dvfs: scp-dvfs {
		compatible = "mediatek,scp-dvfs";

		clocks = <&vlp_cksys_clk CLK_VLP_CK_SCP_SEL>,
		<&topckgen_clk CLK_TOP_TCK_26M_MX9>, /* 26M  */
		<&topckgen_clk CLK_TOP_MMPLL_D3>,    /* 916.667M */
		<&topckgen_clk CLK_TOP_UNIVPLL_D3>,  /* 832M */
		<&topckgen_clk CLK_TOP_MAINPLL_D3>,  /* 728M */
		<&topckgen_clk CLK_TOP_UNIVPLL_D6>,  /* 416M */
		<&topckgen_clk CLK_TOP_APLL1>,       /* 180.634M */
		<&topckgen_clk CLK_TOP_MAINPLL_D4>,  /* 546M */
		<&topckgen_clk CLK_TOP_TVDPLL>,      /* 594M */
		<&topckgen_clk CLK_TOP_MAINPLL_D6>,  /* 364M */
		<&topckgen_clk CLK_TOP_OSC_D20>;     /* 26M  */

		clock-names = "clk_mux",
		"clk_pll_0",
		"clk_pll_1",
		"clk_pll_2",
		"clk_pll_3",
		"clk_pll_4",
		"clk_pll_5",
		"clk_pll_6",
		"clk_pll_7",
		"clk_pll_8",
		"clk_pll_9";

		scp-core-online-mask = <0x1>;
		vlp-support;
		vlpck-support;

		dvfs-opp =
		/* vlp		vsram	dvfsrc_opp	spm_vcore	freq mux resource */
		< 750000	750000	0xff		0xfff		200  0	0x0>,
		< 750000	750000	0xff		0xfff		266  0	0x0>,
		< 750000	750000	0xff		0xfff		400  0	0x0>,
		< 750000	750000	0xff		0xfff		800  0	0x0>;

		do-ulposc-cali;
		fmeter-clksys = <&topckgen_clk>;
		ulposc-clksys = <&vlp_cksys_clk>;
		scp-clk-ctrl = <&scp_clk_ctrl>;
		scp-clk-hw-ver = "v1";
		ulposc-cali-ver = "v2";
		ulposc-cali-num = <1>;
		ulposc-cali-target = <800>;
		ulposc-cali-config =
			/* con0		con1	con2 */
			<0x041692c0	0x2400	0xc>;
		clk-dbg-ver = "v3";
		ccf-fmeter-support;
		not-support-vlp-fmeter;
		scp-dvfs-flag = "enable"; /* enable/disable */
	};

	swpm: swpm {
		compatible = "mediatek,mtk-swpm";
		pmu-boundary-num = <0>;
		pmu-dsu-support = <1>;
		pmu-dsu-type = <10>;
	};

	pmsr: pmsr {
		compatible = "mediatek,mtk-pmsr";
		dpmsr-count = <2>;
	};

	sleep@1c001000 {
		compatible = "mediatek,sleep";
		reg = <0 0x1c001000 0 0x1000>;
		interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	mtk_lpm: mtk-lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		lpm-kernel-suspend = <0>;
		suspend-method = "enable";

		logger-enable-states = "mcusysoff_l", "mcusysoff_m", "mcusysoff_b", "system_mem",
					"system_pll", "system_bus", "system_vcore";

		irq-remain =	<&edge_keypad>,
				<&level_apusys_rv_apu_wdt>,
				<&level_apusys_rv_mbox0 &level_apusys_rv_mbox1>,
				<&level_apusys_rv_ce_exp>,
				<&level_apusys_hw_apu_logtop>,
				<&level_spi0>,
				<&level_spi1>,
				<&level_spi2>,
				<&level_spi3>,
				<&level_spi4>,
				<&level_spi5>,
				<&level_spi6>,
				<&level_spi7>;


		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1 &spm_emi>,
				<&spm_pmic &spm_vcore>;
		constraints = <&rc_vcore &rc_bus26m &rc_syspll>;
		spm-cond = <&spm_cond_pll>;
		cg-shift = <0>; /* cg blocking index */
		pll-shift = <0>; /* pll blocking index */

		power-gs = <0>;

		mcusys-cnt-chk = <1>;

		hwreq = "hw_cg", "peri_req";

		cpupm_sysram: cpupm-sysram@11b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
		};

		mcusys_ctrl: mcusys-ctrl@c040000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c040000 0 0x1000>;
		};

		lpm_sysram: lpm-sysram@11b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
			edge_keypad: edge-keypad {
				target = <&keypad>;
				value = <1 0 0 0x04>;
			};
			level_apusys_rv_apu_wdt: level-apusys-rv-apu-wdt {
				target = <&apusys_rv>;
				value = <0 0 0 0>;
			};
			level_apusys_rv_mbox0: level-apusys-rv-mbox0 {
				target = <&apusys_rv>;
				value = <0 1 0 0>;
			};
			level_apusys_rv_mbox1: level-apusys-rv-mbox1 {
				target = <&apusys_rv>;
				value = <0 2 0 0>;
			};
			level_apusys_rv_ce_exp: level-apusys-rv-ce-exp {
				target = <&apusys_rv>;
				value = <0 3 0 0>;
			};
			level_apusys_hw_apu_logtop: level-apusys-hw-apu-logtop {
				target = <&apusys_hw_logger>;
				value = <0 0 0 0>;
			};
			level_spi0: level-spi0 {
				target = <&spi0>;
				value = <0 0 0 0>;
			};
			level_spi1: level-spi1 {
				target = <&spi1>;
				value = <0 0 0 0>;
			};
			level_spi2: level-spi2 {
				target = <&spi2>;
				value = <0 0 0 0>;
			};
			level_spi3: level-spi3 {
				target = <&spi3>;
				value = <0 0 0 0>;
			};
			level_spi4: level-spi4 {
				target = <&spi4>;
				value = <0 0 0 0>;
			};
			level_spi5: level-spi5 {
				target = <&spi5>;
				value = <0 0 0 0>;
			};
			level_spi6: level-spi6 {
				target = <&spi6>;
				value = <0 0 0 0>;
			};
			level_spi7: level-spi7 {
				target = <&spi7>;
				value = <0 0 0 0>;
			};
		};

		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <0>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <0>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <0>;
			};
			dram_s0: dram-s0 {
				id = <0x00000003>;
				value = <0>;
			};
			dram_s1: dram-s1 {
				id = <0x00000004>;
				value = <0>;
			};
			spm_vcore: spm-vcore {
				id = <0x00000005>;
				value = <0>;
			};
			spm_emi: spm-emi {
				id = <0x00000006>;
				value = <0>;
			};
			spm_pmic: spm-pmic {
				id = <0x00000007>;
				value = <0>;
			};
		};
		constraint-list {
			rc_syspll: rc-syspll {
				rc-name = "syspll";
				id = <0x00000002>;
				value = <1>;
				cond-info = <1>;
			};
			rc_bus26m: rc-bus26m {
				rc-name = "bus26m";
				id = <0x00000001>;
				value = <1>;
				cond-info = <1>;
			};
			rc_vcore: rc-vcore {
				rc-name = "vcore";
				id = <0x00000000>;
				value = <1>;
				cond-info = <1>;
			};
		};

		spm-cond-list {
			spm_cond_pll: spm-cond-pll {
				pll-name = "UNIVPLL2",
					"MFGPLL",
					"MFGSCPLL",
					"SENSONPLL",
					"MM2PLL",
					"MAIN2PLL",
					"ADSPPLL",
					"APLL1",
					"APLL2";
			};
		};

		power-gs-list {
		};
	};

	scp: scp@1c400000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0 0x1c400000 0 0x200000>, /* tcm */
			  <0 0x1cb24000 0 0x1000>, /* cfg */
			  <0 0x1cb21000 0 0x1000>, /* clk*/
			  <0 0x1cb30000 0 0x1000>, /* cfg core0 */
			  <0 0x1cb40000 0 0x1000>, /* cfg core1 */
			  <0 0x1cb52000 0 0x1000>, /* bus tracker */
			  <0 0x1cb60000 0 0x40000>, /* llc */
			  <0 0x1cba5000 0 0x4>, /* cfg_sec */
			  <0 0x1cbfb000 0 0x100>, /* mbox0 base */
			  <0 0x1cbfb100 0 0x4>, /* mbox0 set */
			  <0 0x1cbfb10c 0 0x4>, /* mbox0 clr */
			  <0 0x1cba5020 0 0x4>, /* mbox0 init */
			  <0 0x1cbfc000 0 0x100>, /* mbox1 base */
			  <0 0x1cbfc100 0 0x4>, /* mbox1 set */
			  <0 0x1cbfc10c 0 0x4>, /* mbox1 clr */
			  <0 0x1cba5024 0 0x4>, /* mbox1 init */
			  <0 0x1cbfd000 0 0x100>, /* mbox2 base */
			  <0 0x1cbfd100 0 0x4>, /* mbox2 set */
			  <0 0x1cbfd10c 0 0x4>, /* mbox2 clr */
			  <0 0x1cba5028 0 0x4>, /* mbox2 init */
			  <0 0x1cbfe000 0 0x100>, /* mbox3 base */
			  <0 0x1cbfe100 0 0x4>, /* mbox3 set */
			  <0 0x1cbfe10c 0 0x4>, /* mbox3 clr */
			  <0 0x1cba502c 0 0x4>, /* mbox3 init */
			  <0 0x1cbff000 0 0x100>, /* mbox4 base */
			  <0 0x1cbff100 0 0x4>, /* mbox4 set */
			  <0 0x1cbff10c 0 0x4>, /* mbox4 clr */
			  <0 0x1cba5030 0 0x4>; /* mbox4 init */

		reg-names = "scp_sram_base",
				"scp_cfgreg",
				"scp_clkreg",
				"scp_cfgreg_core0",
				"scp_cfgreg_core1",
				"scp_bus_tracker",
				"scp_l1creg",
				"scp_cfgreg_sec",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_init",
				"mbox1_base",
				"mbox1_set",
				"mbox1_clr",
				"mbox1_init",
				"mbox2_base",
				"mbox2_set",
				"mbox2_clr",
				"mbox2_init",
				"mbox3_base",
				"mbox3_set",
				"mbox3_clr",
				"mbox3_init",
				"mbox4_base",
				"mbox4_set",
				"mbox4_clr",
				"mbox4_init";

		interrupts = <GIC_SPI 713 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 714 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 715 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 716 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 717 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 718 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 719 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc0",
				  "ipc1",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		core-0 = "enable";
		scp-hwvoter = "disable";
		scp-sram-size = <0x00200000>;
		core-nums = <1>;	/* core number */
		twohart = <1>;		/* two hart arch */
		mbox-count = <4>;
		/* id, mbox, send_size*/
		send-table =
		< 0 0  11>,/* IPI_OUT_AUDIO_VOW_1 */
		<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
		<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
		<16 0  1>,/* IPI_OUT_TEST_1 */
		//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
		<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
		<18 1  2>,/* IPI_OUT_SCPCTL_1 */
		<46 1  1>,/* IPI_OUT_SCP_PM_NOTIFY_1 */
		<29 1 16>,/* IPI_OUT_SENSOR_CTRL */
		<31 1  7>,/* IPI_OUT_SENSOR_NOTIFY */
		< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
		< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
		< 6 2  1>,/* IPI_OUT_TEST_0 */
		//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
		<33 2  16>,/* IPI_OUT_SCP_CONNSYS */
		< 3 3  4>,/* IPI_OUT_APCCCI_0 */
		<37 3  1>,/* IPI_OUT_SCP_AOD */
		<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
		<35 3  2>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<39 3  4>,/* IPI_OUT_AOV_SCP */
		<43 3  4>,/* IPI_OUT_NPU_SCP */
		<45 3  1>,/* IPI_OUT_SCP_PM_NOTIFY_0 */
		<47 3  2>,/* IPI_PIN_HOST_SCP_CHRE */
		<48 3  2>;/* IPI_PIN_SCP_HOST_CHRE */

		#recv-cells-mode = <1>;
		/* mode 0 or no defined #recv-cells-mode => 4 elements : id, mbox,
		 * recv_size, recv_opt
		 */
		/* mode 1 => 7 elements : id, mbox, recv_size, recv_opt, lock, buf_full_opt,
		 * cb_ctx_opt
		 */
		recv-table =
		< 1 0  2 0 0 0 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
		< 2 0 26 0 0 0 0>,/* IPI_IN_AUDIO_VOW_1 */
		<36 0  1 0 0 0 0>,/* IPI_IN_AUDIO_ACDDET_1 */
		<15 0  1 1 0 0 0>,/* IPI_OUT_C_SLEEP_1 */
		//<25 0 6 0 0 0 0>,/* IPI_IN_SCP_MPOOL_1 */
		<20 1 10 0 0 0 0>,/* IPI_IN_SCP_ERROR_INFO_1 */
		<21 1  6 0 0 0 0>,/* IPI_IN_LOGGER_CTRL */
		<22 1  1 0 0 0 0>,/* IPI_IN_SCP_READY_1 */
		<30 1  2 0 0 0 0>,/* IPI_IN_SENSOR_CTRL */
		<32 1  7 0 0 0 0>,/* IPI_IN_SENSOR_NOTIFY */
		< 5 2  1 1 0 0 0>,/* IPI_OUT_C_SLEEP_0 */
		< 8 2 10 0 0 0 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
		//<12 2  6 0 0 0 0>,/* IPI_IN_SCP_MPOOL_0 */
		<34 2 16 0 0 0 0>,/* IPI_IN_SCP_CONNSYS */
		< 7 3  2 0 0 0 0>,/* IPI_IN_APCCCI_0 */
		<38 3  1 0 0 0 0>,/* IPI_IN_SCP_AOD */
		<28 3  5 0 0 0 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
		<27 3  2 0 0 0 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
		<35 3  4 1 0 0 0>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<40 3  4 0 0 0 0>,/* IPI_IN_SCP_AOV */
		<44 3  4 0 0 0 0>,/* IPI_IN_SCP_NPU */
		<47 3  2 1 0 0 0>,/* IPI_PIN_HOST_SCP_CHRE ack slot */
		<48 3  2 0 0 0 1>;/* IPI_PIN_SCP_HOST_CHRE msg slot */

		//legacy_table =	<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
		//		<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
		//		<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
		//		<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
		//		<6>, /* out_size */
		//		<6>; /* in_size */

		/* feature, frequecy, coreid */
		scp-feature-tbl =
				  < 0  40 0>,	/* vow */
				  < 1  29 0>,	/* sensor */
				  < 2  26 0>,	/* flp */
				  < 3   0 0>,	/* rtos */
				  < 4 200 0>,	/* speaker */
				  < 5   0 0>,	/* vcore */
				  < 6 135 0>,	/* barge in */
				  < 7  10 0>,	/* vow dump */
				  < 8  80 0>,	/* vow vendor M */
				  < 9  43 0>,	/* vow vendor A */
				  <10  22 0>,	/* vow vendor G */
				  <11  20 0>,	/* vow dual mic */
				  <12 100 0>,	/* vow dual mic barge in */
				  <13 200 0>;	/* ultrasound */

		scp-dram-region = "enable";   /* enable scp dram region manage */
		scp-protect = "enable";   /* enable scp protections */
		secure-dump = "enable";   /* enable dump via secure world*/
		secure-dump-size = <0x4c8000>;
		scp-pm-notify = "disable";
		scp-thermal-wq = "disable";

		//scp_aovmem_key = "mediatek,scp_aov_reserved";
		scp-mem-key = "mediatek,reserve-memory-scp_share";

		/* feature ID, size, alignment */
		scp-mem-tbl =
				  <0 0x0 0x0>, /* secure dump, its size is in secure-dump-size */
				  <1 0xca700 0x0>, /* vow */
				  <2 0x100000 0x0>, /* sensor main*/
				  <3 0x180000 0x0>, /* logger */
				  <4 0x19000 0x0>, /* audio */
				  <5 0xa000 0x0>, /* vow bargein */
				  <7 0x1a000 0x0>, /* ultrasound*/
				  <8 0x10000 0x0>, /* sensor supper*/
				  <9 0x1000 0x0>, /* sensor list */
				  <10 0x2000 0x0>, /* sensor debug */
				  <11 0x100 0x0>, /* sensor custom writer */
				  <12 0x100 0x0>, /* sensor custom reader */
				  //<13 0x480000 0x0>; /* aov */
				  <15 0x10000 0x0>, /* aod */
				  <17 0x8000 0x0>, /* scp chre from */
				  <18 0x8000 0x0>; /* scp chre to */

		memorydump = <0x200000>, /* l2tcm */
				 <0x0c4000>, /* cache : l1c 0x3c000 + l2c 0x88000 */
				 <0x003c00>, /* regdump */
				 <0x000400>, /* trace buffer */
				 <0x200000>; /* dram */
#if 0
		scp-resource-dump = "disable";   /* enable dump scp related resource */
		/* regulator */
		scp-supply-num = <3>;	/* total number of scp related regulator */
		vscp0-supply = <&mt6363_vbuck4>;
		vscp1-supply = <&mt6363_vsram_apu>;
		vscp2-supply = <&mt6363_vs3>;
#endif
		/* dump register */
		/* cell means register info (address,size), not total reg num */
		scp-resource-reg-dump-cell = <2>;
		scp-resource-reg-dump = <0x1c013010 0x4>,
			<0x1c001908 0x4>,
			<0x1c001818 0x4>;
	};

	sap: sap@1c400000 {
		compatible = "mediatek,sap";
		status = "disable";
		core-id = <0x02>;
		l2tcm-offset = <0x001d0000>;
		secure-dump-size = <0x24000>;
		reg = <0 0x1cb3a000 0 0x1000>,
			<0 0x1cbc0000 0 0x20000>,
			<0 0x1cbff000 0 0x100>, /* mbox0 base, using mbox4's hw */
			<0 0x1cbff100 0 0x4>, /* mbox0 set, using mbox4's hw */
			<0 0x1cbff10c 0 0x4>, /* mbox0 clr, using mbox4's hw */
			<0 0x1cba5030 0 0x4>; /* mbox0 init, using mbox4's hw */
		reg-names = "sap_cfg_reg",
			"sap_l1cache",
			"mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox0_init";
		interrupts = <GIC_SPI 719 IRQ_TYPE_LEVEL_HIGH 0>; /* using mbox4's hw */
		interrupt-names = "mbox0";
		mbox-count = <1>;
		/* id, mbox, send_size */
		send-table =
			<1 0 17>; /* IPI_OUT_SENSOR_SAP_NOTIFY */

		#recv-cells-mode = <1>;
		/* mode 0 or no defined
		 * mode = 4 elements : id, mbox, recv_size, recv_opt
		 * mode 1 => 7 elements : id, mbox, recv_size, recv_opt,
		 * lock, buf_full_opt, *cb_ctx_opt
		 */
		recv-table =
			<0 0 17 0 0 0 0>; /* IPI_IN_SENSOR_SAP_NOTIFY */
		memorydump = <0x020000>, /* l1c */
			<0x003f00>, /* regdump */
			<0x000100>; /* trace buffer */
	};

	slbc: slbc@113e00 {
		compatible = "mediatek,mtk-slbc";
		reg = <0 0x00113e00 0 0x200>;
		slbc-enable = <1>;
		trace-dram-base = <0x0>;
		trace-dram-size  = <0x0>;
	};

	fm: fm@18000000 {
		compatible = "mediatek,fm";
		family-id = <0x6983>;
		host-id = <0x6897>;
		conn-id = <0x0205>;
		interrupts = <GIC_SPI 851 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6879-oc-debug";
		status = "okay";
	};

	extcon_usb: extcon-usb {
		compatible = "mediatek,extcon-usb";
		vbus-supply = <&mt6375_otg_vbus>;
		vbus-voltage = <5000000>;
		vbus-current = <1800000>;
		charger = <&mt6375_chg>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <1>;
		port {
			usb_role: endpoint {
				remote-endpoint = <&mtu3_drd_switch>;
			};
		};
	};

	usb_meta: usb-meta {
		compatible = "mediatek,usb-meta";
		udc = <&ssusb>;
	};

	usb_boost: usb-boost-manager {
		compatible = "mediatek,usb-boost", "mediatek,mt6897-usb-boost";
		interconnects = <&dvfsrc MT6873_MASTER_DBGIF &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "icc-bw";
		required-opps = <&dvfsrc_freq_opp0>;
		usb-audio;
		small-core = <1250000>;
	};

	low-battery-throttling {
		compatible = "mediatek,low_battery_throttling";
		thd-volts-l = <3550 3100 2900>;
		thd-volts-h = <3600 3550 3100>;
		lvsys-thd-enable = <1>;
		vbat-thd-enable = <1>;
	};

	pbm: pbm {
		compatible = "mediatek,pbm";
	};

	mdpm: mdpm {
		compatible = "mediatek,mt6897-mdpm";
	};

	cpu_power_throttling: cpu-power-throttling {
		compatible = "mediatek,cpu-power-throttling";

		lbat-max-level = <3>;
		lbat-limit-freq-lv1 = < 900000  900000 1300000>;
		lbat-limit-freq-lv2 = < 1200000  1700000 1800000>;
		lbat-limit-freq-lv3 = < 900000  900000 900000>;

		oc-max-level = <2>;
		oc-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
		oc-limit-freq-lv2 = < 900000  900000 900000>;

		soc-max-level = <1>;
		soc-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
	};

	md_power_throttling: md-power-throttling {
		compatible = "mediatek,md-power-throttling";

		lbat-max-level = <3>;
		lbat-reduce-tx-lv1 = <6>;
		lbat-reduce-tx-lv2 = <6>;
		lbat-reduce-tx-lv3 = <6>;

		oc-max-level = <2>;
		oc-reduce-tx-lv1 = <0>;
		oc-reduce-tx-lv2 = <6>;

		soc-max-level = <1>;
		soc-reduce-tx-lv1 = <6>;
	};

	bp_thl: bp-thl {
		compatible = "mediatek,mtk-bp-thl";

		max-throttle-level = <2>;
		soc-throttle-level = < 0 1>;

		soc-max-stage = <1>;
		soc-limit-threshold = <15>;
	};

	lk_charger: lk-charger {
		compatible = "mediatek,lk_charger";
		enable-anime;
		/* enable-pe-plus; */
		enable-pd20-reset;
		power-path-support;
		max-charger-voltage = <6500000>;
		fast-charge-voltage = <3000000>;

		/* charging current */
		usb-charger-current = <500000>;
		ac-charger-current = <2050000>;
		ac-charger-input-current = <3200000>;
		non-std-ac-charger-current = <500000>;
		charging-host-charger-current = <1500000>;
		ta-ac-charger-current = <3000000>;
		pd-charger-current = <500000>;

		/* battery temperature protection */
		temp-t4-threshold = <50>;
		temp-t3-threshold = <45>;
		temp-t1-threshold = <0>;

		/* enable check vsys voltage */
		enable-check-vsys;
	};

	pe: pe {
		compatible = "mediatek,charger,pe";
		gauge = <&mtk_gauge>;

		ta-12v-support;
		ta-9v-support;

		pe-ichg-level-threshold = <1000000>; /* uA */
		ta-start-battery-soc = <0>;
		ta-stop-battery-soc = <85>;
		min-charger-voltage = <4600000>;

		ta-ac-12v-input-current = <3200000>;
		ta-ac-9v-input-current = <3200000>;
		ta-ac-7v-input-current = <3200000>;
		pe-charger-current = <3000000>;
		vbat-threshold = <4150>;
	};

	pe2: pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <&mtk_gauge>;

		/* PE 2.0 */
		pe20-ichg-level-threshold = <1000000>; /* uA */
		ta-start-battery-soc = <0>;
		ta-stop-battery-soc = <85>;
		min-charger-voltage = <4600000>;

		/* cable measurement impedance */
		cable-imp-threshold = <699>;
		vbat-cable-imp-threshold = <3900000>; /* uV */

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pdc: pdc {
		compatible = "mediatek,charger,pd";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pd-vbus-low-bound = <5000000>;
		pd-vbus-upper-bound = <5000000>;
		vsys-watt = <5000000>;
		ibus-err = <14>;

		pd-stop-battery-soc = <80>;

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		/* dual charger */
		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pe4: pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pe40-stop-battery-soc = <80>;

		high-temp-to-leave-pe40 = <46>;
		high-temp-to-enter-pe40 = <39>;
		low-temp-to-leave-pe40 = <10>;
		low-temp-to-enter-pe40 = <16>;
		ibus-err = <14>;

		/* PE 4.0 cable impedance (mohm) */
		pe40-r-cable-1a-lower = <500>;
		pe40-r-cable-2a-lower = <351>;
		pe40-r-cable-3a-lower = <240>;

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pe5: pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <4350>;
		start-soc-min = <0>;
		start-soc-max = <80>;
		stop-soc-max = <99>;
		vbat-max-gap = <50>;
		idvchg-term = <500>;
		idvchg-step = <50>;
		ita-level = <3000 2500 2000 1500>;
		rcable-level = <250 300 375 500>;
		ita-level-dual = <5000 3700 3400 3000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <1000>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <4000>;
		idvchg-ss-step2-vbat = <4200>;
		ta-blanking = <285>;
		swchg-aicr = <0>;
		swchg-ichg = <1200>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <4250>;
		force-ta-cv-vbat = <4250>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 50 60 70 80>;
		tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <6800>;
		vta-cap-max = <11000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <4150>;
	};

	pe5p: pe5p {
		compatible = "mediatek,charger,pe5p";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <8900>;
		start-soc-min = <0>;
		start-soc-max = <80>;
		start-vbat-min = <7100>;
		start-vbat-max = <8750>;
		idvchg-term = <250>;
		idvchg-step = <50>;
		ita-level = <5000 4500 3750 3000>;
		rcable-level = <250 300 375 500>;
		ita-level-dual = <5000 4500 3750 3000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <500>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <8000>;
		idvchg-ss-step2-vbat = <8100>;
		ta-blanking = <500>;
		swchg-aicr = <0>;
		swchg-ichg = <0>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <8200>;
		force-ta-cv-vbat = <8200>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 40 50 60 70>;
		/* tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>; */
		tta-curlmt = <0 0 0 0 0 0 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <14000>;
		vta-cap-max = <20000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <8200>;
	};

	hvbp: hvbp {
		compatible = "mediatek,charger,hvbp";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <8900>;
		start-soc-min = <1>;
		start-soc-max = <80>;
		start-vbat-min = <7100>;
		start-vbat-max = <8750>;
		idvchg-term = <500>;
		idvchg-step = <50>;
		ita-level = <2500 2300 2150 2000>;
		rcable-level = <250 300 375 500>;
		/* ita-level-dual = <5000 4500 3750 3000>; */
		ita-level-dual = <3000 2500 1750 1000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <500>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <8000>;
		idvchg-ss-step2-vbat = <8100>;
		ta-blanking = <500>;
		swchg-aicr = <0>;
		swchg-ichg = <0>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <8200>;
		force-ta-cv-vbat = <8200>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 40 50 60 70>;
		/* tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>; */
		tta-curlmt = <0 0 0 0 0 0 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <50000>;
		vta-cap-max = <11000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <8200>;
	};

	charger: charger {
		compatible = "mediatek,charger";
		gauge = <&mtk_gauge>;
		charger = <&mt6375_chg>;
		bc12-psy = <&mt6375_chg>;
		bootmode = <&chosen>;

		algorithm-name = "Basic";
		charger-configuration= <0>;
		alg-new-arbitration;

		/* common */
		battery-cv = <4350000>;
		max-charger-voltage = <6500000>;
		vbus-sw-ovp-voltage = <15000000>;
		min-charger-voltage = <4600000>;

		/* sw jeita */
		enable-vbat-mon = <0>;
		/* enable-sw-jeita; */
		jeita-temp-above-t4-cv = <4240000>;
		jeita-temp-t3-to-t4-cv = <4240000>;
		jeita-temp-t2-to-t3-cv = <4340000>;
		jeita-temp-t1-to-t2-cv = <4240000>;
		jeita-temp-t0-to-t1-cv = <4040000>;
		jeita-temp-below-t0-cv = <4040000>;
		temp-t4-thres = <50>;
		temp-t4-thres-minus-x-degree = <47>;
		temp-t3-thres = <45>;
		temp-t3-thres-minus-x-degree = <39>;
		temp-t2-thres = <10>;
		temp-t2-thres-plus-x-degree = <16>;
		temp-t1-thres = <0>;
		temp-t1-thres-plus-x-degree = <6>;
		temp-t0-thres = <0>;
		temp-t0-thres-plus-x-degree = <0>;
		temp-neg-10-thres = <0>;

		/* battery temperature protection */
		enable-min-charge-temp;
		min-charge-temp = <0>;
		min-charge-temp-plus-x-degree = <6>;
		max-charge-temp = <50>;
		max-charge-temp-minus-x-degree = <47>;

		/* charging current */
		usb-charger-current = <500000>;
		ac-charger-current = <2050000>;
		ac-charger-input-current = <3200000>;
		charging-host-charger-current = <1500000>;

		/* dynamic mivr */
		enable-dynamic-mivr;
		min-charger-voltage-1 = <4400000>;
		min-charger-voltage-2 = <4200000>;
		max-dmivr-charger-current = <1800000>;

		/* fast charging algo support indicator */
		enable-fast-charging-indicator;
	};

	met {
		met_emi: met-emi {
			compatible = "mediatek,met_emi";
			emi-num = <2>;
			dram-num = <2>;
			dramc-ver = <2>;
			/* 0: dram ebg, 1:emi_freq, 2: DRAMC_DCM_CTRL 3:chn_emi_low_effi */
			/* 4: SLC */
			met-emi-support-list = <0x12>;
			cen-emi-reg-base = <0x10219000 0x1021d000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn-emi-reg-size = <0xa90>;
			dramc-nao-reg-base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc-nao-reg-size = <0xb6c>;
			dramc-ao-reg-base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dramc-ao-reg-size = <0x2000>;
			ddrphy-ao-reg-base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy-ao-reg-size = <0x1650>;
			ddrphy-ao-misc-cg-ctrl0 = <0xacc>;
			ddrphy-ao-misc-cg-ctrl2 = <0xad4>;
			dram-freq-default = <6400>;
			ddr-ratio-default = <8>;
			dram-type-default = <8>;
			apmixedsys-reg-base = <0x1000c000>;
			apmixedsys-reg-size = <0x410>;
			slc-pmu-reg-base = <0x10342000 0x10343000>;
			slc-pmu-reg-size = <0x1000>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";
			met-res-ram-sspm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
			met-res-ram-mcupm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
			met-res-ram-gpueb {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
		};

		mcupm_rts_header:mcupm-rts-header {
			node-0 = "MCUPM_MET_UNIT_TEST", "test";

			node-1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,\
cpuqos_mode,dnth0,dnth1,upth0,upth1,\
hit0,hit1,hit2,hit3,mis0,mis1,mis2,mis3,\
l3_hit,l3_mis,pmu_cyc_cnt";

			node-2 = "__MCUPM_MET_TEST__", "taskId,isrId,dvfs";

			node-3 = "MCUPM_DSU_DVFS_ACTIVE",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-4 = "MCUPM_DSU_DVFS_L3_STALL",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-5 = "MCUPM_DSU_DVFS_EMI_STALL",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-6 = "MCUPM_DSU_DVFS_NON_WFX",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-7 = "MCUPM_DSU_DVFS_OPP",
					"CPU_L_opp,CPU_M_opp,CPU_B_opp,DSU_opp";

			node-8 = "MCUPM_PMU_MGR_L3_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-9 = "MCUPM_PMU_MGR_EMI_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-10 = "MCUPM_PMU_MGR_CPU_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-11 = "MCUPM_PMU_MGR_NON_WFX",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
		};

		sspm_rts_header: sspm-rts-header {
			node-0 = "SSPM_PTPOD",
			"_id,voltage";

			node-1 = "SSPM_MET_UNIT_TEST",
				"test";

			node-2 = "SSPM_QOS_BOUND_STATE",
				"ver,apu_num,idx,state,num,event,emibw_mon_total,",
				"emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,",
				"emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,",
				"apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,",
				"apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,",
				"apubw_mon_edma0,apubw_mon_edma1,",
				"apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,",
				"apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,",
				"apulat_mon_edma0,apulat_mon_edma1";

			node-3 = "SSPM_CM_MGR_NON_WFX",
				"non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,",
				"non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";

			node-4 = "SSPM_CM_MGR_LOADING",
				"ratio,cps";

			node-5 = "SSPM_CM_MGR_POWER",
				"c_up_array_0,c_up_array_1,c_up_array_2,c_down_array_0,c_down_array_1,",
				"c_down_array_2,c_up_0,c_up_1,c_up_2,c_down_0,c_down_1,c_down_2,c_up,",
				"c_down,v_up,v_down,v2f_0,v2f_1,v2f_2";

			node-6 = "SSPM_CM_MGR_OPP",
				"v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,c_opp_cur_2,d_times_up,",
				"d_times_down";

			node-7 = "SSPM_CM_MGR_RATIO",
				"stall_0,stall_1,stall_2,stall_3,stall_4,",
				"stall_5,stall_6,stall_7,",
				"active_0,active_1,active_2,active_3,active_4,",
				"active_5,active_6,active_7";

			node-8 = "SSPM_CM_MGR_BW",
				"total_bw";

			node-9 = "SSPM_CM_MGR_CP_RATIO",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5";

			node-10 = "SSPM_CM_MGR_VP_RATIO",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5";

			node-11 = "SSPM_CM_MGR_DE_TIMES",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5,reset";

			node-12 = "SSPM_CM_MGR_DSU_DVFS_PWR",
				"up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,",
				"down_BB,down_DSU,total_up,total_cur,total_down";

			node-13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR",
				"up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,",
				"cur_BB_a,down_L_a,down_B_a,down_BB_a,",
				"up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,",
				"cur_BB_s,down_L_s,down_B_s,down_BB_s";

			node-14 = "SSPM_CM_MGR_DSU_DVFS_STALL",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";

			node-15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-16 = "SSPM_CM_MGR_DSU_DVFS_OPP",
				"map_opp_50,map_opp_70,final,",
				"orig,L3_vote_opp,debounce_up,debounce_down";

			node-17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG",
				"up_L,up_B,up_BB,down_L,down_B,down_BB,",
				"up_L_flag,up_B_flag,up_BB_flag,",
				"down_L_flag,down_B_flag,down_BB_flag";

			node-18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO",
				"active,idle,dormant,off";

			node-27 = "SSPM_SWPM_CPU__DSU_L3_BW",
				"L3_BW";

			node-28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO",
				"active,idle,off";

			node-29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW",
				"cpu_emi_bw";

			node-30 = "SSPM_SWPM_CPU__DVFS",
				"vproc3,vproc2,vproc1,cpuL_freq,cpuBL_freq,cpuB_freq,cpu_L_opp,",
				"cpu_BL_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";

			node-31 = "SSPM_SWPM_CPU__LKG_POWER",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";

			node-32 = "SSPM_SWPM_CPU__POWER",
				"cpu_L,cpu_B,cpu_BB,dsu,mcusys";

			node-33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO",
				"active,idle,off";

			node-34 = "SSPM_SWPM_GPU__LOADING",
				"top_loading,stack_loading,iterator_loading";

			node-35 = "SSPM_SWPM_GPU__DVFS",
				"top_freq,stack_freq,vgpu,vcore,mtcmos,top_ratio,stack_ratio";

			node-36 = "SSPM_SWPM_GPU__URATE",
				"alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";

			node-37 = "SSPM_SWPM_GPU__THERMAL",
				"thermal,top_lkg,stack_lkg";

			node-38 = "SSPM_SWPM_GPU__COUNTER",
				"GPU_ACTIVE,EXEC_CORE_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,",
				"TEX,VARY_SLOT,L20,L21,ITER_TILER_ACTIVE,ITER_COMPUTE_ACTIVE,",
				"ITER_FRAG_ACTIVE,VARY16_SLOT,ITERATOR_ACTIVE";

			node-39 = "SSPM_SWPM_GPU__POWER",
				"gpu";
			node-40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO",
				"RAW_A_active,RAW_B_active,RAW_C_active,idle,off";

			node-41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO",
				"P2_active,P2_idle,MFB_active,WPE_active,off";

			node-42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO",
				"FDVT_active,DVP_active,DVS_active,DV_idle,off";

			node-43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO",
				"active,off";

			node-44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO",
				"active,off";

			node-45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO",
				"active,off";

			node-46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO",
				"active,idle,off";

			node-47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO",
				"active,idle,off";

			node-48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO",
				"dact,cact,idle,dcm";

			node-49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE",
				"venc,vdec";

			node-50 = "SSPM_SWPM_CORE__DVFS",
				"vcore,ddr_freq,vcore_opp,ddr_opp";

			node-51 = "SSPM_SWPM_CORE__POWER",
				"dramc,infra_top,aphy_vcore";

			node-52 = "SSPM_SWPM_CORE__LKG_POWER",
				 "infra_top,dramc,thermal";

			node-53 = "SSPM_SWPM_DRAM__MEM_IDX",
				"read_bw_0,read_bw_1,write_bw_0,write_bw_1,",
				"srr_pct,ssr_pct,pdir_pct_0,pdir_pct_1,",
				"phr_pct_0,phr_pct_1,util_0,util_1,",
				"trans_0,trans_1,mr4,ddr_freq,ddr_opp";

			node-54 = "SSPM_SWPM_DRAM__DVFS",
				"ddr_freq";

			node-55 = "SSPM_SWPM_DRAM__POWER",
				"aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,",
				"dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";

			node-56 = "SSPM_SWPM_ME__POWER",
				"disp,mdp,venc,vdec";

			node-57 = "SSPM_SWPM_ME__IDX",
				"vdec_fps,venc_fps,disp_fps,disp_resolution";

			node-58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO",
				"active,idle,off";

			node-59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO",
				"active,idle,off";

			node-60 = "__SSPM_GPU_APU_SSC_CNT__",
				"N_APU_0_R,N_APU_0_W,N_GPU_0_R,N_GPU_0_W,",
				"N_APU_1_R,N_APU_1_W,N_GPU_1_R,",
				"N_GPU_1_W,S_APU_0_R,S_APU_0_W,S_GPU_0_R,",
				"S_GPU_0_W,S_APU_1_R,S_APU_1_W,",
				"S_GPU_1_R,S_GPU_1_W";
			node-61 = "SSPM_SLBC_SLOT",
				 "enable,force,done,buffer_used,f_buffer,cached_used,force_size";
			node-62 = "SSPM_SLBC_REF",
				 "venc,mml,ainr,disp,hifi3,aod,apu";
			node-63 = "SSPM_SLBC_BW",
				 "mm,apu,mm_est";
			node-64 = "SSPM_SLBC_PMU",
				"hit,miss,apu_r,apu_w,mm_r,mm_w";
			node-65 = "SSPM_SLBC_WAY",
				 "venc,mml,ainr,disp,hifi3,aod,apu,slb,cpu,gpu,slc,left";
			node-66 = "SSPM_SWPM_CPU__DSU_PMU",
				 "dsu_cycles";
			node-67 = "SSPM_SWPM_CPU__CORE_TEMP",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-68 = "SSPM_SWPM_SOC__SMAP",
				 "i2max,imax";
			node-69 = "SSPM_SWPM_CPU__PMU_TIMES",
				 "idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
			node-70 = "SSPM_SWPM_CORE__MEM_RAW_IDX",
				"diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,",
				"wact_0,wact_1,bcnt_0,bcnt_1,",
				"dcm_ctrl_0,dcm_ctrl_1,",
				"stb_0_0,stb_0_1,stb_1_0,stb_1_1,",
				"stb_2_0,stb_2_1,stb_3_0,stb_3_1,",
				"pd_0_0,pd_0_1,pd_1_0,pd_1_1,",
				"pd_2_0,pd_2_1,pd_3_0,pd_3_1";
			node-71 = "SSPM_SPM_RES__DDREN_REQ",
				"mcu,mcupm,disp0,disp1,ufs,gce,infra,peri,",
				"md,conn,gpueb,mdp0,mdp1,mmup,dpmaif,cg_check";
			node-72 = "SSPM_SPM_RES__APSRC_REQ",
				"mcu,mcupm,md,scp,conn,adsp,gpueb,ufs,disp,gce,",
				"mmup,dpmaif,infra,cg_check,ccif";
			node-73 = "SSPM_SPM_DBG__PWR_OFF",
				"dsu,mcu,gpu,venc,vdec,mdp,disp,cam,img,mminfra";
			node-74 = "SSPM_SPM_DBG__PWR_ACT",
				"scp,adsp,venc0,venc1,audio,cam,img,mminfra,",
				"sspm,disp0,disp1,ovl0,ovl1,md0,md1,conn,vdec0,vdec1";
			node-75 = "SSPM_SPM_DBG__SYS_STA",
				"s0_p,s0,s1,spm_state7,spm_state6,spm_state5,",
				"spm_state4,spm_state3,spm_state2,spm_state1,spm_state0";
			node-76 = "SSPM_SWPM_DRAM__MEM_RAW_IDX",
				"diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,",
				"wact_0,wact_1,bact_0,bact_1,bcnt_0,bcnt_1,tact_0,tact_1,",
				"pgh_0,pgh_1,pgh_2,pgh_3,",
				"pgm_0,pgm_1,pgm_2,pgm_3,",
				"intb_0,intb_1,intb_2,intb_3,",
				"stb_0_0,stb_0_1,stb_1_0,stb_1_1,",
				"stb_2_0,stb_2_1,stb_3_0,stb_3_1,",
				"mr4_idx_0_0,mr4_idx_0_1,mr4_idx_1_0,mr4_idx_1_1,",
				"mr4_idx_2_0,mr4_idx_2_1,mr4_idx_3_0,mr4_idx_3_1";
			node-77 = "SSPM_SWPM_CORE__SLC_IDX",
				"pmu_17,pmu_18,pmu_19,pmu_20,pmu_21,pmu_22,pmu_23,pmu_24,",
				"pmu_25,pmu_26,pmu_27,pmu_28,pmu_29";
			node-78 = "SSPM_GPU_BM",
				"bw,bw_max,predict,ctx,freq,frame,job_id";
			node-79 = "SSPM_SPM_RES__EMI_REQ",
				"mcupm,gpueb,ufs,disp,gce,mmup,infra";
			node-80 = "SSPM_SPM_RES__MAINPLL_REQ",
				"md,scp,conn,adsp,sspm,mmup,dpmaif,ccif";
			node-81 = "SSPM_SPM_RES__INFRA_REQ",
				"md,scp,conn,adsp,sspm,mmup,dpmaif,ccif";
			node-82 = "SSPM_SPM_RES__26M_REQ",
				"md,scp,conn,adsp,sspm,apu,dpmaif,cg_check,ccif";
			node-83 = "SSPM_SPM_RES__VCORE_REQ",
				"md,scp,conn,adsp";
			node-84 = "SSPM_SPM_RES__PMIC_REQ",
				"md,scp,conn,adsp";
		};

		gpueb_rts_header:gpueb-rts-header {
			node-0 = "GPUEB_MET_UNIT_TEST", "test";
			node-1 = "GPUEB_PTP3_CC_FC_PING",
				"cc0_ping,cc1_ping,cc4_ping,cc5_ping,cc6_ping,\
fc0_ping,fc1_ping,fc4_ping,fc5_ping,fc6_ping";
			node-2 = "GPUEB_PTP3_CC_FC_SW", "CC_TOP,FC_TOP,CC_STACK,FC_STACK";
			node-3 = "GPUEB_PTP3_FSM", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-4 = "GPUEB_PTP3_FLL_ENABLE", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-5 = "GPUEB_PTP3_FREQ", "sign_freq,work_freq,cur_freq";
			node-6 = "GPUEB_PTP3_VOLT", "sign_volt,work_volt,cur_volt";
			node-7 = "GPUEB_PTP3_INVALID_FMETER", "val";
			node-8 = "GPUEB_PTP3_FREQ_MONITOR",
				"FLL0_in,FLL1_in,FLL4_in,FLL5_in,FLL6_in,\
FLL0_out,FLL1_out,FLL4_out,FLL5_out,FLL6_out";
			node-9 = "GPUEB_PTP3_VOLT_MONITOR", "inVolt,outVolt";
			node-10 = "GPUEB_MET_LOADING", "taskId,isrId";
			node-11 = "GPUFREQ_CMD", "cmdId";
			node-12 = "GPUEB__GPUFREQ_enter", "cmdId";
			node-13 = "GPUEB__GPUFREQ_leave", "cmdId";
			node-14 = "GPUEB__TASK_enter", "taskId";
			node-15 = "GPUEB__TASK_leave", "taskId";
			node-16 = "GPUEB__ISR_enter", "isrId";
			node-17 = "GPUEB__ISR_leave", "isrId";
			node-18 = "GPUEB__BUSY_enter", "isBusy";
			node-19 = "GPUEB__BUSY_leave", "isBusy";
			node-20 = "GPUEB__GPUON_enter", "isGpuOn";
			node-21 = "GPUEB__GPUON_leave", "isGpuOn";
			node-22 = "GPUEB__GPUON_busy_enter", "isGpuOnBusy";
			node-23 = "GPUEB__GPUON_busy_leave", "isGpuOnBusy";
		};
	};

	smart_pa: smart-pa {
	};

	afe: mt6897-afe-pcm@11050000 {
		compatible = "mediatek,mt6897-sound";
		reg = <0 0x11050000 0 0x9000>;
		interrupts = <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH 0>;
		topckgen = <&topckgen_clk>;
		apmixedsys = <&apmixedsys_clk>;
		infracfg = <&infracfg_ao_clk>;
		power-domains = <&scpsys MT6897_POWER_DOMAIN_AUDIO>;
		clocks = <&afe_clk CLK_AFE_AUDIO_HOPPING>,
			<&afe_clk CLK_AFE_AUDIO_F26M>,
			<&afe_clk CLK_AFE_DL0_DAC>,
			<&afe_clk CLK_AFE_DL0_DAC_HIRES>,
			<&afe_clk CLK_AFE_DL0_PREDIS>,
			<&afe_clk CLK_AFE_DL1_DAC>,
			<&afe_clk CLK_AFE_DL1_DAC_HIRES>,
			<&afe_clk CLK_AFE_DL1_PREDIS>,
			<&afe_clk CLK_AFE_UL0_ADC>,
			<&afe_clk CLK_AFE_UL0_ADC_HIRES>,
			<&afe_clk CLK_AFE_UL1_ADC>,
			<&afe_clk CLK_AFE_UL1_ADC_HIRES>,
			<&afe_clk CLK_AFE_APLL1>,
			<&afe_clk CLK_AFE_APLL2>,
			<&afe_clk CLK_AFE_APLL_TUNER1>,
			<&afe_clk CLK_AFE_APLL_TUNER2>,
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			<&topckgen_clk CLK_TOP_MAINPLL_D4_D4>,
			<&topckgen_clk CLK_TOP_AUD_1_SEL>,
			<&topckgen_clk CLK_TOP_APLL1>,
			<&topckgen_clk CLK_TOP_AUD_2_SEL>,
			<&topckgen_clk CLK_TOP_APLL2>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
			<&topckgen_clk CLK_TOP_APLL1_D4>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
			<&topckgen_clk CLK_TOP_APLL2_D4>,
			<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
			<&topckgen_clk CLK_TOP_APLL1_D2>,
			<&topckgen_clk CLK_TOP_APLL2_D2>,
			<&topckgen_clk CLK_TOP_APLL_I2SIN0_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2SIN1_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_FMI2S_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_TDMOUT_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_I2SIN0>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_I2SIN1>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_FMI2S>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_TDMOUT_M>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_TDMOUT_B>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_SLV_CK>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_MST_CK>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_INTBUS_CK>;

			clock-names = "aud_hopping_clk",
			"aud_f26m_clk",
			"aud_dl0_dac_clk",
			"aud_dl0_dac_hires_clk",
			"aud_dl0_dac_predis_clk",
			"aud_dl1_dac_clk",
			"aud_dl1_dac_hires_clk",
			"aud_dl1_dac_predis_clk",
			"aud_ul0_adc_clk",
			"aud_ul0_adc_hires_clk",
			"aud_ul1_adc_clk",
			"aud_ul1_adc_hires_clk",
			"aud_apll1_clk",
			"aud_apll2_clk",
			"aud_apll_tuner1_clk",
			"aud_apll_tuner2_clk",
			"top_mux_audio_int",
			"top_mainpll_d4_d4",
			"top_mux_aud_1",
			"top_apll1_ck",
			"top_mux_aud_2",
			"top_apll2_ck",
			"top_mux_aud_eng1",
			"top_apll1_d4",
			"top_mux_aud_eng2",
			"top_apll2_d4",
			"top_mux_audio_h",
			"top_apll1_d2",
			"top_apll2_d2",
			"top_i2sin0_m_sel",
			"top_i2sin1_m_sel",
			"top_fmi2s_m_sel",
			"top_tdmout_m_sel",
			"top_apll12_div_i2sin0",
			"top_apll12_div_i2sin1",
			"top_apll12_div_fmi2s",
			"top_apll12_div_tdmout_m",
			"top_apll12_div_tdmout_b",
			"top_clk26m_clk",
			"aud_slv_ck_peri",
			"aud_mst_ck_peri",
			"aud_intbus_ck_peri";
		pinctrl-names = "aud-clk-mosi-off",
			"aud-clk-mosi-on",
			"aud-dat-mosi-off",
			"aud-dat-mosi-on",
			"aud-dat-mosi-ch34-off",
			"aud-dat-mosi-ch34-on",
			"aud-dat-miso0-off",
			"aud-dat-miso0-on",
			"aud-dat-miso1-off",
			"aud-dat-miso1-on",
			"aud-dat-miso2-off",
			"aud-dat-miso2-on",
			"vow-dat-miso-off",
			"vow-dat-miso-on",
			"vow-clk-miso-off",
			"vow-clk-miso-on",
			"aud-gpio-i2sin0-off",
			"aud-gpio-i2sin0-on",
			"aud-gpio-i2sout0-off",
			"aud-gpio-i2sout0-on",
			"vow-scp-dmic-dat-off",
			"vow-scp-dmic-dat-on",
			"vow-scp-dmic-clk-off",
			"vow-scp-dmic-clk-on";
		pinctrl-0 = <&aud_clk_mosi_off>;
		pinctrl-1 = <&aud_clk_mosi_on>;
		pinctrl-2 = <&aud_dat_mosi_off>;
		pinctrl-3 = <&aud_dat_mosi_on>;
		pinctrl-4 = <&aud_dat_mosi_ch34_off>;
		pinctrl-5 = <&aud_dat_mosi_ch34_on>;
		pinctrl-6 = <&aud_dat_miso0_off>;
		pinctrl-7 = <&aud_dat_miso0_on>;
		pinctrl-8 = <&aud_dat_miso1_off>;
		pinctrl-9 = <&aud_dat_miso1_on>;
		pinctrl-10 = <&aud_dat_miso2_off>;
		pinctrl-11 = <&aud_dat_miso2_on>;
		pinctrl-12 = <&vow_dat_miso_off>;
		pinctrl-13 = <&vow_dat_miso_on>;
		pinctrl-14 = <&vow_clk_miso_off>;
		pinctrl-15 = <&vow_clk_miso_on>;
		pinctrl-16 = <&aud_gpio_i2sin0_off>;
		pinctrl-17 = <&aud_gpio_i2sin0_on>;
		pinctrl-18 = <&aud_gpio_i2sout0_off>;
		pinctrl-19 = <&aud_gpio_i2sout0_on>;
		pinctrl-20 = <&vow_scp_dmic_dat_off>;
		pinctrl-21 = <&vow_scp_dmic_dat_on>;
		pinctrl-22 = <&vow_scp_dmic_clk_off>;
		pinctrl-23 = <&vow_scp_dmic_clk_on>;

		/* Only for ETDM in/out 4 */
		etdm-out-ch = <2>;
		etdm-in-ch = <2>;
		etdm-out-sync = <0>; /* 0: disable; 1: enable */
		etdm-in-sync = <1>; /* 0: disable; 1: enable */
		etdm-ip-mode = <0>; /* 0: One IP multi-channel 1: Multi-IP 2-channel */
	};

	snd_scp_ultra: snd-scp-ultra {
		compatible = "mediatek,snd-scp-ultra";
		scp-ultra-dl-memif-id = <0x7>;
		scp-ultra-ul-memif-id = <0x14>;
	};

	audio-sram@11059000 {
		compatible = "mediatek,audio_sram";
		reg = <0 0x11059000 0 0x14000>;
		prefer-mode = <0>;
		mode-size = <0x14000 0x1aa00>;
		block-size = <0x1000>;
	};

	btcvsd_snd: mtk-btcvsd-snd@18830000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg=<0 0x18830000 0 0x2000>, /*PKV_PHYSICAL_BASE*/
			<0 0x18840000 0 0x20000>; /*SRAM_BANK2*/
		interrupts = <GIC_SPI 897 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,infracfg = <&infracfg_ao_clk>;
		/*INFRA MISC, conn_bt_cvsd_mask*/
		/*cvsd_mcu_read, write, packet_indicator*/
		mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
		disable-write-silence = <1>;
		enable-secure-write = <0>;
	};

	sound: sound {
		compatible = "mediatek,mt6897-mt6368-sound";
		/* mediatek,snd_audio_dsp = <&snd_audio_dsp>; */
		mediatek,headset-codec = <&accdet>;
		mediatek,platform = <&afe>;
		mediatek,ipm = <1>; /* 0: old version; 1: IPM2.0 */
	};

	/* feature : $enable $dl_mem $ul_mem $ref_mem $size */
	snd_audio_dsp: snd-audio-dsp {
		compatible = "mediatek,snd-audio-dsp";
		mtk-dsp-voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-primary = <0x5 0xffffffff 0xffffffff \
				   0xffffffff 0x30000>;
		mtk-dsp-offload = <0x1d 0xffffffff 0xffffffff \
				   0xffffffff 0x400000>;
		mtk-dsp-deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-playback = <0x1 0xc 0xffffffff 0x10 0x30000>;
		mtk-dsp-music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk-dsp-capture1 = <0x1 0xffffffff 0x16 0xe 0x20000>;
		mtk-dsp-a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk-dsp-bledl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-dataprovider = <0x0 0xffffffff 0x14 0xffffffff 0x30000>;
		mtk-dsp-call-final = <0x5 0xc 0x11 0x10 0x18000>;
		mtk-dsp-fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-spatializer = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-ktv = <0x1 0x5 0x12 0xffffffff 0x10000>;
		mtk-dsp-capture-raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-fm = <0x1 0xffffffff 0x11 0xffffffff 0x10000>;
		mtk-dsp-bleul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-ulproc = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-echoref = <0x1 0xffffffff 0xe 0xffffffff 0x20000>;
		mtk-dsp-echodl = <0x1 0x6 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbdl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-mddl = <0x1 0xffffffff 0xe 0xffffffff 0x30000>;
		mtk-dsp-mdul = <0x1 0x2 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-a2dp-irq = <0x1>;
		mtk-dsp-ver = <0x1>;
		swdsp-smartpa-process-enable = <0x5>;
		mtk-dsp-mem-afe = <0x1 0x40000>;
		mtk-dsp-btdl = <0x0 0x9 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-btul = <0x0 0xffffffff 0x19 0xe 0x20000>;
	};

	/* scene: $enable $bandwidth */
	audio_dsp_hrt_bw: audio-dsp-hrt-bw {
		compatible = "mediatek,mt6897-audio-dsp-hrt-bw";
		adsp-qos-scene-phone-call = <0x1 500>;
	};

	speech_usip_mem: speech-usip-mem {
		compatible = "mediatek,speech-usip-mem";
		adsp-phone-call-enh-enable = <0x3>;
		adsp-ble-phone-call-enable = <0x1>;
	};

	mt-soc-offload-common {
		compatible = "mediatek,mt-soc-offload-common";
	};

	bt: bt@18000000 {
	compatible = "mediatek,bt";
	/* flavor_bin = "b"; */
		/* conn_infra_rgu */
	reg = <0 0x18000000 0 0x1000>,
		/* conn_infra_cfg */
		<0 0x18001000 0 0x1000>,
		/* sys ram */
		<0 0x18051000 0 0x1000>,
		/* conn_host_csr_top */
		<0 0x18060000 0 0x1000>,
		/* bgfsys base */
		<0 0x18800000 0 0x1000>,
		/* bgfsys hw info base */
		<0 0x18812000 0 0x1000>,
		/* coninfra cfg ao */
		<0 0x10001000 0 0x1000>;
		/* coninfra ccif base */
		/* <0 0x10003300 0 0x100>, */
		/* bgf2md base */
		/* <0 0x1025c000 0 0x100>; */
		/* Rx Interrupt */
	interrupts = <GIC_SPI 892 IRQ_TYPE_LEVEL_HIGH 0>,
		/* Assert & FW log interrupt */
		<GIC_SPI 614 IRQ_TYPE_LEVEL_HIGH 0>,
		<GIC_SPI 891 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	wifi: wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0 0x18000000 0 0x700000>;
		interrupts = <GIC_SPI 889 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 613 IRQ_TYPE_LEVEL_HIGH 0>;
		emi-addr = <0>;
		emi-size = <0x1400000>;
		emi-alignment = <0x1000000>;
		emi-max-addr = <0xc0000000>;
	};

	consys: consys@18000000 {
		compatible = "mediatek,mt6897-consys-atf";
		#thermal-sensor-cells = <0>;
		reg =   <0 0x10001000 0 0xf64>, /* 0. 0x1000_1000 infracfg_ao, sz=0xf64 */
			<0 0x10005000 0 0xa6c>, /* 1. 0x1000_5000 GPIO, sz=0xa6c */
			<0 0x11ec0000 0 0xa04>, /* 2. 0x11ec_0000 IOCFG_RT, sz=0xa04 */
			<0 0x18000000 0 0x480>, /* 3. 0x1800_0000 conn_infra_rgu_on, sz=0x480 */
			<0 0x18001000 0 0x658>, /* 4. 0x1800_1000 conn_infra_cfg_on, sz=0x658 */
			<0 0x18003000 0 0x204>, /* 5. 0x1800_3000 conn_wt_slp_ctl_reg, sz=0x204 */
			<0 0x1800e000 0 0x124>, /* 6. 0x1800_e000 conn_infra_bus_cr_on, sz=0x124*/
			<0 0x18011000 0 0x138>, /* 7. 0x1801_1000 conn_infra_cfg, sz=0x138 */
			<0 0x18012000 0 0xbc>,  /* 8. 0x1801_2000 conn_infra_clkgen_top,sz=0xbc */
			<0 0x18020000 0 0x4c>,  /* 9. 0x1802_0000 conn_von_bus_bcrm, sz=0x4c */
			<0 0x18023000 0 0x1000>,/* 10. 0x1802_3000 conn_dbg_ctl, sz=0x1000 */
			<0 0x1803b000 0 0x18>,  /* 11. 0x1803_b000 conn_infra_on_bus_bcrm,sz=0x18 */
			<0 0x18040000 0 0x2c>,  /* 12. 0x1804_0000 conn_therm_ctl, sz=0x2c */
			<0 0x18041000 0 0x164>, /* 13. 0x1804_1000 conn_afe_ctl, sz=0x164 */
			<0 0x18042000 0 0x324>, /* 14. 0x1804_2000 conn_rf_spi_mst_reg, sz=0x324 */
			<0 0x1804b000 0 0x414>, /* 15. 0x1804_b000 conn_infra_bus_cr, sz=0x414 */
			<0 0x1804d000 0 0x41c>, /* 16. 0x1804_d000 conn_infra_off_debug_ctrl_ao41c*/
			<0 0x1804f000 0 0x148>, /* 17. 0x1804_f000 conn_infra_off_bus_bcrm,0x148 */
			<0 0x18053800 0 0x1000>,/* 18. 0x1805_3800 conn_infra_sysram_sw_cr,0x1000*/
			<0 0x18060000 0 0xbf8>, /* 19. 0x1806_0000 conn_host_csr_top, sz=0xbf8 */
			<0 0x18070000 0 0x8004>,/* 20. 0x1807_0000 conn_semaphore, sz=0x8004 */
			<0 0x1c001000 0 0x1000>,/* 21. 0x1c00_1000 spm, sz=0x1000 */
			<0 0x1c00a000 0 0x51c>, /* 22. 0x1c00_a000 top_rgu, sz=0x51c */
			<0 0x1803c000 0 0x04>,  /* 23. 0x1803_c000 ccif wf2ap swirq, sz=0x04 */
			<0 0x1803e000 0 0x04>;  /* 24. 0x1803_e000 ccif bgf2ap swirq, sz=0x04 */

		power-domains = <&scpsys MT6897_POWER_DOMAIN_CONN>;
		emi-addr = <0>;
		emi-size = <0x0c00000>;
		ro-bt-emi-size = <0x2e0000>;
		ro-gps-emi-size = <0x0a0000>;
		ro-wifi-emi-size = <0x300000>;
		ro-emi-size = <0x680000>;
		rw-emi-size = <0x480000>;
		emi-alignment = <0x100000>;
		emi-max-addr = <0x90000000>;

		pinctrl-names = "default", "conninfra_tcxo_set", "conninfra_tcxo_clr";
		pinctrl-0 = <&conninfra_pins_default>;
		pinctrl-1 = <&conninfra_pins_tcxo_set>;
		pinctrl-2 = <&conninfra_pins_tcxo_clr>;
		status = "okay";
	};

	connscp: connscp {
			compatible = "mediatek,mt6897-conn_scp";

			scp-shm-size = <0x20000>; /* size for allocation */

			scp-remap-offset = <0x2100000>; /* oft from consys pa */
			scp-remap-size = <0x20000>; /* size for remap from oft */
			scp-remap-addr = <0>;

			ipi-mbox-size = <64>;
	};

	mtee_svp: mtee-svp {
		compatible = "mediatek,svp";
	};

	drm_wv: drm-wv {
		compatible = "mediatek,drm_wv";
		status = "okay";
	};

	connfem: connfem {
		compatible = "mediatek,mt6897-connfem";
	};
};

#include "mediatek/cust_mt6897_connfem.dtsi"

&spmi {
	pmic: pmic@4 {
		mt6363_dynamic_loading_throttling: mtk-dynamic-loading-throttling {
			compatible = "mediatek,mt6363-dynamic_loading_throttling";
			/* charger: mtk_charger_thread */
			mediatek,charger = <&lk_charger>;
			/* 2000~2900mV, one gear per 100mV */
			uvlo-level = <2500>;
			vbb-uvlo-level = <2500>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_IMP>,
				<&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				<&mt6375_auxadc MT6375_AUXADC_BATSNS>;
			io-channel-names = "pmic_ptim",
					"pmic_imix_r",
					"pmic_batadc";
			bootmode = <&chosen>;
		};
	};

	mt6319_6: mt6319@6 {
		compatible = "mediatek,mt6319";
		reg = <0x6 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_6_regulator: mt6319-6-regulator {
			compatible = "mediatek,mt6315_6-regulator";
			buck-size = <3>;
			buck1-modeset-mask = <0x3>;
			buck3-modeset-mask = <0x4>;

			mt6319_6_vbuck1: 6-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "6_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
			};
			mt6319_6_vbuck3: 6-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "6_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_6_vbuck4: 6-vbuck4 {
				regulator-compatible = "vbuck4";
				regulator-name = "6_vbuck4";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6319_7: mt6319@7 {
		compatible = "mediatek,mt6319";
		reg = <0x7 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_7_regulator: mt6319-7-regulator {
			compatible = "mediatek,mt6315_7-regulator";
			buck-size = <3>;
			buck1-modeset-mask = <0x3>;
			buck3-modeset-mask = <0x4>;

			mt6319_7_vbuck1: 7-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "7_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_7_vbuck3: 7-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "7_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6319_8: mt6319@8 {
		compatible = "mediatek,mt6319";
		reg = <0x8 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_8_regulator: mt6319-8-regulator {
			compatible = "mediatek,mt6315_8-regulator";
			buck-size = <3>;
			buck1-modeset-mask = <0x3>;
			buck3-modeset-mask = <0x4>;

			mt6319_8_vbuck3: 8-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "8_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
			};
		};
	};
};

&i2c5 {
	clock-frequency = <1000000>;
	mt6375: mt6375@34 {
		compatible = "mediatek,mt6375";
		reg = <0x34>;
		status = "okay";
		interrupt-parent = <&pio>;
		interrupts = <7 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <1>;
		wakeup-source;
		mt6375_adc: adc {
			compatible = "mediatek,mt6375-adc";
			#io-channel-cells = <1>;
			interrupts = <MT6375_ADC_DONEI>;
			interrupt-names = "adc_donei";
		};
		mt6375_chg: chg {
			compatible = "mediatek,mt6375-chg";
			interrupts = <MT6375_FL_PWR_RDY>, <MT6375_FL_DETACH>,
				     <MT6375_FL_VBUS_OV>, <MT6375_FL_CHG_TOUT>,
				     <MT6375_FL_WDT>, <MT6375_FL_BC12_DN>,
				     <MT6375_FL_AICC_DONE>, <MT6375_FL_PE_DONE>,
				     <MT6375_FL_BATPRO_DONE>,
				     <MT6375_ADC_VBAT_MON_OV>;
			interrupt-names = "fl_pwr_rdy", "fl_detach",
					  "fl_vbus_ov", "fl_chg_tout",
					  "fl_wdt", "fl_bc12_dn",
					  "fl_aicc_done", "fl_pe_done",
					  "fl_batpro_done", "adc_vbat_mon_ov";
			io-channels = <&mt6375_adc MT6375_ADC_CHGVIN>,
				      <&mt6375_adc MT6375_ADC_VSYS>,
				      <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_adc MT6375_ADC_IBUS>,
				      <&mt6375_adc MT6375_ADC_IBAT>,
				      <&mt6375_adc MT6375_ADC_TEMPJC>,
				      <&mt6375_adc MT6375_ADC_USBDP>,
				      <&mt6375_adc MT6375_ADC_USBDM>;
			chg-name = "primary_chg";
			aicr = <500>;
			mivr = <4400>;
			cv = <4200>;
			ichg = <2000>;
			ieoc = <150>;
			wdt = <40000>;
			/* wdt-en; */
			te-en;
			vbus-ov = <14500>;
			vrec = <100>;
			otg-lbp = <2800>;
			ircmp-r = <16700>;
			ircmp-v = <32>;
			chg-tmr = <10>;
			chg-tmr-en;
			dcdt-sel = <600>;
			spec-ta-en;
			nr-port = <1>;
			bc12-sel = <MTK_CTD_BY_SUBPMIC>;
			boot-mode = <&chosen>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
			usb = <&ssusb>;
			//usb-killer-detect;
			pmic-uvlo = <&mt6363_dynamic_loading_throttling>;
			mt6375_otg_vbus: otg {
				regulator-compatible = "mt6375,otg-vbus";
				regulator-name = "usb-otg-vbus";
				regulator-min-microvolt = <4850000>;
				regulator-max-microvolt = <5500000>;
				regulator-min-microamp = <500000>;
				regulator-max-microamp = <2400000>;
			};
		};
		mt6375_typec: tcpc {
			compatible = "mediatek,mt6375-tcpc";
			interrupts = <MT6375_PD_EVT>;
			interrupt-names = "pd_evt";
			/* tcpc_device's name */
			tcpc,name = "type_c_port0";
			/* 0: Unknown, 1: SNK, 2: SRC, 3: DRP, 4: Try.SRC, 5: Try.SNK */
			tcpc,role-def = <5>;
			/* 0: Default, 1: 1.5, 2: 3.0 */
			tcpc,rp-level = <1>;
			/* 0: Never, 1: Always, 2: EMarkOnly, 3: StartOnly */
			tcpc,vconn-supply = <1>;
			io-channels = <&mt6375_adc MT6375_ADC_SBU1>,
				      <&mt6375_adc MT6375_ADC_SBU2>;
			charger = <&mt6375_chg>;
			tcpc,en-wd;
			//tcpc,en-wd-dual-port;
			tcpc,en-ctd;
			tcpc,en-fod;
			tcpc,en-typec-otp;
			//tcpc,en-floatgnd;
			wd,sbu-calib-init = <1200>;	/* mV */
			wd,sbu-pl-bound = <200>;	/* mV */
			wd,sbu-pl-lbound-c2c = <1100>;	/* mV */
			wd,sbu-pl-ubound-c2c = <2600>;	/* mV */
			wd,sbu-ph-auddev = <100>;	/* mV */
			wd,sbu-ph-lbound = <888>;	/* mV */
			wd,sbu-ph-lbound1-c2c = <2850>;	/* mV */
			wd,sbu-ph-ubound1-c2c = <3150>;	/* mV */
			wd,sbu-ph-ubound2-c2c = <3800>;	/* mV */
			wd,sbu-aud-ubound = <1600>;	/* mV */
			/* 0:16x, 1:128x, 2:512x, 3:1024x */
			wd,wd0-tsleep = <1>;
			/* 0:400us, 1:1ms, 2:2ms, 3:4ms, 4:10ms, 5:40ms, 6:100ms, 7:400ms */
			wd,wd0-tdet = <3>;
			/* example wd0-tsleep = 512x, wd0-tdet = 4ms, wd0 polling time = 512*4ms */
			pd-data {
				pd,vid = <0x29cf>;
				pd,pid = <0x6375>;
				pd,source-cap-ext = /bits/ 8 <0xcf 0x29 0x75 0x63
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x01 0x07
							      0x00>;
				pd,sink-cap-ext = /bits/ 8 <0xcf 0x29 0x75 0x63
							    0x00 0x00 0x00 0x00
							    0x00 0x00 0x01 0x00
							    0x00 0x00 0x00 0x00
							    0x01 0x0b 0x01 0x0a
							    0x0a 0x00 0x00 0x00>;
				pd,mfrs = "RichtekTCPC";

				/*
				 *	VSAFE5V = 0, MAX_POWER = 1, CUSTOM = 2,
				 *	MAX_POWER_LV = 0x21, MAX_POWER_LVIC = 0x31
				 *	MAX_POWER_HV = 0x41, MAX_POWER_HVIC = 0x51
				 */
				pd,charging-policy = <0x31>;

				pd,source-pdo-size = <1>;
				pd,source-pdo-data = <0x00019096>; /* 5V, 1500 mA */
				pd,sink-pdo-size = <1>;
				pd,sink-pdo-data = <0x000190c8>;

				/*
				 * No DP, host + device
				 *	pd,id-vdo-size = <6>;
				 *	pd,id-vdo-data = <0xd14029cf 0x0 0x63750000
							  0x61000000 0x0 0x41000000>;
				 * With DP
				 *	pd,id-vdo-size = <6>;
				 *	pd,id-vdo-data = <0xd54029cf 0x0 0x63750000
							  0x61000000 0x0 0x41000000>;
				 */

				pd,id-vdo-size = <6>;
				pd,id-vdo-data = <0xd54029cf 0x0 0x63750000
						  0x61000000 0x0 0x41000000>;

				bat,nr = <1>;
				bat-info0 {
					bat,vid = <0x29cf>;
					bat,pid = <0x6375>;
					bat,mfrs = "bat1";
					bat,design-cap = <3000>;
				};
			};
			dpm-caps {
				local-dr-power;
				local-dr-data;
				// local-ext-power;
				local-usb-comm;
				// local-usb-suspend;
				// local-high-cap;
				// local-give-back;
				local-no-suspend;
				local-vconn-supply;

				// attempt-discover-cable-dfp;
				attempt-enter-dp-mode;
				attempt-discover-cable;
				// attempt-discover-id;
				// attempt-discover-svid;

				/* 0: disable, 1: prefer-snk, 2: prefer-src */
				pr-check = <0>;
				// pr-reject-as-source;
				// pr-reject-as-sink;
				// pr-check-gp-source;
				// pr-check-gp-sink;

				/* 0: disable, 1: prefer-ufp, 2: prefer-dfp */
				dr-check = <0>;
				// dr-reject-as-dfp;
				// dr-reject-as-ufp;
			};
			displayport {
				/* connection type = "both", "ufp-d", "dfp-d" */
				1st-connection = "dfp-d";
				2nd-connection = "dfp-d";
				signal,dp-v13;
				//signal,dp-gen2;
				//usbr20-not-used;
				typec,receptacle;
				ufp-d {
					//pin-assignment,mode-c;
					//pin-assignment,mode-d;
					//pin-assignment,mode-e;
				};
				dfp-d {
					pin-assignment,mode-c;
					pin-assignment,mode-d;
					pin-assignment,mode-e;
				};
			};
		};
		mt6375_auxadc: auxadc {
			compatible = "mediatek,pmic-auxadc",
				     "mediatek,mt6375-auxadc";
			interrupts = <MT6375_GM30_EVT>;
			interrupt-controller;
			#interrupt-cells = <1>;
			#io-channel-cells = <1>;
			io-channels = <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_auxadc MT6375_AUXADC_BATSNS_DBG>;
			io-channel-names = "chg_vbat", "auxadc_vbat";
			charger = <&mt6375_chg>;
			isink-load-supply = <&mt6363_isink_load>;
			imix-r {
				val = <90>;
			};
		};
		mtk_gauge: mtk-gauge {
			compatible = "mediatek,mt6375-gauge";
			interrupt-controller;
			#interrupt-cells = <1>;
			bootmode = <&chosen>;
			charger = <&mt6375_chg>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_BATSNS>,
				      <&mt6375_auxadc MT6375_AUXADC_BATON>,
				      <&mt6375_auxadc MT6375_AUXADC_IMP>,
				      <&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				      <&mt6375_auxadc MT6375_AUXADC_VREF>;
			io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt",
					   "ptim_r", "vref";
			interrupts-extended = <&mt6375 MT6375_GM30_EVT>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_L>,
					      <&mt6375_auxadc RG_INT_STATUS_NAG_C_DLTV>,
					      <&mtk_gauge RG_INT_STATUS_BATON_BAT_OUT>,
					      <&mtk_gauge RG_INT_STATUS_FG_ZCV>,
					      <&mtk_gauge RG_INT_STATUS_FG_N_CHARGE_L>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_L>;
			interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L",
					  "VBAT2_H", "VBAT2_L", "NAFG", "BAT_OUT", "ZCV",
					  "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H",
					  "BAT_TMP_L";
			nvmem-cells = <&fg_init>, <&fg_soc>;
			nvmem-cell-names = "initialization", "state-of-charge";
		};
		lbat_service {
			compatible = "mediatek,mt6375-lbat-service";
			interrupts-extended = <&mt6375_auxadc RG_INT_STATUS_BAT_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_L>;
			interrupt-names = "bat_h", "bat_l";
			io-channels = <&mt6375_adc MT6375_ADC_VBAT>;
			io-channel-names = "chg_vbat";
			resistance-ratio = <4 1>;
		};
		dbg {
			compatible = "mediatek,mt6375-dbg";
		};
		mt6375_batoc_throttle: mtk-battery-oc-throttling {
			compatible = "mediatek,mt6375-battery_oc_throttling";
			interrupts-extended = <&mtk_gauge MT6375_IRQ_FG_CUR_H>,
					      <&mtk_gauge MT6375_IRQ_FG_CUR_L>;
			interrupt-names = "fg_cur_h", "fg_cur_l";
			oc-thd = <6000 7000 8000>;
		};
	};
};

#include "mediatek/bat_setting/mt6897_battery_prop.dtsi"

&i2c6 {
	ps5170: ps5170@28 {
		compatible = "parade,ps5170";
		reg = <0x28>;
		mediatek,vs-voter = <&pmic 0x189a 0x20 1>;
		status = "okay";
	};

	gate_ic: gate-ic@11 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mediatek,gate-ic-i2c";
		gate-power-gpios = <&pio 64 0>;
		reg = <0x11>;
		id = <6>;
		status = "okay";
	};
};

/* CONNSYS TCXO GPIO start */
&pio {
	conninfra_pins_default: conninfra-pins-default {
	};
	conninfra_pins_tcxo_set: conninfra-tcxo-set {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO119__FUNC_CONN_TCXOENA_REQ>;
		};
	};
	conninfra_pins_tcxo_clr: conninfra-tcxo-clr {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO119__FUNC_GPIO119>;
		};
	};
};
/* CONNSYS TCXO GPIO end */

#include "mediatek/cust_mt6897_msdc.dtsi"
#include "mediatek/mt6363.dtsi"
#include "mediatek/mt6368.dtsi"
#include "mediatek/mt6897-clkitg.dtsi"
#include "mediatek/mt6897-disable-unused.dtsi"
#include "mediatek/rt6160.dtsi"
#include "mediatek/rt5133.dtsi"

&rt5133 {
	interrupts-extended = <&pio 4 IRQ_TYPE_EDGE_FALLING>;
	enable-gpio = <&pio 65 0x0>;
};

&mt6363_vbuck1 {
	regulator-always-on;
};

&mt6363_vbuck2 {
	regulator-always-on;
};

&mt6363_vbuck4 {
	regulator-always-on;
};

&mt6363_vbuck5 {
	regulator-always-on;
};

&mt6363_vbuck6 {
	regulator-always-on;
};

&mt6363_vsram_digrf {
	regulator-always-on;
};

&mt6363_vsram_modem {
	regulator-always-on;
};

&mt6363_vsram_cpub {
	regulator-always-on;
};

&mt6363_vsram_cpum {
	regulator-always-on;
};

&mt6363_vsram_cpul {
	regulator-always-on;
};

&mt6363_vcn15 {
	regulator-always-on;
};

&mt6363_vm18 {
	regulator-always-on;
};

&mt6363_vufs12 {
	regulator-always-on;
};

&mt6363_vufs18 {
	regulator-always-on;
};

&mt6363_vrf12 {
	regulator-always-on;
};

&mt6368_vbuck5 {
	regulator-always-on;
};

&mt6368_vbuck6 {
	regulator-always-on;
};

&mt6368_vbuck2 {
	regulator-always-on;
};

&mt6363_vsram_mdfe {
	regulator-always-on;
};

/delete-node/ &mt6363_vbuck4_sshub;

/delete-node/ &mt6368_vmch;

/delete-node/ &mt6368_vmch_eint_low;

/delete-node/ &mt6363_vsram_apu;

&main_pmic {
	pmic-lvsys-notify {
		compatible = "mediatek,mt6363-lvsys-notify";
		thd-volts-l = <2900>;
		thd-volts-h = <3100>;
		lv-deb-sel = <0>;
		hv-deb-sel = <2>;
		vio18-switch-reg = <0x53 0x58>;
		status = "okay";
	};
};

&mddriver {
	/* for md pmic voltage setting*/
	md-vmodem-supply = <&mt6363_vbuck2>;
	md-vmodem = <800000 800000>;
	md-vsram-supply = <&mt6363_vsram_modem>;
	md-vsram = <800000 800000>;
	md-vdigrf-supply = <&mt6363_vbuck1>;
	md-vdigrf = <700000 700000>;
};

&md_auxadc {
	io-channels = <&pmic_adc (ADC_PURES_OPEN_MASK | AUXADC_VIN1)>;
};

#include "mediatek/mt6685.dtsi"

&mt6685_rtc {
	status = "okay";
};

/* AUDIO GPIO standardization start */
&pio {
	aud_clk_mosi_off: aud-clk-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO222__FUNC_GPIO222>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO223__FUNC_GPIO223>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_clk_mosi_on: aud-clk-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO222__FUNC_AUD_CLK_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO223__FUNC_AUD_SYNC_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_off: aud-dat-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO224__FUNC_GPIO224>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO225__FUNC_GPIO225>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_on: aud-dat-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO224__FUNC_AUD_DAT_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO225__FUNC_AUD_DAT_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_ch34_off: aud-dat-mosi-ch34-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO226__FUNC_GPIO226>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_ch34_on: aud-dat-mosi-ch34-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO226__FUNC_AUD_DAT_MOSI2>;
			input-schmitt-enable;

			bias-disable;
		};
	};
	aud_dat_miso0_off: aud-dat-miso0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO229__FUNC_GPIO229>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso0_on: aud-dat-miso0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO229__FUNC_AUD_DAT_MISO0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_off: aud-dat-miso1-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO230__FUNC_GPIO230>;
			input-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_on: aud-dat-miso1-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO230__FUNC_AUD_DAT_MISO1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso2_off: aud-dat-miso2-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO231__FUNC_GPIO231>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso2_on: aud-dat-miso2-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO231__FUNC_AUD_DAT_MISO2>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_dat_miso_off: vow-dat-miso-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO229__FUNC_GPIO229>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_dat_miso_on: vow-dat-miso-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO229__FUNC_VOW_DAT_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_clk_miso_off: vow-clk-miso-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO230__FUNC_GPIO230>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_clk_miso_on: vow-clk-miso-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO230__FUNC_VOW_CLK_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_scp_dmic_dat_off: vow-scp-dmic-dat-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO136__FUNC_GPIO136>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_scp_dmic_dat_on: vow-scp-dmic-dat-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO136__FUNC_SCP_DMIC_DAT>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_scp_dmic_clk_off: vow-scp-dmic-clk-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO135__FUNC_GPIO135>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_scp_dmic_clk_on: vow-scp-dmic-clk-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO135__FUNC_SCP_DMIC_CLK>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_nle_mosi_off: aud-nle-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO227__FUNC_GPIO227>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO228__FUNC_GPIO228>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_nle_mosi_on: aud-nle-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO227__FUNC_AUD_NLE_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO228__FUNC_AUD_NLE_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sin0_off: aud-gpio-i2sin0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO15__FUNC_GPIO15>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO16__FUNC_GPIO16>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO17__FUNC_GPIO17>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sin0_on: aud-gpio-i2sin0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO15__FUNC_I2SIN0_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO16__FUNC_I2SIN0_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO17__FUNC_I2SIN0_DI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sout0_off: aud-gpio-i2sout0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO18__FUNC_GPIO18>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sout0_on: aud-gpio-i2sout0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO18__FUNC_I2SOUT0_DO>;
			input-schmitt-enable;
			bias-disable;
			};
		};
	};
/* AUDIO GPIO standardization end */

#include "mediatek/trusty.dtsi"

&trusty {
	trusty-sapu {
		compatible = "mediatek,trusty-sapu";
		#address-cells = <2>;
		#size-cells = <2>;
		power-version = <1>;
		datamem-size = <0x0 0x1000000>;
		iommus = <&apu_iommu0 M4U_PORT_L44_APU_CODE>;
		status = "okay";
	};
};

&mt6685_mfd {
	mt6685_consys: mt6685-consys {
		compatible = "mediatek,mt6685-consys";
	};
};
