

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Mon Feb 19 18:59:19 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_matriz
* Solution:       solution_allunroll_dimensioned (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-csg325-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    764|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|    168|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     21|    -|
|Register         |        -|   -|    172|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    172|    953|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+---+----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+-----------------+---------+----+---+----+-----+
    |mul_8s_6s_8_1_1_U1  |mul_8s_6s_8_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_6s_8_1_1_U2  |mul_8s_6s_8_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_6s_8_1_1_U3  |mul_8s_6s_8_1_1  |        0|   0|  0|  42|    0|
    |mul_8s_6s_8_1_1_U4  |mul_8s_6s_8_1_1  |        0|   0|  0|  42|    0|
    +--------------------+-----------------+---------+----+---+----+-----+
    |Total               |                 |        0|   0|  0| 168|    0|
    +--------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln59_10_fu_616_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln59_11_fu_622_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln59_12_fu_628_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln59_13_fu_742_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln59_1_fu_694_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln59_2_fu_700_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln59_3_fu_706_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln59_4_fu_712_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln59_5_fu_718_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln59_6_fu_924_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln59_7_fu_724_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln59_8_fu_730_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln59_9_fu_736_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln59_fu_688_p2        |         +|   0|  0|   8|           8|           8|
    |add_ln65_10_fu_634_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln65_11_fu_640_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln65_12_fu_646_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln65_13_fu_801_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln65_1_fu_753_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln65_2_fu_759_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln65_3_fu_765_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln65_4_fu_771_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln65_5_fu_777_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln65_6_fu_933_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln65_7_fu_783_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln65_8_fu_789_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln65_9_fu_795_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln65_fu_747_p2        |         +|   0|  0|   8|           8|           8|
    |add_ln71_10_fu_652_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln71_11_fu_658_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln71_12_fu_664_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln71_13_fu_860_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln71_1_fu_812_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln71_2_fu_818_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln71_3_fu_824_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln71_4_fu_830_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln71_5_fu_836_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln71_6_fu_942_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln71_7_fu_842_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln71_8_fu_848_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln71_9_fu_854_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln71_fu_806_p2        |         +|   0|  0|   8|           8|           8|
    |add_ln77_10_fu_670_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln77_11_fu_676_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln77_12_fu_682_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln77_13_fu_919_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln77_14_fu_955_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln77_1_fu_871_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln77_2_fu_877_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln77_3_fu_883_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln77_4_fu_889_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln77_5_fu_895_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln77_6_fu_951_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln77_7_fu_901_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln77_8_fu_907_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln77_9_fu_913_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln77_fu_865_p2        |         +|   0|  0|   8|           8|           8|
    |sum_0_0_fu_928_p2         |         +|   0|  0|   8|           8|           8|
    |sum_0_1_fu_937_p2         |         +|   0|  0|   8|           8|           8|
    |sum_1_0_fu_946_p2         |         +|   0|  0|   8|           8|           8|
    |sub_ln83_1_fu_1115_p2     |         -|   0|  0|  14|           1|           6|
    |sub_ln83_2_fu_1010_p2     |         -|   0|  0|  16|           1|           9|
    |sub_ln83_3_fu_1149_p2     |         -|   0|  0|  14|           1|           6|
    |sub_ln83_4_fu_1048_p2     |         -|   0|  0|  16|           1|           9|
    |sub_ln83_5_fu_1176_p2     |         -|   0|  0|  14|           1|           6|
    |sub_ln83_6_fu_1086_p2     |         -|   0|  0|  16|           1|           9|
    |sub_ln83_7_fu_1203_p2     |         -|   0|  0|  14|           1|           6|
    |sub_ln83_fu_972_p2        |         -|   0|  0|  16|           1|           9|
    |select_ln83_1_fu_1162_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln83_2_fu_1189_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln83_3_fu_1216_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln83_fu_1128_p3    |    select|   0|  0|   6|           1|           6|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 764|         492|         564|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |add_ln59_12_reg_1248   |  8|   0|    8|          0|
    |add_ln59_13_reg_1278   |  8|   0|    8|          0|
    |add_ln59_2_reg_1268    |  8|   0|    8|          0|
    |add_ln59_5_reg_1273    |  8|   0|    8|          0|
    |add_ln65_12_reg_1253   |  8|   0|    8|          0|
    |add_ln65_13_reg_1293   |  8|   0|    8|          0|
    |add_ln65_2_reg_1283    |  8|   0|    8|          0|
    |add_ln65_5_reg_1288    |  8|   0|    8|          0|
    |add_ln71_12_reg_1258   |  8|   0|    8|          0|
    |add_ln71_13_reg_1308   |  8|   0|    8|          0|
    |add_ln71_2_reg_1298    |  8|   0|    8|          0|
    |add_ln71_5_reg_1303    |  8|   0|    8|          0|
    |add_ln77_12_reg_1263   |  8|   0|    8|          0|
    |add_ln77_13_reg_1323   |  8|   0|    8|          0|
    |add_ln77_2_reg_1313    |  8|   0|    8|          0|
    |add_ln77_5_reg_1318    |  8|   0|    8|          0|
    |ap_CS_fsm              |  4|   0|    4|          0|
    |tmp_1_reg_1348         |  5|   0|    5|          0|
    |tmp_2_reg_1363         |  5|   0|    5|          0|
    |tmp_3_reg_1378         |  5|   0|    5|          0|
    |tmp_4_reg_1328         |  1|   0|    1|          0|
    |tmp_5_reg_1343         |  1|   0|    1|          0|
    |tmp_6_reg_1358         |  1|   0|    1|          0|
    |tmp_7_reg_1373         |  1|   0|    1|          0|
    |tmp_reg_1333           |  5|   0|    5|          0|
    |trunc_ln83_2_reg_1338  |  4|   0|    4|          0|
    |trunc_ln83_5_reg_1353  |  4|   0|    4|          0|
    |trunc_ln83_8_reg_1368  |  4|   0|    4|          0|
    |trunc_ln83_s_reg_1383  |  4|   0|    4|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  |172|   0|  172|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_0_0         |   in|    8|     ap_none|         a_0_0|       pointer|
|a_0_1         |   in|    8|     ap_none|         a_0_1|       pointer|
|a_0_2         |   in|    8|     ap_none|         a_0_2|       pointer|
|a_0_3         |   in|    8|     ap_none|         a_0_3|       pointer|
|a_0_4         |   in|    8|     ap_none|         a_0_4|       pointer|
|a_0_5         |   in|    8|     ap_none|         a_0_5|       pointer|
|a_0_6         |   in|    8|     ap_none|         a_0_6|       pointer|
|a_0_7         |   in|    8|     ap_none|         a_0_7|       pointer|
|a_1_0         |   in|    8|     ap_none|         a_1_0|       pointer|
|a_1_1         |   in|    8|     ap_none|         a_1_1|       pointer|
|a_1_2         |   in|    8|     ap_none|         a_1_2|       pointer|
|a_1_3         |   in|    8|     ap_none|         a_1_3|       pointer|
|a_1_4         |   in|    8|     ap_none|         a_1_4|       pointer|
|a_1_5         |   in|    8|     ap_none|         a_1_5|       pointer|
|a_1_6         |   in|    8|     ap_none|         a_1_6|       pointer|
|a_1_7         |   in|    8|     ap_none|         a_1_7|       pointer|
|a_2_0         |   in|    8|     ap_none|         a_2_0|       pointer|
|a_2_1         |   in|    8|     ap_none|         a_2_1|       pointer|
|a_2_2         |   in|    8|     ap_none|         a_2_2|       pointer|
|a_2_3         |   in|    8|     ap_none|         a_2_3|       pointer|
|a_2_4         |   in|    8|     ap_none|         a_2_4|       pointer|
|a_2_5         |   in|    8|     ap_none|         a_2_5|       pointer|
|a_2_6         |   in|    8|     ap_none|         a_2_6|       pointer|
|a_2_7         |   in|    8|     ap_none|         a_2_7|       pointer|
|a_3_0         |   in|    8|     ap_none|         a_3_0|       pointer|
|a_3_1         |   in|    8|     ap_none|         a_3_1|       pointer|
|a_3_2         |   in|    8|     ap_none|         a_3_2|       pointer|
|a_3_3         |   in|    8|     ap_none|         a_3_3|       pointer|
|a_3_4         |   in|    8|     ap_none|         a_3_4|       pointer|
|a_3_5         |   in|    8|     ap_none|         a_3_5|       pointer|
|a_3_6         |   in|    8|     ap_none|         a_3_6|       pointer|
|a_3_7         |   in|    8|     ap_none|         a_3_7|       pointer|
|a_4_0         |   in|    8|     ap_none|         a_4_0|       pointer|
|a_4_1         |   in|    8|     ap_none|         a_4_1|       pointer|
|a_4_2         |   in|    8|     ap_none|         a_4_2|       pointer|
|a_4_3         |   in|    8|     ap_none|         a_4_3|       pointer|
|a_4_4         |   in|    8|     ap_none|         a_4_4|       pointer|
|a_4_5         |   in|    8|     ap_none|         a_4_5|       pointer|
|a_4_6         |   in|    8|     ap_none|         a_4_6|       pointer|
|a_4_7         |   in|    8|     ap_none|         a_4_7|       pointer|
|a_5_0         |   in|    8|     ap_none|         a_5_0|       pointer|
|a_5_1         |   in|    8|     ap_none|         a_5_1|       pointer|
|a_5_2         |   in|    8|     ap_none|         a_5_2|       pointer|
|a_5_3         |   in|    8|     ap_none|         a_5_3|       pointer|
|a_5_4         |   in|    8|     ap_none|         a_5_4|       pointer|
|a_5_5         |   in|    8|     ap_none|         a_5_5|       pointer|
|a_5_6         |   in|    8|     ap_none|         a_5_6|       pointer|
|a_5_7         |   in|    8|     ap_none|         a_5_7|       pointer|
|a_6_0         |   in|    8|     ap_none|         a_6_0|       pointer|
|a_6_1         |   in|    8|     ap_none|         a_6_1|       pointer|
|a_6_2         |   in|    8|     ap_none|         a_6_2|       pointer|
|a_6_3         |   in|    8|     ap_none|         a_6_3|       pointer|
|a_6_4         |   in|    8|     ap_none|         a_6_4|       pointer|
|a_6_5         |   in|    8|     ap_none|         a_6_5|       pointer|
|a_6_6         |   in|    8|     ap_none|         a_6_6|       pointer|
|a_6_7         |   in|    8|     ap_none|         a_6_7|       pointer|
|a_7_0         |   in|    8|     ap_none|         a_7_0|       pointer|
|a_7_1         |   in|    8|     ap_none|         a_7_1|       pointer|
|a_7_2         |   in|    8|     ap_none|         a_7_2|       pointer|
|a_7_3         |   in|    8|     ap_none|         a_7_3|       pointer|
|a_7_4         |   in|    8|     ap_none|         a_7_4|       pointer|
|a_7_5         |   in|    8|     ap_none|         a_7_5|       pointer|
|a_7_6         |   in|    8|     ap_none|         a_7_6|       pointer|
|a_7_7         |   in|    8|     ap_none|         a_7_7|       pointer|
|b_0_0         |   in|    8|     ap_none|         b_0_0|       pointer|
|b_0_1         |   in|    8|     ap_none|         b_0_1|       pointer|
|b_1_0         |   in|    8|     ap_none|         b_1_0|       pointer|
|b_1_1         |   in|    8|     ap_none|         b_1_1|       pointer|
|r_0_0         |  out|    8|      ap_vld|         r_0_0|       pointer|
|r_0_0_ap_vld  |  out|    1|      ap_vld|         r_0_0|       pointer|
|r_0_1         |  out|    8|      ap_vld|         r_0_1|       pointer|
|r_0_1_ap_vld  |  out|    1|      ap_vld|         r_0_1|       pointer|
|r_1_0         |  out|    8|      ap_vld|         r_1_0|       pointer|
|r_1_0_ap_vld  |  out|    1|      ap_vld|         r_1_0|       pointer|
|r_1_1         |  out|    8|      ap_vld|         r_1_1|       pointer|
|r_1_1_ap_vld  |  out|    1|      ap_vld|         r_1_1|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.79>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_1_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_1_0" [matrixmul.cpp:59]   --->   Operation 5 'read' 'a_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_1_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_1_2" [matrixmul.cpp:59]   --->   Operation 6 'read' 'a_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_1_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_1_3" [matrixmul.cpp:59]   --->   Operation 7 'read' 'a_1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_3_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_3_3" [matrixmul.cpp:59]   --->   Operation 8 'read' 'a_3_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_10 = add i8 %a_1_0_read, i8 %a_1_3_read" [matrixmul.cpp:59]   --->   Operation 9 'add' 'add_ln59_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (2.11ns)   --->   "%add_ln59_11 = add i8 %a_3_3_read, i8 %a_1_2_read" [matrixmul.cpp:59]   --->   Operation 10 'add' 'add_ln59_11' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln59_12 = add i8 %add_ln59_11, i8 %add_ln59_10" [matrixmul.cpp:59]   --->   Operation 11 'add' 'add_ln59_12' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_1_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_1_4" [matrixmul.cpp:65]   --->   Operation 12 'read' 'a_1_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_1_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_1_6" [matrixmul.cpp:65]   --->   Operation 13 'read' 'a_1_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_1_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_1_7" [matrixmul.cpp:65]   --->   Operation 14 'read' 'a_1_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_3_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_3_7" [matrixmul.cpp:65]   --->   Operation 15 'read' 'a_3_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_10 = add i8 %a_1_4_read, i8 %a_1_7_read" [matrixmul.cpp:65]   --->   Operation 16 'add' 'add_ln65_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (2.11ns)   --->   "%add_ln65_11 = add i8 %a_3_7_read, i8 %a_1_6_read" [matrixmul.cpp:65]   --->   Operation 17 'add' 'add_ln65_11' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln65_12 = add i8 %add_ln65_11, i8 %add_ln65_10" [matrixmul.cpp:65]   --->   Operation 18 'add' 'add_ln65_12' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_5_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_5_0" [matrixmul.cpp:71]   --->   Operation 19 'read' 'a_5_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_5_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_5_2" [matrixmul.cpp:71]   --->   Operation 20 'read' 'a_5_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_5_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_5_3" [matrixmul.cpp:71]   --->   Operation 21 'read' 'a_5_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_7_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_7_3" [matrixmul.cpp:71]   --->   Operation 22 'read' 'a_7_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_10 = add i8 %a_5_0_read, i8 %a_5_3_read" [matrixmul.cpp:71]   --->   Operation 23 'add' 'add_ln71_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (2.11ns)   --->   "%add_ln71_11 = add i8 %a_7_3_read, i8 %a_5_2_read" [matrixmul.cpp:71]   --->   Operation 24 'add' 'add_ln71_11' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln71_12 = add i8 %add_ln71_11, i8 %add_ln71_10" [matrixmul.cpp:71]   --->   Operation 25 'add' 'add_ln71_12' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_4_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_4_7" [matrixmul.cpp:77]   --->   Operation 26 'read' 'a_4_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_5_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_5_5" [matrixmul.cpp:77]   --->   Operation 27 'read' 'a_5_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%a_5_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_5_6" [matrixmul.cpp:77]   --->   Operation 28 'read' 'a_5_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_7_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_7_7" [matrixmul.cpp:77]   --->   Operation 29 'read' 'a_7_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77_10 = add i8 %a_4_7_read, i8 %a_5_6_read" [matrixmul.cpp:77]   --->   Operation 30 'add' 'add_ln77_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (2.11ns)   --->   "%add_ln77_11 = add i8 %a_5_5_read, i8 %a_7_7_read" [matrixmul.cpp:77]   --->   Operation 31 'add' 'add_ln77_11' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln77_12 = add i8 %add_ln77_11, i8 %add_ln77_10" [matrixmul.cpp:77]   --->   Operation 32 'add' 'add_ln77_12' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%a_0_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_0_0" [matrixmul.cpp:59]   --->   Operation 33 'read' 'a_0_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%a_0_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_0_1" [matrixmul.cpp:59]   --->   Operation 34 'read' 'a_0_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%a_0_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_0_2" [matrixmul.cpp:59]   --->   Operation 35 'read' 'a_0_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%a_0_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_0_3" [matrixmul.cpp:59]   --->   Operation 36 'read' 'a_0_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%a_1_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_1_1" [matrixmul.cpp:59]   --->   Operation 37 'read' 'a_1_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%a_2_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_2_0" [matrixmul.cpp:59]   --->   Operation 38 'read' 'a_2_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a_2_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_2_1" [matrixmul.cpp:59]   --->   Operation 39 'read' 'a_2_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%a_2_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_2_2" [matrixmul.cpp:59]   --->   Operation 40 'read' 'a_2_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%a_2_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_2_3" [matrixmul.cpp:59]   --->   Operation 41 'read' 'a_2_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%a_3_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_3_0" [matrixmul.cpp:59]   --->   Operation 42 'read' 'a_3_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%a_3_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_3_1" [matrixmul.cpp:59]   --->   Operation 43 'read' 'a_3_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%a_3_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_3_2" [matrixmul.cpp:59]   --->   Operation 44 'read' 'a_3_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59 = add i8 %a_3_2_read, i8 %a_3_1_read" [matrixmul.cpp:59]   --->   Operation 45 'add' 'add_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (2.11ns)   --->   "%add_ln59_1 = add i8 %a_3_0_read, i8 %a_2_1_read" [matrixmul.cpp:59]   --->   Operation 46 'add' 'add_ln59_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln59_2 = add i8 %add_ln59_1, i8 %add_ln59" [matrixmul.cpp:59]   --->   Operation 47 'add' 'add_ln59_2' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_3 = add i8 %a_2_0_read, i8 %a_2_3_read" [matrixmul.cpp:59]   --->   Operation 48 'add' 'add_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (2.11ns)   --->   "%add_ln59_4 = add i8 %a_2_2_read, i8 %a_0_1_read" [matrixmul.cpp:59]   --->   Operation 49 'add' 'add_ln59_4' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln59_5 = add i8 %add_ln59_4, i8 %add_ln59_3" [matrixmul.cpp:59]   --->   Operation 50 'add' 'add_ln59_5' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (2.11ns)   --->   "%add_ln59_7 = add i8 %a_0_0_read, i8 %a_0_3_read" [matrixmul.cpp:59]   --->   Operation 51 'add' 'add_ln59_7' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.11ns)   --->   "%add_ln59_8 = add i8 %a_0_2_read, i8 %a_1_1_read" [matrixmul.cpp:59]   --->   Operation 52 'add' 'add_ln59_8' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_9 = add i8 %add_ln59_8, i8 %add_ln59_7" [matrixmul.cpp:59]   --->   Operation 53 'add' 'add_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln59_13 = add i8 %add_ln59_12, i8 %add_ln59_9" [matrixmul.cpp:59]   --->   Operation 54 'add' 'add_ln59_13' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%a_0_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_0_4" [matrixmul.cpp:65]   --->   Operation 55 'read' 'a_0_4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%a_0_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_0_5" [matrixmul.cpp:65]   --->   Operation 56 'read' 'a_0_5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%a_0_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_0_6" [matrixmul.cpp:65]   --->   Operation 57 'read' 'a_0_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%a_0_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_0_7" [matrixmul.cpp:65]   --->   Operation 58 'read' 'a_0_7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%a_1_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_1_5" [matrixmul.cpp:65]   --->   Operation 59 'read' 'a_1_5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%a_2_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_2_4" [matrixmul.cpp:65]   --->   Operation 60 'read' 'a_2_4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%a_2_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_2_5" [matrixmul.cpp:65]   --->   Operation 61 'read' 'a_2_5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%a_2_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_2_6" [matrixmul.cpp:65]   --->   Operation 62 'read' 'a_2_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%a_2_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_2_7" [matrixmul.cpp:65]   --->   Operation 63 'read' 'a_2_7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%a_3_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_3_4" [matrixmul.cpp:65]   --->   Operation 64 'read' 'a_3_4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%a_3_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_3_5" [matrixmul.cpp:65]   --->   Operation 65 'read' 'a_3_5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%a_3_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_3_6" [matrixmul.cpp:65]   --->   Operation 66 'read' 'a_3_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65 = add i8 %a_3_6_read, i8 %a_3_5_read" [matrixmul.cpp:65]   --->   Operation 67 'add' 'add_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (2.11ns)   --->   "%add_ln65_1 = add i8 %a_3_4_read, i8 %a_2_5_read" [matrixmul.cpp:65]   --->   Operation 68 'add' 'add_ln65_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln65_2 = add i8 %add_ln65_1, i8 %add_ln65" [matrixmul.cpp:65]   --->   Operation 69 'add' 'add_ln65_2' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_3 = add i8 %a_2_4_read, i8 %a_2_7_read" [matrixmul.cpp:65]   --->   Operation 70 'add' 'add_ln65_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (2.11ns)   --->   "%add_ln65_4 = add i8 %a_2_6_read, i8 %a_0_5_read" [matrixmul.cpp:65]   --->   Operation 71 'add' 'add_ln65_4' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln65_5 = add i8 %add_ln65_4, i8 %add_ln65_3" [matrixmul.cpp:65]   --->   Operation 72 'add' 'add_ln65_5' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (2.11ns)   --->   "%add_ln65_7 = add i8 %a_0_4_read, i8 %a_0_7_read" [matrixmul.cpp:65]   --->   Operation 73 'add' 'add_ln65_7' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.11ns)   --->   "%add_ln65_8 = add i8 %a_0_6_read, i8 %a_1_5_read" [matrixmul.cpp:65]   --->   Operation 74 'add' 'add_ln65_8' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_9 = add i8 %add_ln65_8, i8 %add_ln65_7" [matrixmul.cpp:65]   --->   Operation 75 'add' 'add_ln65_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln65_13 = add i8 %add_ln65_12, i8 %add_ln65_9" [matrixmul.cpp:65]   --->   Operation 76 'add' 'add_ln65_13' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%a_4_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_4_0" [matrixmul.cpp:71]   --->   Operation 77 'read' 'a_4_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%a_4_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_4_1" [matrixmul.cpp:71]   --->   Operation 78 'read' 'a_4_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%a_4_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_4_2" [matrixmul.cpp:71]   --->   Operation 79 'read' 'a_4_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%a_4_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_4_3" [matrixmul.cpp:71]   --->   Operation 80 'read' 'a_4_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%a_5_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_5_1" [matrixmul.cpp:71]   --->   Operation 81 'read' 'a_5_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%a_6_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_6_0" [matrixmul.cpp:71]   --->   Operation 82 'read' 'a_6_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%a_6_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_6_1" [matrixmul.cpp:71]   --->   Operation 83 'read' 'a_6_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%a_6_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_6_2" [matrixmul.cpp:71]   --->   Operation 84 'read' 'a_6_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%a_6_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_6_3" [matrixmul.cpp:71]   --->   Operation 85 'read' 'a_6_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%a_7_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_7_0" [matrixmul.cpp:71]   --->   Operation 86 'read' 'a_7_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%a_7_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_7_1" [matrixmul.cpp:71]   --->   Operation 87 'read' 'a_7_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%a_7_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_7_2" [matrixmul.cpp:71]   --->   Operation 88 'read' 'a_7_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71 = add i8 %a_7_2_read, i8 %a_7_1_read" [matrixmul.cpp:71]   --->   Operation 89 'add' 'add_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (2.11ns)   --->   "%add_ln71_1 = add i8 %a_7_0_read, i8 %a_6_1_read" [matrixmul.cpp:71]   --->   Operation 90 'add' 'add_ln71_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln71_2 = add i8 %add_ln71_1, i8 %add_ln71" [matrixmul.cpp:71]   --->   Operation 91 'add' 'add_ln71_2' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_3 = add i8 %a_6_0_read, i8 %a_6_3_read" [matrixmul.cpp:71]   --->   Operation 92 'add' 'add_ln71_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (2.11ns)   --->   "%add_ln71_4 = add i8 %a_6_2_read, i8 %a_4_1_read" [matrixmul.cpp:71]   --->   Operation 93 'add' 'add_ln71_4' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln71_5 = add i8 %add_ln71_4, i8 %add_ln71_3" [matrixmul.cpp:71]   --->   Operation 94 'add' 'add_ln71_5' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (2.11ns)   --->   "%add_ln71_7 = add i8 %a_4_0_read, i8 %a_4_3_read" [matrixmul.cpp:71]   --->   Operation 95 'add' 'add_ln71_7' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.11ns)   --->   "%add_ln71_8 = add i8 %a_4_2_read, i8 %a_5_1_read" [matrixmul.cpp:71]   --->   Operation 96 'add' 'add_ln71_8' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_9 = add i8 %add_ln71_8, i8 %add_ln71_7" [matrixmul.cpp:71]   --->   Operation 97 'add' 'add_ln71_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln71_13 = add i8 %add_ln71_12, i8 %add_ln71_9" [matrixmul.cpp:71]   --->   Operation 98 'add' 'add_ln71_13' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%a_4_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_4_4" [matrixmul.cpp:77]   --->   Operation 99 'read' 'a_4_4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%a_4_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_4_5" [matrixmul.cpp:77]   --->   Operation 100 'read' 'a_4_5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%a_4_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_4_6" [matrixmul.cpp:77]   --->   Operation 101 'read' 'a_4_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%a_5_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_5_4" [matrixmul.cpp:77]   --->   Operation 102 'read' 'a_5_4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%a_5_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_5_7" [matrixmul.cpp:77]   --->   Operation 103 'read' 'a_5_7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%a_6_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_6_4" [matrixmul.cpp:77]   --->   Operation 104 'read' 'a_6_4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%a_6_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_6_5" [matrixmul.cpp:77]   --->   Operation 105 'read' 'a_6_5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%a_6_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_6_6" [matrixmul.cpp:77]   --->   Operation 106 'read' 'a_6_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%a_6_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_6_7" [matrixmul.cpp:77]   --->   Operation 107 'read' 'a_6_7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%a_7_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_7_4" [matrixmul.cpp:77]   --->   Operation 108 'read' 'a_7_4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%a_7_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_7_5" [matrixmul.cpp:77]   --->   Operation 109 'read' 'a_7_5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%a_7_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_7_6" [matrixmul.cpp:77]   --->   Operation 110 'read' 'a_7_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77 = add i8 %a_7_5_read, i8 %a_7_6_read" [matrixmul.cpp:77]   --->   Operation 111 'add' 'add_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [1/1] (2.11ns)   --->   "%add_ln77_1 = add i8 %a_7_4_read, i8 %a_6_7_read" [matrixmul.cpp:77]   --->   Operation 112 'add' 'add_ln77_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln77_2 = add i8 %add_ln77_1, i8 %add_ln77" [matrixmul.cpp:77]   --->   Operation 113 'add' 'add_ln77_2' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77_3 = add i8 %a_6_4_read, i8 %a_5_7_read" [matrixmul.cpp:77]   --->   Operation 114 'add' 'add_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [1/1] (2.11ns)   --->   "%add_ln77_4 = add i8 %a_6_6_read, i8 %a_6_5_read" [matrixmul.cpp:77]   --->   Operation 115 'add' 'add_ln77_4' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln77_5 = add i8 %add_ln77_4, i8 %add_ln77_3" [matrixmul.cpp:77]   --->   Operation 116 'add' 'add_ln77_5' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [1/1] (2.11ns)   --->   "%add_ln77_7 = add i8 %a_4_4_read, i8 %a_4_6_read" [matrixmul.cpp:77]   --->   Operation 117 'add' 'add_ln77_7' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (2.11ns)   --->   "%add_ln77_8 = add i8 %a_4_5_read, i8 %a_5_4_read" [matrixmul.cpp:77]   --->   Operation 118 'add' 'add_ln77_8' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77_9 = add i8 %add_ln77_8, i8 %add_ln77_7" [matrixmul.cpp:77]   --->   Operation 119 'add' 'add_ln77_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln77_13 = add i8 %add_ln77_12, i8 %add_ln77_9" [matrixmul.cpp:77]   --->   Operation 120 'add' 'add_ln77_13' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.79>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_6 = add i8 %add_ln59_5, i8 %add_ln59_2" [matrixmul.cpp:59]   --->   Operation 121 'add' 'add_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%sum_0_0 = add i8 %add_ln59_13, i8 %add_ln59_6" [matrixmul.cpp:59]   --->   Operation 122 'add' 'sum_0_0' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_6 = add i8 %add_ln65_5, i8 %add_ln65_2" [matrixmul.cpp:65]   --->   Operation 123 'add' 'add_ln65_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%sum_0_1 = add i8 %add_ln65_13, i8 %add_ln65_6" [matrixmul.cpp:65]   --->   Operation 124 'add' 'sum_0_1' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_6 = add i8 %add_ln71_5, i8 %add_ln71_2" [matrixmul.cpp:71]   --->   Operation 125 'add' 'add_ln71_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%sum_1_0 = add i8 %add_ln71_13, i8 %add_ln71_6" [matrixmul.cpp:71]   --->   Operation 126 'add' 'sum_1_0' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77_6 = add i8 %add_ln77_5, i8 %add_ln77_2" [matrixmul.cpp:77]   --->   Operation 127 'add' 'add_ln77_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln77_14 = add i8 %add_ln77_13, i8 %add_ln77_6" [matrixmul.cpp:77]   --->   Operation 128 'add' 'add_ln77_14' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i8 %sum_0_0" [matrixmul.cpp:83]   --->   Operation 129 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sum_0_0, i32 7" [matrixmul.cpp:83]   --->   Operation 130 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.11ns)   --->   "%sub_ln83 = sub i9 0, i9 %sext_ln83" [matrixmul.cpp:83]   --->   Operation 131 'sub' 'sub_ln83' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub_ln83, i32 4, i32 8" [matrixmul.cpp:83]   --->   Operation 132 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln83_2 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sum_0_0, i32 4, i32 7" [matrixmul.cpp:83]   --->   Operation 133 'partselect' 'trunc_ln83_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln83_2 = sext i8 %sum_0_1" [matrixmul.cpp:83]   --->   Operation 134 'sext' 'sext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sum_0_1, i32 7" [matrixmul.cpp:83]   --->   Operation 135 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (2.11ns)   --->   "%sub_ln83_2 = sub i9 0, i9 %sext_ln83_2" [matrixmul.cpp:83]   --->   Operation 136 'sub' 'sub_ln83_2' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub_ln83_2, i32 4, i32 8" [matrixmul.cpp:83]   --->   Operation 137 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln83_5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sum_0_1, i32 4, i32 7" [matrixmul.cpp:83]   --->   Operation 138 'partselect' 'trunc_ln83_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln83_4 = sext i8 %sum_1_0" [matrixmul.cpp:83]   --->   Operation 139 'sext' 'sext_ln83_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sum_1_0, i32 7" [matrixmul.cpp:83]   --->   Operation 140 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (2.11ns)   --->   "%sub_ln83_4 = sub i9 0, i9 %sext_ln83_4" [matrixmul.cpp:83]   --->   Operation 141 'sub' 'sub_ln83_4' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub_ln83_4, i32 4, i32 8" [matrixmul.cpp:83]   --->   Operation 142 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln83_8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sum_1_0, i32 4, i32 7" [matrixmul.cpp:83]   --->   Operation 143 'partselect' 'trunc_ln83_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln83_6 = sext i8 %add_ln77_14" [matrixmul.cpp:83]   --->   Operation 144 'sext' 'sext_ln83_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln77_14, i32 7" [matrixmul.cpp:83]   --->   Operation 145 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (2.11ns)   --->   "%sub_ln83_6 = sub i9 0, i9 %sext_ln83_6" [matrixmul.cpp:83]   --->   Operation 146 'sub' 'sub_ln83_6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub_ln83_6, i32 4, i32 8" [matrixmul.cpp:83]   --->   Operation 147 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln83_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln77_14, i32 4, i32 7" [matrixmul.cpp:83]   --->   Operation 148 'partselect' 'trunc_ln83_s' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.90>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%spectopmodule_ln49 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [matrixmul.cpp:49]   --->   Operation 149 'spectopmodule' 'spectopmodule_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0_0"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0_1"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0_2"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0_3"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0_4"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0_5"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0_6"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0_7"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1_0"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1_1"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1_2"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1_3"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1_4"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1_5"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1_6"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1_7"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2_0"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2_1"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2_2"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2_3"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2_4"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2_5"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2_6"   --->   Operation 194 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2_7"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_3_0"   --->   Operation 198 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_3_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_3_1"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_3_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_3_2"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_3_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_3_3"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_3_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_3_4"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_3_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_3_5"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_3_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_3_6"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_3_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_3_7"   --->   Operation 212 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_3_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_4_0"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_4_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_4_1"   --->   Operation 216 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_4_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_4_2"   --->   Operation 218 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_4_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_4_3"   --->   Operation 220 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_4_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_4_4"   --->   Operation 222 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_4_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_4_5"   --->   Operation 224 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_4_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_4_6"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_4_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_4_7"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_4_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_5_0"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_5_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_5_1"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_5_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_5_2"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_5_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_5_3"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_5_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_5_4"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_5_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_5_5"   --->   Operation 240 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_5_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_5_6"   --->   Operation 242 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_5_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_5_7"   --->   Operation 244 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_5_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_6_0"   --->   Operation 246 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_6_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_6_1"   --->   Operation 248 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_6_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_6_2"   --->   Operation 250 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_6_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_6_3"   --->   Operation 252 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_6_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_6_4"   --->   Operation 254 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_6_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_6_5"   --->   Operation 256 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_6_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_6_6"   --->   Operation 258 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_6_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_6_7"   --->   Operation 260 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_6_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_7_0"   --->   Operation 262 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_7_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_7_1"   --->   Operation 264 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_7_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_7_2"   --->   Operation 266 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_7_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_7_3"   --->   Operation 268 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_7_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_7_4"   --->   Operation 270 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_7_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_7_5"   --->   Operation 272 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_7_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_7_6"   --->   Operation 274 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_7_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_7_7"   --->   Operation 276 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_7_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0_0"   --->   Operation 278 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0_1"   --->   Operation 280 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1_0"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1_1"   --->   Operation 284 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %r_0_0"   --->   Operation 286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %r_0_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %r_0_1"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %r_0_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %r_1_0"   --->   Operation 290 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %r_1_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %r_1_1"   --->   Operation 292 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %r_1_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i5 %tmp" [matrixmul.cpp:83]   --->   Operation 294 'zext' 'zext_ln83' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (1.86ns)   --->   "%sub_ln83_1 = sub i6 0, i6 %zext_ln83" [matrixmul.cpp:83]   --->   Operation 295 'sub' 'sub_ln83_1' <Predicate = (tmp_4)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln83_1 = sext i4 %trunc_ln83_2" [matrixmul.cpp:83]   --->   Operation 296 'sext' 'sext_ln83_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i5 %sext_ln83_1" [matrixmul.cpp:83]   --->   Operation 297 'zext' 'zext_ln83_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.66ns)   --->   "%select_ln83 = select i1 %tmp_4, i6 %sub_ln83_1, i6 %zext_ln83_1" [matrixmul.cpp:83]   --->   Operation 298 'select' 'select_ln83' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln83_3 = sext i6 %select_ln83" [matrixmul.cpp:83]   --->   Operation 299 'sext' 'sext_ln83_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%b_0_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %b_0_0" [matrixmul.cpp:83]   --->   Operation 300 'read' 'b_0_0_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (4.37ns)   --->   "%mul_ln83 = mul i8 %b_0_0_read, i8 %sext_ln83_3" [matrixmul.cpp:83]   --->   Operation 301 'mul' 'mul_ln83' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i5 %tmp_1" [matrixmul.cpp:83]   --->   Operation 302 'zext' 'zext_ln83_2' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (1.86ns)   --->   "%sub_ln83_3 = sub i6 0, i6 %zext_ln83_2" [matrixmul.cpp:83]   --->   Operation 303 'sub' 'sub_ln83_3' <Predicate = (tmp_5)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln83_5 = sext i4 %trunc_ln83_5" [matrixmul.cpp:83]   --->   Operation 304 'sext' 'sext_ln83_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i5 %sext_ln83_5" [matrixmul.cpp:83]   --->   Operation 305 'zext' 'zext_ln83_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.66ns)   --->   "%select_ln83_1 = select i1 %tmp_5, i6 %sub_ln83_3, i6 %zext_ln83_3" [matrixmul.cpp:83]   --->   Operation 306 'select' 'select_ln83_1' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln83_7 = sext i6 %select_ln83_1" [matrixmul.cpp:83]   --->   Operation 307 'sext' 'sext_ln83_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln83_4 = zext i5 %tmp_2" [matrixmul.cpp:83]   --->   Operation 308 'zext' 'zext_ln83_4' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (1.86ns)   --->   "%sub_ln83_5 = sub i6 0, i6 %zext_ln83_4" [matrixmul.cpp:83]   --->   Operation 309 'sub' 'sub_ln83_5' <Predicate = (tmp_6)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln83_8 = sext i4 %trunc_ln83_8" [matrixmul.cpp:83]   --->   Operation 310 'sext' 'sext_ln83_8' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln83_5 = zext i5 %sext_ln83_8" [matrixmul.cpp:83]   --->   Operation 311 'zext' 'zext_ln83_5' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.66ns)   --->   "%select_ln83_2 = select i1 %tmp_6, i6 %sub_ln83_5, i6 %zext_ln83_5" [matrixmul.cpp:83]   --->   Operation 312 'select' 'select_ln83_2' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln83_9 = sext i6 %select_ln83_2" [matrixmul.cpp:83]   --->   Operation 313 'sext' 'sext_ln83_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln83_6 = zext i5 %tmp_3" [matrixmul.cpp:83]   --->   Operation 314 'zext' 'zext_ln83_6' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (1.86ns)   --->   "%sub_ln83_7 = sub i6 0, i6 %zext_ln83_6" [matrixmul.cpp:83]   --->   Operation 315 'sub' 'sub_ln83_7' <Predicate = (tmp_7)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln83_10 = sext i4 %trunc_ln83_s" [matrixmul.cpp:83]   --->   Operation 316 'sext' 'sext_ln83_10' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln83_7 = zext i5 %sext_ln83_10" [matrixmul.cpp:83]   --->   Operation 317 'zext' 'zext_ln83_7' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.66ns)   --->   "%select_ln83_3 = select i1 %tmp_7, i6 %sub_ln83_7, i6 %zext_ln83_7" [matrixmul.cpp:83]   --->   Operation 318 'select' 'select_ln83_3' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln83_11 = sext i6 %select_ln83_3" [matrixmul.cpp:83]   --->   Operation 319 'sext' 'sext_ln83_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%b_0_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %b_0_1" [matrixmul.cpp:83]   --->   Operation 320 'read' 'b_0_1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (4.37ns)   --->   "%mul_ln83_1 = mul i8 %b_0_1_read, i8 %sext_ln83_7" [matrixmul.cpp:83]   --->   Operation 321 'mul' 'mul_ln83_1' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%b_1_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %b_1_0" [matrixmul.cpp:83]   --->   Operation 322 'read' 'b_1_0_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (4.37ns)   --->   "%mul_ln83_2 = mul i8 %b_1_0_read, i8 %sext_ln83_9" [matrixmul.cpp:83]   --->   Operation 323 'mul' 'mul_ln83_2' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%b_1_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %b_1_1" [matrixmul.cpp:83]   --->   Operation 324 'read' 'b_1_1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (4.37ns)   --->   "%mul_ln83_3 = mul i8 %b_1_1_read, i8 %sext_ln83_11" [matrixmul.cpp:83]   --->   Operation 325 'mul' 'mul_ln83_3' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %r_0_0, i8 %mul_ln83" [matrixmul.cpp:83]   --->   Operation 326 'write' 'write_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %r_0_1, i8 %mul_ln83_1" [matrixmul.cpp:83]   --->   Operation 327 'write' 'write_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %r_1_0, i8 %mul_ln83_2" [matrixmul.cpp:83]   --->   Operation 328 'write' 'write_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %r_1_1, i8 %mul_ln83_3" [matrixmul.cpp:83]   --->   Operation 329 'write' 'write_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%ret_ln86 = ret" [matrixmul.cpp:86]   --->   Operation 330 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_1_0_read         (read         ) [ 00000]
a_1_2_read         (read         ) [ 00000]
a_1_3_read         (read         ) [ 00000]
a_3_3_read         (read         ) [ 00000]
add_ln59_10        (add          ) [ 00000]
add_ln59_11        (add          ) [ 00000]
add_ln59_12        (add          ) [ 00100]
a_1_4_read         (read         ) [ 00000]
a_1_6_read         (read         ) [ 00000]
a_1_7_read         (read         ) [ 00000]
a_3_7_read         (read         ) [ 00000]
add_ln65_10        (add          ) [ 00000]
add_ln65_11        (add          ) [ 00000]
add_ln65_12        (add          ) [ 00100]
a_5_0_read         (read         ) [ 00000]
a_5_2_read         (read         ) [ 00000]
a_5_3_read         (read         ) [ 00000]
a_7_3_read         (read         ) [ 00000]
add_ln71_10        (add          ) [ 00000]
add_ln71_11        (add          ) [ 00000]
add_ln71_12        (add          ) [ 00100]
a_4_7_read         (read         ) [ 00000]
a_5_5_read         (read         ) [ 00000]
a_5_6_read         (read         ) [ 00000]
a_7_7_read         (read         ) [ 00000]
add_ln77_10        (add          ) [ 00000]
add_ln77_11        (add          ) [ 00000]
add_ln77_12        (add          ) [ 00100]
a_0_0_read         (read         ) [ 00000]
a_0_1_read         (read         ) [ 00000]
a_0_2_read         (read         ) [ 00000]
a_0_3_read         (read         ) [ 00000]
a_1_1_read         (read         ) [ 00000]
a_2_0_read         (read         ) [ 00000]
a_2_1_read         (read         ) [ 00000]
a_2_2_read         (read         ) [ 00000]
a_2_3_read         (read         ) [ 00000]
a_3_0_read         (read         ) [ 00000]
a_3_1_read         (read         ) [ 00000]
a_3_2_read         (read         ) [ 00000]
add_ln59           (add          ) [ 00000]
add_ln59_1         (add          ) [ 00000]
add_ln59_2         (add          ) [ 00010]
add_ln59_3         (add          ) [ 00000]
add_ln59_4         (add          ) [ 00000]
add_ln59_5         (add          ) [ 00010]
add_ln59_7         (add          ) [ 00000]
add_ln59_8         (add          ) [ 00000]
add_ln59_9         (add          ) [ 00000]
add_ln59_13        (add          ) [ 00010]
a_0_4_read         (read         ) [ 00000]
a_0_5_read         (read         ) [ 00000]
a_0_6_read         (read         ) [ 00000]
a_0_7_read         (read         ) [ 00000]
a_1_5_read         (read         ) [ 00000]
a_2_4_read         (read         ) [ 00000]
a_2_5_read         (read         ) [ 00000]
a_2_6_read         (read         ) [ 00000]
a_2_7_read         (read         ) [ 00000]
a_3_4_read         (read         ) [ 00000]
a_3_5_read         (read         ) [ 00000]
a_3_6_read         (read         ) [ 00000]
add_ln65           (add          ) [ 00000]
add_ln65_1         (add          ) [ 00000]
add_ln65_2         (add          ) [ 00010]
add_ln65_3         (add          ) [ 00000]
add_ln65_4         (add          ) [ 00000]
add_ln65_5         (add          ) [ 00010]
add_ln65_7         (add          ) [ 00000]
add_ln65_8         (add          ) [ 00000]
add_ln65_9         (add          ) [ 00000]
add_ln65_13        (add          ) [ 00010]
a_4_0_read         (read         ) [ 00000]
a_4_1_read         (read         ) [ 00000]
a_4_2_read         (read         ) [ 00000]
a_4_3_read         (read         ) [ 00000]
a_5_1_read         (read         ) [ 00000]
a_6_0_read         (read         ) [ 00000]
a_6_1_read         (read         ) [ 00000]
a_6_2_read         (read         ) [ 00000]
a_6_3_read         (read         ) [ 00000]
a_7_0_read         (read         ) [ 00000]
a_7_1_read         (read         ) [ 00000]
a_7_2_read         (read         ) [ 00000]
add_ln71           (add          ) [ 00000]
add_ln71_1         (add          ) [ 00000]
add_ln71_2         (add          ) [ 00010]
add_ln71_3         (add          ) [ 00000]
add_ln71_4         (add          ) [ 00000]
add_ln71_5         (add          ) [ 00010]
add_ln71_7         (add          ) [ 00000]
add_ln71_8         (add          ) [ 00000]
add_ln71_9         (add          ) [ 00000]
add_ln71_13        (add          ) [ 00010]
a_4_4_read         (read         ) [ 00000]
a_4_5_read         (read         ) [ 00000]
a_4_6_read         (read         ) [ 00000]
a_5_4_read         (read         ) [ 00000]
a_5_7_read         (read         ) [ 00000]
a_6_4_read         (read         ) [ 00000]
a_6_5_read         (read         ) [ 00000]
a_6_6_read         (read         ) [ 00000]
a_6_7_read         (read         ) [ 00000]
a_7_4_read         (read         ) [ 00000]
a_7_5_read         (read         ) [ 00000]
a_7_6_read         (read         ) [ 00000]
add_ln77           (add          ) [ 00000]
add_ln77_1         (add          ) [ 00000]
add_ln77_2         (add          ) [ 00010]
add_ln77_3         (add          ) [ 00000]
add_ln77_4         (add          ) [ 00000]
add_ln77_5         (add          ) [ 00010]
add_ln77_7         (add          ) [ 00000]
add_ln77_8         (add          ) [ 00000]
add_ln77_9         (add          ) [ 00000]
add_ln77_13        (add          ) [ 00010]
add_ln59_6         (add          ) [ 00000]
sum_0_0            (add          ) [ 00000]
add_ln65_6         (add          ) [ 00000]
sum_0_1            (add          ) [ 00000]
add_ln71_6         (add          ) [ 00000]
sum_1_0            (add          ) [ 00000]
add_ln77_6         (add          ) [ 00000]
add_ln77_14        (add          ) [ 00000]
sext_ln83          (sext         ) [ 00000]
tmp_4              (bitselect    ) [ 00001]
sub_ln83           (sub          ) [ 00000]
tmp                (partselect   ) [ 00001]
trunc_ln83_2       (partselect   ) [ 00001]
sext_ln83_2        (sext         ) [ 00000]
tmp_5              (bitselect    ) [ 00001]
sub_ln83_2         (sub          ) [ 00000]
tmp_1              (partselect   ) [ 00001]
trunc_ln83_5       (partselect   ) [ 00001]
sext_ln83_4        (sext         ) [ 00000]
tmp_6              (bitselect    ) [ 00001]
sub_ln83_4         (sub          ) [ 00000]
tmp_2              (partselect   ) [ 00001]
trunc_ln83_8       (partselect   ) [ 00001]
sext_ln83_6        (sext         ) [ 00000]
tmp_7              (bitselect    ) [ 00001]
sub_ln83_6         (sub          ) [ 00000]
tmp_3              (partselect   ) [ 00001]
trunc_ln83_s       (partselect   ) [ 00001]
spectopmodule_ln49 (spectopmodule) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
zext_ln83          (zext         ) [ 00000]
sub_ln83_1         (sub          ) [ 00000]
sext_ln83_1        (sext         ) [ 00000]
zext_ln83_1        (zext         ) [ 00000]
select_ln83        (select       ) [ 00000]
sext_ln83_3        (sext         ) [ 00000]
b_0_0_read         (read         ) [ 00000]
mul_ln83           (mul          ) [ 00000]
zext_ln83_2        (zext         ) [ 00000]
sub_ln83_3         (sub          ) [ 00000]
sext_ln83_5        (sext         ) [ 00000]
zext_ln83_3        (zext         ) [ 00000]
select_ln83_1      (select       ) [ 00000]
sext_ln83_7        (sext         ) [ 00000]
zext_ln83_4        (zext         ) [ 00000]
sub_ln83_5         (sub          ) [ 00000]
sext_ln83_8        (sext         ) [ 00000]
zext_ln83_5        (zext         ) [ 00000]
select_ln83_2      (select       ) [ 00000]
sext_ln83_9        (sext         ) [ 00000]
zext_ln83_6        (zext         ) [ 00000]
sub_ln83_7         (sub          ) [ 00000]
sext_ln83_10       (sext         ) [ 00000]
zext_ln83_7        (zext         ) [ 00000]
select_ln83_3      (select       ) [ 00000]
sext_ln83_11       (sext         ) [ 00000]
b_0_1_read         (read         ) [ 00000]
mul_ln83_1         (mul          ) [ 00000]
b_1_0_read         (read         ) [ 00000]
mul_ln83_2         (mul          ) [ 00000]
b_1_1_read         (read         ) [ 00000]
mul_ln83_3         (mul          ) [ 00000]
write_ln83         (write        ) [ 00000]
write_ln83         (write        ) [ 00000]
write_ln83         (write        ) [ 00000]
write_ln83         (write        ) [ 00000]
ret_ln86           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_0_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a_0_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_0_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="a_1_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="a_1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="a_1_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="a_1_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="a_1_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="a_1_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="a_1_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="a_1_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="a_2_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="a_2_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="a_2_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="a_2_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="a_2_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="a_2_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="a_2_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="a_2_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="a_3_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="a_3_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="a_3_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="a_3_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="a_3_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="a_3_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="a_3_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="a_3_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="a_4_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="a_4_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="a_4_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="a_4_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="a_4_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="a_4_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="a_4_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="a_4_7">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="a_5_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="a_5_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="a_5_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="a_5_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="a_5_4">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="a_5_5">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="a_5_6">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="a_5_7">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="a_6_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6_0"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="a_6_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="a_6_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="a_6_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6_3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="a_6_4">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6_4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="a_6_5">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6_5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="a_6_6">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6_6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="a_6_7">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6_7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="a_7_0">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7_0"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="a_7_1">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="a_7_2">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="a_7_3">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7_3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="a_7_4">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7_4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="a_7_5">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7_5"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="a_7_6">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7_6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="a_7_7">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7_7"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="b_0_0">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_0"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="b_0_1">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="b_1_0">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_0"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="b_1_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="r_0_0">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0_0"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="r_0_1">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0_1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="r_1_0">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1_0"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="r_1_1">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1_1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="a_1_0_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_0_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="a_1_2_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_2_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="a_1_3_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_3_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="a_3_3_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_3_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="a_1_4_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_4_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="a_1_6_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_6_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="a_1_7_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_7_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="a_3_7_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_7_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="a_5_0_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_0_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="a_5_2_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_2_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="a_5_3_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_3_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="a_7_3_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_3_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="a_4_7_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_7_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="a_5_5_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_5_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="a_5_6_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_6_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="a_7_7_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_7_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="a_0_0_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_0_read/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="a_0_1_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_1_read/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="a_0_2_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_2_read/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="a_0_3_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_3_read/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="a_1_1_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_1_read/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="a_2_0_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_0_read/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="a_2_1_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_1_read/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="a_2_2_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_2_read/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="a_2_3_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_3_read/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="a_3_0_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_0_read/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="a_3_1_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_1_read/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="a_3_2_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_2_read/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="a_0_4_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_4_read/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="a_0_5_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_5_read/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="a_0_6_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_6_read/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="a_0_7_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_7_read/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="a_1_5_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_5_read/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="a_2_4_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_4_read/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="a_2_5_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_5_read/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="a_2_6_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_6_read/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="a_2_7_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_7_read/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="a_3_4_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_4_read/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="a_3_5_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_5_read/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="a_3_6_read_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_6_read/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="a_4_0_read_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_0_read/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="a_4_1_read_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_1_read/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="a_4_2_read_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_2_read/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="a_4_3_read_read_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_3_read/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="a_5_1_read_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_1_read/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="a_6_0_read_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_0_read/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="a_6_1_read_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_1_read/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="a_6_2_read_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_2_read/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="a_6_3_read_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_3_read/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="a_7_0_read_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_0_read/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="a_7_1_read_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_1_read/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="a_7_2_read_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_2_read/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="a_4_4_read_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_4_read/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="a_4_5_read_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_5_read/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="a_4_6_read_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_6_read/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="a_5_4_read_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_4_read/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="a_5_7_read_read_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_7_read/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="a_6_4_read_read_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_4_read/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="a_6_5_read_read_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_5_read/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="a_6_6_read_read_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_6_read/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="a_6_7_read_read_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_7_read/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="a_7_4_read_read_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_4_read/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="a_7_5_read_read_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_5_read/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="a_7_6_read_read_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_6_read/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="b_0_0_read_read_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="0"/>
<pin id="567" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_0_read/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="b_0_1_read_read_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_1_read/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="b_1_0_read_read_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_0_read/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="b_1_1_read_read_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_1_read/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="write_ln83_write_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="0" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="0" index="2" bw="8" slack="0"/>
<pin id="592" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="write_ln83_write_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="0" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="0" index="2" bw="8" slack="0"/>
<pin id="599" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="write_ln83_write_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="0" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="0"/>
<pin id="605" dir="0" index="2" bw="8" slack="0"/>
<pin id="606" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="write_ln83_write_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="0" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="0" index="2" bw="8" slack="0"/>
<pin id="613" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln59_10_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_10/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln59_11_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_11/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln59_12_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_12/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln65_10_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_10/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln65_11_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_11/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln65_12_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_12/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln71_10_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_10/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln71_11_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_11/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln71_12_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_12/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln77_10_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_10/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln77_11_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_11/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln77_12_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="8" slack="0"/>
<pin id="685" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_12/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln59_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln59_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln59_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_2/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln59_3_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_3/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln59_4_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_4/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln59_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_5/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln59_7_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="0"/>
<pin id="727" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_7/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln59_8_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_8/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln59_9_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_9/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln59_13_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_13/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln65_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln65_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln65_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="8" slack="0"/>
<pin id="762" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln65_3_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_3/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln65_4_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_4/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln65_5_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_5/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln65_7_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_7/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln65_8_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_8/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln65_9_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_9/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln65_13_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="1"/>
<pin id="803" dir="0" index="1" bw="8" slack="0"/>
<pin id="804" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_13/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln71_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln71_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="0"/>
<pin id="815" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln71_2_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="8" slack="0"/>
<pin id="821" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_2/2 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln71_3_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_3/2 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln71_4_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_4/2 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln71_5_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="0"/>
<pin id="839" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_5/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln71_7_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_7/2 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln71_8_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="0" index="1" bw="8" slack="0"/>
<pin id="851" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_8/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln71_9_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_9/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="add_ln71_13_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_13/2 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln77_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="8" slack="0"/>
<pin id="868" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/2 "/>
</bind>
</comp>

<comp id="871" class="1004" name="add_ln77_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="0"/>
<pin id="874" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/2 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln77_2_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="0"/>
<pin id="880" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_2/2 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln77_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_3/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln77_4_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_4/2 "/>
</bind>
</comp>

<comp id="895" class="1004" name="add_ln77_5_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_5/2 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln77_7_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="0"/>
<pin id="904" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_7/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln77_8_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="0" index="1" bw="8" slack="0"/>
<pin id="910" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_8/2 "/>
</bind>
</comp>

<comp id="913" class="1004" name="add_ln77_9_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="8" slack="0"/>
<pin id="916" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_9/2 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln77_13_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="1"/>
<pin id="921" dir="0" index="1" bw="8" slack="0"/>
<pin id="922" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_13/2 "/>
</bind>
</comp>

<comp id="924" class="1004" name="add_ln59_6_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="1"/>
<pin id="926" dir="0" index="1" bw="8" slack="1"/>
<pin id="927" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_6/3 "/>
</bind>
</comp>

<comp id="928" class="1004" name="sum_0_0_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="1"/>
<pin id="930" dir="0" index="1" bw="8" slack="0"/>
<pin id="931" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_0_0/3 "/>
</bind>
</comp>

<comp id="933" class="1004" name="add_ln65_6_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="1"/>
<pin id="935" dir="0" index="1" bw="8" slack="1"/>
<pin id="936" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_6/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sum_0_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="1"/>
<pin id="939" dir="0" index="1" bw="8" slack="0"/>
<pin id="940" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_0_1/3 "/>
</bind>
</comp>

<comp id="942" class="1004" name="add_ln71_6_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="0" index="1" bw="8" slack="1"/>
<pin id="945" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_6/3 "/>
</bind>
</comp>

<comp id="946" class="1004" name="sum_1_0_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="1"/>
<pin id="948" dir="0" index="1" bw="8" slack="0"/>
<pin id="949" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1_0/3 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln77_6_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="1"/>
<pin id="953" dir="0" index="1" bw="8" slack="1"/>
<pin id="954" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_6/3 "/>
</bind>
</comp>

<comp id="955" class="1004" name="add_ln77_14_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="1"/>
<pin id="957" dir="0" index="1" bw="8" slack="0"/>
<pin id="958" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_14/3 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sext_ln83_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83/3 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_4_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="8" slack="0"/>
<pin id="967" dir="0" index="2" bw="4" slack="0"/>
<pin id="968" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sub_ln83_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="8" slack="0"/>
<pin id="975" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83/3 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="5" slack="0"/>
<pin id="980" dir="0" index="1" bw="9" slack="0"/>
<pin id="981" dir="0" index="2" bw="4" slack="0"/>
<pin id="982" dir="0" index="3" bw="5" slack="0"/>
<pin id="983" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="988" class="1004" name="trunc_ln83_2_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="4" slack="0"/>
<pin id="990" dir="0" index="1" bw="8" slack="0"/>
<pin id="991" dir="0" index="2" bw="4" slack="0"/>
<pin id="992" dir="0" index="3" bw="4" slack="0"/>
<pin id="993" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln83_2/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="sext_ln83_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="0"/>
<pin id="1000" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_2/3 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_5_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="8" slack="0"/>
<pin id="1005" dir="0" index="2" bw="4" slack="0"/>
<pin id="1006" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sub_ln83_2_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="8" slack="0"/>
<pin id="1013" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83_2/3 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_1_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="0"/>
<pin id="1018" dir="0" index="1" bw="9" slack="0"/>
<pin id="1019" dir="0" index="2" bw="4" slack="0"/>
<pin id="1020" dir="0" index="3" bw="5" slack="0"/>
<pin id="1021" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="trunc_ln83_5_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="4" slack="0"/>
<pin id="1028" dir="0" index="1" bw="8" slack="0"/>
<pin id="1029" dir="0" index="2" bw="4" slack="0"/>
<pin id="1030" dir="0" index="3" bw="4" slack="0"/>
<pin id="1031" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln83_5/3 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="sext_ln83_4_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_4/3 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_6_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="8" slack="0"/>
<pin id="1043" dir="0" index="2" bw="4" slack="0"/>
<pin id="1044" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="sub_ln83_4_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="8" slack="0"/>
<pin id="1051" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83_4/3 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="5" slack="0"/>
<pin id="1056" dir="0" index="1" bw="9" slack="0"/>
<pin id="1057" dir="0" index="2" bw="4" slack="0"/>
<pin id="1058" dir="0" index="3" bw="5" slack="0"/>
<pin id="1059" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="trunc_ln83_8_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="4" slack="0"/>
<pin id="1066" dir="0" index="1" bw="8" slack="0"/>
<pin id="1067" dir="0" index="2" bw="4" slack="0"/>
<pin id="1068" dir="0" index="3" bw="4" slack="0"/>
<pin id="1069" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln83_8/3 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="sext_ln83_6_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_6/3 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_7_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="8" slack="0"/>
<pin id="1081" dir="0" index="2" bw="4" slack="0"/>
<pin id="1082" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sub_ln83_6_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="0"/>
<pin id="1089" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83_6/3 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_3_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="5" slack="0"/>
<pin id="1094" dir="0" index="1" bw="9" slack="0"/>
<pin id="1095" dir="0" index="2" bw="4" slack="0"/>
<pin id="1096" dir="0" index="3" bw="5" slack="0"/>
<pin id="1097" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="trunc_ln83_s_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="4" slack="0"/>
<pin id="1104" dir="0" index="1" bw="8" slack="0"/>
<pin id="1105" dir="0" index="2" bw="4" slack="0"/>
<pin id="1106" dir="0" index="3" bw="4" slack="0"/>
<pin id="1107" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln83_s/3 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="zext_ln83_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="5" slack="1"/>
<pin id="1114" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/4 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="sub_ln83_1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="5" slack="0"/>
<pin id="1118" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83_1/4 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sext_ln83_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="4" slack="1"/>
<pin id="1123" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_1/4 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="zext_ln83_1_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="4" slack="0"/>
<pin id="1126" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/4 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="select_ln83_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="0" index="1" bw="6" slack="0"/>
<pin id="1131" dir="0" index="2" bw="6" slack="0"/>
<pin id="1132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/4 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="sext_ln83_3_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="6" slack="0"/>
<pin id="1137" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_3/4 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="mul_ln83_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="0"/>
<pin id="1141" dir="0" index="1" bw="6" slack="0"/>
<pin id="1142" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln83/4 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln83_2_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="5" slack="1"/>
<pin id="1148" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_2/4 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="sub_ln83_3_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="5" slack="0"/>
<pin id="1152" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83_3/4 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="sext_ln83_5_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="4" slack="1"/>
<pin id="1157" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_5/4 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="zext_ln83_3_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="4" slack="0"/>
<pin id="1160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_3/4 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="select_ln83_1_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="0" index="1" bw="6" slack="0"/>
<pin id="1165" dir="0" index="2" bw="6" slack="0"/>
<pin id="1166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_1/4 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="sext_ln83_7_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="6" slack="0"/>
<pin id="1171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_7/4 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="zext_ln83_4_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="5" slack="1"/>
<pin id="1175" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_4/4 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="sub_ln83_5_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="0"/>
<pin id="1178" dir="0" index="1" bw="5" slack="0"/>
<pin id="1179" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83_5/4 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sext_ln83_8_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="4" slack="1"/>
<pin id="1184" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_8/4 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln83_5_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="4" slack="0"/>
<pin id="1187" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_5/4 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="select_ln83_2_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="0" index="1" bw="6" slack="0"/>
<pin id="1192" dir="0" index="2" bw="6" slack="0"/>
<pin id="1193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_2/4 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="sext_ln83_9_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="6" slack="0"/>
<pin id="1198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_9/4 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="zext_ln83_6_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="5" slack="1"/>
<pin id="1202" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_6/4 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="sub_ln83_7_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="5" slack="0"/>
<pin id="1206" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83_7/4 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="sext_ln83_10_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="4" slack="1"/>
<pin id="1211" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_10/4 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="zext_ln83_7_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="4" slack="0"/>
<pin id="1214" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_7/4 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="select_ln83_3_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="1"/>
<pin id="1218" dir="0" index="1" bw="6" slack="0"/>
<pin id="1219" dir="0" index="2" bw="6" slack="0"/>
<pin id="1220" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_3/4 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="sext_ln83_11_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="6" slack="0"/>
<pin id="1225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_11/4 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="mul_ln83_1_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="0"/>
<pin id="1229" dir="0" index="1" bw="6" slack="0"/>
<pin id="1230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln83_1/4 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="mul_ln83_2_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="0"/>
<pin id="1236" dir="0" index="1" bw="6" slack="0"/>
<pin id="1237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln83_2/4 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="mul_ln83_3_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="0"/>
<pin id="1243" dir="0" index="1" bw="6" slack="0"/>
<pin id="1244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln83_3/4 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="add_ln59_12_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="1"/>
<pin id="1250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59_12 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="add_ln65_12_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="1"/>
<pin id="1255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_12 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="add_ln71_12_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="1"/>
<pin id="1260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_12 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="add_ln77_12_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="1"/>
<pin id="1265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77_12 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="add_ln59_2_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="1"/>
<pin id="1270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59_2 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="add_ln59_5_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="1"/>
<pin id="1275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59_5 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="add_ln59_13_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="1"/>
<pin id="1280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59_13 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="add_ln65_2_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="1"/>
<pin id="1285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_2 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="add_ln65_5_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="8" slack="1"/>
<pin id="1290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_5 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="add_ln65_13_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="1"/>
<pin id="1295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_13 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="add_ln71_2_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="1"/>
<pin id="1300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_2 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="add_ln71_5_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="1"/>
<pin id="1305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_5 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="add_ln71_13_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="1"/>
<pin id="1310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_13 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="add_ln77_2_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="8" slack="1"/>
<pin id="1315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77_2 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="add_ln77_5_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="8" slack="1"/>
<pin id="1320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77_5 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="add_ln77_13_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="8" slack="1"/>
<pin id="1325" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77_13 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="tmp_4_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="5" slack="1"/>
<pin id="1335" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1338" class="1005" name="trunc_ln83_2_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="4" slack="1"/>
<pin id="1340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83_2 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_5_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_1_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="5" slack="1"/>
<pin id="1350" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="trunc_ln83_5_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="4" slack="1"/>
<pin id="1355" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83_5 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_6_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_2_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="5" slack="1"/>
<pin id="1365" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="trunc_ln83_8_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="4" slack="1"/>
<pin id="1370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83_8 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="tmp_7_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="1"/>
<pin id="1375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="tmp_3_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="5" slack="1"/>
<pin id="1380" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="trunc_ln83_s_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="4" slack="1"/>
<pin id="1385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="184"><net_src comp="144" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="144" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="144" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="144" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="144" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="144" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="144" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="144" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="62" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="144" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="144" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="84" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="144" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="86" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="144" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="118" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="144" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="144" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="90" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="144" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="92" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="144" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="126" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="144" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="144" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="2" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="144" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="4" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="144" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="6" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="144" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="144" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="144" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="144" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="144" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="144" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="144" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="144" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="144" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="8" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="144" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="10" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="144" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="12" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="144" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="144" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="26" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="144" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="144" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="144" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="144" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="46" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="144" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="56" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="144" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="144" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="144" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="144" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="144" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="68" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="144" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="70" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="144" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="82" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="144" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="96" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="144" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="98" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="144" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="100" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="144" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="102" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="144" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="112" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="144" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="114" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="144" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="116" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="144" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="72" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="144" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="74" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="144" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="76" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="144" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="144" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="94" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="144" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="104" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="144" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="106" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="144" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="108" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="144" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="110" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="144" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="120" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="144" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="122" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="144" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="124" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="144" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="128" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="144" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="130" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="144" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="132" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="144" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="134" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="178" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="136" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="600"><net_src comp="178" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="138" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="607"><net_src comp="178" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="140" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="614"><net_src comp="178" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="142" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="180" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="192" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="198" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="186" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="616" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="204" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="216" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="222" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="210" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="634" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="228" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="240" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="246" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="234" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="652" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="252" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="264" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="258" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="270" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="670" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="342" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="336" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="330" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="312" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="688" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="306" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="324" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="318" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="282" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="706" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="276" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="294" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="288" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="300" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="724" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="414" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="408" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="402" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="384" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="747" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="378" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="396" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="390" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="354" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="765" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="348" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="366" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="360" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="372" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="783" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="795" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="486" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="480" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="474" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="456" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="806" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="450" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="468" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="462" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="426" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="824" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="420" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="438" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="432" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="444" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="842" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="552" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="558" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="546" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="540" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="865" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="522" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="516" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="534" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="528" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="883" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="492" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="504" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="498" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="510" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="907" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="901" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="913" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="932"><net_src comp="924" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="941"><net_src comp="933" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="950"><net_src comp="942" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="959"><net_src comp="951" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="963"><net_src comp="928" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="969"><net_src comp="146" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="970"><net_src comp="928" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="971"><net_src comp="148" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="976"><net_src comp="150" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="960" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="984"><net_src comp="152" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="972" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="986"><net_src comp="154" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="987"><net_src comp="156" pin="0"/><net_sink comp="978" pin=3"/></net>

<net id="994"><net_src comp="158" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="928" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="996"><net_src comp="154" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="997"><net_src comp="148" pin="0"/><net_sink comp="988" pin=3"/></net>

<net id="1001"><net_src comp="937" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="146" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="937" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="148" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1014"><net_src comp="150" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="998" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1022"><net_src comp="152" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1024"><net_src comp="154" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1025"><net_src comp="156" pin="0"/><net_sink comp="1016" pin=3"/></net>

<net id="1032"><net_src comp="158" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="937" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="154" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="148" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1039"><net_src comp="946" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1045"><net_src comp="146" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="946" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="148" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1052"><net_src comp="150" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1036" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1060"><net_src comp="152" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="154" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="156" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1070"><net_src comp="158" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="946" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1072"><net_src comp="154" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1073"><net_src comp="148" pin="0"/><net_sink comp="1064" pin=3"/></net>

<net id="1077"><net_src comp="955" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1083"><net_src comp="146" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="955" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="148" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1090"><net_src comp="150" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1074" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1098"><net_src comp="152" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1100"><net_src comp="154" pin="0"/><net_sink comp="1092" pin=2"/></net>

<net id="1101"><net_src comp="156" pin="0"/><net_sink comp="1092" pin=3"/></net>

<net id="1108"><net_src comp="158" pin="0"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="955" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1110"><net_src comp="154" pin="0"/><net_sink comp="1102" pin=2"/></net>

<net id="1111"><net_src comp="148" pin="0"/><net_sink comp="1102" pin=3"/></net>

<net id="1119"><net_src comp="176" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1112" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1133"><net_src comp="1115" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1134"><net_src comp="1124" pin="1"/><net_sink comp="1128" pin=2"/></net>

<net id="1138"><net_src comp="1128" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1143"><net_src comp="564" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="1135" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1145"><net_src comp="1139" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="1153"><net_src comp="176" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="1146" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1161"><net_src comp="1155" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1167"><net_src comp="1149" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1168"><net_src comp="1158" pin="1"/><net_sink comp="1162" pin=2"/></net>

<net id="1172"><net_src comp="1162" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1180"><net_src comp="176" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="1173" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1188"><net_src comp="1182" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1194"><net_src comp="1176" pin="2"/><net_sink comp="1189" pin=1"/></net>

<net id="1195"><net_src comp="1185" pin="1"/><net_sink comp="1189" pin=2"/></net>

<net id="1199"><net_src comp="1189" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1207"><net_src comp="176" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="1200" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1215"><net_src comp="1209" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1221"><net_src comp="1203" pin="2"/><net_sink comp="1216" pin=1"/></net>

<net id="1222"><net_src comp="1212" pin="1"/><net_sink comp="1216" pin=2"/></net>

<net id="1226"><net_src comp="1216" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1231"><net_src comp="570" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="1169" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="1233"><net_src comp="1227" pin="2"/><net_sink comp="595" pin=2"/></net>

<net id="1238"><net_src comp="576" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="1196" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1240"><net_src comp="1234" pin="2"/><net_sink comp="602" pin=2"/></net>

<net id="1245"><net_src comp="582" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="1223" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1247"><net_src comp="1241" pin="2"/><net_sink comp="609" pin=2"/></net>

<net id="1251"><net_src comp="628" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1256"><net_src comp="646" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1261"><net_src comp="664" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1266"><net_src comp="682" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1271"><net_src comp="700" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1276"><net_src comp="718" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1281"><net_src comp="742" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1286"><net_src comp="759" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1291"><net_src comp="777" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1296"><net_src comp="801" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1301"><net_src comp="818" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1306"><net_src comp="836" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1311"><net_src comp="860" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1316"><net_src comp="877" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1321"><net_src comp="895" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1326"><net_src comp="919" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1331"><net_src comp="964" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1336"><net_src comp="978" pin="4"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1341"><net_src comp="988" pin="4"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1346"><net_src comp="1002" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1351"><net_src comp="1016" pin="4"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1356"><net_src comp="1026" pin="4"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1361"><net_src comp="1040" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1366"><net_src comp="1054" pin="4"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1371"><net_src comp="1064" pin="4"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1376"><net_src comp="1078" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1381"><net_src comp="1092" pin="4"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1386"><net_src comp="1102" pin="4"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="1209" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_0_0 | {4 }
	Port: r_0_1 | {4 }
	Port: r_1_0 | {4 }
	Port: r_1_1 | {4 }
 - Input state : 
	Port: matrixmul : a_0_0 | {2 }
	Port: matrixmul : a_0_1 | {2 }
	Port: matrixmul : a_0_2 | {2 }
	Port: matrixmul : a_0_3 | {2 }
	Port: matrixmul : a_0_4 | {2 }
	Port: matrixmul : a_0_5 | {2 }
	Port: matrixmul : a_0_6 | {2 }
	Port: matrixmul : a_0_7 | {2 }
	Port: matrixmul : a_1_0 | {1 }
	Port: matrixmul : a_1_1 | {2 }
	Port: matrixmul : a_1_2 | {1 }
	Port: matrixmul : a_1_3 | {1 }
	Port: matrixmul : a_1_4 | {1 }
	Port: matrixmul : a_1_5 | {2 }
	Port: matrixmul : a_1_6 | {1 }
	Port: matrixmul : a_1_7 | {1 }
	Port: matrixmul : a_2_0 | {2 }
	Port: matrixmul : a_2_1 | {2 }
	Port: matrixmul : a_2_2 | {2 }
	Port: matrixmul : a_2_3 | {2 }
	Port: matrixmul : a_2_4 | {2 }
	Port: matrixmul : a_2_5 | {2 }
	Port: matrixmul : a_2_6 | {2 }
	Port: matrixmul : a_2_7 | {2 }
	Port: matrixmul : a_3_0 | {2 }
	Port: matrixmul : a_3_1 | {2 }
	Port: matrixmul : a_3_2 | {2 }
	Port: matrixmul : a_3_3 | {1 }
	Port: matrixmul : a_3_4 | {2 }
	Port: matrixmul : a_3_5 | {2 }
	Port: matrixmul : a_3_6 | {2 }
	Port: matrixmul : a_3_7 | {1 }
	Port: matrixmul : a_4_0 | {2 }
	Port: matrixmul : a_4_1 | {2 }
	Port: matrixmul : a_4_2 | {2 }
	Port: matrixmul : a_4_3 | {2 }
	Port: matrixmul : a_4_4 | {2 }
	Port: matrixmul : a_4_5 | {2 }
	Port: matrixmul : a_4_6 | {2 }
	Port: matrixmul : a_4_7 | {1 }
	Port: matrixmul : a_5_0 | {1 }
	Port: matrixmul : a_5_1 | {2 }
	Port: matrixmul : a_5_2 | {1 }
	Port: matrixmul : a_5_3 | {1 }
	Port: matrixmul : a_5_4 | {2 }
	Port: matrixmul : a_5_5 | {1 }
	Port: matrixmul : a_5_6 | {1 }
	Port: matrixmul : a_5_7 | {2 }
	Port: matrixmul : a_6_0 | {2 }
	Port: matrixmul : a_6_1 | {2 }
	Port: matrixmul : a_6_2 | {2 }
	Port: matrixmul : a_6_3 | {2 }
	Port: matrixmul : a_6_4 | {2 }
	Port: matrixmul : a_6_5 | {2 }
	Port: matrixmul : a_6_6 | {2 }
	Port: matrixmul : a_6_7 | {2 }
	Port: matrixmul : a_7_0 | {2 }
	Port: matrixmul : a_7_1 | {2 }
	Port: matrixmul : a_7_2 | {2 }
	Port: matrixmul : a_7_3 | {1 }
	Port: matrixmul : a_7_4 | {2 }
	Port: matrixmul : a_7_5 | {2 }
	Port: matrixmul : a_7_6 | {2 }
	Port: matrixmul : a_7_7 | {1 }
	Port: matrixmul : b_0_0 | {4 }
	Port: matrixmul : b_0_1 | {4 }
	Port: matrixmul : b_1_0 | {4 }
	Port: matrixmul : b_1_1 | {4 }
  - Chain level:
	State 1
		add_ln59_12 : 1
		add_ln65_12 : 1
		add_ln71_12 : 1
		add_ln77_12 : 1
	State 2
		add_ln59_2 : 1
		add_ln59_5 : 1
		add_ln59_9 : 1
		add_ln59_13 : 2
		add_ln65_2 : 1
		add_ln65_5 : 1
		add_ln65_9 : 1
		add_ln65_13 : 2
		add_ln71_2 : 1
		add_ln71_5 : 1
		add_ln71_9 : 1
		add_ln71_13 : 2
		add_ln77_2 : 1
		add_ln77_5 : 1
		add_ln77_9 : 1
		add_ln77_13 : 2
	State 3
		sum_0_0 : 1
		sum_0_1 : 1
		sum_1_0 : 1
		add_ln77_14 : 1
		sext_ln83 : 2
		tmp_4 : 2
		sub_ln83 : 3
		tmp : 4
		trunc_ln83_2 : 2
		sext_ln83_2 : 2
		tmp_5 : 2
		sub_ln83_2 : 3
		tmp_1 : 4
		trunc_ln83_5 : 2
		sext_ln83_4 : 2
		tmp_6 : 2
		sub_ln83_4 : 3
		tmp_2 : 4
		trunc_ln83_8 : 2
		sext_ln83_6 : 2
		tmp_7 : 2
		sub_ln83_6 : 3
		tmp_3 : 4
		trunc_ln83_s : 2
	State 4
		sub_ln83_1 : 1
		zext_ln83_1 : 1
		select_ln83 : 2
		sext_ln83_3 : 3
		mul_ln83 : 4
		sub_ln83_3 : 1
		zext_ln83_3 : 1
		select_ln83_1 : 2
		sext_ln83_7 : 3
		sub_ln83_5 : 1
		zext_ln83_5 : 1
		select_ln83_2 : 2
		sext_ln83_9 : 3
		sub_ln83_7 : 1
		zext_ln83_7 : 1
		select_ln83_3 : 2
		sext_ln83_11 : 3
		mul_ln83_1 : 4
		mul_ln83_2 : 4
		mul_ln83_3 : 4
		write_ln83 : 5
		write_ln83 : 5
		write_ln83 : 5
		write_ln83 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln59_10_fu_616   |    0    |    0    |    8    |
|          |    add_ln59_11_fu_622   |    0    |    0    |    15   |
|          |    add_ln59_12_fu_628   |    0    |    0    |    8    |
|          |    add_ln65_10_fu_634   |    0    |    0    |    8    |
|          |    add_ln65_11_fu_640   |    0    |    0    |    15   |
|          |    add_ln65_12_fu_646   |    0    |    0    |    8    |
|          |    add_ln71_10_fu_652   |    0    |    0    |    8    |
|          |    add_ln71_11_fu_658   |    0    |    0    |    15   |
|          |    add_ln71_12_fu_664   |    0    |    0    |    8    |
|          |    add_ln77_10_fu_670   |    0    |    0    |    8    |
|          |    add_ln77_11_fu_676   |    0    |    0    |    15   |
|          |    add_ln77_12_fu_682   |    0    |    0    |    8    |
|          |     add_ln59_fu_688     |    0    |    0    |    8    |
|          |    add_ln59_1_fu_694    |    0    |    0    |    15   |
|          |    add_ln59_2_fu_700    |    0    |    0    |    8    |
|          |    add_ln59_3_fu_706    |    0    |    0    |    8    |
|          |    add_ln59_4_fu_712    |    0    |    0    |    15   |
|          |    add_ln59_5_fu_718    |    0    |    0    |    8    |
|          |    add_ln59_7_fu_724    |    0    |    0    |    15   |
|          |    add_ln59_8_fu_730    |    0    |    0    |    15   |
|          |    add_ln59_9_fu_736    |    0    |    0    |    8    |
|          |    add_ln59_13_fu_742   |    0    |    0    |    8    |
|          |     add_ln65_fu_747     |    0    |    0    |    8    |
|          |    add_ln65_1_fu_753    |    0    |    0    |    15   |
|          |    add_ln65_2_fu_759    |    0    |    0    |    8    |
|          |    add_ln65_3_fu_765    |    0    |    0    |    8    |
|          |    add_ln65_4_fu_771    |    0    |    0    |    15   |
|          |    add_ln65_5_fu_777    |    0    |    0    |    8    |
|          |    add_ln65_7_fu_783    |    0    |    0    |    15   |
|    add   |    add_ln65_8_fu_789    |    0    |    0    |    15   |
|          |    add_ln65_9_fu_795    |    0    |    0    |    8    |
|          |    add_ln65_13_fu_801   |    0    |    0    |    8    |
|          |     add_ln71_fu_806     |    0    |    0    |    8    |
|          |    add_ln71_1_fu_812    |    0    |    0    |    15   |
|          |    add_ln71_2_fu_818    |    0    |    0    |    8    |
|          |    add_ln71_3_fu_824    |    0    |    0    |    8    |
|          |    add_ln71_4_fu_830    |    0    |    0    |    15   |
|          |    add_ln71_5_fu_836    |    0    |    0    |    8    |
|          |    add_ln71_7_fu_842    |    0    |    0    |    15   |
|          |    add_ln71_8_fu_848    |    0    |    0    |    15   |
|          |    add_ln71_9_fu_854    |    0    |    0    |    8    |
|          |    add_ln71_13_fu_860   |    0    |    0    |    8    |
|          |     add_ln77_fu_865     |    0    |    0    |    8    |
|          |    add_ln77_1_fu_871    |    0    |    0    |    15   |
|          |    add_ln77_2_fu_877    |    0    |    0    |    8    |
|          |    add_ln77_3_fu_883    |    0    |    0    |    8    |
|          |    add_ln77_4_fu_889    |    0    |    0    |    15   |
|          |    add_ln77_5_fu_895    |    0    |    0    |    8    |
|          |    add_ln77_7_fu_901    |    0    |    0    |    15   |
|          |    add_ln77_8_fu_907    |    0    |    0    |    15   |
|          |    add_ln77_9_fu_913    |    0    |    0    |    8    |
|          |    add_ln77_13_fu_919   |    0    |    0    |    8    |
|          |    add_ln59_6_fu_924    |    0    |    0    |    8    |
|          |      sum_0_0_fu_928     |    0    |    0    |    8    |
|          |    add_ln65_6_fu_933    |    0    |    0    |    8    |
|          |      sum_0_1_fu_937     |    0    |    0    |    8    |
|          |    add_ln71_6_fu_942    |    0    |    0    |    8    |
|          |      sum_1_0_fu_946     |    0    |    0    |    8    |
|          |    add_ln77_6_fu_951    |    0    |    0    |    8    |
|          |    add_ln77_14_fu_955   |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln83_fu_1139    |    0    |    0    |    42   |
|    mul   |    mul_ln83_1_fu_1227   |    0    |    0    |    42   |
|          |    mul_ln83_2_fu_1234   |    0    |    0    |    42   |
|          |    mul_ln83_3_fu_1241   |    0    |    0    |    42   |
|----------|-------------------------|---------|---------|---------|
|          |     sub_ln83_fu_972     |    0    |    0    |    15   |
|          |    sub_ln83_2_fu_1010   |    0    |    0    |    15   |
|          |    sub_ln83_4_fu_1048   |    0    |    0    |    15   |
|    sub   |    sub_ln83_6_fu_1086   |    0    |    0    |    15   |
|          |    sub_ln83_1_fu_1115   |    0    |    0    |    13   |
|          |    sub_ln83_3_fu_1149   |    0    |    0    |    13   |
|          |    sub_ln83_5_fu_1176   |    0    |    0    |    13   |
|          |    sub_ln83_7_fu_1203   |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln83_fu_1128   |    0    |    0    |    6    |
|  select  |  select_ln83_1_fu_1162  |    0    |    0    |    6    |
|          |  select_ln83_2_fu_1189  |    0    |    0    |    6    |
|          |  select_ln83_3_fu_1216  |    0    |    0    |    6    |
|----------|-------------------------|---------|---------|---------|
|          |  a_1_0_read_read_fu_180 |    0    |    0    |    0    |
|          |  a_1_2_read_read_fu_186 |    0    |    0    |    0    |
|          |  a_1_3_read_read_fu_192 |    0    |    0    |    0    |
|          |  a_3_3_read_read_fu_198 |    0    |    0    |    0    |
|          |  a_1_4_read_read_fu_204 |    0    |    0    |    0    |
|          |  a_1_6_read_read_fu_210 |    0    |    0    |    0    |
|          |  a_1_7_read_read_fu_216 |    0    |    0    |    0    |
|          |  a_3_7_read_read_fu_222 |    0    |    0    |    0    |
|          |  a_5_0_read_read_fu_228 |    0    |    0    |    0    |
|          |  a_5_2_read_read_fu_234 |    0    |    0    |    0    |
|          |  a_5_3_read_read_fu_240 |    0    |    0    |    0    |
|          |  a_7_3_read_read_fu_246 |    0    |    0    |    0    |
|          |  a_4_7_read_read_fu_252 |    0    |    0    |    0    |
|          |  a_5_5_read_read_fu_258 |    0    |    0    |    0    |
|          |  a_5_6_read_read_fu_264 |    0    |    0    |    0    |
|          |  a_7_7_read_read_fu_270 |    0    |    0    |    0    |
|          |  a_0_0_read_read_fu_276 |    0    |    0    |    0    |
|          |  a_0_1_read_read_fu_282 |    0    |    0    |    0    |
|          |  a_0_2_read_read_fu_288 |    0    |    0    |    0    |
|          |  a_0_3_read_read_fu_294 |    0    |    0    |    0    |
|          |  a_1_1_read_read_fu_300 |    0    |    0    |    0    |
|          |  a_2_0_read_read_fu_306 |    0    |    0    |    0    |
|          |  a_2_1_read_read_fu_312 |    0    |    0    |    0    |
|          |  a_2_2_read_read_fu_318 |    0    |    0    |    0    |
|          |  a_2_3_read_read_fu_324 |    0    |    0    |    0    |
|          |  a_3_0_read_read_fu_330 |    0    |    0    |    0    |
|          |  a_3_1_read_read_fu_336 |    0    |    0    |    0    |
|          |  a_3_2_read_read_fu_342 |    0    |    0    |    0    |
|          |  a_0_4_read_read_fu_348 |    0    |    0    |    0    |
|          |  a_0_5_read_read_fu_354 |    0    |    0    |    0    |
|          |  a_0_6_read_read_fu_360 |    0    |    0    |    0    |
|          |  a_0_7_read_read_fu_366 |    0    |    0    |    0    |
|          |  a_1_5_read_read_fu_372 |    0    |    0    |    0    |
|   read   |  a_2_4_read_read_fu_378 |    0    |    0    |    0    |
|          |  a_2_5_read_read_fu_384 |    0    |    0    |    0    |
|          |  a_2_6_read_read_fu_390 |    0    |    0    |    0    |
|          |  a_2_7_read_read_fu_396 |    0    |    0    |    0    |
|          |  a_3_4_read_read_fu_402 |    0    |    0    |    0    |
|          |  a_3_5_read_read_fu_408 |    0    |    0    |    0    |
|          |  a_3_6_read_read_fu_414 |    0    |    0    |    0    |
|          |  a_4_0_read_read_fu_420 |    0    |    0    |    0    |
|          |  a_4_1_read_read_fu_426 |    0    |    0    |    0    |
|          |  a_4_2_read_read_fu_432 |    0    |    0    |    0    |
|          |  a_4_3_read_read_fu_438 |    0    |    0    |    0    |
|          |  a_5_1_read_read_fu_444 |    0    |    0    |    0    |
|          |  a_6_0_read_read_fu_450 |    0    |    0    |    0    |
|          |  a_6_1_read_read_fu_456 |    0    |    0    |    0    |
|          |  a_6_2_read_read_fu_462 |    0    |    0    |    0    |
|          |  a_6_3_read_read_fu_468 |    0    |    0    |    0    |
|          |  a_7_0_read_read_fu_474 |    0    |    0    |    0    |
|          |  a_7_1_read_read_fu_480 |    0    |    0    |    0    |
|          |  a_7_2_read_read_fu_486 |    0    |    0    |    0    |
|          |  a_4_4_read_read_fu_492 |    0    |    0    |    0    |
|          |  a_4_5_read_read_fu_498 |    0    |    0    |    0    |
|          |  a_4_6_read_read_fu_504 |    0    |    0    |    0    |
|          |  a_5_4_read_read_fu_510 |    0    |    0    |    0    |
|          |  a_5_7_read_read_fu_516 |    0    |    0    |    0    |
|          |  a_6_4_read_read_fu_522 |    0    |    0    |    0    |
|          |  a_6_5_read_read_fu_528 |    0    |    0    |    0    |
|          |  a_6_6_read_read_fu_534 |    0    |    0    |    0    |
|          |  a_6_7_read_read_fu_540 |    0    |    0    |    0    |
|          |  a_7_4_read_read_fu_546 |    0    |    0    |    0    |
|          |  a_7_5_read_read_fu_552 |    0    |    0    |    0    |
|          |  a_7_6_read_read_fu_558 |    0    |    0    |    0    |
|          |  b_0_0_read_read_fu_564 |    0    |    0    |    0    |
|          |  b_0_1_read_read_fu_570 |    0    |    0    |    0    |
|          |  b_1_0_read_read_fu_576 |    0    |    0    |    0    |
|          |  b_1_1_read_read_fu_582 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln83_write_fu_588 |    0    |    0    |    0    |
|   write  | write_ln83_write_fu_595 |    0    |    0    |    0    |
|          | write_ln83_write_fu_602 |    0    |    0    |    0    |
|          | write_ln83_write_fu_609 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln83_fu_960    |    0    |    0    |    0    |
|          |    sext_ln83_2_fu_998   |    0    |    0    |    0    |
|          |   sext_ln83_4_fu_1036   |    0    |    0    |    0    |
|          |   sext_ln83_6_fu_1074   |    0    |    0    |    0    |
|          |   sext_ln83_1_fu_1121   |    0    |    0    |    0    |
|   sext   |   sext_ln83_3_fu_1135   |    0    |    0    |    0    |
|          |   sext_ln83_5_fu_1155   |    0    |    0    |    0    |
|          |   sext_ln83_7_fu_1169   |    0    |    0    |    0    |
|          |   sext_ln83_8_fu_1182   |    0    |    0    |    0    |
|          |   sext_ln83_9_fu_1196   |    0    |    0    |    0    |
|          |   sext_ln83_10_fu_1209  |    0    |    0    |    0    |
|          |   sext_ln83_11_fu_1223  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_4_fu_964      |    0    |    0    |    0    |
| bitselect|      tmp_5_fu_1002      |    0    |    0    |    0    |
|          |      tmp_6_fu_1040      |    0    |    0    |    0    |
|          |      tmp_7_fu_1078      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_978       |    0    |    0    |    0    |
|          |   trunc_ln83_2_fu_988   |    0    |    0    |    0    |
|          |      tmp_1_fu_1016      |    0    |    0    |    0    |
|partselect|   trunc_ln83_5_fu_1026  |    0    |    0    |    0    |
|          |      tmp_2_fu_1054      |    0    |    0    |    0    |
|          |   trunc_ln83_8_fu_1064  |    0    |    0    |    0    |
|          |      tmp_3_fu_1092      |    0    |    0    |    0    |
|          |   trunc_ln83_s_fu_1102  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln83_fu_1112    |    0    |    0    |    0    |
|          |   zext_ln83_1_fu_1124   |    0    |    0    |    0    |
|          |   zext_ln83_2_fu_1146   |    0    |    0    |    0    |
|   zext   |   zext_ln83_3_fu_1158   |    0    |    0    |    0    |
|          |   zext_ln83_4_fu_1173   |    0    |    0    |    0    |
|          |   zext_ln83_5_fu_1185   |    0    |    0    |    0    |
|          |   zext_ln83_6_fu_1200   |    0    |    0    |    0    |
|          |   zext_ln83_7_fu_1212   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |   924   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln59_12_reg_1248|    8   |
| add_ln59_13_reg_1278|    8   |
| add_ln59_2_reg_1268 |    8   |
| add_ln59_5_reg_1273 |    8   |
| add_ln65_12_reg_1253|    8   |
| add_ln65_13_reg_1293|    8   |
| add_ln65_2_reg_1283 |    8   |
| add_ln65_5_reg_1288 |    8   |
| add_ln71_12_reg_1258|    8   |
| add_ln71_13_reg_1308|    8   |
| add_ln71_2_reg_1298 |    8   |
| add_ln71_5_reg_1303 |    8   |
| add_ln77_12_reg_1263|    8   |
| add_ln77_13_reg_1323|    8   |
| add_ln77_2_reg_1313 |    8   |
| add_ln77_5_reg_1318 |    8   |
|    tmp_1_reg_1348   |    5   |
|    tmp_2_reg_1363   |    5   |
|    tmp_3_reg_1378   |    5   |
|    tmp_4_reg_1328   |    1   |
|    tmp_5_reg_1343   |    1   |
|    tmp_6_reg_1358   |    1   |
|    tmp_7_reg_1373   |    1   |
|     tmp_reg_1333    |    5   |
|trunc_ln83_2_reg_1338|    4   |
|trunc_ln83_5_reg_1353|    4   |
|trunc_ln83_8_reg_1368|    4   |
|trunc_ln83_s_reg_1383|    4   |
+---------------------+--------+
|        Total        |   168  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   924  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   168  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   168  |   924  |
+-----------+--------+--------+--------+
