{
  "module_name": "cyan_skillfish_ip_offset.h",
  "hash_id": "cf0a73bc2bbd9edb9fc9c24e282935fe834e5d370c75258639161d793f269346",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/cyan_skillfish_ip_offset.h",
  "human_readable_source": " \n#ifndef _cyan_skillfish_ip_offset_HEADER\n#define _cyan_skillfish_ip_offset_HEADER\n\n#define MAX_INSTANCE                                       6\n#define MAX_SEGMENT                                        5\n\n\nstruct IP_BASE_INSTANCE\n{\n    unsigned int segment[MAX_SEGMENT];\n} __maybe_unused;\n\nstruct IP_BASE\n{\n    struct IP_BASE_INSTANCE instance[MAX_INSTANCE];\n} __maybe_unused;\n\n\nstatic const struct IP_BASE ATHUB_BASE            ={ { { { 0x00000C00, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE CLK_BASE            ={ { { { 0x00016C00, 0, 0, 0, 0 } },\n                                        { { 0x00016E00, 0, 0, 0, 0 } },\n                                        { { 0x00017000, 0, 0, 0, 0 } },\n                                        { { 0x00017200, 0, 0, 0, 0 } },\n                                        { { 0x00017E00, 0, 0, 0, 0 } },\n                                        { { 0x0001B000, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE DF_BASE            ={ { { { 0x00007000, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE DMU_BASE            ={ { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE FUSE_BASE            ={ { { { 0x00017400, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE GC_BASE            ={ { { { 0x00001260, 0x0000A000, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE HDP_BASE            ={ { { { 0x00000F20, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE MMHUB_BASE            ={ { { { 0x0001A000, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE MP0_BASE            ={ { { { 0x00016000, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE MP1_BASE            ={ { { { 0x00016000, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE NBIO_BASE            ={ { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE OSSSYS_BASE            ={ { { { 0x000010A0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE SMUIO_BASE            ={ { { { 0x00016800, 0x00016A00, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE THM_BASE            ={ { { { 0x00016600, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE UMC0_BASE            ={ { { { 0x00014000, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE UVD0_BASE            ={ { { { 0x00007800, 0x00007E00, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n                                        { { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\n\n\n#define ATHUB_BASE__INST0_SEG0                     0x00000C00\n#define ATHUB_BASE__INST0_SEG1                     0\n#define ATHUB_BASE__INST0_SEG2                     0\n#define ATHUB_BASE__INST0_SEG3                     0\n#define ATHUB_BASE__INST0_SEG4                     0\n\n#define ATHUB_BASE__INST1_SEG0                     0\n#define ATHUB_BASE__INST1_SEG1                     0\n#define ATHUB_BASE__INST1_SEG2                     0\n#define ATHUB_BASE__INST1_SEG3                     0\n#define ATHUB_BASE__INST1_SEG4                     0\n\n#define ATHUB_BASE__INST2_SEG0                     0\n#define ATHUB_BASE__INST2_SEG1                     0\n#define ATHUB_BASE__INST2_SEG2                     0\n#define ATHUB_BASE__INST2_SEG3                     0\n#define ATHUB_BASE__INST2_SEG4                     0\n\n#define ATHUB_BASE__INST3_SEG0                     0\n#define ATHUB_BASE__INST3_SEG1                     0\n#define ATHUB_BASE__INST3_SEG2                     0\n#define ATHUB_BASE__INST3_SEG3                     0\n#define ATHUB_BASE__INST3_SEG4                     0\n\n#define ATHUB_BASE__INST4_SEG0                     0\n#define ATHUB_BASE__INST4_SEG1                     0\n#define ATHUB_BASE__INST4_SEG2                     0\n#define ATHUB_BASE__INST4_SEG3                     0\n#define ATHUB_BASE__INST4_SEG4                     0\n\n#define ATHUB_BASE__INST5_SEG0                     0\n#define ATHUB_BASE__INST5_SEG1                     0\n#define ATHUB_BASE__INST5_SEG2                     0\n#define ATHUB_BASE__INST5_SEG3                     0\n#define ATHUB_BASE__INST5_SEG4                     0\n\n#define CLK_BASE__INST0_SEG0                       0x00016C00\n#define CLK_BASE__INST0_SEG1                       0\n#define CLK_BASE__INST0_SEG2                       0\n#define CLK_BASE__INST0_SEG3                       0\n#define CLK_BASE__INST0_SEG4                       0\n\n#define CLK_BASE__INST1_SEG0                       0x00016E00\n#define CLK_BASE__INST1_SEG1                       0\n#define CLK_BASE__INST1_SEG2                       0\n#define CLK_BASE__INST1_SEG3                       0\n#define CLK_BASE__INST1_SEG4                       0\n\n#define CLK_BASE__INST2_SEG0                       0x00017000\n#define CLK_BASE__INST2_SEG1                       0\n#define CLK_BASE__INST2_SEG2                       0\n#define CLK_BASE__INST2_SEG3                       0\n#define CLK_BASE__INST2_SEG4                       0\n\n#define CLK_BASE__INST3_SEG0                       0x00017200\n#define CLK_BASE__INST3_SEG1                       0\n#define CLK_BASE__INST3_SEG2                       0\n#define CLK_BASE__INST3_SEG3                       0\n#define CLK_BASE__INST3_SEG4                       0\n\n#define CLK_BASE__INST4_SEG0                       0x00017E00\n#define CLK_BASE__INST4_SEG1                       0\n#define CLK_BASE__INST4_SEG2                       0\n#define CLK_BASE__INST4_SEG3                       0\n#define CLK_BASE__INST4_SEG4                       0\n\n#define CLK_BASE__INST5_SEG0                       0x0001B000\n#define CLK_BASE__INST5_SEG1                       0\n#define CLK_BASE__INST5_SEG2                       0\n#define CLK_BASE__INST5_SEG3                       0\n#define CLK_BASE__INST5_SEG4                       0\n\n#define DF_BASE__INST0_SEG0                        0x00007000\n#define DF_BASE__INST0_SEG1                        0\n#define DF_BASE__INST0_SEG2                        0\n#define DF_BASE__INST0_SEG3                        0\n#define DF_BASE__INST0_SEG4                        0\n\n#define DF_BASE__INST1_SEG0                        0\n#define DF_BASE__INST1_SEG1                        0\n#define DF_BASE__INST1_SEG2                        0\n#define DF_BASE__INST1_SEG3                        0\n#define DF_BASE__INST1_SEG4                        0\n\n#define DF_BASE__INST2_SEG0                        0\n#define DF_BASE__INST2_SEG1                        0\n#define DF_BASE__INST2_SEG2                        0\n#define DF_BASE__INST2_SEG3                        0\n#define DF_BASE__INST2_SEG4                        0\n\n#define DF_BASE__INST3_SEG0                        0\n#define DF_BASE__INST3_SEG1                        0\n#define DF_BASE__INST3_SEG2                        0\n#define DF_BASE__INST3_SEG3                        0\n#define DF_BASE__INST3_SEG4                        0\n\n#define DF_BASE__INST4_SEG0                        0\n#define DF_BASE__INST4_SEG1                        0\n#define DF_BASE__INST4_SEG2                        0\n#define DF_BASE__INST4_SEG3                        0\n#define DF_BASE__INST4_SEG4                        0\n\n#define DF_BASE__INST5_SEG0                        0\n#define DF_BASE__INST5_SEG1                        0\n#define DF_BASE__INST5_SEG2                        0\n#define DF_BASE__INST5_SEG3                        0\n#define DF_BASE__INST5_SEG4                        0\n\n#define DMU_BASE__INST0_SEG0                       0x00000012\n#define DMU_BASE__INST0_SEG1                       0x000000C0\n#define DMU_BASE__INST0_SEG2                       0x000034C0\n#define DMU_BASE__INST0_SEG3                       0x00009000\n#define DMU_BASE__INST0_SEG4                       0\n\n#define DMU_BASE__INST1_SEG0                       0\n#define DMU_BASE__INST1_SEG1                       0\n#define DMU_BASE__INST1_SEG2                       0\n#define DMU_BASE__INST1_SEG3                       0\n#define DMU_BASE__INST1_SEG4                       0\n\n#define DMU_BASE__INST2_SEG0                       0\n#define DMU_BASE__INST2_SEG1                       0\n#define DMU_BASE__INST2_SEG2                       0\n#define DMU_BASE__INST2_SEG3                       0\n#define DMU_BASE__INST2_SEG4                       0\n\n#define DMU_BASE__INST3_SEG0                       0\n#define DMU_BASE__INST3_SEG1                       0\n#define DMU_BASE__INST3_SEG2                       0\n#define DMU_BASE__INST3_SEG3                       0\n#define DMU_BASE__INST3_SEG4                       0\n\n#define DMU_BASE__INST4_SEG0                       0\n#define DMU_BASE__INST4_SEG1                       0\n#define DMU_BASE__INST4_SEG2                       0\n#define DMU_BASE__INST4_SEG3                       0\n#define DMU_BASE__INST4_SEG4                       0\n\n#define DMU_BASE__INST5_SEG0                       0\n#define DMU_BASE__INST5_SEG1                       0\n#define DMU_BASE__INST5_SEG2                       0\n#define DMU_BASE__INST5_SEG3                       0\n#define DMU_BASE__INST5_SEG4                       0\n\n#define FUSE_BASE__INST0_SEG0                      0x00017400\n#define FUSE_BASE__INST0_SEG1                      0\n#define FUSE_BASE__INST0_SEG2                      0\n#define FUSE_BASE__INST0_SEG3                      0\n#define FUSE_BASE__INST0_SEG4                      0\n\n#define FUSE_BASE__INST1_SEG0                      0\n#define FUSE_BASE__INST1_SEG1                      0\n#define FUSE_BASE__INST1_SEG2                      0\n#define FUSE_BASE__INST1_SEG3                      0\n#define FUSE_BASE__INST1_SEG4                      0\n\n#define FUSE_BASE__INST2_SEG0                      0\n#define FUSE_BASE__INST2_SEG1                      0\n#define FUSE_BASE__INST2_SEG2                      0\n#define FUSE_BASE__INST2_SEG3                      0\n#define FUSE_BASE__INST2_SEG4                      0\n\n#define FUSE_BASE__INST3_SEG0                      0\n#define FUSE_BASE__INST3_SEG1                      0\n#define FUSE_BASE__INST3_SEG2                      0\n#define FUSE_BASE__INST3_SEG3                      0\n#define FUSE_BASE__INST3_SEG4                      0\n\n#define FUSE_BASE__INST4_SEG0                      0\n#define FUSE_BASE__INST4_SEG1                      0\n#define FUSE_BASE__INST4_SEG2                      0\n#define FUSE_BASE__INST4_SEG3                      0\n#define FUSE_BASE__INST4_SEG4                      0\n\n#define FUSE_BASE__INST5_SEG0                      0\n#define FUSE_BASE__INST5_SEG1                      0\n#define FUSE_BASE__INST5_SEG2                      0\n#define FUSE_BASE__INST5_SEG3                      0\n#define FUSE_BASE__INST5_SEG4                      0\n\n#define GC_BASE__INST0_SEG0                        0x00001260\n#define GC_BASE__INST0_SEG1                        0x0000A000\n#define GC_BASE__INST0_SEG2                        0\n#define GC_BASE__INST0_SEG3                        0\n#define GC_BASE__INST0_SEG4                        0\n\n#define GC_BASE__INST1_SEG0                        0\n#define GC_BASE__INST1_SEG1                        0\n#define GC_BASE__INST1_SEG2                        0\n#define GC_BASE__INST1_SEG3                        0\n#define GC_BASE__INST1_SEG4                        0\n\n#define GC_BASE__INST2_SEG0                        0\n#define GC_BASE__INST2_SEG1                        0\n#define GC_BASE__INST2_SEG2                        0\n#define GC_BASE__INST2_SEG3                        0\n#define GC_BASE__INST2_SEG4                        0\n\n#define GC_BASE__INST3_SEG0                        0\n#define GC_BASE__INST3_SEG1                        0\n#define GC_BASE__INST3_SEG2                        0\n#define GC_BASE__INST3_SEG3                        0\n#define GC_BASE__INST3_SEG4                        0\n\n#define GC_BASE__INST4_SEG0                        0\n#define GC_BASE__INST4_SEG1                        0\n#define GC_BASE__INST4_SEG2                        0\n#define GC_BASE__INST4_SEG3                        0\n#define GC_BASE__INST4_SEG4                        0\n\n#define GC_BASE__INST5_SEG0                        0\n#define GC_BASE__INST5_SEG1                        0\n#define GC_BASE__INST5_SEG2                        0\n#define GC_BASE__INST5_SEG3                        0\n#define GC_BASE__INST5_SEG4                        0\n\n#define HDP_BASE__INST0_SEG0                       0x00000F20\n#define HDP_BASE__INST0_SEG1                       0\n#define HDP_BASE__INST0_SEG2                       0\n#define HDP_BASE__INST0_SEG3                       0\n#define HDP_BASE__INST0_SEG4                       0\n\n#define HDP_BASE__INST1_SEG0                       0\n#define HDP_BASE__INST1_SEG1                       0\n#define HDP_BASE__INST1_SEG2                       0\n#define HDP_BASE__INST1_SEG3                       0\n#define HDP_BASE__INST1_SEG4                       0\n\n#define HDP_BASE__INST2_SEG0                       0\n#define HDP_BASE__INST2_SEG1                       0\n#define HDP_BASE__INST2_SEG2                       0\n#define HDP_BASE__INST2_SEG3                       0\n#define HDP_BASE__INST2_SEG4                       0\n\n#define HDP_BASE__INST3_SEG0                       0\n#define HDP_BASE__INST3_SEG1                       0\n#define HDP_BASE__INST3_SEG2                       0\n#define HDP_BASE__INST3_SEG3                       0\n#define HDP_BASE__INST3_SEG4                       0\n\n#define HDP_BASE__INST4_SEG0                       0\n#define HDP_BASE__INST4_SEG1                       0\n#define HDP_BASE__INST4_SEG2                       0\n#define HDP_BASE__INST4_SEG3                       0\n#define HDP_BASE__INST4_SEG4                       0\n\n#define HDP_BASE__INST5_SEG0                       0\n#define HDP_BASE__INST5_SEG1                       0\n#define HDP_BASE__INST5_SEG2                       0\n#define HDP_BASE__INST5_SEG3                       0\n#define HDP_BASE__INST5_SEG4                       0\n\n#define MMHUB_BASE__INST0_SEG0                     0x0001A000\n#define MMHUB_BASE__INST0_SEG1                     0\n#define MMHUB_BASE__INST0_SEG2                     0\n#define MMHUB_BASE__INST0_SEG3                     0\n#define MMHUB_BASE__INST0_SEG4                     0\n\n#define MMHUB_BASE__INST1_SEG0                     0\n#define MMHUB_BASE__INST1_SEG1                     0\n#define MMHUB_BASE__INST1_SEG2                     0\n#define MMHUB_BASE__INST1_SEG3                     0\n#define MMHUB_BASE__INST1_SEG4                     0\n\n#define MMHUB_BASE__INST2_SEG0                     0\n#define MMHUB_BASE__INST2_SEG1                     0\n#define MMHUB_BASE__INST2_SEG2                     0\n#define MMHUB_BASE__INST2_SEG3                     0\n#define MMHUB_BASE__INST2_SEG4                     0\n\n#define MMHUB_BASE__INST3_SEG0                     0\n#define MMHUB_BASE__INST3_SEG1                     0\n#define MMHUB_BASE__INST3_SEG2                     0\n#define MMHUB_BASE__INST3_SEG3                     0\n#define MMHUB_BASE__INST3_SEG4                     0\n\n#define MMHUB_BASE__INST4_SEG0                     0\n#define MMHUB_BASE__INST4_SEG1                     0\n#define MMHUB_BASE__INST4_SEG2                     0\n#define MMHUB_BASE__INST4_SEG3                     0\n#define MMHUB_BASE__INST4_SEG4                     0\n\n#define MMHUB_BASE__INST5_SEG0                     0\n#define MMHUB_BASE__INST5_SEG1                     0\n#define MMHUB_BASE__INST5_SEG2                     0\n#define MMHUB_BASE__INST5_SEG3                     0\n#define MMHUB_BASE__INST5_SEG4                     0\n\n#define MP0_BASE__INST0_SEG0                       0x00016000\n#define MP0_BASE__INST0_SEG1                       0\n#define MP0_BASE__INST0_SEG2                       0\n#define MP0_BASE__INST0_SEG3                       0\n#define MP0_BASE__INST0_SEG4                       0\n\n#define MP0_BASE__INST1_SEG0                       0\n#define MP0_BASE__INST1_SEG1                       0\n#define MP0_BASE__INST1_SEG2                       0\n#define MP0_BASE__INST1_SEG3                       0\n#define MP0_BASE__INST1_SEG4                       0\n\n#define MP0_BASE__INST2_SEG0                       0\n#define MP0_BASE__INST2_SEG1                       0\n#define MP0_BASE__INST2_SEG2                       0\n#define MP0_BASE__INST2_SEG3                       0\n#define MP0_BASE__INST2_SEG4                       0\n\n#define MP0_BASE__INST3_SEG0                       0\n#define MP0_BASE__INST3_SEG1                       0\n#define MP0_BASE__INST3_SEG2                       0\n#define MP0_BASE__INST3_SEG3                       0\n#define MP0_BASE__INST3_SEG4                       0\n\n#define MP0_BASE__INST4_SEG0                       0\n#define MP0_BASE__INST4_SEG1                       0\n#define MP0_BASE__INST4_SEG2                       0\n#define MP0_BASE__INST4_SEG3                       0\n#define MP0_BASE__INST4_SEG4                       0\n\n#define MP0_BASE__INST5_SEG0                       0\n#define MP0_BASE__INST5_SEG1                       0\n#define MP0_BASE__INST5_SEG2                       0\n#define MP0_BASE__INST5_SEG3                       0\n#define MP0_BASE__INST5_SEG4                       0\n\n#define MP1_BASE__INST0_SEG0                       0x00016000\n#define MP1_BASE__INST0_SEG1                       0\n#define MP1_BASE__INST0_SEG2                       0\n#define MP1_BASE__INST0_SEG3                       0\n#define MP1_BASE__INST0_SEG4                       0\n\n#define MP1_BASE__INST1_SEG0                       0\n#define MP1_BASE__INST1_SEG1                       0\n#define MP1_BASE__INST1_SEG2                       0\n#define MP1_BASE__INST1_SEG3                       0\n#define MP1_BASE__INST1_SEG4                       0\n\n#define MP1_BASE__INST2_SEG0                       0\n#define MP1_BASE__INST2_SEG1                       0\n#define MP1_BASE__INST2_SEG2                       0\n#define MP1_BASE__INST2_SEG3                       0\n#define MP1_BASE__INST2_SEG4                       0\n\n#define MP1_BASE__INST3_SEG0                       0\n#define MP1_BASE__INST3_SEG1                       0\n#define MP1_BASE__INST3_SEG2                       0\n#define MP1_BASE__INST3_SEG3                       0\n#define MP1_BASE__INST3_SEG4                       0\n\n#define MP1_BASE__INST4_SEG0                       0\n#define MP1_BASE__INST4_SEG1                       0\n#define MP1_BASE__INST4_SEG2                       0\n#define MP1_BASE__INST4_SEG3                       0\n#define MP1_BASE__INST4_SEG4                       0\n\n#define MP1_BASE__INST5_SEG0                       0\n#define MP1_BASE__INST5_SEG1                       0\n#define MP1_BASE__INST5_SEG2                       0\n#define MP1_BASE__INST5_SEG3                       0\n#define MP1_BASE__INST5_SEG4                       0\n\n#define NBIO_BASE__INST0_SEG0                     0x00000000\n#define NBIO_BASE__INST0_SEG1                     0x00000014\n#define NBIO_BASE__INST0_SEG2                     0x00000D20\n#define NBIO_BASE__INST0_SEG3                     0x00010400\n#define NBIO_BASE__INST0_SEG4                     0\n\n#define NBIO_BASE__INST1_SEG0                     0\n#define NBIO_BASE__INST1_SEG1                     0\n#define NBIO_BASE__INST1_SEG2                     0\n#define NBIO_BASE__INST1_SEG3                     0\n#define NBIO_BASE__INST1_SEG4                     0\n\n#define NBIO_BASE__INST2_SEG0                     0\n#define NBIO_BASE__INST2_SEG1                     0\n#define NBIO_BASE__INST2_SEG2                     0\n#define NBIO_BASE__INST2_SEG3                     0\n#define NBIO_BASE__INST2_SEG4                     0\n\n#define NBIO_BASE__INST3_SEG0                     0\n#define NBIO_BASE__INST3_SEG1                     0\n#define NBIO_BASE__INST3_SEG2                     0\n#define NBIO_BASE__INST3_SEG3                     0\n#define NBIO_BASE__INST3_SEG4                     0\n\n#define NBIO_BASE__INST4_SEG0                     0\n#define NBIO_BASE__INST4_SEG1                     0\n#define NBIO_BASE__INST4_SEG2                     0\n#define NBIO_BASE__INST4_SEG3                     0\n#define NBIO_BASE__INST4_SEG4                     0\n\n#define NBIO_BASE__INST5_SEG0                     0\n#define NBIO_BASE__INST5_SEG1                     0\n#define NBIO_BASE__INST5_SEG2                     0\n#define NBIO_BASE__INST5_SEG3                     0\n#define NBIO_BASE__INST5_SEG4                     0\n\n#define OSSSYS_BASE__INST0_SEG0                    0x000010A0\n#define OSSSYS_BASE__INST0_SEG1                    0\n#define OSSSYS_BASE__INST0_SEG2                    0\n#define OSSSYS_BASE__INST0_SEG3                    0\n#define OSSSYS_BASE__INST0_SEG4                    0\n\n#define OSSSYS_BASE__INST1_SEG0                    0\n#define OSSSYS_BASE__INST1_SEG1                    0\n#define OSSSYS_BASE__INST1_SEG2                    0\n#define OSSSYS_BASE__INST1_SEG3                    0\n#define OSSSYS_BASE__INST1_SEG4                    0\n\n#define OSSSYS_BASE__INST2_SEG0                    0\n#define OSSSYS_BASE__INST2_SEG1                    0\n#define OSSSYS_BASE__INST2_SEG2                    0\n#define OSSSYS_BASE__INST2_SEG3                    0\n#define OSSSYS_BASE__INST2_SEG4                    0\n\n#define OSSSYS_BASE__INST3_SEG0                    0\n#define OSSSYS_BASE__INST3_SEG1                    0\n#define OSSSYS_BASE__INST3_SEG2                    0\n#define OSSSYS_BASE__INST3_SEG3                    0\n#define OSSSYS_BASE__INST3_SEG4                    0\n\n#define OSSSYS_BASE__INST4_SEG0                    0\n#define OSSSYS_BASE__INST4_SEG1                    0\n#define OSSSYS_BASE__INST4_SEG2                    0\n#define OSSSYS_BASE__INST4_SEG3                    0\n#define OSSSYS_BASE__INST4_SEG4                    0\n\n#define OSSSYS_BASE__INST5_SEG0                    0\n#define OSSSYS_BASE__INST5_SEG1                    0\n#define OSSSYS_BASE__INST5_SEG2                    0\n#define OSSSYS_BASE__INST5_SEG3                    0\n#define OSSSYS_BASE__INST5_SEG4                    0\n\n#define SMUIO_BASE__INST0_SEG0                     0x00016800\n#define SMUIO_BASE__INST0_SEG1                     0x00016A00\n#define SMUIO_BASE__INST0_SEG2                     0\n#define SMUIO_BASE__INST0_SEG3                     0\n#define SMUIO_BASE__INST0_SEG4                     0\n\n#define SMUIO_BASE__INST1_SEG0                     0\n#define SMUIO_BASE__INST1_SEG1                     0\n#define SMUIO_BASE__INST1_SEG2                     0\n#define SMUIO_BASE__INST1_SEG3                     0\n#define SMUIO_BASE__INST1_SEG4                     0\n\n#define SMUIO_BASE__INST2_SEG0                     0\n#define SMUIO_BASE__INST2_SEG1                     0\n#define SMUIO_BASE__INST2_SEG2                     0\n#define SMUIO_BASE__INST2_SEG3                     0\n#define SMUIO_BASE__INST2_SEG4                     0\n\n#define SMUIO_BASE__INST3_SEG0                     0\n#define SMUIO_BASE__INST3_SEG1                     0\n#define SMUIO_BASE__INST3_SEG2                     0\n#define SMUIO_BASE__INST3_SEG3                     0\n#define SMUIO_BASE__INST3_SEG4                     0\n\n#define SMUIO_BASE__INST4_SEG0                     0\n#define SMUIO_BASE__INST4_SEG1                     0\n#define SMUIO_BASE__INST4_SEG2                     0\n#define SMUIO_BASE__INST4_SEG3                     0\n#define SMUIO_BASE__INST4_SEG4                     0\n\n#define SMUIO_BASE__INST5_SEG0                     0\n#define SMUIO_BASE__INST5_SEG1                     0\n#define SMUIO_BASE__INST5_SEG2                     0\n#define SMUIO_BASE__INST5_SEG3                     0\n#define SMUIO_BASE__INST5_SEG4                     0\n\n#define THM_BASE__INST0_SEG0                       0x00016600\n#define THM_BASE__INST0_SEG1                       0\n#define THM_BASE__INST0_SEG2                       0\n#define THM_BASE__INST0_SEG3                       0\n#define THM_BASE__INST0_SEG4                       0\n\n#define THM_BASE__INST1_SEG0                       0\n#define THM_BASE__INST1_SEG1                       0\n#define THM_BASE__INST1_SEG2                       0\n#define THM_BASE__INST1_SEG3                       0\n#define THM_BASE__INST1_SEG4                       0\n\n#define THM_BASE__INST2_SEG0                       0\n#define THM_BASE__INST2_SEG1                       0\n#define THM_BASE__INST2_SEG2                       0\n#define THM_BASE__INST2_SEG3                       0\n#define THM_BASE__INST2_SEG4                       0\n\n#define THM_BASE__INST3_SEG0                       0\n#define THM_BASE__INST3_SEG1                       0\n#define THM_BASE__INST3_SEG2                       0\n#define THM_BASE__INST3_SEG3                       0\n#define THM_BASE__INST3_SEG4                       0\n\n#define THM_BASE__INST4_SEG0                       0\n#define THM_BASE__INST4_SEG1                       0\n#define THM_BASE__INST4_SEG2                       0\n#define THM_BASE__INST4_SEG3                       0\n#define THM_BASE__INST4_SEG4                       0\n\n#define THM_BASE__INST5_SEG0                       0\n#define THM_BASE__INST5_SEG1                       0\n#define THM_BASE__INST5_SEG2                       0\n#define THM_BASE__INST5_SEG3                       0\n#define THM_BASE__INST5_SEG4                       0\n\n#define UMC0_BASE__INST0_SEG0                      0x00014000\n#define UMC0_BASE__INST0_SEG1                      0\n#define UMC0_BASE__INST0_SEG2                      0\n#define UMC0_BASE__INST0_SEG3                      0\n#define UMC0_BASE__INST0_SEG4                      0\n\n#define UMC0_BASE__INST1_SEG0                      0\n#define UMC0_BASE__INST1_SEG1                      0\n#define UMC0_BASE__INST1_SEG2                      0\n#define UMC0_BASE__INST1_SEG3                      0\n#define UMC0_BASE__INST1_SEG4                      0\n\n#define UMC0_BASE__INST2_SEG0                      0\n#define UMC0_BASE__INST2_SEG1                      0\n#define UMC0_BASE__INST2_SEG2                      0\n#define UMC0_BASE__INST2_SEG3                      0\n#define UMC0_BASE__INST2_SEG4                      0\n\n#define UMC0_BASE__INST3_SEG0                      0\n#define UMC0_BASE__INST3_SEG1                      0\n#define UMC0_BASE__INST3_SEG2                      0\n#define UMC0_BASE__INST3_SEG3                      0\n#define UMC0_BASE__INST3_SEG4                      0\n\n#define UMC0_BASE__INST4_SEG0                      0\n#define UMC0_BASE__INST4_SEG1                      0\n#define UMC0_BASE__INST4_SEG2                      0\n#define UMC0_BASE__INST4_SEG3                      0\n#define UMC0_BASE__INST4_SEG4                      0\n\n#define UMC0_BASE__INST5_SEG0                      0\n#define UMC0_BASE__INST5_SEG1                      0\n#define UMC0_BASE__INST5_SEG2                      0\n#define UMC0_BASE__INST5_SEG3                      0\n#define UMC0_BASE__INST5_SEG4                      0\n\n#define UVD0_BASE__INST0_SEG0                      0x00007800\n#define UVD0_BASE__INST0_SEG1                      0x00007E00\n#define UVD0_BASE__INST0_SEG2                      0\n#define UVD0_BASE__INST0_SEG3                      0\n#define UVD0_BASE__INST0_SEG4                      0\n\n#define UVD0_BASE__INST1_SEG0                      0\n#define UVD0_BASE__INST1_SEG1                      0\n#define UVD0_BASE__INST1_SEG2                      0\n#define UVD0_BASE__INST1_SEG3                      0\n#define UVD0_BASE__INST1_SEG4                      0\n\n#define UVD0_BASE__INST2_SEG0                      0\n#define UVD0_BASE__INST2_SEG1                      0\n#define UVD0_BASE__INST2_SEG2                      0\n#define UVD0_BASE__INST2_SEG3                      0\n#define UVD0_BASE__INST2_SEG4                      0\n\n#define UVD0_BASE__INST3_SEG0                      0\n#define UVD0_BASE__INST3_SEG1                      0\n#define UVD0_BASE__INST3_SEG2                      0\n#define UVD0_BASE__INST3_SEG3                      0\n#define UVD0_BASE__INST3_SEG4                      0\n\n#define UVD0_BASE__INST4_SEG0                      0\n#define UVD0_BASE__INST4_SEG1                      0\n#define UVD0_BASE__INST4_SEG2                      0\n#define UVD0_BASE__INST4_SEG3                      0\n#define UVD0_BASE__INST4_SEG4                      0\n\n#define UVD0_BASE__INST5_SEG0                      0\n#define UVD0_BASE__INST5_SEG1                      0\n#define UVD0_BASE__INST5_SEG2                      0\n#define UVD0_BASE__INST5_SEG3                      0\n#define UVD0_BASE__INST5_SEG4                      0\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}