$date
	Tue Nov 04 08:13:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dm_tb $end
$var wire 32 ! DataRd [31:0] $end
$var reg 3 " DMCtrl [2:0] $end
$var reg 1 # DMWr $end
$var reg 32 $ DataWr [31:0] $end
$var reg 32 % addr [31:0] $end
$var reg 1 & clk $end
$scope module uut $end
$var wire 3 ' DMCtrl [2:0] $end
$var wire 1 # DMWr $end
$var wire 32 ( DataWr [31:0] $end
$var wire 32 ) addr [31:0] $end
$var wire 8 * b0 [7:0] $end
$var wire 8 + b1 [7:0] $end
$var wire 8 , b2 [7:0] $end
$var wire 8 - b3 [7:0] $end
$var wire 1 & clk $end
$var wire 32 . DataRd [31:0] $end
$scope begin $unm_blk_2 $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000000000 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b10 '
0&
b0 %
b0 $
0#
b10 "
b0 !
$end
#5000
1&
#10000
0&
b11011110101011011011111011101111 $
b11011110101011011011111011101111 (
b100 %
b100 )
1#
#15000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 .
b11011110 -
b10101101 ,
b10111110 +
b11101111 *
1&
#16000
0#
#20000
0&
#25000
1&
#30000
0&
#35000
1&
#38000
b0 !
b0 .
b10101010 $
b10101010 (
b0 *
b0 +
b0 ,
b0 -
b1000 %
b1000 )
b0 "
b0 '
1#
#40000
0&
#45000
b11111111111111111111111110101010 !
b11111111111111111111111110101010 .
b10101010 *
1&
#46000
0#
#50000
0&
#55000
1&
#60000
0&
#65000
1&
#68000
b10101010 !
b10101010 .
b100 "
b100 '
#70000
0&
#75000
1&
#80000
b0 !
b0 .
0&
b1011111011101111 $
b1011111011101111 (
b0 *
b1100 %
b1100 )
b1 "
b1 '
1#
#85000
b11111111111111111011111011101111 !
b11111111111111111011111011101111 .
b10111110 +
b11101111 *
1&
#86000
0#
#90000
0&
#95000
1&
#96000
b1011111011101111 !
b1011111011101111 .
b101 "
b101 '
#100000
0&
#105000
1&
#110000
0&
#115000
1&
#118000
