// Testbench Verilog code for up counter
module Counter4_tb();
reg clk, reset;
wire [3:0] counter;

Counter4 dut(clk, reset, counter);
initial begin 
clk=0;
forever #5 clk=~clk;
end
initial begin
reset=1;
#20;
reset=0;
end
endmodule 