// This is an 18x18 DSP multiplier primitive, continuously clocked

module register #(parameter DATA_WIDTH=18) 
						(input clk,
				     input [DATA_WIDTH-1:0] reg_in, 
				     output [DATA_WIDTH-1:0] reg_out);
		

logic [DATA_WIDTH-1:0] r;

assign reg_out = r;


		
always @(posedge clk) begin

	
	r <= reg_in;

		
end
		
		
endmodule
