//********************************************
//
// project file
//
//********************************************

+incdir+../../rtl/
+incdir+../../bench/

../../rtl/auto_crc.v
../../rtl/sync.v

-v ../../rtl/smic18.v

../../bench/tb_timer.v






