<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › rtlwifi › rtl8192se › reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2009-2012  Realtek Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * wlanfae &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,</span>
<span class="cm"> * Hsinchu 300, Taiwan.</span>
<span class="cm"> *</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *****************************************************************************/</span>
<span class="cp">#ifndef __REALTEK_92S_REG_H__</span>
<span class="cp">#define __REALTEK_92S_REG_H__</span>

<span class="cm">/* 1. System Configuration Registers  */</span>
<span class="cp">#define	REG_SYS_ISO_CTRL			0x0000</span>
<span class="cp">#define	REG_SYS_FUNC_EN				0x0002</span>
<span class="cp">#define	PMC_FSM					0x0004</span>
<span class="cp">#define	SYS_CLKR				0x0008</span>
<span class="cp">#define	EPROM_CMD				0x000A</span>
<span class="cp">#define	EE_VPD					0x000C</span>
<span class="cp">#define	AFE_MISC				0x0010</span>
<span class="cp">#define	SPS0_CTRL				0x0011</span>
<span class="cp">#define	SPS1_CTRL				0x0018</span>
<span class="cp">#define	RF_CTRL					0x001F</span>
<span class="cp">#define	LDOA15_CTRL				0x0020</span>
<span class="cp">#define	LDOV12D_CTRL				0x0021</span>
<span class="cp">#define	LDOHCI12_CTRL				0x0022</span>
<span class="cp">#define	LDO_USB_SDIO				0x0023</span>
<span class="cp">#define	LPLDO_CTRL				0x0024</span>
<span class="cp">#define	AFE_XTAL_CTRL				0x0026</span>
<span class="cp">#define	AFE_PLL_CTRL				0x0028</span>
<span class="cp">#define	REG_EFUSE_CTRL				0x0030</span>
<span class="cp">#define	REG_EFUSE_TEST				0x0034</span>
<span class="cp">#define	PWR_DATA				0x0038</span>
<span class="cp">#define	DBG_PORT				0x003A</span>
<span class="cp">#define	DPS_TIMER				0x003C</span>
<span class="cp">#define	RCLK_MON				0x003E</span>

<span class="cm">/* 2. Command Control Registers	  */</span>
<span class="cp">#define	CMDR					0x0040</span>
<span class="cp">#define	TXPAUSE					0x0042</span>
<span class="cp">#define	LBKMD_SEL				0x0043</span>
<span class="cp">#define	TCR					0x0044</span>
<span class="cp">#define	RCR					0x0048</span>
<span class="cp">#define	MSR					0x004C</span>
<span class="cp">#define	SYSF_CFG				0x004D</span>
<span class="cp">#define	RX_PKY_LIMIT				0x004E</span>
<span class="cp">#define	MBIDCTRL				0x004F</span>

<span class="cm">/* 3. MACID Setting Registers	 */</span>
<span class="cp">#define	MACIDR					0x0050</span>
<span class="cp">#define	MACIDR0					0x0050</span>
<span class="cp">#define	MACIDR4					0x0054</span>
<span class="cp">#define	BSSIDR					0x0058</span>
<span class="cp">#define	HWVID					0x005E</span>
<span class="cp">#define	MAR					0x0060</span>
<span class="cp">#define	MBIDCAMCONTENT				0x0068</span>
<span class="cp">#define	MBIDCAMCFG				0x0070</span>
<span class="cp">#define	BUILDTIME				0x0074</span>
<span class="cp">#define	BUILDUSER				0x0078</span>

<span class="cp">#define	IDR0					MACIDR0</span>
<span class="cp">#define	IDR4					MACIDR4</span>

<span class="cm">/* 4. Timing Control Registers	 */</span>
<span class="cp">#define	TSFR					0x0080</span>
<span class="cp">#define	SLOT_TIME				0x0089</span>
<span class="cp">#define	USTIME					0x008A</span>
<span class="cp">#define	SIFS_CCK				0x008C</span>
<span class="cp">#define	SIFS_OFDM				0x008E</span>
<span class="cp">#define	PIFS_TIME				0x0090</span>
<span class="cp">#define	ACK_TIMEOUT				0x0091</span>
<span class="cp">#define	EIFSTR					0x0092</span>
<span class="cp">#define	BCN_INTERVAL				0x0094</span>
<span class="cp">#define	ATIMWND					0x0096</span>
<span class="cp">#define	BCN_DRV_EARLY_INT			0x0098</span>
<span class="cp">#define	BCN_DMATIME				0x009A</span>
<span class="cp">#define	BCN_ERR_THRESH				0x009C</span>
<span class="cp">#define	MLT					0x009D</span>
<span class="cp">#define	RSVD_MAC_TUNE_US			0x009E</span>

<span class="cm">/* 5. FIFO Control Registers	  */</span>
<span class="cp">#define RQPN					0x00A0</span>
<span class="cp">#define	RQPN1					0x00A0</span>
<span class="cp">#define	RQPN2					0x00A1</span>
<span class="cp">#define	RQPN3					0x00A2</span>
<span class="cp">#define	RQPN4					0x00A3</span>
<span class="cp">#define	RQPN5					0x00A4</span>
<span class="cp">#define	RQPN6					0x00A5</span>
<span class="cp">#define	RQPN7					0x00A6</span>
<span class="cp">#define	RQPN8					0x00A7</span>
<span class="cp">#define	RQPN9					0x00A8</span>
<span class="cp">#define	RQPN10					0x00A9</span>
<span class="cp">#define	LD_RQPN					0x00AB</span>
<span class="cp">#define	RXFF_BNDY				0x00AC</span>
<span class="cp">#define	RXRPT_BNDY				0x00B0</span>
<span class="cp">#define	TXPKTBUF_PGBNDY				0x00B4</span>
<span class="cp">#define	PBP					0x00B5</span>
<span class="cp">#define	RXDRVINFO_SZ				0x00B6</span>
<span class="cp">#define	TXFF_STATUS				0x00B7</span>
<span class="cp">#define	RXFF_STATUS				0x00B8</span>
<span class="cp">#define	TXFF_EMPTY_TH				0x00B9</span>
<span class="cp">#define	SDIO_RX_BLKSZ				0x00BC</span>
<span class="cp">#define	RXDMA					0x00BD</span>
<span class="cp">#define	RXPKT_NUM				0x00BE</span>
<span class="cp">#define	C2HCMD_UDT_SIZE				0x00C0</span>
<span class="cp">#define	C2HCMD_UDT_ADDR				0x00C2</span>
<span class="cp">#define	FIFOPAGE1				0x00C4</span>
<span class="cp">#define	FIFOPAGE2				0x00C8</span>
<span class="cp">#define	FIFOPAGE3				0x00CC</span>
<span class="cp">#define	FIFOPAGE4				0x00D0</span>
<span class="cp">#define	FIFOPAGE5				0x00D4</span>
<span class="cp">#define	FW_RSVD_PG_CRTL				0x00D8</span>
<span class="cp">#define	RXDMA_AGG_PG_TH				0x00D9</span>
<span class="cp">#define	TXDESC_MSK				0x00DC</span>
<span class="cp">#define	TXRPTFF_RDPTR				0x00E0</span>
<span class="cp">#define	TXRPTFF_WTPTR				0x00E4</span>
<span class="cp">#define	C2HFF_RDPTR				0x00E8</span>
<span class="cp">#define	C2HFF_WTPTR				0x00EC</span>
<span class="cp">#define	RXFF0_RDPTR				0x00F0</span>
<span class="cp">#define	RXFF0_WTPTR				0x00F4</span>
<span class="cp">#define	RXFF1_RDPTR				0x00F8</span>
<span class="cp">#define	RXFF1_WTPTR				0x00FC</span>
<span class="cp">#define	RXRPT0_RDPTR				0x0100</span>
<span class="cp">#define	RXRPT0_WTPTR				0x0104</span>
<span class="cp">#define	RXRPT1_RDPTR				0x0108</span>
<span class="cp">#define	RXRPT1_WTPTR				0x010C</span>
<span class="cp">#define	RX0_UDT_SIZE				0x0110</span>
<span class="cp">#define	RX1PKTNUM				0x0114</span>
<span class="cp">#define	RXFILTERMAP				0x0116</span>
<span class="cp">#define	RXFILTERMAP_GP1				0x0118</span>
<span class="cp">#define	RXFILTERMAP_GP2				0x011A</span>
<span class="cp">#define	RXFILTERMAP_GP3				0x011C</span>
<span class="cp">#define	BCNQ_CTRL				0x0120</span>
<span class="cp">#define	MGTQ_CTRL				0x0124</span>
<span class="cp">#define	HIQ_CTRL				0x0128</span>
<span class="cp">#define	VOTID7_CTRL				0x012c</span>
<span class="cp">#define	VOTID6_CTRL				0x0130</span>
<span class="cp">#define	VITID5_CTRL				0x0134</span>
<span class="cp">#define	VITID4_CTRL				0x0138</span>
<span class="cp">#define	BETID3_CTRL				0x013c</span>
<span class="cp">#define	BETID0_CTRL				0x0140</span>
<span class="cp">#define	BKTID2_CTRL				0x0144</span>
<span class="cp">#define	BKTID1_CTRL				0x0148</span>
<span class="cp">#define	CMDQ_CTRL				0x014c</span>
<span class="cp">#define	TXPKT_NUM_CTRL				0x0150</span>
<span class="cp">#define	TXQ_PGADD				0x0152</span>
<span class="cp">#define	TXFF_PG_NUM				0x0154</span>
<span class="cp">#define	TRXDMA_STATUS				0x0156</span>

<span class="cm">/* 6. Adaptive Control Registers   */</span>
<span class="cp">#define	INIMCS_SEL				0x0160</span>
<span class="cp">#define	TX_RATE_REG				INIMCS_SEL</span>
<span class="cp">#define	INIRTSMCS_SEL				0x0180</span>
<span class="cp">#define	RRSR					0x0181</span>
<span class="cp">#define	ARFR0					0x0184</span>
<span class="cp">#define	ARFR1					0x0188</span>
<span class="cp">#define	ARFR2					0x018C</span>
<span class="cp">#define	ARFR3					0x0190</span>
<span class="cp">#define	ARFR4					0x0194</span>
<span class="cp">#define	ARFR5					0x0198</span>
<span class="cp">#define	ARFR6					0x019C</span>
<span class="cp">#define	ARFR7					0x01A0</span>
<span class="cp">#define	AGGLEN_LMT_H				0x01A7</span>
<span class="cp">#define	AGGLEN_LMT_L				0x01A8</span>
<span class="cp">#define	DARFRC					0x01B0</span>
<span class="cp">#define	RARFRC					0x01B8</span>
<span class="cp">#define	MCS_TXAGC				0x01C0</span>
<span class="cp">#define	CCK_TXAGC				0x01C8</span>

<span class="cm">/* 7. EDCA Setting Registers */</span>
<span class="cp">#define	EDCAPARA_VO				0x01D0</span>
<span class="cp">#define	EDCAPARA_VI				0x01D4</span>
<span class="cp">#define	EDCAPARA_BE				0x01D8</span>
<span class="cp">#define	EDCAPARA_BK				0x01DC</span>
<span class="cp">#define	BCNTCFG					0x01E0</span>
<span class="cp">#define	CWRR					0x01E2</span>
<span class="cp">#define	ACMAVG					0x01E4</span>
<span class="cp">#define	AcmHwCtrl				0x01E7</span>
<span class="cp">#define	VO_ADMTM				0x01E8</span>
<span class="cp">#define	VI_ADMTM				0x01EC</span>
<span class="cp">#define	BE_ADMTM				0x01F0</span>
<span class="cp">#define	RETRY_LIMIT				0x01F4</span>
<span class="cp">#define	SG_RATE					0x01F6</span>

<span class="cm">/* 8. WMAC, BA and CCX related Register. */</span>
<span class="cp">#define	NAV_CTRL				0x0200</span>
<span class="cp">#define	BW_OPMODE				0x0203</span>
<span class="cp">#define	BACAMCMD				0x0204</span>
<span class="cp">#define	BACAMCONTENT				0x0208</span>

<span class="cm">/* the 0x2xx register WMAC definition */</span>
<span class="cp">#define	LBDLY					0x0210</span>
<span class="cp">#define	FWDLY					0x0211</span>
<span class="cp">#define	HWPC_RX_CTRL				0x0218</span>
<span class="cp">#define	MQIR					0x0220</span>
<span class="cp">#define	MAIR					0x0222</span>
<span class="cp">#define	MSIR					0x0224</span>
<span class="cp">#define	CLM_RESULT				0x0227</span>
<span class="cp">#define	NHM_RPI_CNT				0x0228</span>
<span class="cp">#define	RXERR_RPT				0x0230</span>
<span class="cp">#define	NAV_PROT_LEN				0x0234</span>
<span class="cp">#define	CFEND_TH				0x0236</span>
<span class="cp">#define	AMPDU_MIN_SPACE				0x0237</span>
<span class="cp">#define	TXOP_STALL_CTRL				0x0238</span>

<span class="cm">/* 9. Security Control Registers */</span>
<span class="cp">#define	REG_RWCAM				0x0240</span>
<span class="cp">#define	REG_WCAMI				0x0244</span>
<span class="cp">#define	REG_RCAMO				0x0248</span>
<span class="cp">#define	REG_CAMDBG				0x024C</span>
<span class="cp">#define	REG_SECR				0x0250</span>

<span class="cm">/* 10. Power Save Control Registers */</span>
<span class="cp">#define	WOW_CTRL				0x0260</span>
<span class="cp">#define	PSSTATUS				0x0261</span>
<span class="cp">#define	PSSWITCH				0x0262</span>
<span class="cp">#define	MIMOPS_WAIT_PERIOD			0x0263</span>
<span class="cp">#define	LPNAV_CTRL				0x0264</span>
<span class="cp">#define	WFM0					0x0270</span>
<span class="cp">#define	WFM1					0x0280</span>
<span class="cp">#define	WFM2					0x0290</span>
<span class="cp">#define	WFM3					0x02A0</span>
<span class="cp">#define	WFM4					0x02B0</span>
<span class="cp">#define	WFM5					0x02C0</span>
<span class="cp">#define	WFCRC					0x02D0</span>
<span class="cp">#define	FW_RPT_REG				0x02c4</span>

<span class="cm">/* 11. General Purpose Registers */</span>
<span class="cp">#define	PSTIME					0x02E0</span>
<span class="cp">#define	TIMER0					0x02E4</span>
<span class="cp">#define	TIMER1					0x02E8</span>
<span class="cp">#define	GPIO_IN_SE				0x02EC</span>
<span class="cp">#define	GPIO_IO_SEL				0x02EE</span>
<span class="cp">#define	MAC_PINMUX_CFG				0x02F1</span>
<span class="cp">#define	LEDCFG					0x02F2</span>
<span class="cp">#define	PHY_REG					0x02F3</span>
<span class="cp">#define	PHY_REG_DATA				0x02F4</span>
<span class="cp">#define	REG_EFUSE_CLK				0x02F8</span>

<span class="cm">/* 12. Host Interrupt Status Registers */</span>
<span class="cp">#define	INTA_MASK				0x0300</span>
<span class="cp">#define	ISR					0x0308</span>

<span class="cm">/* 13. Test Mode and Debug Control Registers */</span>
<span class="cp">#define	DBG_PORT_SWITCH				0x003A</span>
<span class="cp">#define	BIST					0x0310</span>
<span class="cp">#define	DBS					0x0314</span>
<span class="cp">#define	CPUINST					0x0318</span>
<span class="cp">#define	CPUCAUSE				0x031C</span>
<span class="cp">#define	LBUS_ERR_ADDR				0x0320</span>
<span class="cp">#define	LBUS_ERR_CMD				0x0324</span>
<span class="cp">#define	LBUS_ERR_DATA_L				0x0328</span>
<span class="cp">#define	LBUS_ERR_DATA_H				0x032C</span>
<span class="cp">#define	LX_EXCEPTION_ADDR			0x0330</span>
<span class="cp">#define	WDG_CTRL				0x0334</span>
<span class="cp">#define	INTMTU					0x0338</span>
<span class="cp">#define	INTM					0x033A</span>
<span class="cp">#define	FDLOCKTURN0				0x033C</span>
<span class="cp">#define	FDLOCKTURN1				0x033D</span>
<span class="cp">#define	TRXPKTBUF_DBG_DATA			0x0340</span>
<span class="cp">#define	TRXPKTBUF_DBG_CTRL			0x0348</span>
<span class="cp">#define	DPLL					0x034A</span>
<span class="cp">#define	CBUS_ERR_ADDR				0x0350</span>
<span class="cp">#define	CBUS_ERR_CMD				0x0354</span>
<span class="cp">#define	CBUS_ERR_DATA_L				0x0358</span>
<span class="cp">#define	CBUS_ERR_DATA_H				0x035C</span>
<span class="cp">#define	USB_SIE_INTF_ADDR			0x0360</span>
<span class="cp">#define	USB_SIE_INTF_WD				0x0361</span>
<span class="cp">#define	USB_SIE_INTF_RD				0x0362</span>
<span class="cp">#define	USB_SIE_INTF_CTRL			0x0363</span>
<span class="cp">#define LBUS_MON_ADDR				0x0364</span>
<span class="cp">#define LBUS_ADDR_MASK				0x0368</span>

<span class="cm">/* Boundary is 0x37F */</span>

<span class="cm">/* 14. PCIE config register */</span>
<span class="cp">#define	TP_POLL					0x0500</span>
<span class="cp">#define	PM_CTRL					0x0502</span>
<span class="cp">#define	PCIF					0x0503</span>

<span class="cp">#define	THPDA					0x0514</span>
<span class="cp">#define	TMDA					0x0518</span>
<span class="cp">#define	TCDA					0x051C</span>
<span class="cp">#define	HDA					0x0520</span>
<span class="cp">#define	TVODA					0x0524</span>
<span class="cp">#define	TVIDA					0x0528</span>
<span class="cp">#define	TBEDA					0x052C</span>
<span class="cp">#define	TBKDA					0x0530</span>
<span class="cp">#define	TBDA					0x0534</span>
<span class="cp">#define	RCDA					0x0538</span>
<span class="cp">#define	RDQDA					0x053C</span>
<span class="cp">#define	DBI_WDATA				0x0540</span>
<span class="cp">#define	DBI_RDATA				0x0544</span>
<span class="cp">#define	DBI_CTRL				0x0548</span>
<span class="cp">#define	MDIO_DATA				0x0550</span>
<span class="cp">#define	MDIO_CTRL				0x0554</span>
<span class="cp">#define	PCI_RPWM				0x0561</span>
<span class="cp">#define	PCI_CPWM				0x0563</span>

<span class="cm">/* Config register	(Offset 0x800-) */</span>
<span class="cp">#define	PHY_CCA					0x803</span>

<span class="cm">/* Min Spacing related settings. */</span>
<span class="cp">#define	MAX_MSS_DENSITY_2T			0x13</span>
<span class="cp">#define	MAX_MSS_DENSITY_1T			0x0A</span>

<span class="cm">/* Rx DMA Control related settings */</span>
<span class="cp">#define	RXDMA_AGG_EN				BIT(7)</span>

<span class="cp">#define	RPWM					PCI_RPWM</span>

<span class="cm">/* Regsiter Bit and Content definition  */</span>

<span class="cp">#define	ISO_MD2PP				BIT(0)</span>
<span class="cp">#define	ISO_PA2PCIE				BIT(3)</span>
<span class="cp">#define	ISO_PLL2MD				BIT(4)</span>
<span class="cp">#define	ISO_PWC_DV2RP				BIT(11)</span>
<span class="cp">#define	ISO_PWC_RV2RP				BIT(12)</span>


<span class="cp">#define	FEN_MREGEN				BIT(15)</span>
<span class="cp">#define	FEN_DCORE				BIT(11)</span>
<span class="cp">#define	FEN_CPUEN				BIT(10)</span>

<span class="cp">#define	PAD_HWPD_IDN				BIT(22)</span>

<span class="cp">#define	SYS_CLKSEL_80M				BIT(0)</span>
<span class="cp">#define	SYS_PS_CLKSEL				BIT(1)</span>
<span class="cp">#define	SYS_CPU_CLKSEL				BIT(2)</span>
<span class="cp">#define	SYS_MAC_CLK_EN				BIT(11)</span>
<span class="cp">#define	SYS_SWHW_SEL				BIT(14)</span>
<span class="cp">#define	SYS_FWHW_SEL				BIT(15)</span>

<span class="cp">#define	CmdEEPROM_En				BIT(5)</span>
<span class="cp">#define	CmdEERPOMSEL				BIT(4)</span>
<span class="cp">#define	Cmd9346CR_9356SEL			BIT(4)</span>

<span class="cp">#define	AFE_MBEN				BIT(1)</span>
<span class="cp">#define	AFE_BGEN				BIT(0)</span>

<span class="cp">#define	SPS1_SWEN				BIT(1)</span>
<span class="cp">#define	SPS1_LDEN				BIT(0)</span>

<span class="cp">#define	RF_EN					BIT(0)</span>
<span class="cp">#define	RF_RSTB					BIT(1)</span>
<span class="cp">#define	RF_SDMRSTB				BIT(2)</span>

<span class="cp">#define	LDA15_EN				BIT(0)</span>

<span class="cp">#define	LDV12_EN				BIT(0)</span>
<span class="cp">#define	LDV12_SDBY				BIT(1)</span>

<span class="cp">#define	XTAL_GATE_AFE				BIT(10)</span>

<span class="cp">#define	APLL_EN					BIT(0)</span>

<span class="cp">#define	AFR_CardBEn				BIT(0)</span>
<span class="cp">#define	AFR_CLKRUN_SEL				BIT(1)</span>
<span class="cp">#define	AFR_FuncRegEn				BIT(2)</span>

<span class="cp">#define	APSDOFF_STATUS				BIT(15)</span>
<span class="cp">#define	APSDOFF					BIT(14)</span>
<span class="cp">#define	BBRSTN					BIT(13)</span>
<span class="cp">#define	BB_GLB_RSTN				BIT(12)</span>
<span class="cp">#define	SCHEDULE_EN				BIT(10)</span>
<span class="cp">#define	MACRXEN					BIT(9)</span>
<span class="cp">#define	MACTXEN					BIT(8)</span>
<span class="cp">#define	DDMA_EN					BIT(7)</span>
<span class="cp">#define	FW2HW_EN				BIT(6)</span>
<span class="cp">#define	RXDMA_EN				BIT(5)</span>
<span class="cp">#define	TXDMA_EN				BIT(4)</span>
<span class="cp">#define	HCI_RXDMA_EN				BIT(3)</span>
<span class="cp">#define	HCI_TXDMA_EN				BIT(2)</span>

<span class="cp">#define	StopHCCA				BIT(6)</span>
<span class="cp">#define	StopHigh				BIT(5)</span>
<span class="cp">#define	StopMgt					BIT(4)</span>
<span class="cp">#define	StopVO					BIT(3)</span>
<span class="cp">#define	StopVI					BIT(2)</span>
<span class="cp">#define	StopBE					BIT(1)</span>
<span class="cp">#define	StopBK					BIT(0)</span>

<span class="cp">#define	LBK_NORMAL				0x00</span>
<span class="cp">#define	LBK_MAC_LB				(BIT(0) | BIT(1) | BIT(3))</span>
<span class="cp">#define	LBK_MAC_DLB				(BIT(0) | BIT(1))</span>
<span class="cp">#define	LBK_DMA_LB				(BIT(0) | BIT(1) | BIT(2))</span>

<span class="cp">#define	TCP_OFDL_EN				BIT(25)</span>
<span class="cp">#define	HWPC_TX_EN				BIT(24)</span>
<span class="cp">#define	TXDMAPRE2FULL				BIT(23)</span>
<span class="cp">#define	DISCW					BIT(20)</span>
<span class="cp">#define	TCRICV					BIT(19)</span>
<span class="cp">#define	CfendForm				BIT(17)</span>
<span class="cp">#define	TCRCRC					BIT(16)</span>
<span class="cp">#define	FAKE_IMEM_EN				BIT(15)</span>
<span class="cp">#define	TSFRST					BIT(9)</span>
<span class="cp">#define	TSFEN					BIT(8)</span>
<span class="cp">#define	FWALLRDY				(BIT(0) | BIT(1) | BIT(2) | \</span>
<span class="cp">						BIT(3) | BIT(4) | BIT(5) | \</span>
<span class="cp">						BIT(6) | BIT(7))</span>
<span class="cp">#define	FWRDY					BIT(7)</span>
<span class="cp">#define	BASECHG					BIT(6)</span>
<span class="cp">#define	IMEM					BIT(5)</span>
<span class="cp">#define	DMEM_CODE_DONE				BIT(4)</span>
<span class="cp">#define	EXT_IMEM_CHK_RPT			BIT(3)</span>
<span class="cp">#define	EXT_IMEM_CODE_DONE			BIT(2)</span>
<span class="cp">#define	IMEM_CHK_RPT				BIT(1)</span>
<span class="cp">#define	IMEM_CODE_DONE				BIT(0)</span>
<span class="cp">#define	IMEM_CODE_DONE				BIT(0)</span>
<span class="cp">#define	IMEM_CHK_RPT				BIT(1)</span>
<span class="cp">#define	EMEM_CODE_DONE				BIT(2)</span>
<span class="cp">#define	EMEM_CHK_RPT				BIT(3)</span>
<span class="cp">#define	DMEM_CODE_DONE				BIT(4)</span>
<span class="cp">#define	IMEM_RDY				BIT(5)</span>
<span class="cp">#define	BASECHG					BIT(6)</span>
<span class="cp">#define	FWRDY					BIT(7)</span>
<span class="cp">#define	LOAD_FW_READY				(IMEM_CODE_DONE | \</span>
<span class="cp">						IMEM_CHK_RPT | \</span>
<span class="cp">						EMEM_CODE_DONE | \</span>
<span class="cp">						EMEM_CHK_RPT | \</span>
<span class="cp">						DMEM_CODE_DONE | \</span>
<span class="cp">						IMEM_RDY | \</span>
<span class="cp">						BASECHG | \</span>
<span class="cp">						FWRDY)</span>
<span class="cp">#define	TCR_TSFEN				BIT(8)</span>
<span class="cp">#define	TCR_TSFRST				BIT(9)</span>
<span class="cp">#define	TCR_FAKE_IMEM_EN			BIT(15)</span>
<span class="cp">#define	TCR_CRC					BIT(16)</span>
<span class="cp">#define	TCR_ICV					BIT(19)</span>
<span class="cp">#define	TCR_DISCW				BIT(20)</span>
<span class="cp">#define	TCR_HWPC_TX_EN				BIT(24)</span>
<span class="cp">#define	TCR_TCP_OFDL_EN				BIT(25)</span>
<span class="cp">#define	TXDMA_INIT_VALUE			(IMEM_CHK_RPT | \</span>
<span class="cp">						EXT_IMEM_CHK_RPT)</span>

<span class="cp">#define	RCR_APPFCS				BIT(31)</span>
<span class="cp">#define	RCR_DIS_ENC_2BYTE			BIT(30)</span>
<span class="cp">#define	RCR_DIS_AES_2BYTE			BIT(29)</span>
<span class="cp">#define	RCR_HTC_LOC_CTRL			BIT(28)</span>
<span class="cp">#define	RCR_ENMBID				BIT(27)</span>
<span class="cp">#define	RCR_RX_TCPOFDL_EN			BIT(26)</span>
<span class="cp">#define	RCR_APP_PHYST_RXFF			BIT(25)</span>
<span class="cp">#define	RCR_APP_PHYST_STAFF			BIT(24)</span>
<span class="cp">#define	RCR_CBSSID				BIT(23)</span>
<span class="cp">#define	RCR_APWRMGT				BIT(22)</span>
<span class="cp">#define	RCR_ADD3				BIT(21)</span>
<span class="cp">#define	RCR_AMF					BIT(20)</span>
<span class="cp">#define	RCR_ACF					BIT(19)</span>
<span class="cp">#define	RCR_ADF					BIT(18)</span>
<span class="cp">#define	RCR_APP_MIC				BIT(17)</span>
<span class="cp">#define	RCR_APP_ICV				BIT(16)</span>
<span class="cp">#define	RCR_RXFTH				BIT(13)</span>
<span class="cp">#define	RCR_AICV				BIT(12)</span>
<span class="cp">#define	RCR_RXDESC_LK_EN			BIT(11)</span>
<span class="cp">#define	RCR_APP_BA_SSN				BIT(6)</span>
<span class="cp">#define	RCR_ACRC32				BIT(5)</span>
<span class="cp">#define	RCR_RXSHFT_EN				BIT(4)</span>
<span class="cp">#define	RCR_AB					BIT(3)</span>
<span class="cp">#define	RCR_AM					BIT(2)</span>
<span class="cp">#define	RCR_APM					BIT(1)</span>
<span class="cp">#define	RCR_AAP					BIT(0)</span>
<span class="cp">#define	RCR_MXDMA_OFFSET			8</span>
<span class="cp">#define	RCR_FIFO_OFFSET				13</span>


<span class="cp">#define MSR_LINK_MASK				((1 &lt;&lt; 0) | (1 &lt;&lt; 1))</span>
<span class="cp">#define MSR_LINK_MANAGED			2</span>
<span class="cp">#define MSR_LINK_NONE				0</span>
<span class="cp">#define MSR_LINK_SHIFT				0</span>
<span class="cp">#define MSR_LINK_ADHOC				1</span>
<span class="cp">#define MSR_LINK_MASTER				3</span>
<span class="cp">#define	MSR_NOLINK				0x00</span>
<span class="cp">#define	MSR_ADHOC				0x01</span>
<span class="cp">#define	MSR_INFRA				0x02</span>
<span class="cp">#define	MSR_AP					0x03</span>

<span class="cp">#define	ENUART					BIT(7)</span>
<span class="cp">#define	ENJTAG					BIT(3)</span>
<span class="cp">#define	BTMODE					(BIT(2) | BIT(1))</span>
<span class="cp">#define	ENBT					BIT(0)</span>

<span class="cp">#define	ENMBID					BIT(7)</span>
<span class="cp">#define	BCNUM					(BIT(6) | BIT(5) | BIT(4))</span>

<span class="cp">#define	USTIME_EDCA				0xFF00</span>
<span class="cp">#define	USTIME_TSF				0x00FF</span>

<span class="cp">#define	SIFS_TRX				0xFF00</span>
<span class="cp">#define	SIFS_CTX				0x00FF</span>

<span class="cp">#define	ENSWBCN					BIT(15)</span>
<span class="cp">#define	DRVERLY_TU				0x0FF0</span>
<span class="cp">#define	DRVERLY_US				0x000F</span>
<span class="cp">#define	BCN_TCFG_CW_SHIFT			8</span>
<span class="cp">#define	BCN_TCFG_IFS				0</span>

<span class="cp">#define	RRSR_RSC_OFFSET				21</span>
<span class="cp">#define	RRSR_SHORT_OFFSET			23</span>
<span class="cp">#define	RRSR_RSC_BW_40M				0x600000</span>
<span class="cp">#define	RRSR_RSC_UPSUBCHNL			0x400000</span>
<span class="cp">#define	RRSR_RSC_LOWSUBCHNL			0x200000</span>
<span class="cp">#define	RRSR_SHORT				0x800000</span>
<span class="cp">#define	RRSR_1M					BIT(0)</span>
<span class="cp">#define	RRSR_2M					BIT(1)</span>
<span class="cp">#define	RRSR_5_5M				BIT(2)</span>
<span class="cp">#define	RRSR_11M				BIT(3)</span>
<span class="cp">#define	RRSR_6M					BIT(4)</span>
<span class="cp">#define	RRSR_9M					BIT(5)</span>
<span class="cp">#define	RRSR_12M				BIT(6)</span>
<span class="cp">#define	RRSR_18M				BIT(7)</span>
<span class="cp">#define	RRSR_24M				BIT(8)</span>
<span class="cp">#define	RRSR_36M				BIT(9)</span>
<span class="cp">#define	RRSR_48M				BIT(10)</span>
<span class="cp">#define	RRSR_54M				BIT(11)</span>
<span class="cp">#define	RRSR_MCS0				BIT(12)</span>
<span class="cp">#define	RRSR_MCS1				BIT(13)</span>
<span class="cp">#define	RRSR_MCS2				BIT(14)</span>
<span class="cp">#define	RRSR_MCS3				BIT(15)</span>
<span class="cp">#define	RRSR_MCS4				BIT(16)</span>
<span class="cp">#define	RRSR_MCS5				BIT(17)</span>
<span class="cp">#define	RRSR_MCS6				BIT(18)</span>
<span class="cp">#define	RRSR_MCS7				BIT(19)</span>
<span class="cp">#define	BRSR_AckShortPmb			BIT(23)</span>

<span class="cp">#define	RATR_1M					0x00000001</span>
<span class="cp">#define	RATR_2M					0x00000002</span>
<span class="cp">#define	RATR_55M				0x00000004</span>
<span class="cp">#define	RATR_11M				0x00000008</span>
<span class="cp">#define	RATR_6M					0x00000010</span>
<span class="cp">#define	RATR_9M					0x00000020</span>
<span class="cp">#define	RATR_12M				0x00000040</span>
<span class="cp">#define	RATR_18M				0x00000080</span>
<span class="cp">#define	RATR_24M				0x00000100</span>
<span class="cp">#define	RATR_36M				0x00000200</span>
<span class="cp">#define	RATR_48M				0x00000400</span>
<span class="cp">#define	RATR_54M				0x00000800</span>
<span class="cp">#define	RATR_MCS0				0x00001000</span>
<span class="cp">#define	RATR_MCS1				0x00002000</span>
<span class="cp">#define	RATR_MCS2				0x00004000</span>
<span class="cp">#define	RATR_MCS3				0x00008000</span>
<span class="cp">#define	RATR_MCS4				0x00010000</span>
<span class="cp">#define	RATR_MCS5				0x00020000</span>
<span class="cp">#define	RATR_MCS6				0x00040000</span>
<span class="cp">#define	RATR_MCS7				0x00080000</span>
<span class="cp">#define	RATR_MCS8				0x00100000</span>
<span class="cp">#define	RATR_MCS9				0x00200000</span>
<span class="cp">#define	RATR_MCS10				0x00400000</span>
<span class="cp">#define	RATR_MCS11				0x00800000</span>
<span class="cp">#define	RATR_MCS12				0x01000000</span>
<span class="cp">#define	RATR_MCS13				0x02000000</span>
<span class="cp">#define	RATR_MCS14				0x04000000</span>
<span class="cp">#define	RATR_MCS15				0x08000000</span>

<span class="cp">#define	RATE_ALL_CCK				(RATR_1M | RATR_2M | \</span>
<span class="cp">						RATR_55M | RATR_11M)</span>
<span class="cp">#define	RATE_ALL_OFDM_AG			(RATR_6M | RATR_9M | \</span>
<span class="cp">						RATR_12M | RATR_18M | \</span>
<span class="cp">						RATR_24M | RATR_36M | \</span>
<span class="cp">						RATR_48M | RATR_54M)</span>
<span class="cp">#define	RATE_ALL_OFDM_1SS			(RATR_MCS0 | RATR_MCS1 | \</span>
<span class="cp">						RATR_MCS2 | RATR_MCS3 | \</span>
<span class="cp">						RATR_MCS4 | RATR_MCS5 | \</span>
<span class="cp">						RATR_MCS6 | RATR_MCS7)</span>
<span class="cp">#define	RATE_ALL_OFDM_2SS			(RATR_MCS8 | RATR_MCS9 | \</span>
<span class="cp">						RATR_MCS10 | RATR_MCS11 | \</span>
<span class="cp">						RATR_MCS12 | RATR_MCS13 | \</span>
<span class="cp">						RATR_MCS14 | RATR_MCS15)</span>

<span class="cp">#define	AC_PARAM_TXOP_LIMIT_OFFSET		16</span>
<span class="cp">#define	AC_PARAM_ECW_MAX_OFFSET			12</span>
<span class="cp">#define	AC_PARAM_ECW_MIN_OFFSET			8</span>
<span class="cp">#define	AC_PARAM_AIFS_OFFSET			0</span>

<span class="cp">#define	AcmHw_HwEn				BIT(0)</span>
<span class="cp">#define	AcmHw_BeqEn				BIT(1)</span>
<span class="cp">#define	AcmHw_ViqEn				BIT(2)</span>
<span class="cp">#define	AcmHw_VoqEn				BIT(3)</span>
<span class="cp">#define	AcmHw_BeqStatus				BIT(4)</span>
<span class="cp">#define	AcmHw_ViqStatus				BIT(5)</span>
<span class="cp">#define	AcmHw_VoqStatus				BIT(6)</span>

<span class="cp">#define	RETRY_LIMIT_SHORT_SHIFT			8</span>
<span class="cp">#define	RETRY_LIMIT_LONG_SHIFT			0</span>

<span class="cp">#define	NAV_UPPER_EN				BIT(16)</span>
<span class="cp">#define	NAV_UPPER				0xFF00</span>
<span class="cp">#define	NAV_RTSRST				0xFF</span>

<span class="cp">#define	BW_OPMODE_20MHZ				BIT(2)</span>
<span class="cp">#define	BW_OPMODE_5G				BIT(1)</span>
<span class="cp">#define	BW_OPMODE_11J				BIT(0)</span>

<span class="cp">#define	RXERR_RPT_RST				BIT(27)</span>
<span class="cp">#define	RXERR_OFDM_PPDU				0</span>
<span class="cp">#define	RXERR_OFDM_FALSE_ALARM			1</span>
<span class="cp">#define	RXERR_OFDM_MPDU_OK			2</span>
<span class="cp">#define	RXERR_OFDM_MPDU_FAIL			3</span>
<span class="cp">#define	RXERR_CCK_PPDU				4</span>
<span class="cp">#define	RXERR_CCK_FALSE_ALARM			5</span>
<span class="cp">#define	RXERR_CCK_MPDU_OK			6</span>
<span class="cp">#define	RXERR_CCK_MPDU_FAIL			7</span>
<span class="cp">#define	RXERR_HT_PPDU				8</span>
<span class="cp">#define	RXERR_HT_FALSE_ALARM			9</span>
<span class="cp">#define	RXERR_HT_MPDU_TOTAL			10</span>
<span class="cp">#define	RXERR_HT_MPDU_OK			11</span>
<span class="cp">#define	RXERR_HT_MPDU_FAIL			12</span>
<span class="cp">#define	RXERR_RX_FULL_DROP			15</span>

<span class="cp">#define	SCR_TXUSEDK				BIT(0)</span>
<span class="cp">#define	SCR_RXUSEDK				BIT(1)</span>
<span class="cp">#define	SCR_TXENCENABLE				BIT(2)</span>
<span class="cp">#define	SCR_RXENCENABLE				BIT(3)</span>
<span class="cp">#define	SCR_SKBYA2				BIT(4)</span>
<span class="cp">#define	SCR_NOSKMC				BIT(5)</span>

<span class="cp">#define	CAM_VALID				BIT(15)</span>
<span class="cp">#define	CAM_NOTVALID				0x0000</span>
<span class="cp">#define	CAM_USEDK				BIT(5)</span>

<span class="cp">#define	CAM_NONE				0x0</span>
<span class="cp">#define	CAM_WEP40				0x01</span>
<span class="cp">#define	CAM_TKIP				0x02</span>
<span class="cp">#define	CAM_AES					0x04</span>
<span class="cp">#define	CAM_WEP104				0x05</span>

<span class="cp">#define	TOTAL_CAM_ENTRY				32</span>
<span class="cp">#define	HALF_CAM_ENTRY				16</span>

<span class="cp">#define	CAM_WRITE				BIT(16)</span>
<span class="cp">#define	CAM_READ				0x00000000</span>
<span class="cp">#define	CAM_POLLINIG				BIT(31)</span>

<span class="cp">#define	WOW_PMEN				BIT(0)</span>
<span class="cp">#define	WOW_WOMEN				BIT(1)</span>
<span class="cp">#define	WOW_MAGIC				BIT(2)</span>
<span class="cp">#define	WOW_UWF					BIT(3)</span>

<span class="cp">#define	GPIOMUX_EN				BIT(3)</span>
<span class="cp">#define	GPIOSEL_GPIO				0</span>
<span class="cp">#define	GPIOSEL_PHYDBG				1</span>
<span class="cp">#define	GPIOSEL_BT				2</span>
<span class="cp">#define	GPIOSEL_WLANDBG				3</span>
<span class="cp">#define	GPIOSEL_GPIO_MASK			(~(BIT(0)|BIT(1)))</span>

<span class="cp">#define	HST_RDBUSY				BIT(0)</span>
<span class="cp">#define	CPU_WTBUSY				BIT(1)</span>

<span class="cp">#define	IMR8190_DISABLED			0x0</span>
<span class="cp">#define	IMR_CPUERR				BIT(5)</span>
<span class="cp">#define	IMR_ATIMEND				BIT(4)</span>
<span class="cp">#define	IMR_TBDOK				BIT(3)</span>
<span class="cp">#define	IMR_TBDER				BIT(2)</span>
<span class="cp">#define	IMR_BCNDMAINT8				BIT(1)</span>
<span class="cp">#define	IMR_BCNDMAINT7				BIT(0)</span>
<span class="cp">#define	IMR_BCNDMAINT6				BIT(31)</span>
<span class="cp">#define	IMR_BCNDMAINT5				BIT(30)</span>
<span class="cp">#define	IMR_BCNDMAINT4				BIT(29)</span>
<span class="cp">#define	IMR_BCNDMAINT3				BIT(28)</span>
<span class="cp">#define	IMR_BCNDMAINT2				BIT(27)</span>
<span class="cp">#define	IMR_BCNDMAINT1				BIT(26)</span>
<span class="cp">#define	IMR_BCNDOK8				BIT(25)</span>
<span class="cp">#define	IMR_BCNDOK7				BIT(24)</span>
<span class="cp">#define	IMR_BCNDOK6				BIT(23)</span>
<span class="cp">#define	IMR_BCNDOK5				BIT(22)</span>
<span class="cp">#define	IMR_BCNDOK4				BIT(21)</span>
<span class="cp">#define	IMR_BCNDOK3				BIT(20)</span>
<span class="cp">#define	IMR_BCNDOK2				BIT(19)</span>
<span class="cp">#define	IMR_BCNDOK1				BIT(18)</span>
<span class="cp">#define	IMR_TIMEOUT2				BIT(17)</span>
<span class="cp">#define	IMR_TIMEOUT1				BIT(16)</span>
<span class="cp">#define	IMR_TXFOVW				BIT(15)</span>
<span class="cp">#define	IMR_PSTIMEOUT				BIT(14)</span>
<span class="cp">#define	IMR_BCNINT				BIT(13)</span>
<span class="cp">#define	IMR_RXFOVW				BIT(12)</span>
<span class="cp">#define	IMR_RDU					BIT(11)</span>
<span class="cp">#define	IMR_RXCMDOK				BIT(10)</span>
<span class="cp">#define	IMR_BDOK				BIT(9)</span>
<span class="cp">#define	IMR_HIGHDOK				BIT(8)</span>
<span class="cp">#define	IMR_COMDOK				BIT(7)</span>
<span class="cp">#define	IMR_MGNTDOK				BIT(6)</span>
<span class="cp">#define	IMR_HCCADOK				BIT(5)</span>
<span class="cp">#define	IMR_BKDOK				BIT(4)</span>
<span class="cp">#define	IMR_BEDOK				BIT(3)</span>
<span class="cp">#define	IMR_VIDOK				BIT(2)</span>
<span class="cp">#define	IMR_VODOK				BIT(1)</span>
<span class="cp">#define	IMR_ROK					BIT(0)</span>

<span class="cp">#define	TPPOLL_BKQ				BIT(0)</span>
<span class="cp">#define	TPPOLL_BEQ				BIT(1)</span>
<span class="cp">#define	TPPOLL_VIQ				BIT(2)</span>
<span class="cp">#define	TPPOLL_VOQ				BIT(3)</span>
<span class="cp">#define	TPPOLL_BQ				BIT(4)</span>
<span class="cp">#define	TPPOLL_CQ				BIT(5)</span>
<span class="cp">#define	TPPOLL_MQ				BIT(6)</span>
<span class="cp">#define	TPPOLL_HQ				BIT(7)</span>
<span class="cp">#define	TPPOLL_HCCAQ				BIT(8)</span>
<span class="cp">#define	TPPOLL_STOPBK				BIT(9)</span>
<span class="cp">#define	TPPOLL_STOPBE				BIT(10)</span>
<span class="cp">#define	TPPOLL_STOPVI				BIT(11)</span>
<span class="cp">#define	TPPOLL_STOPVO				BIT(12)</span>
<span class="cp">#define	TPPOLL_STOPMGT				BIT(13)</span>
<span class="cp">#define	TPPOLL_STOPHIGH				BIT(14)</span>
<span class="cp">#define	TPPOLL_STOPHCCA				BIT(15)</span>
<span class="cp">#define	TPPOLL_SHIFT				8</span>

<span class="cp">#define	CCX_CMD_CLM_ENABLE			BIT(0)</span>
<span class="cp">#define	CCX_CMD_NHM_ENABLE			BIT(1)</span>
<span class="cp">#define	CCX_CMD_FUNCTION_ENABLE			BIT(8)</span>
<span class="cp">#define	CCX_CMD_IGNORE_CCA			BIT(9)</span>
<span class="cp">#define	CCX_CMD_IGNORE_TXON			BIT(10)</span>
<span class="cp">#define	CCX_CLM_RESULT_READY			BIT(16)</span>
<span class="cp">#define	CCX_NHM_RESULT_READY			BIT(16)</span>
<span class="cp">#define	CCX_CMD_RESET				0x0</span>


<span class="cp">#define	HWSET_MAX_SIZE_92S			128</span>
<span class="cp">#define EFUSE_MAX_SECTION			16</span>
<span class="cp">#define EFUSE_REAL_CONTENT_LEN			512</span>
<span class="cp">#define EFUSE_OOB_PROTECT_BYTES			15</span>

<span class="cp">#define RTL8190_EEPROM_ID			0x8129</span>
<span class="cp">#define EEPROM_HPON				0x02</span>
<span class="cp">#define EEPROM_CLK				0x06</span>
<span class="cp">#define EEPROM_TESTR				0x08</span>

<span class="cp">#define EEPROM_VID				0x0A</span>
<span class="cp">#define EEPROM_DID				0x0C</span>
<span class="cp">#define EEPROM_SVID				0x0E</span>
<span class="cp">#define EEPROM_SMID				0x10</span>

<span class="cp">#define EEPROM_MAC_ADDR				0x12</span>
<span class="cp">#define EEPROM_NODE_ADDRESS_BYTE_0		0x12</span>

<span class="cp">#define EEPROM_PWDIFF				0x54</span>

<span class="cp">#define EEPROM_TXPOWERBASE			0x50</span>
<span class="cp">#define	EEPROM_TX_PWR_INDEX_RANGE		28</span>

<span class="cp">#define EEPROM_TX_PWR_HT20_DIFF			0x62</span>
<span class="cp">#define DEFAULT_HT20_TXPWR_DIFF			2</span>
<span class="cp">#define EEPROM_TX_PWR_OFDM_DIFF			0x65</span>

<span class="cp">#define	EEPROM_TXPWRGROUP			0x67</span>
<span class="cp">#define EEPROM_REGULATORY			0x6D</span>

<span class="cp">#define TX_PWR_SAFETY_CHK			0x6D</span>
<span class="cp">#define EEPROM_TXPWINDEX_CCK_24G		0x5D</span>
<span class="cp">#define EEPROM_TXPWINDEX_OFDM_24G		0x6B</span>
<span class="cp">#define EEPROM_HT2T_CH1_A			0x6c</span>
<span class="cp">#define EEPROM_HT2T_CH7_A			0x6d</span>
<span class="cp">#define EEPROM_HT2T_CH13_A			0x6e</span>
<span class="cp">#define EEPROM_HT2T_CH1_B			0x6f</span>
<span class="cp">#define EEPROM_HT2T_CH7_B			0x70</span>
<span class="cp">#define EEPROM_HT2T_CH13_B			0x71</span>

<span class="cp">#define EEPROM_TSSI_A				0x74</span>
<span class="cp">#define EEPROM_TSSI_B				0x75</span>

<span class="cp">#define	EEPROM_RFIND_POWERDIFF			0x76</span>
<span class="cp">#define	EEPROM_DEFAULT_LEGACYHTTXPOWERDIFF	0x3</span>

<span class="cp">#define EEPROM_THERMALMETER			0x77</span>
<span class="cp">#define	EEPROM_BLUETOOTH_COEXIST		0x78</span>
<span class="cp">#define	EEPROM_BLUETOOTH_TYPE			0x4f</span>

<span class="cp">#define	EEPROM_OPTIONAL				0x78</span>
<span class="cp">#define	EEPROM_WOWLAN				0x78</span>

<span class="cp">#define EEPROM_CRYSTALCAP			0x79</span>
<span class="cp">#define EEPROM_CHANNELPLAN			0x7B</span>
<span class="cp">#define EEPROM_VERSION				0x7C</span>
<span class="cp">#define	EEPROM_CUSTOMID				0x7A</span>
<span class="cp">#define EEPROM_BOARDTYPE			0x7E</span>

<span class="cp">#define	EEPROM_CHANNEL_PLAN_FCC			0x0</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_IC			0x1</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_ETSI		0x2</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_SPAIN		0x3</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_FRANCE		0x4</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_MKK			0x5</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_MKK1		0x6</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_ISRAEL		0x7</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_TELEC		0x8</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_GLOBAL_DOMAIN	0x9</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_WORLD_WIDE_13	0xA</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_NCC			0xB</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_BY_HW_MASK		0x80</span>

<span class="cp">#define	FW_DIG_DISABLE				0xfd00cc00</span>
<span class="cp">#define	FW_DIG_ENABLE				0xfd000000</span>
<span class="cp">#define	FW_DIG_HALT				0xfd000001</span>
<span class="cp">#define	FW_DIG_RESUME				0xfd000002</span>
<span class="cp">#define	FW_HIGH_PWR_DISABLE			0xfd000008</span>
<span class="cp">#define	FW_HIGH_PWR_ENABLE			0xfd000009</span>
<span class="cp">#define	FW_ADD_A2_ENTRY				0xfd000016</span>
<span class="cp">#define	FW_TXPWR_TRACK_ENABLE			0xfd000017</span>
<span class="cp">#define	FW_TXPWR_TRACK_DISABLE			0xfd000018</span>
<span class="cp">#define	FW_TXPWR_TRACK_THERMAL			0xfd000019</span>
<span class="cp">#define	FW_TXANT_SWITCH_ENABLE			0xfd000023</span>
<span class="cp">#define	FW_TXANT_SWITCH_DISABLE			0xfd000024</span>
<span class="cp">#define	FW_RA_INIT				0xfd000026</span>
<span class="cp">#define	FW_CTRL_DM_BY_DRIVER			0Xfd00002a</span>
<span class="cp">#define	FW_RA_IOT_BG_COMB			0xfd000030</span>
<span class="cp">#define	FW_RA_IOT_N_COMB			0xfd000031</span>
<span class="cp">#define	FW_RA_REFRESH				0xfd0000a0</span>
<span class="cp">#define	FW_RA_UPDATE_MASK			0xfd0000a2</span>
<span class="cp">#define	FW_RA_DISABLE				0xfd0000a4</span>
<span class="cp">#define	FW_RA_ACTIVE				0xfd0000a6</span>
<span class="cp">#define	FW_RA_DISABLE_RSSI_MASK			0xfd0000ac</span>
<span class="cp">#define	FW_RA_ENABLE_RSSI_MASK			0xfd0000ad</span>
<span class="cp">#define	FW_RA_RESET				0xfd0000af</span>
<span class="cp">#define	FW_DM_DISABLE				0xfd00aa00</span>
<span class="cp">#define	FW_IQK_ENABLE				0xf0000020</span>
<span class="cp">#define	FW_IQK_SUCCESS				0x0000dddd</span>
<span class="cp">#define	FW_IQK_FAIL				0x0000ffff</span>
<span class="cp">#define	FW_OP_FAILURE				0xffffffff</span>
<span class="cp">#define	FW_TX_FEEDBACK_NONE			0xfb000000</span>
<span class="cp">#define	FW_TX_FEEDBACK_DTM_ENABLE		(FW_TX_FEEDBACK_NONE | 0x1)</span>
<span class="cp">#define	FW_TX_FEEDBACK_CCX_ENABL		(FW_TX_FEEDBACK_NONE | 0x2)</span>
<span class="cp">#define	FW_BB_RESET_ENABLE			0xff00000d</span>
<span class="cp">#define	FW_BB_RESET_DISABLE			0xff00000e</span>
<span class="cp">#define	FW_CCA_CHK_ENABLE			0xff000011</span>
<span class="cp">#define	FW_CCK_RESET_CNT			0xff000013</span>
<span class="cp">#define	FW_LPS_ENTER				0xfe000010</span>
<span class="cp">#define	FW_LPS_LEAVE				0xfe000011</span>
<span class="cp">#define	FW_INDIRECT_READ			0xf2000000</span>
<span class="cp">#define	FW_INDIRECT_WRITE			0xf2000001</span>
<span class="cp">#define	FW_CHAN_SET				0xf3000001</span>

<span class="cp">#define RFPC					0x5F</span>
<span class="cp">#define RCR_9356SEL				BIT(6)</span>
<span class="cp">#define TCR_LRL_OFFSET				0</span>
<span class="cp">#define TCR_SRL_OFFSET				8</span>
<span class="cp">#define TCR_MXDMA_OFFSET			21</span>
<span class="cp">#define TCR_SAT					BIT(24)</span>
<span class="cp">#define RCR_MXDMA_OFFSET			8</span>
<span class="cp">#define RCR_FIFO_OFFSET				13</span>
<span class="cp">#define RCR_OnlyErlPkt				BIT(31)</span>
<span class="cp">#define CWR					0xDC</span>
<span class="cp">#define RETRYCTR				0xDE</span>

<span class="cp">#define CPU_GEN_SYSTEM_RESET			0x00000001</span>

<span class="cp">#define	CCX_COMMAND_REG				0x890</span>
<span class="cp">#define	CLM_PERIOD_REG				0x894</span>
<span class="cp">#define	NHM_PERIOD_REG				0x896</span>

<span class="cp">#define	NHM_THRESHOLD0				0x898</span>
<span class="cp">#define	NHM_THRESHOLD1				0x899</span>
<span class="cp">#define	NHM_THRESHOLD2				0x89A</span>
<span class="cp">#define	NHM_THRESHOLD3				0x89B</span>
<span class="cp">#define	NHM_THRESHOLD4				0x89C</span>
<span class="cp">#define	NHM_THRESHOLD5				0x89D</span>
<span class="cp">#define	NHM_THRESHOLD6				0x89E</span>
<span class="cp">#define	CLM_RESULT_REG				0x8D0</span>
<span class="cp">#define	NHM_RESULT_REG				0x8D4</span>
<span class="cp">#define	NHM_RPI_COUNTER0			0x8D8</span>
<span class="cp">#define	NHM_RPI_COUNTER1			0x8D9</span>
<span class="cp">#define	NHM_RPI_COUNTER2			0x8DA</span>
<span class="cp">#define	NHM_RPI_COUNTER3			0x8DB</span>
<span class="cp">#define	NHM_RPI_COUNTER4			0x8DC</span>
<span class="cp">#define	NHM_RPI_COUNTER5			0x8DD</span>
<span class="cp">#define	NHM_RPI_COUNTER6			0x8DE</span>
<span class="cp">#define	NHM_RPI_COUNTER7			0x8DF</span>

<span class="cp">#define	HAL_8192S_HW_GPIO_OFF_BIT		BIT(3)</span>
<span class="cp">#define	HAL_8192S_HW_GPIO_OFF_MASK		0xF7</span>
<span class="cp">#define	HAL_8192S_HW_GPIO_WPS_BIT		BIT(4)</span>

<span class="cp">#define	RPMAC_RESET				0x100</span>
<span class="cp">#define	RPMAC_TXSTART				0x104</span>
<span class="cp">#define	RPMAC_TXLEGACYSIG			0x108</span>
<span class="cp">#define	RPMAC_TXHTSIG1				0x10c</span>
<span class="cp">#define	RPMAC_TXHTSIG2				0x110</span>
<span class="cp">#define	RPMAC_PHYDEBUG				0x114</span>
<span class="cp">#define	RPMAC_TXPACKETNNM			0x118</span>
<span class="cp">#define	RPMAC_TXIDLE				0x11c</span>
<span class="cp">#define	RPMAC_TXMACHEADER0			0x120</span>
<span class="cp">#define	RPMAC_TXMACHEADER1			0x124</span>
<span class="cp">#define	RPMAC_TXMACHEADER2			0x128</span>
<span class="cp">#define	RPMAC_TXMACHEADER3			0x12c</span>
<span class="cp">#define	RPMAC_TXMACHEADER4			0x130</span>
<span class="cp">#define	RPMAC_TXMACHEADER5			0x134</span>
<span class="cp">#define	RPMAC_TXDATATYPE			0x138</span>
<span class="cp">#define	RPMAC_TXRANDOMSEED			0x13c</span>
<span class="cp">#define	RPMAC_CCKPLCPPREAMBLE			0x140</span>
<span class="cp">#define	RPMAC_CCKPLCPHEADER			0x144</span>
<span class="cp">#define	RPMAC_CCKCRC16				0x148</span>
<span class="cp">#define	RPMAC_OFDMRXCRC32OK			0x170</span>
<span class="cp">#define	RPMAC_OFDMRXCRC32ER			0x174</span>
<span class="cp">#define	RPMAC_OFDMRXPARITYER			0x178</span>
<span class="cp">#define	RPMAC_OFDMRXCRC8ER			0x17c</span>
<span class="cp">#define	RPMAC_CCKCRXRC16ER			0x180</span>
<span class="cp">#define	RPMAC_CCKCRXRC32ER			0x184</span>
<span class="cp">#define	RPMAC_CCKCRXRC32OK			0x188</span>
<span class="cp">#define	RPMAC_TXSTATUS				0x18c</span>

<span class="cp">#define	RF_BB_CMD_ADDR				0x02c0</span>
<span class="cp">#define	RF_BB_CMD_DATA				0x02c4</span>

<span class="cp">#define	RFPGA0_RFMOD				0x800</span>

<span class="cp">#define	RFPGA0_TXINFO				0x804</span>
<span class="cp">#define	RFPGA0_PSDFUNCTION			0x808</span>

<span class="cp">#define	RFPGA0_TXGAINSTAGE			0x80c</span>

<span class="cp">#define	RFPGA0_RFTIMING1			0x810</span>
<span class="cp">#define	RFPGA0_RFTIMING2			0x814</span>
<span class="cp">#define	RFPGA0_XA_HSSIPARAMETER1		0x820</span>
<span class="cp">#define	RFPGA0_XA_HSSIPARAMETER2		0x824</span>
<span class="cp">#define	RFPGA0_XB_HSSIPARAMETER1		0x828</span>
<span class="cp">#define	RFPGA0_XB_HSSIPARAMETER2		0x82c</span>
<span class="cp">#define	RFPGA0_XC_HSSIPARAMETER1		0x830</span>
<span class="cp">#define	RFPGA0_XC_HSSIPARAMETER2		0x834</span>
<span class="cp">#define	RFPGA0_XD_HSSIPARAMETER1		0x838</span>
<span class="cp">#define	RFPGA0_XD_HSSIPARAMETER2		0x83c</span>
<span class="cp">#define	RFPGA0_XA_LSSIPARAMETER			0x840</span>
<span class="cp">#define	RFPGA0_XB_LSSIPARAMETER			0x844</span>
<span class="cp">#define	RFPGA0_XC_LSSIPARAMETER			0x848</span>
<span class="cp">#define	RFPGA0_XD_LSSIPARAMETER			0x84c</span>

<span class="cp">#define	RFPGA0_RFWAKEUP_PARAMETER		0x850</span>
<span class="cp">#define	RFPGA0_RFSLEEPUP_PARAMETER		0x854</span>

<span class="cp">#define	RFPGA0_XAB_SWITCHCONTROL		0x858</span>
<span class="cp">#define	RFPGA0_XCD_SWITCHCONTROL		0x85c</span>

<span class="cp">#define	RFPGA0_XA_RFINTERFACEOE			0x860</span>
<span class="cp">#define	RFPGA0_XB_RFINTERFACEOE			0x864</span>
<span class="cp">#define	RFPGA0_XC_RFINTERFACEOE			0x868</span>
<span class="cp">#define	RFPGA0_XD_RFINTERFACEOE			0x86c</span>

<span class="cp">#define	RFPGA0_XAB_RFINTERFACESW		0x870</span>
<span class="cp">#define	RFPGA0_XCD_RFINTERFACESW		0x874</span>

<span class="cp">#define	RFPGA0_XAB_RFPARAMETER			0x878</span>
<span class="cp">#define	RFPGA0_XCD_RFPARAMETER			0x87c</span>

<span class="cp">#define	RFPGA0_ANALOGPARAMETER1			0x880</span>
<span class="cp">#define	RFPGA0_ANALOGPARAMETER2			0x884</span>
<span class="cp">#define	RFPGA0_ANALOGPARAMETER3			0x888</span>
<span class="cp">#define	RFPGA0_ANALOGPARAMETER4			0x88c</span>

<span class="cp">#define	RFPGA0_XA_LSSIREADBACK			0x8a0</span>
<span class="cp">#define	RFPGA0_XB_LSSIREADBACK			0x8a4</span>
<span class="cp">#define	RFPGA0_XC_LSSIREADBACK			0x8a8</span>
<span class="cp">#define	RFPGA0_XD_LSSIREADBACK			0x8ac</span>

<span class="cp">#define	RFPGA0_PSDREPORT			0x8b4</span>
<span class="cp">#define	TRANSCEIVERA_HSPI_READBACK		0x8b8</span>
<span class="cp">#define	TRANSCEIVERB_HSPI_READBACK		0x8bc</span>
<span class="cp">#define	RFPGA0_XAB_RFINTERFACERB		0x8e0</span>
<span class="cp">#define	RFPGA0_XCD_RFINTERFACERB		0x8e4</span>
<span class="cp">#define	RFPGA1_RFMOD				0x900</span>

<span class="cp">#define	RFPGA1_TXBLOCK				0x904</span>
<span class="cp">#define	RFPGA1_DEBUGSELECT			0x908</span>
<span class="cp">#define	RFPGA1_TXINFO				0x90c</span>

<span class="cp">#define	RCCK0_SYSTEM				0xa00</span>

<span class="cp">#define	RCCK0_AFESETTING			0xa04</span>
<span class="cp">#define	RCCK0_CCA				0xa08</span>

<span class="cp">#define	RCCK0_RXAGC1				0xa0c</span>
<span class="cp">#define	RCCK0_RXAGC2				0xa10</span>

<span class="cp">#define	RCCK0_RXHP				0xa14</span>

<span class="cp">#define	RCCK0_DSPPARAMETER1			0xa18</span>
<span class="cp">#define	RCCK0_DSPPARAMETER2			0xa1c</span>

<span class="cp">#define	RCCK0_TXFILTER1				0xa20</span>
<span class="cp">#define	RCCK0_TXFILTER2				0xa24</span>
<span class="cp">#define	RCCK0_DEBUGPORT				0xa28</span>
<span class="cp">#define	RCCK0_FALSEALARMREPORT			0xa2c</span>
<span class="cp">#define	RCCK0_TRSSIREPORT			0xa50</span>
<span class="cp">#define	RCCK0_RXREPORT				0xa54</span>
<span class="cp">#define	RCCK0_FACOUNTERLOWER			0xa5c</span>
<span class="cp">#define	RCCK0_FACOUNTERUPPER			0xa58</span>

<span class="cp">#define	ROFDM0_LSTF				0xc00</span>

<span class="cp">#define	ROFDM0_TRXPATHENABLE			0xc04</span>
<span class="cp">#define	ROFDM0_TRMUXPAR				0xc08</span>
<span class="cp">#define	ROFDM0_TRSWISOLATION			0xc0c</span>

<span class="cp">#define	ROFDM0_XARXAFE				0xc10</span>
<span class="cp">#define	ROFDM0_XARXIQIMBALANCE			0xc14</span>
<span class="cp">#define	ROFDM0_XBRXAFE				0xc18</span>
<span class="cp">#define	ROFDM0_XBRXIQIMBALANCE			0xc1c</span>
<span class="cp">#define	ROFDM0_XCRXAFE				0xc20</span>
<span class="cp">#define	ROFDM0_XCRXIQIMBALANCE			0xc24</span>
<span class="cp">#define	ROFDM0_XDRXAFE				0xc28</span>
<span class="cp">#define	ROFDM0_XDRXIQIMBALANCE			0xc2c</span>

<span class="cp">#define	ROFDM0_RXDETECTOR1			0xc30</span>
<span class="cp">#define	ROFDM0_RXDETECTOR2			0xc34</span>
<span class="cp">#define	ROFDM0_RXDETECTOR3			0xc38</span>
<span class="cp">#define	ROFDM0_RXDETECTOR4			0xc3c</span>

<span class="cp">#define	ROFDM0_RXDSP				0xc40</span>
<span class="cp">#define	ROFDM0_CFO_AND_DAGC			0xc44</span>
<span class="cp">#define	ROFDM0_CCADROP_THRESHOLD		0xc48</span>
<span class="cp">#define	ROFDM0_ECCA_THRESHOLD			0xc4c</span>

<span class="cp">#define	ROFDM0_XAAGCCORE1			0xc50</span>
<span class="cp">#define	ROFDM0_XAAGCCORE2			0xc54</span>
<span class="cp">#define	ROFDM0_XBAGCCORE1			0xc58</span>
<span class="cp">#define	ROFDM0_XBAGCCORE2			0xc5c</span>
<span class="cp">#define	ROFDM0_XCAGCCORE1			0xc60</span>
<span class="cp">#define	ROFDM0_XCAGCCORE2			0xc64</span>
<span class="cp">#define	ROFDM0_XDAGCCORE1			0xc68</span>
<span class="cp">#define	ROFDM0_XDAGCCORE2			0xc6c</span>

<span class="cp">#define	ROFDM0_AGCPARAMETER1			0xc70</span>
<span class="cp">#define	ROFDM0_AGCPARAMETER2			0xc74</span>
<span class="cp">#define	ROFDM0_AGCRSSITABLE			0xc78</span>
<span class="cp">#define	ROFDM0_HTSTFAGC				0xc7c</span>

<span class="cp">#define	ROFDM0_XATXIQIMBALANCE			0xc80</span>
<span class="cp">#define	ROFDM0_XATXAFE				0xc84</span>
<span class="cp">#define	ROFDM0_XBTXIQIMBALANCE			0xc88</span>
<span class="cp">#define	ROFDM0_XBTXAFE				0xc8c</span>
<span class="cp">#define	ROFDM0_XCTXIQIMBALANCE			0xc90</span>
<span class="cp">#define	ROFDM0_XCTXAFE				0xc94</span>
<span class="cp">#define	ROFDM0_XDTXIQIMBALANCE			0xc98</span>
<span class="cp">#define	ROFDM0_XDTXAFE				0xc9c</span>

<span class="cp">#define	ROFDM0_RXHP_PARAMETER			0xce0</span>
<span class="cp">#define	ROFDM0_TXPSEUDO_NOISE_WGT		0xce4</span>
<span class="cp">#define	ROFDM0_FRAME_SYNC			0xcf0</span>
<span class="cp">#define	ROFDM0_DFSREPORT			0xcf4</span>
<span class="cp">#define	ROFDM0_TXCOEFF1				0xca4</span>
<span class="cp">#define	ROFDM0_TXCOEFF2				0xca8</span>
<span class="cp">#define	ROFDM0_TXCOEFF3				0xcac</span>
<span class="cp">#define	ROFDM0_TXCOEFF4				0xcb0</span>
<span class="cp">#define	ROFDM0_TXCOEFF5				0xcb4</span>
<span class="cp">#define	ROFDM0_TXCOEFF6				0xcb8</span>


<span class="cp">#define	ROFDM1_LSTF				0xd00</span>
<span class="cp">#define	ROFDM1_TRXPATHENABLE			0xd04</span>

<span class="cp">#define	ROFDM1_CFO				0xd08</span>
<span class="cp">#define	ROFDM1_CSI1				0xd10</span>
<span class="cp">#define	ROFDM1_SBD				0xd14</span>
<span class="cp">#define	ROFDM1_CSI2				0xd18</span>
<span class="cp">#define	ROFDM1_CFOTRACKING			0xd2c</span>
<span class="cp">#define	ROFDM1_TRXMESAURE1			0xd34</span>
<span class="cp">#define	ROFDM1_INTF_DET				0xd3c</span>
<span class="cp">#define	ROFDM1_PSEUDO_NOISESTATEAB		0xd50</span>
<span class="cp">#define	ROFDM1_PSEUDO_NOISESTATECD		0xd54</span>
<span class="cp">#define	ROFDM1_RX_PSEUDO_NOISE_WGT		0xd58</span>

<span class="cp">#define	ROFDM_PHYCOUNTER1			0xda0</span>
<span class="cp">#define	ROFDM_PHYCOUNTER2			0xda4</span>
<span class="cp">#define	ROFDM_PHYCOUNTER3			0xda8</span>

<span class="cp">#define	ROFDM_SHORT_CFOAB			0xdac</span>
<span class="cp">#define	ROFDM_SHORT_CFOCD			0xdb0</span>
<span class="cp">#define	ROFDM_LONG_CFOAB			0xdb4</span>
<span class="cp">#define	ROFDM_LONG_CFOCD			0xdb8</span>
<span class="cp">#define	ROFDM_TAIL_CFOAB			0xdbc</span>
<span class="cp">#define	ROFDM_TAIL_CFOCD			0xdc0</span>
<span class="cp">#define	ROFDM_PW_MEASURE1			0xdc4</span>
<span class="cp">#define	ROFDM_PW_MEASURE2			0xdc8</span>
<span class="cp">#define	ROFDM_BW_REPORT				0xdcc</span>
<span class="cp">#define	ROFDM_AGC_REPORT			0xdd0</span>
<span class="cp">#define	ROFDM_RXSNR				0xdd4</span>
<span class="cp">#define	ROFDM_RXEVMCSI				0xdd8</span>
<span class="cp">#define	ROFDM_SIG_REPORT			0xddc</span>


<span class="cp">#define	RTXAGC_RATE18_06			0xe00</span>
<span class="cp">#define	RTXAGC_RATE54_24			0xe04</span>
<span class="cp">#define	RTXAGC_CCK_MCS32			0xe08</span>
<span class="cp">#define	RTXAGC_MCS03_MCS00			0xe10</span>
<span class="cp">#define	RTXAGC_MCS07_MCS04			0xe14</span>
<span class="cp">#define	RTXAGC_MCS11_MCS08			0xe18</span>
<span class="cp">#define	RTXAGC_MCS15_MCS12			0xe1c</span>


<span class="cp">#define	RF_AC					0x00</span>
<span class="cp">#define	RF_IQADJ_G1				0x01</span>
<span class="cp">#define	RF_IQADJ_G2				0x02</span>
<span class="cp">#define	RF_POW_TRSW				0x05</span>
<span class="cp">#define	RF_GAIN_RX				0x06</span>
<span class="cp">#define	RF_GAIN_TX				0x07</span>
<span class="cp">#define	RF_TXM_IDAC				0x08</span>
<span class="cp">#define	RF_BS_IQGEN				0x0F</span>

<span class="cp">#define	RF_MODE1				0x10</span>
<span class="cp">#define	RF_MODE2				0x11</span>
<span class="cp">#define	RF_RX_AGC_HP				0x12</span>
<span class="cp">#define	RF_TX_AGC				0x13</span>
<span class="cp">#define	RF_BIAS					0x14</span>
<span class="cp">#define	RF_IPA					0x15</span>
<span class="cp">#define	RF_POW_ABILITY				0x17</span>
<span class="cp">#define	RF_MODE_AG				0x18</span>
<span class="cp">#define	RF_CHANNEL				0x18</span>
<span class="cp">#define	RF_CHNLBW				0x18</span>
<span class="cp">#define	RF_TOP					0x19</span>
<span class="cp">#define	RF_RX_G1				0x1A</span>
<span class="cp">#define	RF_RX_G2				0x1B</span>
<span class="cp">#define	RF_RX_BB2				0x1C</span>
<span class="cp">#define	RF_RX_BB1				0x1D</span>
<span class="cp">#define	RF_RCK1					0x1E</span>
<span class="cp">#define	RF_RCK2					0x1F</span>

<span class="cp">#define	RF_TX_G1				0x20</span>
<span class="cp">#define	RF_TX_G2				0x21</span>
<span class="cp">#define	RF_TX_G3				0x22</span>
<span class="cp">#define	RF_TX_BB1				0x23</span>
<span class="cp">#define	RF_T_METER				0x24</span>
<span class="cp">#define	RF_SYN_G1				0x25</span>
<span class="cp">#define	RF_SYN_G2				0x26</span>
<span class="cp">#define	RF_SYN_G3				0x27</span>
<span class="cp">#define	RF_SYN_G4				0x28</span>
<span class="cp">#define	RF_SYN_G5				0x29</span>
<span class="cp">#define	RF_SYN_G6				0x2A</span>
<span class="cp">#define	RF_SYN_G7				0x2B</span>
<span class="cp">#define	RF_SYN_G8				0x2C</span>

<span class="cp">#define	RF_RCK_OS				0x30</span>
<span class="cp">#define	RF_TXPA_G1				0x31</span>
<span class="cp">#define	RF_TXPA_G2				0x32</span>
<span class="cp">#define	RF_TXPA_G3				0x33</span>

<span class="cp">#define	BRFMOD					0x1</span>
<span class="cp">#define	BCCKEN					0x1000000</span>
<span class="cp">#define	BOFDMEN					0x2000000</span>

<span class="cp">#define	BXBTXAGC				0xf00</span>
<span class="cp">#define	BXCTXAGC				0xf000</span>
<span class="cp">#define	BXDTXAGC				0xf0000</span>

<span class="cp">#define	B3WIRE_DATALENGTH			0x800</span>
<span class="cp">#define	B3WIRE_ADDRESSLENGTH			0x400</span>

<span class="cp">#define	BRFSI_RFENV				0x10</span>

<span class="cp">#define	BLSSI_READADDRESS			0x7f800000</span>
<span class="cp">#define	BLSSI_READEDGE				0x80000000</span>
<span class="cp">#define	BLSSI_READBACK_DATA			0xfffff</span>

<span class="cp">#define	BADCLKPHASE				0x4000000</span>

<span class="cp">#define	BCCK_SIDEBAND				0x10</span>

<span class="cp">#define	BTX_AGCRATECCK				0x7f00</span>

<span class="cp">#define	MASKBYTE0				0xff</span>
<span class="cp">#define	MASKBYTE1				0xff00</span>
<span class="cp">#define	MASKBYTE2				0xff0000</span>
<span class="cp">#define	MASKBYTE3				0xff000000</span>
<span class="cp">#define	MASKHWORD				0xffff0000</span>
<span class="cp">#define	MASKLWORD				0x0000ffff</span>
<span class="cp">#define	MASKDWORD				0xffffffff</span>

<span class="cp">#define	MAKS12BITS				0xfffff</span>
<span class="cp">#define	MASK20BITS				0xfffff</span>
<span class="cp">#define RFREG_OFFSET_MASK			0xfffff</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
