\chapter[Appendix: a]{Verilog and C codes}\label{a:codes}

\lstinputlisting[language=matlab]{8-appendices/Codes/myWiener.m}
\lstinputlisting[language=matlab]{8-appendices/Codes/test_measurement.m}

\lstinputlisting[language=c]{8-appendices/Codes/helloworld.c}

\lstinputlisting[language=verilog]{8-appendices/Codes/128_CLK_divider.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Debouce.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Debounce_2bits.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Debounce_4bits.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Delay.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/DSP_2dot1V.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/DSP_24to64.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/DSP_64to24.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/FIFO_Buffer.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/SPI_ADC_read_loop.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/SPI_Controller_2.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/SPI_MASTER.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/SPI_Master_CS.v}


\lstinputlisting[language=verilog]{8-appendices/Codes/Adder.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Adder_32bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/bit64_adder.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/bit64_delay.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/bit64_divide_64by64.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/bit64_multiply_0dot9.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/bit64_multiply_0dot9999.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/bit64_multiply_1.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/bit64_multiply_64by64.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/bit64_multiply_minus1.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/bit64_subtract.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/clk_rst_gen.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Delay_1_16bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Delay_1_32bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Divide_16_bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Divide_32bit_to_16bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Multiply_0dot9_16bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Multiply_0dot9999_32bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Multiply_1_16bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Multiply_2_16bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Multiply_3_16bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Multiply_16bit_by_16bit.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Multiply_16by16_16out.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Nand.v}
%\lstinputlisting[language=verilog]{8-appendices/Codes/Step_input.v}
\lstinputlisting[language=verilog]{8-appendices/Codes/Subtract_16bit.v}


\lstinputlisting[language=tcl]{8-appendices/Codes/Arty-Z7-20-Master.xdc}


Code used from nandland











