module partsel_00744(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [2:24] x4;
  wire signed [2:24] x5;
  wire [1:31] x6;
  wire signed [5:27] x7;
  wire signed [6:29] x8;
  wire [3:30] x9;
  wire [24:5] x10;
  wire [6:30] x11;
  wire signed [25:0] x12;
  wire [7:26] x13;
  wire [30:7] x14;
  wire [4:25] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [24:7] p0 = 56662156;
  localparam signed [2:25] p1 = 57031323;
  localparam [27:2] p2 = 87558084;
  localparam [2:27] p3 = 738287252;
  assign x4 = {p3, {2{((x2[16 + s0] | p0[4 + s3 -: 4]) & (p3[11 + s3 +: 1] & (!ctrl[1] && ctrl[3] || !ctrl[0] ? p1[8] : x0)))}}};
  assign x5 = p0;
  assign x6 = x1[12 +: 1];
  assign x7 = x1[18 -: 1];
  assign x8 = (((!ctrl[2] || ctrl[3] && !ctrl[3] ? x6 : x3[6 + s0]) ^ (!ctrl[0] && ctrl[3] && !ctrl[2] ? x4[18 +: 1] : ({2{p1[19 + s1]}} | p2[12 + s0]))) & x3);
  assign x9 = x5[19 + s1 +: 3];
  assign x10 = p3;
  assign x11 = {2{{p1[5 + s0 -: 5], ({2{{(p1[8 + s2] ^ p3[21 -: 2]), (p3[18 +: 2] ^ p1[14 + s0])}}} ^ x7[25 + s0 -: 2])}}};
  assign x12 = (p3[8 + s2 +: 2] | p3);
  assign x13 = p2;
  assign x14 = {p3, {x0, x10}};
  assign x15 = p2[2 + s0 +: 2];
  assign y0 = x5[10];
  assign y1 = (({2{(ctrl[2] || !ctrl[1] || ctrl[1] ? p3 : p1[18])}} & ((x7 + {p3[15 + s1], p0[5 + s0 +: 7]}) & (!ctrl[0] && !ctrl[1] || ctrl[0] ? (x5[22 + s1 -: 7] ^ ((p0[23] & ((p1 - x0[1 + s3 +: 4]) + p1[15 + s2])) ^ p3[13])) : x10))) | {{2{x7}}, {{2{(ctrl[1] && !ctrl[2] || !ctrl[2] ? x5 : p0[19 +: 4])}}, (ctrl[0] || !ctrl[0] && !ctrl[0] ? {x9, x0[22 -: 3]} : (p0[29 + s1 +: 1] & p2[19 -: 3]))}});
  assign y2 = p1;
  assign y3 = x2;
endmodule
